
TAIKO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014bd4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0001984c  08014dc0  08014dc0  00024dc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0802e60c  0802e60c  00040338  2**0
                  CONTENTS
  4 .ARM          00000000  0802e60c  0802e60c  00040338  2**0
                  CONTENTS
  5 .preinit_array 00000000  0802e60c  0802e60c  00040338  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802e60c  0802e60c  0003e60c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802e610  0802e610  0003e610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000338  20000000  0802e614  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001338  20000338  0802e94c  00040338  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001670  0802e94c  00041670  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00040338  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024fd4  00000000  00000000  00040361  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000599a  00000000  00000000  00065335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002090  00000000  00000000  0006acd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001e00  00000000  00000000  0006cd60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002238a  00000000  00000000  0006eb60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a20a  00000000  00000000  00090eea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b0634  00000000  00000000  000bb0f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016b728  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009b0c  00000000  00000000  0016b778  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000338 	.word	0x20000338
 8000204:	00000000 	.word	0x00000000
 8000208:	08014da4 	.word	0x08014da4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	2000033c 	.word	0x2000033c
 8000224:	08014da4 	.word	0x08014da4

08000228 <strlen>:
 8000228:	4603      	mov	r3, r0
 800022a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022e:	2a00      	cmp	r2, #0
 8000230:	d1fb      	bne.n	800022a <strlen+0x2>
 8000232:	1a18      	subs	r0, r3, r0
 8000234:	3801      	subs	r0, #1
 8000236:	4770      	bx	lr

08000238 <__aeabi_drsub>:
 8000238:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800023c:	e002      	b.n	8000244 <__adddf3>
 800023e:	bf00      	nop

08000240 <__aeabi_dsub>:
 8000240:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000244 <__adddf3>:
 8000244:	b530      	push	{r4, r5, lr}
 8000246:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800024a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800024e:	ea94 0f05 	teq	r4, r5
 8000252:	bf08      	it	eq
 8000254:	ea90 0f02 	teqeq	r0, r2
 8000258:	bf1f      	itttt	ne
 800025a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800025e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000262:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000266:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800026a:	f000 80e2 	beq.w	8000432 <__adddf3+0x1ee>
 800026e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000272:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000276:	bfb8      	it	lt
 8000278:	426d      	neglt	r5, r5
 800027a:	dd0c      	ble.n	8000296 <__adddf3+0x52>
 800027c:	442c      	add	r4, r5
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	ea82 0000 	eor.w	r0, r2, r0
 800028a:	ea83 0101 	eor.w	r1, r3, r1
 800028e:	ea80 0202 	eor.w	r2, r0, r2
 8000292:	ea81 0303 	eor.w	r3, r1, r3
 8000296:	2d36      	cmp	r5, #54	; 0x36
 8000298:	bf88      	it	hi
 800029a:	bd30      	pophi	{r4, r5, pc}
 800029c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002a0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002a4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002ac:	d002      	beq.n	80002b4 <__adddf3+0x70>
 80002ae:	4240      	negs	r0, r0
 80002b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002b4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002bc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x84>
 80002c2:	4252      	negs	r2, r2
 80002c4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c8:	ea94 0f05 	teq	r4, r5
 80002cc:	f000 80a7 	beq.w	800041e <__adddf3+0x1da>
 80002d0:	f1a4 0401 	sub.w	r4, r4, #1
 80002d4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d8:	db0d      	blt.n	80002f6 <__adddf3+0xb2>
 80002da:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002de:	fa22 f205 	lsr.w	r2, r2, r5
 80002e2:	1880      	adds	r0, r0, r2
 80002e4:	f141 0100 	adc.w	r1, r1, #0
 80002e8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002ec:	1880      	adds	r0, r0, r2
 80002ee:	fa43 f305 	asr.w	r3, r3, r5
 80002f2:	4159      	adcs	r1, r3
 80002f4:	e00e      	b.n	8000314 <__adddf3+0xd0>
 80002f6:	f1a5 0520 	sub.w	r5, r5, #32
 80002fa:	f10e 0e20 	add.w	lr, lr, #32
 80002fe:	2a01      	cmp	r2, #1
 8000300:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000304:	bf28      	it	cs
 8000306:	f04c 0c02 	orrcs.w	ip, ip, #2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	18c0      	adds	r0, r0, r3
 8000310:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000318:	d507      	bpl.n	800032a <__adddf3+0xe6>
 800031a:	f04f 0e00 	mov.w	lr, #0
 800031e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000322:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000326:	eb6e 0101 	sbc.w	r1, lr, r1
 800032a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800032e:	d31b      	bcc.n	8000368 <__adddf3+0x124>
 8000330:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000334:	d30c      	bcc.n	8000350 <__adddf3+0x10c>
 8000336:	0849      	lsrs	r1, r1, #1
 8000338:	ea5f 0030 	movs.w	r0, r0, rrx
 800033c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000340:	f104 0401 	add.w	r4, r4, #1
 8000344:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000348:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800034c:	f080 809a 	bcs.w	8000484 <__adddf3+0x240>
 8000350:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000354:	bf08      	it	eq
 8000356:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800035a:	f150 0000 	adcs.w	r0, r0, #0
 800035e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000362:	ea41 0105 	orr.w	r1, r1, r5
 8000366:	bd30      	pop	{r4, r5, pc}
 8000368:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800036c:	4140      	adcs	r0, r0
 800036e:	eb41 0101 	adc.w	r1, r1, r1
 8000372:	3c01      	subs	r4, #1
 8000374:	bf28      	it	cs
 8000376:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800037a:	d2e9      	bcs.n	8000350 <__adddf3+0x10c>
 800037c:	f091 0f00 	teq	r1, #0
 8000380:	bf04      	itt	eq
 8000382:	4601      	moveq	r1, r0
 8000384:	2000      	moveq	r0, #0
 8000386:	fab1 f381 	clz	r3, r1
 800038a:	bf08      	it	eq
 800038c:	3320      	addeq	r3, #32
 800038e:	f1a3 030b 	sub.w	r3, r3, #11
 8000392:	f1b3 0220 	subs.w	r2, r3, #32
 8000396:	da0c      	bge.n	80003b2 <__adddf3+0x16e>
 8000398:	320c      	adds	r2, #12
 800039a:	dd08      	ble.n	80003ae <__adddf3+0x16a>
 800039c:	f102 0c14 	add.w	ip, r2, #20
 80003a0:	f1c2 020c 	rsb	r2, r2, #12
 80003a4:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a8:	fa21 f102 	lsr.w	r1, r1, r2
 80003ac:	e00c      	b.n	80003c8 <__adddf3+0x184>
 80003ae:	f102 0214 	add.w	r2, r2, #20
 80003b2:	bfd8      	it	le
 80003b4:	f1c2 0c20 	rsble	ip, r2, #32
 80003b8:	fa01 f102 	lsl.w	r1, r1, r2
 80003bc:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003c0:	bfdc      	itt	le
 80003c2:	ea41 010c 	orrle.w	r1, r1, ip
 80003c6:	4090      	lslle	r0, r2
 80003c8:	1ae4      	subs	r4, r4, r3
 80003ca:	bfa2      	ittt	ge
 80003cc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003d0:	4329      	orrge	r1, r5
 80003d2:	bd30      	popge	{r4, r5, pc}
 80003d4:	ea6f 0404 	mvn.w	r4, r4
 80003d8:	3c1f      	subs	r4, #31
 80003da:	da1c      	bge.n	8000416 <__adddf3+0x1d2>
 80003dc:	340c      	adds	r4, #12
 80003de:	dc0e      	bgt.n	80003fe <__adddf3+0x1ba>
 80003e0:	f104 0414 	add.w	r4, r4, #20
 80003e4:	f1c4 0220 	rsb	r2, r4, #32
 80003e8:	fa20 f004 	lsr.w	r0, r0, r4
 80003ec:	fa01 f302 	lsl.w	r3, r1, r2
 80003f0:	ea40 0003 	orr.w	r0, r0, r3
 80003f4:	fa21 f304 	lsr.w	r3, r1, r4
 80003f8:	ea45 0103 	orr.w	r1, r5, r3
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f1c4 040c 	rsb	r4, r4, #12
 8000402:	f1c4 0220 	rsb	r2, r4, #32
 8000406:	fa20 f002 	lsr.w	r0, r0, r2
 800040a:	fa01 f304 	lsl.w	r3, r1, r4
 800040e:	ea40 0003 	orr.w	r0, r0, r3
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	fa21 f004 	lsr.w	r0, r1, r4
 800041a:	4629      	mov	r1, r5
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	f094 0f00 	teq	r4, #0
 8000422:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000426:	bf06      	itte	eq
 8000428:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800042c:	3401      	addeq	r4, #1
 800042e:	3d01      	subne	r5, #1
 8000430:	e74e      	b.n	80002d0 <__adddf3+0x8c>
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf18      	it	ne
 8000438:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800043c:	d029      	beq.n	8000492 <__adddf3+0x24e>
 800043e:	ea94 0f05 	teq	r4, r5
 8000442:	bf08      	it	eq
 8000444:	ea90 0f02 	teqeq	r0, r2
 8000448:	d005      	beq.n	8000456 <__adddf3+0x212>
 800044a:	ea54 0c00 	orrs.w	ip, r4, r0
 800044e:	bf04      	itt	eq
 8000450:	4619      	moveq	r1, r3
 8000452:	4610      	moveq	r0, r2
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea91 0f03 	teq	r1, r3
 800045a:	bf1e      	ittt	ne
 800045c:	2100      	movne	r1, #0
 800045e:	2000      	movne	r0, #0
 8000460:	bd30      	popne	{r4, r5, pc}
 8000462:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000466:	d105      	bne.n	8000474 <__adddf3+0x230>
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	4149      	adcs	r1, r1
 800046c:	bf28      	it	cs
 800046e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000472:	bd30      	pop	{r4, r5, pc}
 8000474:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000478:	bf3c      	itt	cc
 800047a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800047e:	bd30      	popcc	{r4, r5, pc}
 8000480:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000484:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000488:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800048c:	f04f 0000 	mov.w	r0, #0
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000496:	bf1a      	itte	ne
 8000498:	4619      	movne	r1, r3
 800049a:	4610      	movne	r0, r2
 800049c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004a0:	bf1c      	itt	ne
 80004a2:	460b      	movne	r3, r1
 80004a4:	4602      	movne	r2, r0
 80004a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004aa:	bf06      	itte	eq
 80004ac:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004b0:	ea91 0f03 	teqeq	r1, r3
 80004b4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	bf00      	nop

080004bc <__aeabi_ui2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004d0:	f04f 0500 	mov.w	r5, #0
 80004d4:	f04f 0100 	mov.w	r1, #0
 80004d8:	e750      	b.n	800037c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_i2d>:
 80004dc:	f090 0f00 	teq	r0, #0
 80004e0:	bf04      	itt	eq
 80004e2:	2100      	moveq	r1, #0
 80004e4:	4770      	bxeq	lr
 80004e6:	b530      	push	{r4, r5, lr}
 80004e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004f0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004f4:	bf48      	it	mi
 80004f6:	4240      	negmi	r0, r0
 80004f8:	f04f 0100 	mov.w	r1, #0
 80004fc:	e73e      	b.n	800037c <__adddf3+0x138>
 80004fe:	bf00      	nop

08000500 <__aeabi_f2d>:
 8000500:	0042      	lsls	r2, r0, #1
 8000502:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000506:	ea4f 0131 	mov.w	r1, r1, rrx
 800050a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800050e:	bf1f      	itttt	ne
 8000510:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800051c:	4770      	bxne	lr
 800051e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000522:	bf08      	it	eq
 8000524:	4770      	bxeq	lr
 8000526:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800052a:	bf04      	itt	eq
 800052c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000530:	4770      	bxeq	lr
 8000532:	b530      	push	{r4, r5, lr}
 8000534:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800053c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000540:	e71c      	b.n	800037c <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_ul2d>:
 8000544:	ea50 0201 	orrs.w	r2, r0, r1
 8000548:	bf08      	it	eq
 800054a:	4770      	bxeq	lr
 800054c:	b530      	push	{r4, r5, lr}
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	e00a      	b.n	800056a <__aeabi_l2d+0x16>

08000554 <__aeabi_l2d>:
 8000554:	ea50 0201 	orrs.w	r2, r0, r1
 8000558:	bf08      	it	eq
 800055a:	4770      	bxeq	lr
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000562:	d502      	bpl.n	800056a <__aeabi_l2d+0x16>
 8000564:	4240      	negs	r0, r0
 8000566:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800056a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800056e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000572:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000576:	f43f aed8 	beq.w	800032a <__adddf3+0xe6>
 800057a:	f04f 0203 	mov.w	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800058a:	bf18      	it	ne
 800058c:	3203      	addne	r2, #3
 800058e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000592:	f1c2 0320 	rsb	r3, r2, #32
 8000596:	fa00 fc03 	lsl.w	ip, r0, r3
 800059a:	fa20 f002 	lsr.w	r0, r0, r2
 800059e:	fa01 fe03 	lsl.w	lr, r1, r3
 80005a2:	ea40 000e 	orr.w	r0, r0, lr
 80005a6:	fa21 f102 	lsr.w	r1, r1, r2
 80005aa:	4414      	add	r4, r2
 80005ac:	e6bd      	b.n	800032a <__adddf3+0xe6>
 80005ae:	bf00      	nop

080005b0 <__aeabi_dmul>:
 80005b0:	b570      	push	{r4, r5, r6, lr}
 80005b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005be:	bf1d      	ittte	ne
 80005c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005c4:	ea94 0f0c 	teqne	r4, ip
 80005c8:	ea95 0f0c 	teqne	r5, ip
 80005cc:	f000 f8de 	bleq	800078c <__aeabi_dmul+0x1dc>
 80005d0:	442c      	add	r4, r5
 80005d2:	ea81 0603 	eor.w	r6, r1, r3
 80005d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005e2:	bf18      	it	ne
 80005e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005f0:	d038      	beq.n	8000664 <__aeabi_dmul+0xb4>
 80005f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005f6:	f04f 0500 	mov.w	r5, #0
 80005fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000602:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000606:	f04f 0600 	mov.w	r6, #0
 800060a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800060e:	f09c 0f00 	teq	ip, #0
 8000612:	bf18      	it	ne
 8000614:	f04e 0e01 	orrne.w	lr, lr, #1
 8000618:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800061c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000620:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000624:	d204      	bcs.n	8000630 <__aeabi_dmul+0x80>
 8000626:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800062a:	416d      	adcs	r5, r5
 800062c:	eb46 0606 	adc.w	r6, r6, r6
 8000630:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000634:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000638:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800063c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000640:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000644:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000648:	bf88      	it	hi
 800064a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800064e:	d81e      	bhi.n	800068e <__aeabi_dmul+0xde>
 8000650:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000654:	bf08      	it	eq
 8000656:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800065a:	f150 0000 	adcs.w	r0, r0, #0
 800065e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000668:	ea46 0101 	orr.w	r1, r6, r1
 800066c:	ea40 0002 	orr.w	r0, r0, r2
 8000670:	ea81 0103 	eor.w	r1, r1, r3
 8000674:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000678:	bfc2      	ittt	gt
 800067a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800067e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000682:	bd70      	popgt	{r4, r5, r6, pc}
 8000684:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000688:	f04f 0e00 	mov.w	lr, #0
 800068c:	3c01      	subs	r4, #1
 800068e:	f300 80ab 	bgt.w	80007e8 <__aeabi_dmul+0x238>
 8000692:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000696:	bfde      	ittt	le
 8000698:	2000      	movle	r0, #0
 800069a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800069e:	bd70      	pople	{r4, r5, r6, pc}
 80006a0:	f1c4 0400 	rsb	r4, r4, #0
 80006a4:	3c20      	subs	r4, #32
 80006a6:	da35      	bge.n	8000714 <__aeabi_dmul+0x164>
 80006a8:	340c      	adds	r4, #12
 80006aa:	dc1b      	bgt.n	80006e4 <__aeabi_dmul+0x134>
 80006ac:	f104 0414 	add.w	r4, r4, #20
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f305 	lsl.w	r3, r0, r5
 80006b8:	fa20 f004 	lsr.w	r0, r0, r4
 80006bc:	fa01 f205 	lsl.w	r2, r1, r5
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d0:	fa21 f604 	lsr.w	r6, r1, r4
 80006d4:	eb42 0106 	adc.w	r1, r2, r6
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 040c 	rsb	r4, r4, #12
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f304 	lsl.w	r3, r0, r4
 80006f0:	fa20 f005 	lsr.w	r0, r0, r5
 80006f4:	fa01 f204 	lsl.w	r2, r1, r4
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000704:	f141 0100 	adc.w	r1, r1, #0
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f1c4 0520 	rsb	r5, r4, #32
 8000718:	fa00 f205 	lsl.w	r2, r0, r5
 800071c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000720:	fa20 f304 	lsr.w	r3, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea43 0302 	orr.w	r3, r3, r2
 800072c:	fa21 f004 	lsr.w	r0, r1, r4
 8000730:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000734:	fa21 f204 	lsr.w	r2, r1, r4
 8000738:	ea20 0002 	bic.w	r0, r0, r2
 800073c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f094 0f00 	teq	r4, #0
 8000750:	d10f      	bne.n	8000772 <__aeabi_dmul+0x1c2>
 8000752:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000756:	0040      	lsls	r0, r0, #1
 8000758:	eb41 0101 	adc.w	r1, r1, r1
 800075c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000760:	bf08      	it	eq
 8000762:	3c01      	subeq	r4, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1a6>
 8000766:	ea41 0106 	orr.w	r1, r1, r6
 800076a:	f095 0f00 	teq	r5, #0
 800076e:	bf18      	it	ne
 8000770:	4770      	bxne	lr
 8000772:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000776:	0052      	lsls	r2, r2, #1
 8000778:	eb43 0303 	adc.w	r3, r3, r3
 800077c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000780:	bf08      	it	eq
 8000782:	3d01      	subeq	r5, #1
 8000784:	d0f7      	beq.n	8000776 <__aeabi_dmul+0x1c6>
 8000786:	ea43 0306 	orr.w	r3, r3, r6
 800078a:	4770      	bx	lr
 800078c:	ea94 0f0c 	teq	r4, ip
 8000790:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000794:	bf18      	it	ne
 8000796:	ea95 0f0c 	teqne	r5, ip
 800079a:	d00c      	beq.n	80007b6 <__aeabi_dmul+0x206>
 800079c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a0:	bf18      	it	ne
 80007a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a6:	d1d1      	bne.n	800074c <__aeabi_dmul+0x19c>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b0:	f04f 0000 	mov.w	r0, #0
 80007b4:	bd70      	pop	{r4, r5, r6, pc}
 80007b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ba:	bf06      	itte	eq
 80007bc:	4610      	moveq	r0, r2
 80007be:	4619      	moveq	r1, r3
 80007c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c4:	d019      	beq.n	80007fa <__aeabi_dmul+0x24a>
 80007c6:	ea94 0f0c 	teq	r4, ip
 80007ca:	d102      	bne.n	80007d2 <__aeabi_dmul+0x222>
 80007cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007d0:	d113      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007d2:	ea95 0f0c 	teq	r5, ip
 80007d6:	d105      	bne.n	80007e4 <__aeabi_dmul+0x234>
 80007d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007dc:	bf1c      	itt	ne
 80007de:	4610      	movne	r0, r2
 80007e0:	4619      	movne	r1, r3
 80007e2:	d10a      	bne.n	80007fa <__aeabi_dmul+0x24a>
 80007e4:	ea81 0103 	eor.w	r1, r1, r3
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007f4:	f04f 0000 	mov.w	r0, #0
 80007f8:	bd70      	pop	{r4, r5, r6, pc}
 80007fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000802:	bd70      	pop	{r4, r5, r6, pc}

08000804 <__aeabi_ddiv>:
 8000804:	b570      	push	{r4, r5, r6, lr}
 8000806:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800080a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800080e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000812:	bf1d      	ittte	ne
 8000814:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000818:	ea94 0f0c 	teqne	r4, ip
 800081c:	ea95 0f0c 	teqne	r5, ip
 8000820:	f000 f8a7 	bleq	8000972 <__aeabi_ddiv+0x16e>
 8000824:	eba4 0405 	sub.w	r4, r4, r5
 8000828:	ea81 0e03 	eor.w	lr, r1, r3
 800082c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000830:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000834:	f000 8088 	beq.w	8000948 <__aeabi_ddiv+0x144>
 8000838:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800083c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000840:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000844:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000848:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800084c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000850:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000854:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000858:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800085c:	429d      	cmp	r5, r3
 800085e:	bf08      	it	eq
 8000860:	4296      	cmpeq	r6, r2
 8000862:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000866:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800086a:	d202      	bcs.n	8000872 <__aeabi_ddiv+0x6e>
 800086c:	085b      	lsrs	r3, r3, #1
 800086e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000872:	1ab6      	subs	r6, r6, r2
 8000874:	eb65 0503 	sbc.w	r5, r5, r3
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000882:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 000c 	orrcs.w	r0, r0, ip
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008e4:	d018      	beq.n	8000918 <__aeabi_ddiv+0x114>
 80008e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000902:	d1c0      	bne.n	8000886 <__aeabi_ddiv+0x82>
 8000904:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000908:	d10b      	bne.n	8000922 <__aeabi_ddiv+0x11e>
 800090a:	ea41 0100 	orr.w	r1, r1, r0
 800090e:	f04f 0000 	mov.w	r0, #0
 8000912:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000916:	e7b6      	b.n	8000886 <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800091c:	bf04      	itt	eq
 800091e:	4301      	orreq	r1, r0
 8000920:	2000      	moveq	r0, #0
 8000922:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000926:	bf88      	it	hi
 8000928:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800092c:	f63f aeaf 	bhi.w	800068e <__aeabi_dmul+0xde>
 8000930:	ebb5 0c03 	subs.w	ip, r5, r3
 8000934:	bf04      	itt	eq
 8000936:	ebb6 0c02 	subseq.w	ip, r6, r2
 800093a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800093e:	f150 0000 	adcs.w	r0, r0, #0
 8000942:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000946:	bd70      	pop	{r4, r5, r6, pc}
 8000948:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800094c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000950:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000954:	bfc2      	ittt	gt
 8000956:	ebd4 050c 	rsbsgt	r5, r4, ip
 800095a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800095e:	bd70      	popgt	{r4, r5, r6, pc}
 8000960:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000964:	f04f 0e00 	mov.w	lr, #0
 8000968:	3c01      	subs	r4, #1
 800096a:	e690      	b.n	800068e <__aeabi_dmul+0xde>
 800096c:	ea45 0e06 	orr.w	lr, r5, r6
 8000970:	e68d      	b.n	800068e <__aeabi_dmul+0xde>
 8000972:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000976:	ea94 0f0c 	teq	r4, ip
 800097a:	bf08      	it	eq
 800097c:	ea95 0f0c 	teqeq	r5, ip
 8000980:	f43f af3b 	beq.w	80007fa <__aeabi_dmul+0x24a>
 8000984:	ea94 0f0c 	teq	r4, ip
 8000988:	d10a      	bne.n	80009a0 <__aeabi_ddiv+0x19c>
 800098a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800098e:	f47f af34 	bne.w	80007fa <__aeabi_dmul+0x24a>
 8000992:	ea95 0f0c 	teq	r5, ip
 8000996:	f47f af25 	bne.w	80007e4 <__aeabi_dmul+0x234>
 800099a:	4610      	mov	r0, r2
 800099c:	4619      	mov	r1, r3
 800099e:	e72c      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009a0:	ea95 0f0c 	teq	r5, ip
 80009a4:	d106      	bne.n	80009b4 <__aeabi_ddiv+0x1b0>
 80009a6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009aa:	f43f aefd 	beq.w	80007a8 <__aeabi_dmul+0x1f8>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e722      	b.n	80007fa <__aeabi_dmul+0x24a>
 80009b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b8:	bf18      	it	ne
 80009ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009be:	f47f aec5 	bne.w	800074c <__aeabi_dmul+0x19c>
 80009c2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009c6:	f47f af0d 	bne.w	80007e4 <__aeabi_dmul+0x234>
 80009ca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ce:	f47f aeeb 	bne.w	80007a8 <__aeabi_dmul+0x1f8>
 80009d2:	e712      	b.n	80007fa <__aeabi_dmul+0x24a>

080009d4 <__gedf2>:
 80009d4:	f04f 3cff 	mov.w	ip, #4294967295
 80009d8:	e006      	b.n	80009e8 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__ledf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	e002      	b.n	80009e8 <__cmpdf2+0x4>
 80009e2:	bf00      	nop

080009e4 <__cmpdf2>:
 80009e4:	f04f 0c01 	mov.w	ip, #1
 80009e8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f8:	bf18      	it	ne
 80009fa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009fe:	d01b      	beq.n	8000a38 <__cmpdf2+0x54>
 8000a00:	b001      	add	sp, #4
 8000a02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a06:	bf0c      	ite	eq
 8000a08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a0c:	ea91 0f03 	teqne	r1, r3
 8000a10:	bf02      	ittt	eq
 8000a12:	ea90 0f02 	teqeq	r0, r2
 8000a16:	2000      	moveq	r0, #0
 8000a18:	4770      	bxeq	lr
 8000a1a:	f110 0f00 	cmn.w	r0, #0
 8000a1e:	ea91 0f03 	teq	r1, r3
 8000a22:	bf58      	it	pl
 8000a24:	4299      	cmppl	r1, r3
 8000a26:	bf08      	it	eq
 8000a28:	4290      	cmpeq	r0, r2
 8000a2a:	bf2c      	ite	cs
 8000a2c:	17d8      	asrcs	r0, r3, #31
 8000a2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a32:	f040 0001 	orr.w	r0, r0, #1
 8000a36:	4770      	bx	lr
 8000a38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a40:	d102      	bne.n	8000a48 <__cmpdf2+0x64>
 8000a42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a46:	d107      	bne.n	8000a58 <__cmpdf2+0x74>
 8000a48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a50:	d1d6      	bne.n	8000a00 <__cmpdf2+0x1c>
 8000a52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a56:	d0d3      	beq.n	8000a00 <__cmpdf2+0x1c>
 8000a58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a5c:	4770      	bx	lr
 8000a5e:	bf00      	nop

08000a60 <__aeabi_cdrcmple>:
 8000a60:	4684      	mov	ip, r0
 8000a62:	4610      	mov	r0, r2
 8000a64:	4662      	mov	r2, ip
 8000a66:	468c      	mov	ip, r1
 8000a68:	4619      	mov	r1, r3
 8000a6a:	4663      	mov	r3, ip
 8000a6c:	e000      	b.n	8000a70 <__aeabi_cdcmpeq>
 8000a6e:	bf00      	nop

08000a70 <__aeabi_cdcmpeq>:
 8000a70:	b501      	push	{r0, lr}
 8000a72:	f7ff ffb7 	bl	80009e4 <__cmpdf2>
 8000a76:	2800      	cmp	r0, #0
 8000a78:	bf48      	it	mi
 8000a7a:	f110 0f00 	cmnmi.w	r0, #0
 8000a7e:	bd01      	pop	{r0, pc}

08000a80 <__aeabi_dcmpeq>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff fff4 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a88:	bf0c      	ite	eq
 8000a8a:	2001      	moveq	r0, #1
 8000a8c:	2000      	movne	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmplt>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffea 	bl	8000a70 <__aeabi_cdcmpeq>
 8000a9c:	bf34      	ite	cc
 8000a9e:	2001      	movcc	r0, #1
 8000aa0:	2000      	movcs	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmple>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffe0 	bl	8000a70 <__aeabi_cdcmpeq>
 8000ab0:	bf94      	ite	ls
 8000ab2:	2001      	movls	r0, #1
 8000ab4:	2000      	movhi	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmpge>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffce 	bl	8000a60 <__aeabi_cdrcmple>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpgt>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffc4 	bl	8000a60 <__aeabi_cdrcmple>
 8000ad8:	bf34      	ite	cc
 8000ada:	2001      	movcc	r0, #1
 8000adc:	2000      	movcs	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpun>:
 8000ae4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aec:	d102      	bne.n	8000af4 <__aeabi_dcmpun+0x10>
 8000aee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000af2:	d10a      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__aeabi_dcmpun+0x20>
 8000afe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b02:	d102      	bne.n	8000b0a <__aeabi_dcmpun+0x26>
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	f04f 0001 	mov.w	r0, #1
 8000b0e:	4770      	bx	lr

08000b10 <__aeabi_d2iz>:
 8000b10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b18:	d215      	bcs.n	8000b46 <__aeabi_d2iz+0x36>
 8000b1a:	d511      	bpl.n	8000b40 <__aeabi_d2iz+0x30>
 8000b1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b24:	d912      	bls.n	8000b4c <__aeabi_d2iz+0x3c>
 8000b26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	bf18      	it	ne
 8000b3c:	4240      	negne	r0, r0
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d105      	bne.n	8000b58 <__aeabi_d2iz+0x48>
 8000b4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b50:	bf08      	it	eq
 8000b52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b56:	4770      	bx	lr
 8000b58:	f04f 0000 	mov.w	r0, #0
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_d2uiz>:
 8000b60:	004a      	lsls	r2, r1, #1
 8000b62:	d211      	bcs.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d211      	bcs.n	8000b8e <__aeabi_d2uiz+0x2e>
 8000b6a:	d50d      	bpl.n	8000b88 <__aeabi_d2uiz+0x28>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d40e      	bmi.n	8000b94 <__aeabi_d2uiz+0x34>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	fa23 f002 	lsr.w	r0, r3, r2
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_d2uiz+0x3a>
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0000 	mov.w	r0, #0
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_frsub>:
 8000ba0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000ba4:	e002      	b.n	8000bac <__addsf3>
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_fsub>:
 8000ba8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bac <__addsf3>:
 8000bac:	0042      	lsls	r2, r0, #1
 8000bae:	bf1f      	itttt	ne
 8000bb0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bb4:	ea92 0f03 	teqne	r2, r3
 8000bb8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bbc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc0:	d06a      	beq.n	8000c98 <__addsf3+0xec>
 8000bc2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bc6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bca:	bfc1      	itttt	gt
 8000bcc:	18d2      	addgt	r2, r2, r3
 8000bce:	4041      	eorgt	r1, r0
 8000bd0:	4048      	eorgt	r0, r1
 8000bd2:	4041      	eorgt	r1, r0
 8000bd4:	bfb8      	it	lt
 8000bd6:	425b      	neglt	r3, r3
 8000bd8:	2b19      	cmp	r3, #25
 8000bda:	bf88      	it	hi
 8000bdc:	4770      	bxhi	lr
 8000bde:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000be6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4240      	negne	r0, r0
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bf6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bfa:	bf18      	it	ne
 8000bfc:	4249      	negne	r1, r1
 8000bfe:	ea92 0f03 	teq	r2, r3
 8000c02:	d03f      	beq.n	8000c84 <__addsf3+0xd8>
 8000c04:	f1a2 0201 	sub.w	r2, r2, #1
 8000c08:	fa41 fc03 	asr.w	ip, r1, r3
 8000c0c:	eb10 000c 	adds.w	r0, r0, ip
 8000c10:	f1c3 0320 	rsb	r3, r3, #32
 8000c14:	fa01 f103 	lsl.w	r1, r1, r3
 8000c18:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c1c:	d502      	bpl.n	8000c24 <__addsf3+0x78>
 8000c1e:	4249      	negs	r1, r1
 8000c20:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c24:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c28:	d313      	bcc.n	8000c52 <__addsf3+0xa6>
 8000c2a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c2e:	d306      	bcc.n	8000c3e <__addsf3+0x92>
 8000c30:	0840      	lsrs	r0, r0, #1
 8000c32:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c36:	f102 0201 	add.w	r2, r2, #1
 8000c3a:	2afe      	cmp	r2, #254	; 0xfe
 8000c3c:	d251      	bcs.n	8000ce2 <__addsf3+0x136>
 8000c3e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c46:	bf08      	it	eq
 8000c48:	f020 0001 	biceq.w	r0, r0, #1
 8000c4c:	ea40 0003 	orr.w	r0, r0, r3
 8000c50:	4770      	bx	lr
 8000c52:	0049      	lsls	r1, r1, #1
 8000c54:	eb40 0000 	adc.w	r0, r0, r0
 8000c58:	3a01      	subs	r2, #1
 8000c5a:	bf28      	it	cs
 8000c5c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c60:	d2ed      	bcs.n	8000c3e <__addsf3+0x92>
 8000c62:	fab0 fc80 	clz	ip, r0
 8000c66:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c6a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c6e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c72:	bfaa      	itet	ge
 8000c74:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c78:	4252      	neglt	r2, r2
 8000c7a:	4318      	orrge	r0, r3
 8000c7c:	bfbc      	itt	lt
 8000c7e:	40d0      	lsrlt	r0, r2
 8000c80:	4318      	orrlt	r0, r3
 8000c82:	4770      	bx	lr
 8000c84:	f092 0f00 	teq	r2, #0
 8000c88:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c8c:	bf06      	itte	eq
 8000c8e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c92:	3201      	addeq	r2, #1
 8000c94:	3b01      	subne	r3, #1
 8000c96:	e7b5      	b.n	8000c04 <__addsf3+0x58>
 8000c98:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c9c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca0:	bf18      	it	ne
 8000ca2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ca6:	d021      	beq.n	8000cec <__addsf3+0x140>
 8000ca8:	ea92 0f03 	teq	r2, r3
 8000cac:	d004      	beq.n	8000cb8 <__addsf3+0x10c>
 8000cae:	f092 0f00 	teq	r2, #0
 8000cb2:	bf08      	it	eq
 8000cb4:	4608      	moveq	r0, r1
 8000cb6:	4770      	bx	lr
 8000cb8:	ea90 0f01 	teq	r0, r1
 8000cbc:	bf1c      	itt	ne
 8000cbe:	2000      	movne	r0, #0
 8000cc0:	4770      	bxne	lr
 8000cc2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cc6:	d104      	bne.n	8000cd2 <__addsf3+0x126>
 8000cc8:	0040      	lsls	r0, r0, #1
 8000cca:	bf28      	it	cs
 8000ccc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cd0:	4770      	bx	lr
 8000cd2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cd6:	bf3c      	itt	cc
 8000cd8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cdc:	4770      	bxcc	lr
 8000cde:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ce2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ce6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cea:	4770      	bx	lr
 8000cec:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf0:	bf16      	itet	ne
 8000cf2:	4608      	movne	r0, r1
 8000cf4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cf8:	4601      	movne	r1, r0
 8000cfa:	0242      	lsls	r2, r0, #9
 8000cfc:	bf06      	itte	eq
 8000cfe:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d02:	ea90 0f01 	teqeq	r0, r1
 8000d06:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_ui2f>:
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	e004      	b.n	8000d1c <__aeabi_i2f+0x8>
 8000d12:	bf00      	nop

08000d14 <__aeabi_i2f>:
 8000d14:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d18:	bf48      	it	mi
 8000d1a:	4240      	negmi	r0, r0
 8000d1c:	ea5f 0c00 	movs.w	ip, r0
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d28:	4601      	mov	r1, r0
 8000d2a:	f04f 0000 	mov.w	r0, #0
 8000d2e:	e01c      	b.n	8000d6a <__aeabi_l2f+0x2a>

08000d30 <__aeabi_ul2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e00a      	b.n	8000d54 <__aeabi_l2f+0x14>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_l2f>:
 8000d40:	ea50 0201 	orrs.w	r2, r0, r1
 8000d44:	bf08      	it	eq
 8000d46:	4770      	bxeq	lr
 8000d48:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__aeabi_l2f+0x14>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	ea5f 0c01 	movs.w	ip, r1
 8000d58:	bf02      	ittt	eq
 8000d5a:	4684      	moveq	ip, r0
 8000d5c:	4601      	moveq	r1, r0
 8000d5e:	2000      	moveq	r0, #0
 8000d60:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d64:	bf08      	it	eq
 8000d66:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d6a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d6e:	fabc f28c 	clz	r2, ip
 8000d72:	3a08      	subs	r2, #8
 8000d74:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d78:	db10      	blt.n	8000d9c <__aeabi_l2f+0x5c>
 8000d7a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d7e:	4463      	add	r3, ip
 8000d80:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d84:	f1c2 0220 	rsb	r2, r2, #32
 8000d88:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d8c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d90:	eb43 0002 	adc.w	r0, r3, r2
 8000d94:	bf08      	it	eq
 8000d96:	f020 0001 	biceq.w	r0, r0, #1
 8000d9a:	4770      	bx	lr
 8000d9c:	f102 0220 	add.w	r2, r2, #32
 8000da0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000da4:	f1c2 0220 	rsb	r2, r2, #32
 8000da8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dac:	fa21 f202 	lsr.w	r2, r1, r2
 8000db0:	eb43 0002 	adc.w	r0, r3, r2
 8000db4:	bf08      	it	eq
 8000db6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dba:	4770      	bx	lr

08000dbc <__aeabi_fmul>:
 8000dbc:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dc0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dc4:	bf1e      	ittt	ne
 8000dc6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dca:	ea92 0f0c 	teqne	r2, ip
 8000dce:	ea93 0f0c 	teqne	r3, ip
 8000dd2:	d06f      	beq.n	8000eb4 <__aeabi_fmul+0xf8>
 8000dd4:	441a      	add	r2, r3
 8000dd6:	ea80 0c01 	eor.w	ip, r0, r1
 8000dda:	0240      	lsls	r0, r0, #9
 8000ddc:	bf18      	it	ne
 8000dde:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000de2:	d01e      	beq.n	8000e22 <__aeabi_fmul+0x66>
 8000de4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000de8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dec:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000df0:	fba0 3101 	umull	r3, r1, r0, r1
 8000df4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000df8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dfc:	bf3e      	ittt	cc
 8000dfe:	0049      	lslcc	r1, r1, #1
 8000e00:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e04:	005b      	lslcc	r3, r3, #1
 8000e06:	ea40 0001 	orr.w	r0, r0, r1
 8000e0a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e0e:	2afd      	cmp	r2, #253	; 0xfd
 8000e10:	d81d      	bhi.n	8000e4e <__aeabi_fmul+0x92>
 8000e12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e16:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e1a:	bf08      	it	eq
 8000e1c:	f020 0001 	biceq.w	r0, r0, #1
 8000e20:	4770      	bx	lr
 8000e22:	f090 0f00 	teq	r0, #0
 8000e26:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e2a:	bf08      	it	eq
 8000e2c:	0249      	lsleq	r1, r1, #9
 8000e2e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e32:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e36:	3a7f      	subs	r2, #127	; 0x7f
 8000e38:	bfc2      	ittt	gt
 8000e3a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e3e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e42:	4770      	bxgt	lr
 8000e44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e48:	f04f 0300 	mov.w	r3, #0
 8000e4c:	3a01      	subs	r2, #1
 8000e4e:	dc5d      	bgt.n	8000f0c <__aeabi_fmul+0x150>
 8000e50:	f112 0f19 	cmn.w	r2, #25
 8000e54:	bfdc      	itt	le
 8000e56:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e5a:	4770      	bxle	lr
 8000e5c:	f1c2 0200 	rsb	r2, r2, #0
 8000e60:	0041      	lsls	r1, r0, #1
 8000e62:	fa21 f102 	lsr.w	r1, r1, r2
 8000e66:	f1c2 0220 	rsb	r2, r2, #32
 8000e6a:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e6e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e72:	f140 0000 	adc.w	r0, r0, #0
 8000e76:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e7a:	bf08      	it	eq
 8000e7c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e80:	4770      	bx	lr
 8000e82:	f092 0f00 	teq	r2, #0
 8000e86:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e8a:	bf02      	ittt	eq
 8000e8c:	0040      	lsleq	r0, r0, #1
 8000e8e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e92:	3a01      	subeq	r2, #1
 8000e94:	d0f9      	beq.n	8000e8a <__aeabi_fmul+0xce>
 8000e96:	ea40 000c 	orr.w	r0, r0, ip
 8000e9a:	f093 0f00 	teq	r3, #0
 8000e9e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ea2:	bf02      	ittt	eq
 8000ea4:	0049      	lsleq	r1, r1, #1
 8000ea6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eaa:	3b01      	subeq	r3, #1
 8000eac:	d0f9      	beq.n	8000ea2 <__aeabi_fmul+0xe6>
 8000eae:	ea41 010c 	orr.w	r1, r1, ip
 8000eb2:	e78f      	b.n	8000dd4 <__aeabi_fmul+0x18>
 8000eb4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	bf18      	it	ne
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d00a      	beq.n	8000eda <__aeabi_fmul+0x11e>
 8000ec4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ec8:	bf18      	it	ne
 8000eca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	d1d8      	bne.n	8000e82 <__aeabi_fmul+0xc6>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	4770      	bx	lr
 8000eda:	f090 0f00 	teq	r0, #0
 8000ede:	bf17      	itett	ne
 8000ee0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ee4:	4608      	moveq	r0, r1
 8000ee6:	f091 0f00 	teqne	r1, #0
 8000eea:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eee:	d014      	beq.n	8000f1a <__aeabi_fmul+0x15e>
 8000ef0:	ea92 0f0c 	teq	r2, ip
 8000ef4:	d101      	bne.n	8000efa <__aeabi_fmul+0x13e>
 8000ef6:	0242      	lsls	r2, r0, #9
 8000ef8:	d10f      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000efa:	ea93 0f0c 	teq	r3, ip
 8000efe:	d103      	bne.n	8000f08 <__aeabi_fmul+0x14c>
 8000f00:	024b      	lsls	r3, r1, #9
 8000f02:	bf18      	it	ne
 8000f04:	4608      	movne	r0, r1
 8000f06:	d108      	bne.n	8000f1a <__aeabi_fmul+0x15e>
 8000f08:	ea80 0001 	eor.w	r0, r0, r1
 8000f0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f18:	4770      	bx	lr
 8000f1a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f1e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f22:	4770      	bx	lr

08000f24 <__aeabi_fdiv>:
 8000f24:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f28:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f2c:	bf1e      	ittt	ne
 8000f2e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f32:	ea92 0f0c 	teqne	r2, ip
 8000f36:	ea93 0f0c 	teqne	r3, ip
 8000f3a:	d069      	beq.n	8001010 <__aeabi_fdiv+0xec>
 8000f3c:	eba2 0203 	sub.w	r2, r2, r3
 8000f40:	ea80 0c01 	eor.w	ip, r0, r1
 8000f44:	0249      	lsls	r1, r1, #9
 8000f46:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f4a:	d037      	beq.n	8000fbc <__aeabi_fdiv+0x98>
 8000f4c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f50:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f54:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f58:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f5c:	428b      	cmp	r3, r1
 8000f5e:	bf38      	it	cc
 8000f60:	005b      	lslcc	r3, r3, #1
 8000f62:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f66:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f6a:	428b      	cmp	r3, r1
 8000f6c:	bf24      	itt	cs
 8000f6e:	1a5b      	subcs	r3, r3, r1
 8000f70:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f74:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f78:	bf24      	itt	cs
 8000f7a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f7e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f82:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f86:	bf24      	itt	cs
 8000f88:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f8c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f90:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f9a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f9e:	011b      	lsls	r3, r3, #4
 8000fa0:	bf18      	it	ne
 8000fa2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fa6:	d1e0      	bne.n	8000f6a <__aeabi_fdiv+0x46>
 8000fa8:	2afd      	cmp	r2, #253	; 0xfd
 8000faa:	f63f af50 	bhi.w	8000e4e <__aeabi_fmul+0x92>
 8000fae:	428b      	cmp	r3, r1
 8000fb0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fb4:	bf08      	it	eq
 8000fb6:	f020 0001 	biceq.w	r0, r0, #1
 8000fba:	4770      	bx	lr
 8000fbc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fc0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fc4:	327f      	adds	r2, #127	; 0x7f
 8000fc6:	bfc2      	ittt	gt
 8000fc8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fcc:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fd0:	4770      	bxgt	lr
 8000fd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fd6:	f04f 0300 	mov.w	r3, #0
 8000fda:	3a01      	subs	r2, #1
 8000fdc:	e737      	b.n	8000e4e <__aeabi_fmul+0x92>
 8000fde:	f092 0f00 	teq	r2, #0
 8000fe2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fe6:	bf02      	ittt	eq
 8000fe8:	0040      	lsleq	r0, r0, #1
 8000fea:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fee:	3a01      	subeq	r2, #1
 8000ff0:	d0f9      	beq.n	8000fe6 <__aeabi_fdiv+0xc2>
 8000ff2:	ea40 000c 	orr.w	r0, r0, ip
 8000ff6:	f093 0f00 	teq	r3, #0
 8000ffa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ffe:	bf02      	ittt	eq
 8001000:	0049      	lsleq	r1, r1, #1
 8001002:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001006:	3b01      	subeq	r3, #1
 8001008:	d0f9      	beq.n	8000ffe <__aeabi_fdiv+0xda>
 800100a:	ea41 010c 	orr.w	r1, r1, ip
 800100e:	e795      	b.n	8000f3c <__aeabi_fdiv+0x18>
 8001010:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001014:	ea92 0f0c 	teq	r2, ip
 8001018:	d108      	bne.n	800102c <__aeabi_fdiv+0x108>
 800101a:	0242      	lsls	r2, r0, #9
 800101c:	f47f af7d 	bne.w	8000f1a <__aeabi_fmul+0x15e>
 8001020:	ea93 0f0c 	teq	r3, ip
 8001024:	f47f af70 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001028:	4608      	mov	r0, r1
 800102a:	e776      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800102c:	ea93 0f0c 	teq	r3, ip
 8001030:	d104      	bne.n	800103c <__aeabi_fdiv+0x118>
 8001032:	024b      	lsls	r3, r1, #9
 8001034:	f43f af4c 	beq.w	8000ed0 <__aeabi_fmul+0x114>
 8001038:	4608      	mov	r0, r1
 800103a:	e76e      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800103c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001040:	bf18      	it	ne
 8001042:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001046:	d1ca      	bne.n	8000fde <__aeabi_fdiv+0xba>
 8001048:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800104c:	f47f af5c 	bne.w	8000f08 <__aeabi_fmul+0x14c>
 8001050:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001054:	f47f af3c 	bne.w	8000ed0 <__aeabi_fmul+0x114>
 8001058:	e75f      	b.n	8000f1a <__aeabi_fmul+0x15e>
 800105a:	bf00      	nop

0800105c <AddDrum>:

AudioTrack audio_tracks[MAX_TRACKS];
int num_tracks = 0;
int audio_dma_on = 0;

void AddDrum(DrumSound sound) {
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	71fb      	strb	r3, [r7, #7]
	AddTrack((AudioTrack) {
		.buff = drum_sounds[sound],
 8001066:	79fb      	ldrb	r3, [r7, #7]
 8001068:	4a0a      	ldr	r2, [pc, #40]	; (8001094 <AddDrum+0x38>)
 800106a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
	AddTrack((AudioTrack) {
 800106e:	60bb      	str	r3, [r7, #8]
		.length = drum_sound_lengths[sound],
 8001070:	79fb      	ldrb	r3, [r7, #7]
 8001072:	4a09      	ldr	r2, [pc, #36]	; (8001098 <AddDrum+0x3c>)
 8001074:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
	AddTrack((AudioTrack) {
 8001078:	81bb      	strh	r3, [r7, #12]
 800107a:	2300      	movs	r3, #0
 800107c:	81fb      	strh	r3, [r7, #14]
 800107e:	f107 0308 	add.w	r3, r7, #8
 8001082:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001086:	f000 f809 	bl	800109c <AddTrack>
		.pos = 0
	});
}
 800108a:	bf00      	nop
 800108c:	3710      	adds	r7, #16
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}
 8001092:	bf00      	nop
 8001094:	20000000 	.word	0x20000000
 8001098:	08014f60 	.word	0x08014f60

0800109c <AddTrack>:

void AddTrack(AudioTrack track) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	463b      	mov	r3, r7
 80010a4:	e883 0003 	stmia.w	r3, {r0, r1}
	if (num_tracks >= MAX_TRACKS) return;
 80010a8:	4b0b      	ldr	r3, [pc, #44]	; (80010d8 <AddTrack+0x3c>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	2b09      	cmp	r3, #9
 80010ae:	dc0d      	bgt.n	80010cc <AddTrack+0x30>
	audio_tracks[num_tracks++] = track;
 80010b0:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <AddTrack+0x3c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	1c5a      	adds	r2, r3, #1
 80010b6:	4908      	ldr	r1, [pc, #32]	; (80010d8 <AddTrack+0x3c>)
 80010b8:	600a      	str	r2, [r1, #0]
 80010ba:	4a08      	ldr	r2, [pc, #32]	; (80010dc <AddTrack+0x40>)
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	4413      	add	r3, r2
 80010c0:	463a      	mov	r2, r7
 80010c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010c6:	e883 0003 	stmia.w	r3, {r0, r1}
 80010ca:	e000      	b.n	80010ce <AddTrack+0x32>
	if (num_tracks >= MAX_TRACKS) return;
 80010cc:	bf00      	nop
}
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bc80      	pop	{r7}
 80010d4:	4770      	bx	lr
 80010d6:	bf00      	nop
 80010d8:	2000078c 	.word	0x2000078c
 80010dc:	2000073c 	.word	0x2000073c

080010e0 <RemoveTrack>:

void RemoveTrack(uint16_t index) {
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	4603      	mov	r3, r0
 80010e8:	80fb      	strh	r3, [r7, #6]
	if (num_tracks <= 0) return;
 80010ea:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <RemoveTrack+0x44>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	dd12      	ble.n	8001118 <RemoveTrack+0x38>
	audio_tracks[index] = audio_tracks[--num_tracks];
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <RemoveTrack+0x44>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	3b01      	subs	r3, #1
 80010f8:	4a0a      	ldr	r2, [pc, #40]	; (8001124 <RemoveTrack+0x44>)
 80010fa:	6013      	str	r3, [r2, #0]
 80010fc:	4b09      	ldr	r3, [pc, #36]	; (8001124 <RemoveTrack+0x44>)
 80010fe:	681a      	ldr	r2, [r3, #0]
 8001100:	88fb      	ldrh	r3, [r7, #6]
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <RemoveTrack+0x48>)
 8001104:	4908      	ldr	r1, [pc, #32]	; (8001128 <RemoveTrack+0x48>)
 8001106:	00db      	lsls	r3, r3, #3
 8001108:	4403      	add	r3, r0
 800110a:	00d2      	lsls	r2, r2, #3
 800110c:	440a      	add	r2, r1
 800110e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001112:	e883 0003 	stmia.w	r3, {r0, r1}
 8001116:	e000      	b.n	800111a <RemoveTrack+0x3a>
	if (num_tracks <= 0) return;
 8001118:	bf00      	nop
}
 800111a:	370c      	adds	r7, #12
 800111c:	46bd      	mov	sp, r7
 800111e:	bc80      	pop	{r7}
 8001120:	4770      	bx	lr
 8001122:	bf00      	nop
 8001124:	2000078c 	.word	0x2000078c
 8001128:	2000073c 	.word	0x2000073c

0800112c <PrecomputeMix>:

void PrecomputeMix() {
 800112c:	b590      	push	{r4, r7, lr}
 800112e:	b087      	sub	sp, #28
 8001130:	af02      	add	r7, sp, #8

	if (num_tracks <= 0) {
 8001132:	4b55      	ldr	r3, [pc, #340]	; (8001288 <PrecomputeMix+0x15c>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	dc11      	bgt.n	800115e <PrecomputeMix+0x32>
		if (audio_dma_on) {
 800113a:	4b54      	ldr	r3, [pc, #336]	; (800128c <PrecomputeMix+0x160>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d006      	beq.n	8001150 <PrecomputeMix+0x24>
			HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001142:	2100      	movs	r1, #0
 8001144:	4852      	ldr	r0, [pc, #328]	; (8001290 <PrecomputeMix+0x164>)
 8001146:	f003 fb7d 	bl	8004844 <HAL_DAC_Stop_DMA>
			audio_dma_on = 0;
 800114a:	4b50      	ldr	r3, [pc, #320]	; (800128c <PrecomputeMix+0x160>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
		}
		memset(audio_buff, 0, AUDIO_BUFF_LENGTH * 2);
 8001150:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001154:	2100      	movs	r1, #0
 8001156:	484f      	ldr	r0, [pc, #316]	; (8001294 <PrecomputeMix+0x168>)
 8001158:	f010 fe1a 	bl	8011d90 <memset>
			}
		}

	}

}
 800115c:	e090      	b.n	8001280 <PrecomputeMix+0x154>
		if (!audio_dma_on) {
 800115e:	4b4b      	ldr	r3, [pc, #300]	; (800128c <PrecomputeMix+0x160>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d126      	bne.n	80011b4 <PrecomputeMix+0x88>
			HAL_TIM_Base_Stop(&htim2);
 8001166:	484c      	ldr	r0, [pc, #304]	; (8001298 <PrecomputeMix+0x16c>)
 8001168:	f008 fad6 	bl	8009718 <HAL_TIM_Base_Stop>
			HAL_TIM_Base_Stop(&htim4);
 800116c:	484b      	ldr	r0, [pc, #300]	; (800129c <PrecomputeMix+0x170>)
 800116e:	f008 fad3 	bl	8009718 <HAL_TIM_Base_Stop>
			HAL_DAC_Start_DMA(&hdac, DAC_CHANNEL_1, (uint32_t*)audio_buff, AUDIO_BUFF_LENGTH, DAC_ALIGN_12B_L);
 8001172:	2304      	movs	r3, #4
 8001174:	9300      	str	r3, [sp, #0]
 8001176:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800117a:	4a46      	ldr	r2, [pc, #280]	; (8001294 <PrecomputeMix+0x168>)
 800117c:	2100      	movs	r1, #0
 800117e:	4844      	ldr	r0, [pc, #272]	; (8001290 <PrecomputeMix+0x164>)
 8001180:	f003 fab0 	bl	80046e4 <HAL_DAC_Start_DMA>
			TIM2->CNT = 0;
 8001184:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001188:	2200      	movs	r2, #0
 800118a:	625a      	str	r2, [r3, #36]	; 0x24
			TIM4->CNT = 0;
 800118c:	4b44      	ldr	r3, [pc, #272]	; (80012a0 <PrecomputeMix+0x174>)
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	; 0x24
			HAL_TIM_Base_Start_IT(&htim4);
 8001192:	4842      	ldr	r0, [pc, #264]	; (800129c <PrecomputeMix+0x170>)
 8001194:	f008 fae6 	bl	8009764 <HAL_TIM_Base_Start_IT>
			HAL_TIM_Base_Start(&htim2);
 8001198:	483f      	ldr	r0, [pc, #252]	; (8001298 <PrecomputeMix+0x16c>)
 800119a:	f008 fa65 	bl	8009668 <HAL_TIM_Base_Start>
			__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 800119e:	4b3e      	ldr	r3, [pc, #248]	; (8001298 <PrecomputeMix+0x16c>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	68da      	ldr	r2, [r3, #12]
 80011a4:	4b3c      	ldr	r3, [pc, #240]	; (8001298 <PrecomputeMix+0x16c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f042 0201 	orr.w	r2, r2, #1
 80011ac:	60da      	str	r2, [r3, #12]
			audio_dma_on = 1;
 80011ae:	4b37      	ldr	r3, [pc, #220]	; (800128c <PrecomputeMix+0x160>)
 80011b0:	2201      	movs	r2, #1
 80011b2:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 80011b4:	2300      	movs	r3, #0
 80011b6:	60fb      	str	r3, [r7, #12]
 80011b8:	e05e      	b.n	8001278 <PrecomputeMix+0x14c>
			int32_t sum = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
			int j = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 80011c2:	e033      	b.n	800122c <PrecomputeMix+0x100>
				sum += audio_tracks[j].buff[audio_tracks[j].pos++] / 4;
 80011c4:	4a37      	ldr	r2, [pc, #220]	; (80012a4 <PrecomputeMix+0x178>)
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80011cc:	4a35      	ldr	r2, [pc, #212]	; (80012a4 <PrecomputeMix+0x178>)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	00db      	lsls	r3, r3, #3
 80011d2:	4413      	add	r3, r2
 80011d4:	88da      	ldrh	r2, [r3, #6]
 80011d6:	1c53      	adds	r3, r2, #1
 80011d8:	b29c      	uxth	r4, r3
 80011da:	4832      	ldr	r0, [pc, #200]	; (80012a4 <PrecomputeMix+0x178>)
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	00db      	lsls	r3, r3, #3
 80011e0:	4403      	add	r3, r0
 80011e2:	4620      	mov	r0, r4
 80011e4:	80d8      	strh	r0, [r3, #6]
 80011e6:	4613      	mov	r3, r2
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	440b      	add	r3, r1
 80011ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	da00      	bge.n	80011f6 <PrecomputeMix+0xca>
 80011f4:	3303      	adds	r3, #3
 80011f6:	109b      	asrs	r3, r3, #2
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	461a      	mov	r2, r3
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	4413      	add	r3, r2
 8001200:	60bb      	str	r3, [r7, #8]
				if (audio_tracks[j].pos > audio_tracks[j].length) {
 8001202:	4a28      	ldr	r2, [pc, #160]	; (80012a4 <PrecomputeMix+0x178>)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	00db      	lsls	r3, r3, #3
 8001208:	4413      	add	r3, r2
 800120a:	88da      	ldrh	r2, [r3, #6]
 800120c:	4925      	ldr	r1, [pc, #148]	; (80012a4 <PrecomputeMix+0x178>)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	00db      	lsls	r3, r3, #3
 8001212:	440b      	add	r3, r1
 8001214:	889b      	ldrh	r3, [r3, #4]
 8001216:	429a      	cmp	r2, r3
 8001218:	d905      	bls.n	8001226 <PrecomputeMix+0xfa>
					RemoveTrack(j);
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	b29b      	uxth	r3, r3
 800121e:	4618      	mov	r0, r3
 8001220:	f7ff ff5e 	bl	80010e0 <RemoveTrack>
 8001224:	e002      	b.n	800122c <PrecomputeMix+0x100>
					j++;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	3301      	adds	r3, #1
 800122a:	607b      	str	r3, [r7, #4]
			while (j < num_tracks) {
 800122c:	4b16      	ldr	r3, [pc, #88]	; (8001288 <PrecomputeMix+0x15c>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	687a      	ldr	r2, [r7, #4]
 8001232:	429a      	cmp	r2, r3
 8001234:	dbc6      	blt.n	80011c4 <PrecomputeMix+0x98>
			if (sum < -32768) {
 8001236:	68bb      	ldr	r3, [r7, #8]
 8001238:	f513 4f00 	cmn.w	r3, #32768	; 0x8000
 800123c:	da05      	bge.n	800124a <PrecomputeMix+0x11e>
				audio_buff[i] = 0;
 800123e:	4a15      	ldr	r2, [pc, #84]	; (8001294 <PrecomputeMix+0x168>)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	2100      	movs	r1, #0
 8001244:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001248:	e013      	b.n	8001272 <PrecomputeMix+0x146>
			} else if (sum > 32767) {
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001250:	db06      	blt.n	8001260 <PrecomputeMix+0x134>
				audio_buff[i] = 65535;
 8001252:	4a10      	ldr	r2, [pc, #64]	; (8001294 <PrecomputeMix+0x168>)
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800125a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800125e:	e008      	b.n	8001272 <PrecomputeMix+0x146>
				audio_buff[i] = sum + 32768;
 8001260:	68bb      	ldr	r3, [r7, #8]
 8001262:	b29b      	uxth	r3, r3
 8001264:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8001268:	b299      	uxth	r1, r3
 800126a:	4a0a      	ldr	r2, [pc, #40]	; (8001294 <PrecomputeMix+0x168>)
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int i = 0; i < AUDIO_BUFF_LENGTH; i++) {
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	3301      	adds	r3, #1
 8001276:	60fb      	str	r3, [r7, #12]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800127e:	db9c      	blt.n	80011ba <PrecomputeMix+0x8e>
}
 8001280:	bf00      	nop
 8001282:	3714      	adds	r7, #20
 8001284:	46bd      	mov	sp, r7
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	2000078c 	.word	0x2000078c
 800128c:	20000790 	.word	0x20000790
 8001290:	20000b98 	.word	0x20000b98
 8001294:	20000354 	.word	0x20000354
 8001298:	20000d64 	.word	0x20000d64
 800129c:	20000df4 	.word	0x20000df4
 80012a0:	40000800 	.word	0x40000800
 80012a4:	2000073c 	.word	0x2000073c

080012a8 <ButtonPadInit>:
#include "button.h"

GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
void ButtonPadInit() {
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 80012ac:	2201      	movs	r2, #1
 80012ae:	2110      	movs	r1, #16
 80012b0:	480a      	ldr	r0, [pc, #40]	; (80012dc <ButtonPadInit+0x34>)
 80012b2:	f004 f926 	bl	8005502 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 80012b6:	2201      	movs	r2, #1
 80012b8:	2120      	movs	r1, #32
 80012ba:	4808      	ldr	r0, [pc, #32]	; (80012dc <ButtonPadInit+0x34>)
 80012bc:	f004 f921 	bl	8005502 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 80012c0:	2201      	movs	r2, #1
 80012c2:	2140      	movs	r1, #64	; 0x40
 80012c4:	4805      	ldr	r0, [pc, #20]	; (80012dc <ButtonPadInit+0x34>)
 80012c6:	f004 f91c 	bl	8005502 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 80012ca:	2201      	movs	r2, #1
 80012cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80012d0:	4803      	ldr	r0, [pc, #12]	; (80012e0 <ButtonPadInit+0x38>)
 80012d2:	f004 f916 	bl	8005502 <HAL_GPIO_WritePin>
}
 80012d6:	bf00      	nop
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	40011800 	.word	0x40011800
 80012e0:	40011000 	.word	0x40011000

080012e4 <ButtonPadCallback>:

uint32_t previousMillis = 0;
uint32_t currentMillis = 0;
uint16_t keyPressed = 0;
int ButtonPadCallback(int GPIO_Pin) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
	// See if it's falling or rising edge, may fail at times
	int callback_pin_value = HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, GPIO_Pin);
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	b29b      	uxth	r3, r3
 80012f0:	4619      	mov	r1, r3
 80012f2:	4807      	ldr	r0, [pc, #28]	; (8001310 <ButtonPadCallback+0x2c>)
 80012f4:	f004 f8ee 	bl	80054d4 <HAL_GPIO_ReadPin>
 80012f8:	4603      	mov	r3, r0
 80012fa:	60fb      	str	r3, [r7, #12]
	if (callback_pin_value == GPIO_PIN_RESET) {
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d10a      	bne.n	8001318 <ButtonPadCallback+0x34>
		previousMillis = HAL_GetTick();
 8001302:	f002 fbaf 	bl	8003a64 <HAL_GetTick>
 8001306:	4603      	mov	r3, r0
 8001308:	4a02      	ldr	r2, [pc, #8]	; (8001314 <ButtonPadCallback+0x30>)
 800130a:	6013      	str	r3, [r2, #0]
		return 0;
 800130c:	2300      	movs	r3, #0
 800130e:	e14c      	b.n	80015aa <ButtonPadCallback+0x2c6>
 8001310:	40011800 	.word	0x40011800
 8001314:	200007a4 	.word	0x200007a4
	}

	currentMillis = HAL_GetTick();
 8001318:	f002 fba4 	bl	8003a64 <HAL_GetTick>
 800131c:	4603      	mov	r3, r0
 800131e:	4aa5      	ldr	r2, [pc, #660]	; (80015b4 <ButtonPadCallback+0x2d0>)
 8001320:	6013      	str	r3, [r2, #0]
	keyPressed = 0;
 8001322:	4ba5      	ldr	r3, [pc, #660]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001324:	2200      	movs	r2, #0
 8001326:	801a      	strh	r2, [r3, #0]
	if (currentMillis - previousMillis > 20) {
 8001328:	4ba2      	ldr	r3, [pc, #648]	; (80015b4 <ButtonPadCallback+0x2d0>)
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	4ba3      	ldr	r3, [pc, #652]	; (80015bc <ButtonPadCallback+0x2d8>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b14      	cmp	r3, #20
 8001334:	f240 8133 	bls.w	800159e <ButtonPadCallback+0x2ba>

		// Change this if the R pins are not the same
		GPIO_InitStructPrivate.Pin = BTN_PAD_R1_PIN|BTN_PAD_R2_PIN|BTN_PAD_R3_PIN|BTN_PAD_R4_PIN;
 8001338:	4ba1      	ldr	r3, [pc, #644]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800133a:	220f      	movs	r2, #15
 800133c:	601a      	str	r2, [r3, #0]
		GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 800133e:	4ba0      	ldr	r3, [pc, #640]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001340:	2200      	movs	r2, #0
 8001342:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001344:	4b9e      	ldr	r3, [pc, #632]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001346:	2200      	movs	r2, #0
 8001348:	609a      	str	r2, [r3, #8]
		GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	4b9d      	ldr	r3, [pc, #628]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800134c:	2202      	movs	r2, #2
 800134e:	60da      	str	r2, [r3, #12]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001350:	499b      	ldr	r1, [pc, #620]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001352:	489c      	ldr	r0, [pc, #624]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001354:	f003 ff2a 	bl	80051ac <HAL_GPIO_Init>

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001358:	2201      	movs	r2, #1
 800135a:	2110      	movs	r1, #16
 800135c:	4899      	ldr	r0, [pc, #612]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800135e:	f004 f8d0 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001362:	2200      	movs	r2, #0
 8001364:	2120      	movs	r1, #32
 8001366:	4897      	ldr	r0, [pc, #604]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001368:	f004 f8cb 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 800136c:	2200      	movs	r2, #0
 800136e:	2140      	movs	r1, #64	; 0x40
 8001370:	4894      	ldr	r0, [pc, #592]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001372:	f004 f8c6 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 0);
 8001376:	2200      	movs	r2, #0
 8001378:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800137c:	4892      	ldr	r0, [pc, #584]	; (80015c8 <ButtonPadCallback+0x2e4>)
 800137e:	f004 f8c0 	bl	8005502 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 16;
 8001382:	2101      	movs	r1, #1
 8001384:	488f      	ldr	r0, [pc, #572]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001386:	f004 f8a5 	bl	80054d4 <HAL_GPIO_ReadPin>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d005      	beq.n	800139c <ButtonPadCallback+0xb8>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d102      	bne.n	800139c <ButtonPadCallback+0xb8>
 8001396:	4b88      	ldr	r3, [pc, #544]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001398:	2210      	movs	r2, #16
 800139a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 15;
 800139c:	2102      	movs	r1, #2
 800139e:	4889      	ldr	r0, [pc, #548]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013a0:	f004 f898 	bl	80054d4 <HAL_GPIO_ReadPin>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d005      	beq.n	80013b6 <ButtonPadCallback+0xd2>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b02      	cmp	r3, #2
 80013ae:	d102      	bne.n	80013b6 <ButtonPadCallback+0xd2>
 80013b0:	4b81      	ldr	r3, [pc, #516]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013b2:	220f      	movs	r2, #15
 80013b4:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 14;
 80013b6:	2104      	movs	r1, #4
 80013b8:	4882      	ldr	r0, [pc, #520]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013ba:	f004 f88b 	bl	80054d4 <HAL_GPIO_ReadPin>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d005      	beq.n	80013d0 <ButtonPadCallback+0xec>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	2b04      	cmp	r3, #4
 80013c8:	d102      	bne.n	80013d0 <ButtonPadCallback+0xec>
 80013ca:	4b7b      	ldr	r3, [pc, #492]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013cc:	220e      	movs	r2, #14
 80013ce:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 13;
 80013d0:	2108      	movs	r1, #8
 80013d2:	487c      	ldr	r0, [pc, #496]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013d4:	f004 f87e 	bl	80054d4 <HAL_GPIO_ReadPin>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d005      	beq.n	80013ea <ButtonPadCallback+0x106>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	2b08      	cmp	r3, #8
 80013e2:	d102      	bne.n	80013ea <ButtonPadCallback+0x106>
 80013e4:	4b74      	ldr	r3, [pc, #464]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80013e6:	220d      	movs	r2, #13
 80013e8:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 0);
 80013ea:	2200      	movs	r2, #0
 80013ec:	2110      	movs	r1, #16
 80013ee:	4875      	ldr	r0, [pc, #468]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013f0:	f004 f887 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 80013f4:	2201      	movs	r2, #1
 80013f6:	2120      	movs	r1, #32
 80013f8:	4872      	ldr	r0, [pc, #456]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80013fa:	f004 f882 	bl	8005502 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 12;
 80013fe:	2101      	movs	r1, #1
 8001400:	4870      	ldr	r0, [pc, #448]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001402:	f004 f867 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d005      	beq.n	8001418 <ButtonPadCallback+0x134>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b01      	cmp	r3, #1
 8001410:	d102      	bne.n	8001418 <ButtonPadCallback+0x134>
 8001412:	4b69      	ldr	r3, [pc, #420]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001414:	220c      	movs	r2, #12
 8001416:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 11;
 8001418:	2102      	movs	r1, #2
 800141a:	486a      	ldr	r0, [pc, #424]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800141c:	f004 f85a 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d005      	beq.n	8001432 <ButtonPadCallback+0x14e>
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b02      	cmp	r3, #2
 800142a:	d102      	bne.n	8001432 <ButtonPadCallback+0x14e>
 800142c:	4b62      	ldr	r3, [pc, #392]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800142e:	220b      	movs	r2, #11
 8001430:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 10;
 8001432:	2104      	movs	r1, #4
 8001434:	4863      	ldr	r0, [pc, #396]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001436:	f004 f84d 	bl	80054d4 <HAL_GPIO_ReadPin>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d005      	beq.n	800144c <ButtonPadCallback+0x168>
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	2b04      	cmp	r3, #4
 8001444:	d102      	bne.n	800144c <ButtonPadCallback+0x168>
 8001446:	4b5c      	ldr	r3, [pc, #368]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001448:	220a      	movs	r2, #10
 800144a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 9;
 800144c:	2108      	movs	r1, #8
 800144e:	485d      	ldr	r0, [pc, #372]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001450:	f004 f840 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d005      	beq.n	8001466 <ButtonPadCallback+0x182>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2b08      	cmp	r3, #8
 800145e:	d102      	bne.n	8001466 <ButtonPadCallback+0x182>
 8001460:	4b55      	ldr	r3, [pc, #340]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001462:	2209      	movs	r2, #9
 8001464:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 0);
 8001466:	2200      	movs	r2, #0
 8001468:	2120      	movs	r1, #32
 800146a:	4856      	ldr	r0, [pc, #344]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800146c:	f004 f849 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001470:	2201      	movs	r2, #1
 8001472:	2140      	movs	r1, #64	; 0x40
 8001474:	4853      	ldr	r0, [pc, #332]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001476:	f004 f844 	bl	8005502 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 8;
 800147a:	2101      	movs	r1, #1
 800147c:	4851      	ldr	r0, [pc, #324]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800147e:	f004 f829 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d005      	beq.n	8001494 <ButtonPadCallback+0x1b0>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d102      	bne.n	8001494 <ButtonPadCallback+0x1b0>
 800148e:	4b4a      	ldr	r3, [pc, #296]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001490:	2208      	movs	r2, #8
 8001492:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 7;
 8001494:	2102      	movs	r1, #2
 8001496:	484b      	ldr	r0, [pc, #300]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001498:	f004 f81c 	bl	80054d4 <HAL_GPIO_ReadPin>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d005      	beq.n	80014ae <ButtonPadCallback+0x1ca>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d102      	bne.n	80014ae <ButtonPadCallback+0x1ca>
 80014a8:	4b43      	ldr	r3, [pc, #268]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014aa:	2207      	movs	r2, #7
 80014ac:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 6;
 80014ae:	2104      	movs	r1, #4
 80014b0:	4844      	ldr	r0, [pc, #272]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014b2:	f004 f80f 	bl	80054d4 <HAL_GPIO_ReadPin>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d005      	beq.n	80014c8 <ButtonPadCallback+0x1e4>
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b04      	cmp	r3, #4
 80014c0:	d102      	bne.n	80014c8 <ButtonPadCallback+0x1e4>
 80014c2:	4b3d      	ldr	r3, [pc, #244]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014c4:	2206      	movs	r2, #6
 80014c6:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 5;
 80014c8:	2108      	movs	r1, #8
 80014ca:	483e      	ldr	r0, [pc, #248]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014cc:	f004 f802 	bl	80054d4 <HAL_GPIO_ReadPin>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d005      	beq.n	80014e2 <ButtonPadCallback+0x1fe>
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d102      	bne.n	80014e2 <ButtonPadCallback+0x1fe>
 80014dc:	4b36      	ldr	r3, [pc, #216]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80014de:	2205      	movs	r2, #5
 80014e0:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 0);
 80014e2:	2200      	movs	r2, #0
 80014e4:	2140      	movs	r1, #64	; 0x40
 80014e6:	4837      	ldr	r0, [pc, #220]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014e8:	f004 f80b 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 80014ec:	2201      	movs	r2, #1
 80014ee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80014f2:	4835      	ldr	r0, [pc, #212]	; (80015c8 <ButtonPadCallback+0x2e4>)
 80014f4:	f004 f805 	bl	8005502 <HAL_GPIO_WritePin>
		if (HAL_GPIO_ReadPin(BTN_PAD_R1_PORT, BTN_PAD_R1_PIN) && GPIO_Pin == BTN_PAD_R1_PIN) keyPressed = 4;
 80014f8:	2101      	movs	r1, #1
 80014fa:	4832      	ldr	r0, [pc, #200]	; (80015c4 <ButtonPadCallback+0x2e0>)
 80014fc:	f003 ffea 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d005      	beq.n	8001512 <ButtonPadCallback+0x22e>
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2b01      	cmp	r3, #1
 800150a:	d102      	bne.n	8001512 <ButtonPadCallback+0x22e>
 800150c:	4b2a      	ldr	r3, [pc, #168]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800150e:	2204      	movs	r2, #4
 8001510:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R2_PORT, BTN_PAD_R2_PIN) && GPIO_Pin == BTN_PAD_R2_PIN) keyPressed = 3;
 8001512:	2102      	movs	r1, #2
 8001514:	482b      	ldr	r0, [pc, #172]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001516:	f003 ffdd 	bl	80054d4 <HAL_GPIO_ReadPin>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d005      	beq.n	800152c <ButtonPadCallback+0x248>
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2b02      	cmp	r3, #2
 8001524:	d102      	bne.n	800152c <ButtonPadCallback+0x248>
 8001526:	4b24      	ldr	r3, [pc, #144]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001528:	2203      	movs	r2, #3
 800152a:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R3_PORT, BTN_PAD_R3_PIN) && GPIO_Pin == BTN_PAD_R3_PIN) keyPressed = 2;
 800152c:	2104      	movs	r1, #4
 800152e:	4825      	ldr	r0, [pc, #148]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001530:	f003 ffd0 	bl	80054d4 <HAL_GPIO_ReadPin>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d005      	beq.n	8001546 <ButtonPadCallback+0x262>
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	2b04      	cmp	r3, #4
 800153e:	d102      	bne.n	8001546 <ButtonPadCallback+0x262>
 8001540:	4b1d      	ldr	r3, [pc, #116]	; (80015b8 <ButtonPadCallback+0x2d4>)
 8001542:	2202      	movs	r2, #2
 8001544:	801a      	strh	r2, [r3, #0]
		if (HAL_GPIO_ReadPin(BTN_PAD_R4_PORT, BTN_PAD_R4_PIN) && GPIO_Pin == BTN_PAD_R4_PIN) keyPressed = 1;
 8001546:	2108      	movs	r1, #8
 8001548:	481e      	ldr	r0, [pc, #120]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800154a:	f003 ffc3 	bl	80054d4 <HAL_GPIO_ReadPin>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d005      	beq.n	8001560 <ButtonPadCallback+0x27c>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b08      	cmp	r3, #8
 8001558:	d102      	bne.n	8001560 <ButtonPadCallback+0x27c>
 800155a:	4b17      	ldr	r3, [pc, #92]	; (80015b8 <ButtonPadCallback+0x2d4>)
 800155c:	2201      	movs	r2, #1
 800155e:	801a      	strh	r2, [r3, #0]

		HAL_GPIO_WritePin(BTN_PAD_C1_PORT, BTN_PAD_C1_PIN, 1);
 8001560:	2201      	movs	r2, #1
 8001562:	2110      	movs	r1, #16
 8001564:	4817      	ldr	r0, [pc, #92]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001566:	f003 ffcc 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C2_PORT, BTN_PAD_C2_PIN, 1);
 800156a:	2201      	movs	r2, #1
 800156c:	2120      	movs	r1, #32
 800156e:	4815      	ldr	r0, [pc, #84]	; (80015c4 <ButtonPadCallback+0x2e0>)
 8001570:	f003 ffc7 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C3_PORT, BTN_PAD_C3_PIN, 1);
 8001574:	2201      	movs	r2, #1
 8001576:	2140      	movs	r1, #64	; 0x40
 8001578:	4812      	ldr	r0, [pc, #72]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800157a:	f003 ffc2 	bl	8005502 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(BTN_PAD_C4_PORT, BTN_PAD_C4_PIN, 1);
 800157e:	2201      	movs	r2, #1
 8001580:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001584:	4810      	ldr	r0, [pc, #64]	; (80015c8 <ButtonPadCallback+0x2e4>)
 8001586:	f003 ffbc 	bl	8005502 <HAL_GPIO_WritePin>

		GPIO_InitStructPrivate.Mode = GPIO_MODE_IT_RISING_FALLING;
 800158a:	4b0d      	ldr	r3, [pc, #52]	; (80015c0 <ButtonPadCallback+0x2dc>)
 800158c:	4a0f      	ldr	r2, [pc, #60]	; (80015cc <ButtonPadCallback+0x2e8>)
 800158e:	605a      	str	r2, [r3, #4]
		GPIO_InitStructPrivate.Pull = GPIO_PULLDOWN;
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001592:	2202      	movs	r2, #2
 8001594:	609a      	str	r2, [r3, #8]
		HAL_GPIO_Init(BTN_PAD_R1_PORT, &GPIO_InitStructPrivate);
 8001596:	490a      	ldr	r1, [pc, #40]	; (80015c0 <ButtonPadCallback+0x2dc>)
 8001598:	480a      	ldr	r0, [pc, #40]	; (80015c4 <ButtonPadCallback+0x2e0>)
 800159a:	f003 fe07 	bl	80051ac <HAL_GPIO_Init>
	}

	previousMillis = currentMillis;
 800159e:	4b05      	ldr	r3, [pc, #20]	; (80015b4 <ButtonPadCallback+0x2d0>)
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	4a06      	ldr	r2, [pc, #24]	; (80015bc <ButtonPadCallback+0x2d8>)
 80015a4:	6013      	str	r3, [r2, #0]
	return keyPressed;
 80015a6:	4b04      	ldr	r3, [pc, #16]	; (80015b8 <ButtonPadCallback+0x2d4>)
 80015a8:	881b      	ldrh	r3, [r3, #0]

}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3710      	adds	r7, #16
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200007a8 	.word	0x200007a8
 80015b8:	200007ac 	.word	0x200007ac
 80015bc:	200007a4 	.word	0x200007a4
 80015c0:	20000794 	.word	0x20000794
 80015c4:	40011800 	.word	0x40011800
 80015c8:	40011000 	.word	0x40011000
 80015cc:	10310000 	.word	0x10310000

080015d0 <DrumInit>:
uint32_t drum_sensor_values[NUM_DRUMS];
DrumStruct drums[NUM_DRUMS];
DrumOutputDevice drum_output_device;
uint32_t drum_max_val[NUM_DRUMS] = {0};

void DrumInit() {
 80015d0:	b580      	push	{r7, lr}
 80015d2:	f5ad 7d1e 	sub.w	sp, sp, #632	; 0x278
 80015d6:	af00      	add	r7, sp, #0

	// init ADC
	HAL_ADC_Start_DMA(&hadc1, drum_sensor_values, 4);
 80015d8:	2204      	movs	r2, #4
 80015da:	49c2      	ldr	r1, [pc, #776]	; (80018e4 <DrumInit+0x314>)
 80015dc:	48c2      	ldr	r0, [pc, #776]	; (80018e8 <DrumInit+0x318>)
 80015de:	f002 fb59 	bl	8003c94 <HAL_ADC_Start_DMA>

	// init drums struct
	drum_output_device = DRUM_OUTPUT_NONE;
 80015e2:	4bc2      	ldr	r3, [pc, #776]	; (80018ec <DrumInit+0x31c>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	701a      	strb	r2, [r3, #0]
//	drum_output_callback = &DrumOutputDefault;
	for (int i = 0; i < NUM_DRUMS; i++) {
 80015e8:	2300      	movs	r3, #0
 80015ea:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 80015ee:	e070      	b.n	80016d2 <DrumInit+0x102>
		drums[i].type = i;
 80015f0:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80015f4:	b2d8      	uxtb	r0, r3
 80015f6:	49be      	ldr	r1, [pc, #760]	; (80018f0 <DrumInit+0x320>)
 80015f8:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 80015fc:	4613      	mov	r3, r2
 80015fe:	005b      	lsls	r3, r3, #1
 8001600:	4413      	add	r3, r2
 8001602:	011b      	lsls	r3, r3, #4
 8001604:	440b      	add	r3, r1
 8001606:	4602      	mov	r2, r0
 8001608:	701a      	strb	r2, [r3, #0]
		if (drums[i].type == DRUM_LEFT_KA || drums[i].type == DRUM_RIGHT_KA)
 800160a:	49b9      	ldr	r1, [pc, #740]	; (80018f0 <DrumInit+0x320>)
 800160c:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001610:	4613      	mov	r3, r2
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4413      	add	r3, r2
 8001616:	011b      	lsls	r3, r3, #4
 8001618:	440b      	add	r3, r1
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00a      	beq.n	8001636 <DrumInit+0x66>
 8001620:	49b3      	ldr	r1, [pc, #716]	; (80018f0 <DrumInit+0x320>)
 8001622:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001626:	4613      	mov	r3, r2
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	4413      	add	r3, r2
 800162c:	011b      	lsls	r3, r3, #4
 800162e:	440b      	add	r3, r1
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	2b03      	cmp	r3, #3
 8001634:	d10b      	bne.n	800164e <DrumInit+0x7e>
			drums[i].sound = DRUM_KA;
 8001636:	49ae      	ldr	r1, [pc, #696]	; (80018f0 <DrumInit+0x320>)
 8001638:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800163c:	4613      	mov	r3, r2
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	4413      	add	r3, r2
 8001642:	011b      	lsls	r3, r3, #4
 8001644:	440b      	add	r3, r1
 8001646:	3301      	adds	r3, #1
 8001648:	2201      	movs	r2, #1
 800164a:	701a      	strb	r2, [r3, #0]
 800164c:	e00a      	b.n	8001664 <DrumInit+0x94>
		else
			drums[i].sound = DRUM_DON;
 800164e:	49a8      	ldr	r1, [pc, #672]	; (80018f0 <DrumInit+0x320>)
 8001650:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 8001654:	4613      	mov	r3, r2
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	4413      	add	r3, r2
 800165a:	011b      	lsls	r3, r3, #4
 800165c:	440b      	add	r3, r1
 800165e:	3301      	adds	r3, #1
 8001660:	2200      	movs	r2, #0
 8001662:	701a      	strb	r2, [r3, #0]
		drums[i].state = DRUM_IDLE;
 8001664:	49a2      	ldr	r1, [pc, #648]	; (80018f0 <DrumInit+0x320>)
 8001666:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800166a:	4613      	mov	r3, r2
 800166c:	005b      	lsls	r3, r3, #1
 800166e:	4413      	add	r3, r2
 8001670:	011b      	lsls	r3, r3, #4
 8001672:	440b      	add	r3, r1
 8001674:	3308      	adds	r3, #8
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
		drums[i].sensor_value_pt = &(drum_sensor_values[i]);
 800167a:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	4a98      	ldr	r2, [pc, #608]	; (80018e4 <DrumInit+0x314>)
 8001682:	1899      	adds	r1, r3, r2
 8001684:	489a      	ldr	r0, [pc, #616]	; (80018f0 <DrumInit+0x320>)
 8001686:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800168a:	4613      	mov	r3, r2
 800168c:	005b      	lsls	r3, r3, #1
 800168e:	4413      	add	r3, r2
 8001690:	011b      	lsls	r3, r3, #4
 8001692:	4403      	add	r3, r0
 8001694:	3310      	adds	r3, #16
 8001696:	6019      	str	r1, [r3, #0]
		drums[i].hit_count = 0;
 8001698:	4995      	ldr	r1, [pc, #596]	; (80018f0 <DrumInit+0x320>)
 800169a:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 800169e:	4613      	mov	r3, r2
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	4413      	add	r3, r2
 80016a4:	011b      	lsls	r3, r3, #4
 80016a6:	440b      	add	r3, r1
 80016a8:	3304      	adds	r3, #4
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
		drums[i].last_tick = HAL_GetTick();
 80016ae:	f002 f9d9 	bl	8003a64 <HAL_GetTick>
 80016b2:	4601      	mov	r1, r0
 80016b4:	488e      	ldr	r0, [pc, #568]	; (80018f0 <DrumInit+0x320>)
 80016b6:	f8d7 2274 	ldr.w	r2, [r7, #628]	; 0x274
 80016ba:	4613      	mov	r3, r2
 80016bc:	005b      	lsls	r3, r3, #1
 80016be:	4413      	add	r3, r2
 80016c0:	011b      	lsls	r3, r3, #4
 80016c2:	4403      	add	r3, r0
 80016c4:	330c      	adds	r3, #12
 80016c6:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 80016c8:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80016cc:	3301      	adds	r3, #1
 80016ce:	f8c7 3274 	str.w	r3, [r7, #628]	; 0x274
 80016d2:	f8d7 3274 	ldr.w	r3, [r7, #628]	; 0x274
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	dd8a      	ble.n	80015f0 <DrumInit+0x20>

	// deal with sd card stuff
	// Format: {drum[0], drum[1], drum[2], drum[3], checksum}
	FIL file;
	uint16_t temp;
	FRESULT fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 80016da:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016de:	2203      	movs	r2, #3
 80016e0:	4984      	ldr	r1, [pc, #528]	; (80018f4 <DrumInit+0x324>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f00e ffa4 	bl	8010630 <f_open>
 80016e8:	4603      	mov	r3, r0
 80016ea:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
	if (fresult == FR_OK) {
 80016ee:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	f040 8090 	bne.w	8001818 <DrumInit+0x248>
		uint32_t buff[5];
		fresult = f_read(&file, buff, 5 * 4, &temp);
 80016f8:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 80016fc:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001700:	f107 0040 	add.w	r0, r7, #64	; 0x40
 8001704:	2214      	movs	r2, #20
 8001706:	f00f fa0c 	bl	8010b22 <f_read>
 800170a:	4603      	mov	r3, r0
 800170c:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		if (buff[0] + buff[1] + buff[2] + buff[3] == buff[4]) {
 8001710:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001714:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001718:	681a      	ldr	r2, [r3, #0]
 800171a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800171e:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001722:	685b      	ldr	r3, [r3, #4]
 8001724:	441a      	add	r2, r3
 8001726:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800172a:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800172e:	689b      	ldr	r3, [r3, #8]
 8001730:	441a      	add	r2, r3
 8001732:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001736:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	441a      	add	r2, r3
 800173e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001742:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8001746:	691b      	ldr	r3, [r3, #16]
 8001748:	429a      	cmp	r2, r3
 800174a:	d11f      	bne.n	800178c <DrumInit+0x1bc>
			for (int i = 0; i < 4; i++) drums[i].sensor_thresh = buff[i];
 800174c:	2300      	movs	r3, #0
 800174e:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8001752:	e016      	b.n	8001782 <DrumInit+0x1b2>
 8001754:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001758:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800175c:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 8001760:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001764:	4862      	ldr	r0, [pc, #392]	; (80018f0 <DrumInit+0x320>)
 8001766:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	4403      	add	r3, r0
 8001774:	3328      	adds	r3, #40	; 0x28
 8001776:	6019      	str	r1, [r3, #0]
 8001778:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 800177c:	3301      	adds	r3, #1
 800177e:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8001782:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8001786:	2b03      	cmp	r3, #3
 8001788:	dde4      	ble.n	8001754 <DrumInit+0x184>
 800178a:	e03d      	b.n	8001808 <DrumInit+0x238>
		} else {
			DrumCalibrate();
 800178c:	f000 f96c 	bl	8001a68 <DrumCalibrate>
			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001790:	4b57      	ldr	r3, [pc, #348]	; (80018f0 <DrumInit+0x320>)
 8001792:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001794:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001798:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	4b54      	ldr	r3, [pc, #336]	; (80018f0 <DrumInit+0x320>)
 80017a0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80017a2:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017a6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017aa:	605a      	str	r2, [r3, #4]
 80017ac:	4b50      	ldr	r3, [pc, #320]	; (80018f0 <DrumInit+0x320>)
 80017ae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80017b2:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017b6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017ba:	609a      	str	r2, [r3, #8]
 80017bc:	4b4c      	ldr	r3, [pc, #304]	; (80018f0 <DrumInit+0x320>)
 80017be:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80017c2:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017c6:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017ca:	60da      	str	r2, [r3, #12]
					drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80017cc:	4b48      	ldr	r3, [pc, #288]	; (80018f0 <DrumInit+0x320>)
 80017ce:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80017d0:	4b47      	ldr	r3, [pc, #284]	; (80018f0 <DrumInit+0x320>)
 80017d2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017d4:	441a      	add	r2, r3
 80017d6:	4b46      	ldr	r3, [pc, #280]	; (80018f0 <DrumInit+0x320>)
 80017d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80017dc:	441a      	add	r2, r3
 80017de:	4b44      	ldr	r3, [pc, #272]	; (80018f0 <DrumInit+0x320>)
 80017e0:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 80017e4:	441a      	add	r2, r3
			uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80017e6:	f507 731e 	add.w	r3, r7, #632	; 0x278
 80017ea:	f5a3 7319 	sub.w	r3, r3, #612	; 0x264
 80017ee:	611a      	str	r2, [r3, #16]
			fresult = f_write(&file, buff, 5 * 4, &temp);
 80017f0:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 80017f4:	f107 0114 	add.w	r1, r7, #20
 80017f8:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80017fc:	2214      	movs	r2, #20
 80017fe:	f00f fafb 	bl	8010df8 <f_write>
 8001802:	4603      	mov	r3, r0
 8001804:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		}
		LCD_Print(0, 19, "Success: Have file, reading... %d", fresult);
 8001808:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 800180c:	4a3a      	ldr	r2, [pc, #232]	; (80018f8 <DrumInit+0x328>)
 800180e:	2113      	movs	r1, #19
 8001810:	2000      	movs	r0, #0
 8001812:	f000 ffeb 	bl	80027ec <LCD_Print>
 8001816:	e05a      	b.n	80018ce <DrumInit+0x2fe>
	} else if (fresult == FR_NO_FILE) {
 8001818:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 800181c:	2b04      	cmp	r3, #4
 800181e:	d14e      	bne.n	80018be <DrumInit+0x2ee>
		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 8001820:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001824:	2206      	movs	r2, #6
 8001826:	4933      	ldr	r1, [pc, #204]	; (80018f4 <DrumInit+0x324>)
 8001828:	4618      	mov	r0, r3
 800182a:	f00e ff01 	bl	8010630 <f_open>
 800182e:	4603      	mov	r3, r0
 8001830:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		DrumCalibrate();
 8001834:	f000 f918 	bl	8001a68 <DrumCalibrate>
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <DrumInit+0x320>)
 800183a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800183c:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001840:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001844:	601a      	str	r2, [r3, #0]
 8001846:	4b2a      	ldr	r3, [pc, #168]	; (80018f0 <DrumInit+0x320>)
 8001848:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800184a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800184e:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <DrumInit+0x320>)
 8001856:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800185a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800185e:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001862:	609a      	str	r2, [r3, #8]
 8001864:	4b22      	ldr	r3, [pc, #136]	; (80018f0 <DrumInit+0x320>)
 8001866:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800186a:	f507 731e 	add.w	r3, r7, #632	; 0x278
 800186e:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001872:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 8001874:	4b1e      	ldr	r3, [pc, #120]	; (80018f0 <DrumInit+0x320>)
 8001876:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001878:	4b1d      	ldr	r3, [pc, #116]	; (80018f0 <DrumInit+0x320>)
 800187a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800187c:	441a      	add	r2, r3
 800187e:	4b1c      	ldr	r3, [pc, #112]	; (80018f0 <DrumInit+0x320>)
 8001880:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001884:	441a      	add	r2, r3
 8001886:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <DrumInit+0x320>)
 8001888:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800188c:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 800188e:	f507 731e 	add.w	r3, r7, #632	; 0x278
 8001892:	f5a3 731e 	sub.w	r3, r3, #632	; 0x278
 8001896:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001898:	f107 033e 	add.w	r3, r7, #62	; 0x3e
 800189c:	4639      	mov	r1, r7
 800189e:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80018a2:	2214      	movs	r2, #20
 80018a4:	f00f faa8 	bl	8010df8 <f_write>
 80018a8:	4603      	mov	r3, r0
 80018aa:	f887 3273 	strb.w	r3, [r7, #627]	; 0x273
		LCD_Print(0, 19, "Error: No file, calibrating... %d", fresult);
 80018ae:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80018b2:	4a12      	ldr	r2, [pc, #72]	; (80018fc <DrumInit+0x32c>)
 80018b4:	2113      	movs	r1, #19
 80018b6:	2000      	movs	r0, #0
 80018b8:	f000 ff98 	bl	80027ec <LCD_Print>
 80018bc:	e007      	b.n	80018ce <DrumInit+0x2fe>
	} else {
		LCD_Print(0, 19, "Error: f_open (%d)", fresult); while (1);
 80018be:	f897 3273 	ldrb.w	r3, [r7, #627]	; 0x273
 80018c2:	4a0f      	ldr	r2, [pc, #60]	; (8001900 <DrumInit+0x330>)
 80018c4:	2113      	movs	r1, #19
 80018c6:	2000      	movs	r0, #0
 80018c8:	f000 ff90 	bl	80027ec <LCD_Print>
 80018cc:	e7fe      	b.n	80018cc <DrumInit+0x2fc>
	}
	f_close(&file);
 80018ce:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018d2:	4618      	mov	r0, r3
 80018d4:	f00f fcf7 	bl	80112c6 <f_close>

}
 80018d8:	bf00      	nop
 80018da:	f507 771e 	add.w	r7, r7, #632	; 0x278
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	200009e0 	.word	0x200009e0
 80018e8:	20000b24 	.word	0x20000b24
 80018ec:	20000ab0 	.word	0x20000ab0
 80018f0:	200009f0 	.word	0x200009f0
 80018f4:	08014dc0 	.word	0x08014dc0
 80018f8:	08014dcc 	.word	0x08014dcc
 80018fc:	08014df0 	.word	0x08014df0
 8001900:	08014e14 	.word	0x08014e14

08001904 <DrumThreshWrite>:

void DrumThreshWrite() {
 8001904:	b580      	push	{r7, lr}
 8001906:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 800190a:	af00      	add	r7, sp, #0
	FIL file;
	int temp;
	FRESULT fresult = f_open(&file, "drum.cfg", FA_READ | FA_WRITE);
 800190c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001910:	2203      	movs	r2, #3
 8001912:	4952      	ldr	r1, [pc, #328]	; (8001a5c <DrumThreshWrite+0x158>)
 8001914:	4618      	mov	r0, r3
 8001916:	f00e fe8b 	bl	8010630 <f_open>
 800191a:	4603      	mov	r3, r0
 800191c:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
	if (fresult == FR_OK) {
 8001920:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8001924:	2b00      	cmp	r3, #0
 8001926:	d13c      	bne.n	80019a2 <DrumThreshWrite+0x9e>
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001928:	4b4d      	ldr	r3, [pc, #308]	; (8001a60 <DrumThreshWrite+0x15c>)
 800192a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800192c:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001930:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001934:	601a      	str	r2, [r3, #0]
 8001936:	4b4a      	ldr	r3, [pc, #296]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001938:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800193a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800193e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	4b46      	ldr	r3, [pc, #280]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001946:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800194a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800194e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001952:	609a      	str	r2, [r3, #8]
 8001954:	4b42      	ldr	r3, [pc, #264]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001956:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 800195a:	f507 7318 	add.w	r3, r7, #608	; 0x260
 800195e:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001962:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 8001964:	4b3e      	ldr	r3, [pc, #248]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001966:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001968:	4b3d      	ldr	r3, [pc, #244]	; (8001a60 <DrumThreshWrite+0x15c>)
 800196a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800196c:	441a      	add	r2, r3
 800196e:	4b3c      	ldr	r3, [pc, #240]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001970:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001974:	441a      	add	r2, r3
 8001976:	4b3a      	ldr	r3, [pc, #232]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001978:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800197c:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 800197e:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001982:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 8001986:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001988:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800198c:	f107 0118 	add.w	r1, r7, #24
 8001990:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001994:	2214      	movs	r2, #20
 8001996:	f00f fa2f 	bl	8010df8 <f_write>
 800199a:	4603      	mov	r3, r0
 800199c:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 80019a0:	e051      	b.n	8001a46 <DrumThreshWrite+0x142>
	} else if (fresult == FR_NO_FILE) {
 80019a2:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 80019a6:	2b04      	cmp	r3, #4
 80019a8:	d145      	bne.n	8001a36 <DrumThreshWrite+0x132>
		fresult = f_open(&file, "drum.cfg", FA_WRITE | FA_CREATE_NEW);
 80019aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019ae:	2206      	movs	r2, #6
 80019b0:	492a      	ldr	r1, [pc, #168]	; (8001a5c <DrumThreshWrite+0x158>)
 80019b2:	4618      	mov	r0, r3
 80019b4:	f00e fe3c 	bl	8010630 <f_open>
 80019b8:	4603      	mov	r3, r0
 80019ba:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 80019be:	4b28      	ldr	r3, [pc, #160]	; (8001a60 <DrumThreshWrite+0x15c>)
 80019c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019c2:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019c6:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	4b24      	ldr	r3, [pc, #144]	; (8001a60 <DrumThreshWrite+0x15c>)
 80019ce:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80019d0:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019d4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019d8:	605a      	str	r2, [r3, #4]
 80019da:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <DrumThreshWrite+0x15c>)
 80019dc:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80019e0:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019e4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019e8:	609a      	str	r2, [r3, #8]
 80019ea:	4b1d      	ldr	r3, [pc, #116]	; (8001a60 <DrumThreshWrite+0x15c>)
 80019ec:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80019f0:	f507 7318 	add.w	r3, r7, #608	; 0x260
 80019f4:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 80019f8:	60da      	str	r2, [r3, #12]
				drums[0].sensor_thresh + drums[1].sensor_thresh + drums[2].sensor_thresh + drums[3].sensor_thresh};
 80019fa:	4b19      	ldr	r3, [pc, #100]	; (8001a60 <DrumThreshWrite+0x15c>)
 80019fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019fe:	4b18      	ldr	r3, [pc, #96]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001a00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a02:	441a      	add	r2, r3
 8001a04:	4b16      	ldr	r3, [pc, #88]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001a0a:	441a      	add	r2, r3
 8001a0c:	4b14      	ldr	r3, [pc, #80]	; (8001a60 <DrumThreshWrite+0x15c>)
 8001a0e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8001a12:	441a      	add	r2, r3
		uint32_t buff[5] = {drums[0].sensor_thresh, drums[1].sensor_thresh, drums[2].sensor_thresh, drums[3].sensor_thresh,
 8001a14:	f507 7318 	add.w	r3, r7, #608	; 0x260
 8001a18:	f5a3 7317 	sub.w	r3, r3, #604	; 0x25c
 8001a1c:	611a      	str	r2, [r3, #16]
		fresult = f_write(&file, buff, 5 * 4, &temp);
 8001a1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a22:	1d39      	adds	r1, r7, #4
 8001a24:	f107 0030 	add.w	r0, r7, #48	; 0x30
 8001a28:	2214      	movs	r2, #20
 8001a2a:	f00f f9e5 	bl	8010df8 <f_write>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	f887 325f 	strb.w	r3, [r7, #607]	; 0x25f
 8001a34:	e007      	b.n	8001a46 <DrumThreshWrite+0x142>
	} else {
		LCD_Print(0, 19, "Error: f_open (%d)", fresult); while (1);
 8001a36:	f897 325f 	ldrb.w	r3, [r7, #607]	; 0x25f
 8001a3a:	4a0a      	ldr	r2, [pc, #40]	; (8001a64 <DrumThreshWrite+0x160>)
 8001a3c:	2113      	movs	r1, #19
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 fed4 	bl	80027ec <LCD_Print>
 8001a44:	e7fe      	b.n	8001a44 <DrumThreshWrite+0x140>
	}
	f_close(&file);
 8001a46:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f00f fc3b 	bl	80112c6 <f_close>
}
 8001a50:	bf00      	nop
 8001a52:	f507 7718 	add.w	r7, r7, #608	; 0x260
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	08014dc0 	.word	0x08014dc0
 8001a60:	200009f0 	.word	0x200009f0
 8001a64:	08014e14 	.word	0x08014e14

08001a68 <DrumCalibrate>:

// Let's not touch this :D
void DrumCalibrate() {
 8001a68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a6c:	b092      	sub	sp, #72	; 0x48
 8001a6e:	af00      	add	r7, sp, #0

	uint32_t last_tick = HAL_GetTick();
 8001a70:	f001 fff8 	bl	8003a64 <HAL_GetTick>
 8001a74:	6478      	str	r0, [r7, #68]	; 0x44
	//	uint16_t values[NUM_DRUMS][DRUM_CALIBRATION_SAMPLE_NUM];
	// Dynamically allocate memory for the 2D array
	uint16_t **values = (uint16_t**) malloc(NUM_DRUMS * sizeof(uint16_t*));
 8001a76:	2010      	movs	r0, #16
 8001a78:	f010 f97a 	bl	8011d70 <malloc>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001a80:	2300      	movs	r3, #0
 8001a82:	643b      	str	r3, [r7, #64]	; 0x40
 8001a84:	e00c      	b.n	8001aa0 <DrumCalibrate+0x38>
		values[i] = (uint16_t*) malloc(DRUM_CALIBRATION_SAMPLE_NUM * sizeof(uint16_t));
 8001a86:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a88:	009b      	lsls	r3, r3, #2
 8001a8a:	697a      	ldr	r2, [r7, #20]
 8001a8c:	18d4      	adds	r4, r2, r3
 8001a8e:	f44f 7016 	mov.w	r0, #600	; 0x258
 8001a92:	f010 f96d 	bl	8011d70 <malloc>
 8001a96:	4603      	mov	r3, r0
 8001a98:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001a9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	643b      	str	r3, [r7, #64]	; 0x40
 8001aa0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	ddef      	ble.n	8001a86 <DrumCalibrate+0x1e>
	}

	// sampling
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001aaa:	e023      	b.n	8001af4 <DrumCalibrate+0x8c>
		while (last_tick == HAL_GetTick()) {
 8001aac:	bf00      	nop
 8001aae:	f001 ffd9 	bl	8003a64 <HAL_GetTick>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001ab6:	4293      	cmp	r3, r2
 8001ab8:	d0f9      	beq.n	8001aae <DrumCalibrate+0x46>
		} // waits for 1 tick
		last_tick = HAL_GetTick();
 8001aba:	f001 ffd3 	bl	8003a64 <HAL_GetTick>
 8001abe:	6478      	str	r0, [r7, #68]	; 0x44
		for (int j = 0; j < NUM_DRUMS; j++) {
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ac4:	e010      	b.n	8001ae8 <DrumCalibrate+0x80>
			values[j][i] = drum_sensor_values[j];
 8001ac6:	4a9c      	ldr	r2, [pc, #624]	; (8001d38 <DrumCalibrate+0x2d0>)
 8001ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aca:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	697a      	ldr	r2, [r7, #20]
 8001ad4:	4413      	add	r3, r2
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	b28a      	uxth	r2, r1
 8001ae0:	801a      	strh	r2, [r3, #0]
		for (int j = 0; j < NUM_DRUMS; j++) {
 8001ae2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ae8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001aea:	2b03      	cmp	r3, #3
 8001aec:	ddeb      	ble.n	8001ac6 <DrumCalibrate+0x5e>
	for (int i = 0; i < DRUM_CALIBRATION_SAMPLE_NUM; i++) {
 8001aee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001af0:	3301      	adds	r3, #1
 8001af2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001af4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001af6:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001afa:	dbd7      	blt.n	8001aac <DrumCalibrate+0x44>
		}
	}

	// calculates avg and sd for each drum, tunes threshold
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001afc:	2300      	movs	r3, #0
 8001afe:	637b      	str	r3, [r7, #52]	; 0x34
 8001b00:	e0f2      	b.n	8001ce8 <DrumCalibrate+0x280>
		uint32_t sum = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t max_val = 0;
 8001b06:	2300      	movs	r3, #0
 8001b08:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b0e:	e026      	b.n	8001b5e <DrumCalibrate+0xf6>
			sum += values[i][j];
 8001b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b12:	009b      	lsls	r3, r3, #2
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	4413      	add	r3, r2
 8001b18:	681a      	ldr	r2, [r3, #0]
 8001b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b1c:	005b      	lsls	r3, r3, #1
 8001b1e:	4413      	add	r3, r2
 8001b20:	881b      	ldrh	r3, [r3, #0]
 8001b22:	461a      	mov	r2, r3
 8001b24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001b26:	4413      	add	r3, r2
 8001b28:	633b      	str	r3, [r7, #48]	; 0x30
			if (values[i][j] > max_val)
 8001b2a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b2c:	009b      	lsls	r3, r3, #2
 8001b2e:	697a      	ldr	r2, [r7, #20]
 8001b30:	4413      	add	r3, r2
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b36:	005b      	lsls	r3, r3, #1
 8001b38:	4413      	add	r3, r2
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d209      	bcs.n	8001b58 <DrumCalibrate+0xf0>
				max_val = values[i][j];
 8001b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b46:	009b      	lsls	r3, r3, #2
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	4413      	add	r3, r2
 8001b4c:	681a      	ldr	r2, [r3, #0]
 8001b4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b50:	005b      	lsls	r3, r3, #1
 8001b52:	4413      	add	r3, r2
 8001b54:	881b      	ldrh	r3, [r3, #0]
 8001b56:	62fb      	str	r3, [r7, #44]	; 0x2c
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b5a:	3301      	adds	r3, #1
 8001b5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001b60:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001b64:	dbd4      	blt.n	8001b10 <DrumCalibrate+0xa8>
		}
		double avg = (double) sum / DRUM_CALIBRATION_SAMPLE_NUM;
 8001b66:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001b68:	f7fe fca8 	bl	80004bc <__aeabi_ui2d>
 8001b6c:	a36e      	add	r3, pc, #440	; (adr r3, 8001d28 <DrumCalibrate+0x2c0>)
 8001b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b72:	f7fe fe47 	bl	8000804 <__aeabi_ddiv>
 8001b76:	4602      	mov	r2, r0
 8001b78:	460b      	mov	r3, r1
 8001b7a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		double sqerr = 0;
 8001b7e:	f04f 0200 	mov.w	r2, #0
 8001b82:	f04f 0300 	mov.w	r3, #0
 8001b86:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
 8001b8e:	e036      	b.n	8001bfe <DrumCalibrate+0x196>
			sqerr += (values[i][j] - avg) * (values[i][j] - avg);
 8001b90:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	697a      	ldr	r2, [r7, #20]
 8001b96:	4413      	add	r3, r2
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	69fb      	ldr	r3, [r7, #28]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	4413      	add	r3, r2
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fc9a 	bl	80004dc <__aeabi_i2d>
 8001ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bac:	f7fe fb48 	bl	8000240 <__aeabi_dsub>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	4614      	mov	r4, r2
 8001bb6:	461d      	mov	r5, r3
 8001bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001bba:	009b      	lsls	r3, r3, #2
 8001bbc:	697a      	ldr	r2, [r7, #20]
 8001bbe:	4413      	add	r3, r2
 8001bc0:	681a      	ldr	r2, [r3, #0]
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	005b      	lsls	r3, r3, #1
 8001bc6:	4413      	add	r3, r2
 8001bc8:	881b      	ldrh	r3, [r3, #0]
 8001bca:	4618      	mov	r0, r3
 8001bcc:	f7fe fc86 	bl	80004dc <__aeabi_i2d>
 8001bd0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001bd4:	f7fe fb34 	bl	8000240 <__aeabi_dsub>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4620      	mov	r0, r4
 8001bde:	4629      	mov	r1, r5
 8001be0:	f7fe fce6 	bl	80005b0 <__aeabi_dmul>
 8001be4:	4602      	mov	r2, r0
 8001be6:	460b      	mov	r3, r1
 8001be8:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001bec:	f7fe fb2a 	bl	8000244 <__adddf3>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	460b      	mov	r3, r1
 8001bf4:	e9c7 2308 	strd	r2, r3, [r7, #32]
		for (int j = 0; j < DRUM_CALIBRATION_SAMPLE_NUM; j++) {
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	61fb      	str	r3, [r7, #28]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001c04:	dbc4      	blt.n	8001b90 <DrumCalibrate+0x128>
		}
		double sd = sqrt(sqerr / (DRUM_CALIBRATION_SAMPLE_NUM - 1));
 8001c06:	a34a      	add	r3, pc, #296	; (adr r3, 8001d30 <DrumCalibrate+0x2c8>)
 8001c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c0c:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001c10:	f7fe fdf8 	bl	8000804 <__aeabi_ddiv>
 8001c14:	4602      	mov	r2, r0
 8001c16:	460b      	mov	r3, r1
 8001c18:	4610      	mov	r0, r2
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	f012 ffee 	bl	8014bfc <sqrt>
 8001c20:	e9c7 0100 	strd	r0, r1, [r7]

		drums[i].sensor_avg = avg;
 8001c24:	4945      	ldr	r1, [pc, #276]	; (8001d3c <DrumCalibrate+0x2d4>)
 8001c26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c28:	4613      	mov	r3, r2
 8001c2a:	005b      	lsls	r3, r3, #1
 8001c2c:	4413      	add	r3, r2
 8001c2e:	011b      	lsls	r3, r3, #4
 8001c30:	440b      	add	r3, r1
 8001c32:	f103 0118 	add.w	r1, r3, #24
 8001c36:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c3a:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_max = max_val;
 8001c3e:	493f      	ldr	r1, [pc, #252]	; (8001d3c <DrumCalibrate+0x2d4>)
 8001c40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c42:	4613      	mov	r3, r2
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	4413      	add	r3, r2
 8001c48:	011b      	lsls	r3, r3, #4
 8001c4a:	440b      	add	r3, r1
 8001c4c:	3314      	adds	r3, #20
 8001c4e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001c50:	601a      	str	r2, [r3, #0]
		drums[i].sensor_sd = sd;
 8001c52:	493a      	ldr	r1, [pc, #232]	; (8001d3c <DrumCalibrate+0x2d4>)
 8001c54:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001c56:	4613      	mov	r3, r2
 8001c58:	005b      	lsls	r3, r3, #1
 8001c5a:	4413      	add	r3, r2
 8001c5c:	011b      	lsls	r3, r3, #4
 8001c5e:	440b      	add	r3, r1
 8001c60:	f103 0120 	add.w	r1, r3, #32
 8001c64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001c68:	e9c1 2300 	strd	r2, r3, [r1]
		drums[i].sensor_thresh = fmin(avg + 7 * sd, max_val + 5 * sd);
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	4b33      	ldr	r3, [pc, #204]	; (8001d40 <DrumCalibrate+0x2d8>)
 8001c72:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001c76:	f7fe fc9b 	bl	80005b0 <__aeabi_dmul>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4610      	mov	r0, r2
 8001c80:	4619      	mov	r1, r3
 8001c82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c86:	f7fe fadd 	bl	8000244 <__adddf3>
 8001c8a:	4602      	mov	r2, r0
 8001c8c:	460b      	mov	r3, r1
 8001c8e:	4690      	mov	r8, r2
 8001c90:	4699      	mov	r9, r3
 8001c92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001c94:	f7fe fc12 	bl	80004bc <__aeabi_ui2d>
 8001c98:	4604      	mov	r4, r0
 8001c9a:	460d      	mov	r5, r1
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	4b28      	ldr	r3, [pc, #160]	; (8001d44 <DrumCalibrate+0x2dc>)
 8001ca2:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ca6:	f7fe fc83 	bl	80005b0 <__aeabi_dmul>
 8001caa:	4602      	mov	r2, r0
 8001cac:	460b      	mov	r3, r1
 8001cae:	4620      	mov	r0, r4
 8001cb0:	4629      	mov	r1, r5
 8001cb2:	f7fe fac7 	bl	8000244 <__adddf3>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4640      	mov	r0, r8
 8001cbc:	4649      	mov	r1, r9
 8001cbe:	f012 ff5b 	bl	8014b78 <fmin>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4610      	mov	r0, r2
 8001cc8:	4619      	mov	r1, r3
 8001cca:	f7fe ff49 	bl	8000b60 <__aeabi_d2uiz>
 8001cce:	4601      	mov	r1, r0
 8001cd0:	481a      	ldr	r0, [pc, #104]	; (8001d3c <DrumCalibrate+0x2d4>)
 8001cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	011b      	lsls	r3, r3, #4
 8001cdc:	4403      	add	r3, r0
 8001cde:	3328      	adds	r3, #40	; 0x28
 8001ce0:	6019      	str	r1, [r3, #0]
	for (int i = 0; i < NUM_DRUMS; i++) {
 8001ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001ce4:	3301      	adds	r3, #1
 8001ce6:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cea:	2b03      	cmp	r3, #3
 8001cec:	f77f af09 	ble.w	8001b02 <DrumCalibrate+0x9a>

	}

	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	61bb      	str	r3, [r7, #24]
 8001cf4:	e00a      	b.n	8001d0c <DrumCalibrate+0x2a4>
		free(values[i]);
 8001cf6:	69bb      	ldr	r3, [r7, #24]
 8001cf8:	009b      	lsls	r3, r3, #2
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	4413      	add	r3, r2
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4618      	mov	r0, r3
 8001d02:	f010 f83d 	bl	8011d80 <free>
	for (int i = 0; i < NUM_DRUMS; ++i) {
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	3301      	adds	r3, #1
 8001d0a:	61bb      	str	r3, [r7, #24]
 8001d0c:	69bb      	ldr	r3, [r7, #24]
 8001d0e:	2b03      	cmp	r3, #3
 8001d10:	ddf1      	ble.n	8001cf6 <DrumCalibrate+0x28e>
	}
	free(values);
 8001d12:	6978      	ldr	r0, [r7, #20]
 8001d14:	f010 f834 	bl	8011d80 <free>

}
 8001d18:	bf00      	nop
 8001d1a:	3748      	adds	r7, #72	; 0x48
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001d22:	bf00      	nop
 8001d24:	f3af 8000 	nop.w
 8001d28:	00000000 	.word	0x00000000
 8001d2c:	4072c000 	.word	0x4072c000
 8001d30:	00000000 	.word	0x00000000
 8001d34:	4072b000 	.word	0x4072b000
 8001d38:	200009e0 	.word	0x200009e0
 8001d3c:	200009f0 	.word	0x200009f0
 8001d40:	401c0000 	.word	0x401c0000
 8001d44:	40140000 	.word	0x40140000

08001d48 <DrumUpdate>:

void DrumUpdate(uint16_t activations) { // actiavtions: bitwise representation
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b084      	sub	sp, #16
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	4603      	mov	r3, r0
 8001d50:	80fb      	strh	r3, [r7, #6]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d52:	b672      	cpsid	i
}
 8001d54:	bf00      	nop

	__disable_irq();

	int i = 0;
 8001d56:	2300      	movs	r3, #0
 8001d58:	60fb      	str	r3, [r7, #12]
	DrumStruct* drum = drums;
 8001d5a:	4b2a      	ldr	r3, [pc, #168]	; (8001e04 <DrumUpdate+0xbc>)
 8001d5c:	60bb      	str	r3, [r7, #8]
	for (; i < 4; i++, drum++) {
 8001d5e:	e048      	b.n	8001df2 <DrumUpdate+0xaa>
		if (*(drum->sensor_value_pt) > drum->sensor_thresh || ((activations >> i) & 1)) {
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d6a:	429a      	cmp	r2, r3
 8001d6c:	d807      	bhi.n	8001d7e <DrumUpdate+0x36>
 8001d6e:	88fa      	ldrh	r2, [r7, #6]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	fa42 f303 	asr.w	r3, r2, r3
 8001d76:	f003 0301 	and.w	r3, r3, #1
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d011      	beq.n	8001da2 <DrumUpdate+0x5a>
			if (drum->state == DRUM_IDLE) {
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	7a1b      	ldrb	r3, [r3, #8]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d104      	bne.n	8001d90 <DrumUpdate+0x48>
				AddDrum(drum->sound); // play the sound
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	785b      	ldrb	r3, [r3, #1]
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff f966 	bl	800105c <AddDrum>
			}
			drum->state = DRUM_HIT;
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	2201      	movs	r2, #1
 8001d94:	721a      	strb	r2, [r3, #8]
			drum->last_tick = HAL_GetTick();
 8001d96:	f001 fe65 	bl	8003a64 <HAL_GetTick>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	60da      	str	r2, [r3, #12]
 8001da0:	e011      	b.n	8001dc6 <DrumUpdate+0x7e>
		} else {
			if (drum->state != DRUM_IDLE) {
 8001da2:	68bb      	ldr	r3, [r7, #8]
 8001da4:	7a1b      	ldrb	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d00d      	beq.n	8001dc6 <DrumUpdate+0x7e>
				drum->state = DRUM_COOLDOWN;
 8001daa:	68bb      	ldr	r3, [r7, #8]
 8001dac:	2202      	movs	r2, #2
 8001dae:	721a      	strb	r2, [r3, #8]
				if (/* drum->state == DRUM_COOLDOWN
					&& */HAL_GetTick() - drum->last_tick > DRUM_COOLDOWN_LENGTH) {
 8001db0:	f001 fe58 	bl	8003a64 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	68bb      	ldr	r3, [r7, #8]
 8001db8:	68db      	ldr	r3, [r3, #12]
 8001dba:	1ad3      	subs	r3, r2, r3
				if (/* drum->state == DRUM_COOLDOWN
 8001dbc:	2b14      	cmp	r3, #20
 8001dbe:	d902      	bls.n	8001dc6 <DrumUpdate+0x7e>
					drum->state = DRUM_IDLE;
 8001dc0:	68bb      	ldr	r3, [r7, #8]
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	721a      	strb	r2, [r3, #8]
				}
			}
		}

		if (*(drum->sensor_value_pt) > drum_max_val[i]) {
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	681a      	ldr	r2, [r3, #0]
 8001dcc:	490e      	ldr	r1, [pc, #56]	; (8001e08 <DrumUpdate+0xc0>)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d906      	bls.n	8001de6 <DrumUpdate+0x9e>
			drum_max_val[i] = *(drum->sensor_value_pt);
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	490a      	ldr	r1, [pc, #40]	; (8001e08 <DrumUpdate+0xc0>)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (; i < 4; i++, drum++) {
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	3301      	adds	r3, #1
 8001dea:	60fb      	str	r3, [r7, #12]
 8001dec:	68bb      	ldr	r3, [r7, #8]
 8001dee:	3330      	adds	r3, #48	; 0x30
 8001df0:	60bb      	str	r3, [r7, #8]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	2b03      	cmp	r3, #3
 8001df6:	ddb3      	ble.n	8001d60 <DrumUpdate+0x18>
  __ASM volatile ("cpsie i" : : : "memory");
 8001df8:	b662      	cpsie	i
}
 8001dfa:	bf00      	nop
		}
	}

	__enable_irq();
}
 8001dfc:	bf00      	nop
 8001dfe:	3710      	adds	r7, #16
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	200009f0 	.word	0x200009f0
 8001e08:	20000ab4 	.word	0x20000ab4

08001e0c <LCD_DrumCalibration>:

uint16_t drum_calibrate_number = 0;
uint32_t drum_max_val_reset_ticks = 0;
void LCD_DrumCalibration(int* r) {
 8001e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e0e:	b08d      	sub	sp, #52	; 0x34
 8001e10:	af06      	add	r7, sp, #24
 8001e12:	6078      	str	r0, [r7, #4]
	if (HAL_GetTick() - drum_max_val_reset_ticks > 1500) {
 8001e14:	f001 fe26 	bl	8003a64 <HAL_GetTick>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4b50      	ldr	r3, [pc, #320]	; (8001f5c <LCD_DrumCalibration+0x150>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	1ad3      	subs	r3, r2, r3
 8001e20:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d912      	bls.n	8001e4e <LCD_DrumCalibration+0x42>
		for (int i = 0; i < NUM_DRUMS; i++) drum_max_val[i] = 0;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	617b      	str	r3, [r7, #20]
 8001e2c:	e007      	b.n	8001e3e <LCD_DrumCalibration+0x32>
 8001e2e:	4a4c      	ldr	r2, [pc, #304]	; (8001f60 <LCD_DrumCalibration+0x154>)
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	2100      	movs	r1, #0
 8001e34:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	3301      	adds	r3, #1
 8001e3c:	617b      	str	r3, [r7, #20]
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	2b03      	cmp	r3, #3
 8001e42:	ddf4      	ble.n	8001e2e <LCD_DrumCalibration+0x22>
		drum_max_val_reset_ticks = HAL_GetTick();
 8001e44:	f001 fe0e 	bl	8003a64 <HAL_GetTick>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4a44      	ldr	r2, [pc, #272]	; (8001f5c <LCD_DrumCalibration+0x150>)
 8001e4c:	6013      	str	r3, [r2, #0]
	}

	LCD_Print(0, (*r)++, "cal: %2d | adc | hits | max", drum_calibrate_number);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	1c59      	adds	r1, r3, #1
 8001e54:	687a      	ldr	r2, [r7, #4]
 8001e56:	6011      	str	r1, [r2, #0]
 8001e58:	b299      	uxth	r1, r3
 8001e5a:	4b42      	ldr	r3, [pc, #264]	; (8001f64 <LCD_DrumCalibration+0x158>)
 8001e5c:	881b      	ldrh	r3, [r3, #0]
 8001e5e:	4a42      	ldr	r2, [pc, #264]	; (8001f68 <LCD_DrumCalibration+0x15c>)
 8001e60:	2000      	movs	r0, #0
 8001e62:	f000 fcc3 	bl	80027ec <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
 8001e6a:	e022      	b.n	8001eb2 <LCD_DrumCalibration+0xa6>
		LCD_Print(0, (*r)++, "Drum %d: %4ld | %4d | %4d", i,
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	1c59      	adds	r1, r3, #1
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	6011      	str	r1, [r2, #0]
 8001e76:	b298      	uxth	r0, r3
 8001e78:	4a3c      	ldr	r2, [pc, #240]	; (8001f6c <LCD_DrumCalibration+0x160>)
 8001e7a:	693b      	ldr	r3, [r7, #16]
 8001e7c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001e80:	4c3b      	ldr	r4, [pc, #236]	; (8001f70 <LCD_DrumCalibration+0x164>)
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4613      	mov	r3, r2
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4413      	add	r3, r2
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	4423      	add	r3, r4
 8001e8e:	3304      	adds	r3, #4
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	4c33      	ldr	r4, [pc, #204]	; (8001f60 <LCD_DrumCalibration+0x154>)
 8001e94:	693a      	ldr	r2, [r7, #16]
 8001e96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8001e9a:	9202      	str	r2, [sp, #8]
 8001e9c:	9301      	str	r3, [sp, #4]
 8001e9e:	9100      	str	r1, [sp, #0]
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	4a34      	ldr	r2, [pc, #208]	; (8001f74 <LCD_DrumCalibration+0x168>)
 8001ea4:	4601      	mov	r1, r0
 8001ea6:	2000      	movs	r0, #0
 8001ea8:	f000 fca0 	bl	80027ec <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001eac:	693b      	ldr	r3, [r7, #16]
 8001eae:	3301      	adds	r3, #1
 8001eb0:	613b      	str	r3, [r7, #16]
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	ddd9      	ble.n	8001e6c <LCD_DrumCalibration+0x60>
				drum_sensor_values[i], drums[i].hit_count, drum_max_val[i]);
	}

	LCD_Print(0, (*r)++, "trsh | st. | avg | sd ");
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	1c59      	adds	r1, r3, #1
 8001ebe:	687a      	ldr	r2, [r7, #4]
 8001ec0:	6011      	str	r1, [r2, #0]
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	4a2c      	ldr	r2, [pc, #176]	; (8001f78 <LCD_DrumCalibration+0x16c>)
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	2000      	movs	r0, #0
 8001eca:	f000 fc8f 	bl	80027ec <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
 8001ed2:	e03b      	b.n	8001f4c <LCD_DrumCalibration+0x140>
		LCD_Print(0, (*r)++, "%4d | %3d | %4.0f | %2.2f",
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	1c59      	adds	r1, r3, #1
 8001eda:	687a      	ldr	r2, [r7, #4]
 8001edc:	6011      	str	r1, [r2, #0]
 8001ede:	b29c      	uxth	r4, r3
 8001ee0:	4923      	ldr	r1, [pc, #140]	; (8001f70 <LCD_DrumCalibration+0x164>)
 8001ee2:	68fa      	ldr	r2, [r7, #12]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	4413      	add	r3, r2
 8001eea:	011b      	lsls	r3, r3, #4
 8001eec:	440b      	add	r3, r1
 8001eee:	3328      	adds	r3, #40	; 0x28
 8001ef0:	681d      	ldr	r5, [r3, #0]
				drums[i].sensor_thresh, drums[i].state, drums[i].sensor_avg, drums[i].sensor_sd);
 8001ef2:	491f      	ldr	r1, [pc, #124]	; (8001f70 <LCD_DrumCalibration+0x164>)
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	4413      	add	r3, r2
 8001efc:	011b      	lsls	r3, r3, #4
 8001efe:	440b      	add	r3, r1
 8001f00:	3308      	adds	r3, #8
 8001f02:	781b      	ldrb	r3, [r3, #0]
		LCD_Print(0, (*r)++, "%4d | %3d | %4.0f | %2.2f",
 8001f04:	603b      	str	r3, [r7, #0]
 8001f06:	491a      	ldr	r1, [pc, #104]	; (8001f70 <LCD_DrumCalibration+0x164>)
 8001f08:	68fa      	ldr	r2, [r7, #12]
 8001f0a:	4613      	mov	r3, r2
 8001f0c:	005b      	lsls	r3, r3, #1
 8001f0e:	4413      	add	r3, r2
 8001f10:	011b      	lsls	r3, r3, #4
 8001f12:	440b      	add	r3, r1
 8001f14:	3318      	adds	r3, #24
 8001f16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001f1a:	4e15      	ldr	r6, [pc, #84]	; (8001f70 <LCD_DrumCalibration+0x164>)
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	4613      	mov	r3, r2
 8001f20:	005b      	lsls	r3, r3, #1
 8001f22:	4413      	add	r3, r2
 8001f24:	011b      	lsls	r3, r3, #4
 8001f26:	4433      	add	r3, r6
 8001f28:	3320      	adds	r3, #32
 8001f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f2e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001f32:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	9300      	str	r3, [sp, #0]
 8001f3a:	462b      	mov	r3, r5
 8001f3c:	4a0f      	ldr	r2, [pc, #60]	; (8001f7c <LCD_DrumCalibration+0x170>)
 8001f3e:	4621      	mov	r1, r4
 8001f40:	2000      	movs	r0, #0
 8001f42:	f000 fc53 	bl	80027ec <LCD_Print>
	for (int i = 0; i < 4; i++) {
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	3301      	adds	r3, #1
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	2b03      	cmp	r3, #3
 8001f50:	ddc0      	ble.n	8001ed4 <LCD_DrumCalibration+0xc8>
	}

//	LCD_Print(0, (*r)++, "%3d", drums[0].state);

}
 8001f52:	bf00      	nop
 8001f54:	bf00      	nop
 8001f56:	371c      	adds	r7, #28
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001f5c:	20000ac8 	.word	0x20000ac8
 8001f60:	20000ab4 	.word	0x20000ab4
 8001f64:	20000ac4 	.word	0x20000ac4
 8001f68:	08014e28 	.word	0x08014e28
 8001f6c:	200009e0 	.word	0x200009e0
 8001f70:	200009f0 	.word	0x200009f0
 8001f74:	08014e44 	.word	0x08014e44
 8001f78:	08014e60 	.word	0x08014e60
 8001f7c:	08014e78 	.word	0x08014e78

08001f80 <ButtonPad_DrumCalibration>:

void ButtonPad_DrumCalibration(int keyPressed) {
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b082      	sub	sp, #8
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
	switch (keyPressed) {
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3b01      	subs	r3, #1
 8001f8c:	2b07      	cmp	r3, #7
 8001f8e:	d866      	bhi.n	800205e <ButtonPad_DrumCalibration+0xde>
 8001f90:	a201      	add	r2, pc, #4	; (adr r2, 8001f98 <ButtonPad_DrumCalibration+0x18>)
 8001f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f96:	bf00      	nop
 8001f98:	08001fb9 	.word	0x08001fb9
 8001f9c:	08001fc1 	.word	0x08001fc1
 8001fa0:	08001fc9 	.word	0x08001fc9
 8001fa4:	08001fd1 	.word	0x08001fd1
 8001fa8:	08001fd9 	.word	0x08001fd9
 8001fac:	0800200b 	.word	0x0800200b
 8001fb0:	0800203d 	.word	0x0800203d
 8001fb4:	08002059 	.word	0x08002059
		case 1: AddDrum(DRUM_DON); break;
 8001fb8:	2000      	movs	r0, #0
 8001fba:	f7ff f84f 	bl	800105c <AddDrum>
 8001fbe:	e04e      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 2: AddDrum(DRUM_KA); break;
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f7ff f84b 	bl	800105c <AddDrum>
 8001fc6:	e04a      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 3: DrumUpdate(1); break;
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f7ff febd 	bl	8001d48 <DrumUpdate>
 8001fce:	e046      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 4: DrumUpdate(2); break;
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	f7ff feb9 	bl	8001d48 <DrumUpdate>
 8001fd6:	e042      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 5: drums[drum_calibrate_number].sensor_thresh += 10; break;
 8001fd8:	4b23      	ldr	r3, [pc, #140]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 8001fda:	881b      	ldrh	r3, [r3, #0]
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4a23      	ldr	r2, [pc, #140]	; (800206c <ButtonPad_DrumCalibration+0xec>)
 8001fe0:	460b      	mov	r3, r1
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	440b      	add	r3, r1
 8001fe6:	011b      	lsls	r3, r3, #4
 8001fe8:	4413      	add	r3, r2
 8001fea:	3328      	adds	r3, #40	; 0x28
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	4a1e      	ldr	r2, [pc, #120]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 8001ff0:	8812      	ldrh	r2, [r2, #0]
 8001ff2:	4610      	mov	r0, r2
 8001ff4:	f103 020a 	add.w	r2, r3, #10
 8001ff8:	491c      	ldr	r1, [pc, #112]	; (800206c <ButtonPad_DrumCalibration+0xec>)
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	005b      	lsls	r3, r3, #1
 8001ffe:	4403      	add	r3, r0
 8002000:	011b      	lsls	r3, r3, #4
 8002002:	440b      	add	r3, r1
 8002004:	3328      	adds	r3, #40	; 0x28
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	e029      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 6: drums[drum_calibrate_number].sensor_thresh -= 10; break;
 800200a:	4b17      	ldr	r3, [pc, #92]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	4619      	mov	r1, r3
 8002010:	4a16      	ldr	r2, [pc, #88]	; (800206c <ButtonPad_DrumCalibration+0xec>)
 8002012:	460b      	mov	r3, r1
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	440b      	add	r3, r1
 8002018:	011b      	lsls	r3, r3, #4
 800201a:	4413      	add	r3, r2
 800201c:	3328      	adds	r3, #40	; 0x28
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a11      	ldr	r2, [pc, #68]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 8002022:	8812      	ldrh	r2, [r2, #0]
 8002024:	4610      	mov	r0, r2
 8002026:	f1a3 020a 	sub.w	r2, r3, #10
 800202a:	4910      	ldr	r1, [pc, #64]	; (800206c <ButtonPad_DrumCalibration+0xec>)
 800202c:	4603      	mov	r3, r0
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	4403      	add	r3, r0
 8002032:	011b      	lsls	r3, r3, #4
 8002034:	440b      	add	r3, r1
 8002036:	3328      	adds	r3, #40	; 0x28
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	e010      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 7: drum_calibrate_number = (drum_calibrate_number + 1) % NUM_DRUMS; break;
 800203c:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 800203e:	881b      	ldrh	r3, [r3, #0]
 8002040:	3301      	adds	r3, #1
 8002042:	425a      	negs	r2, r3
 8002044:	f003 0303 	and.w	r3, r3, #3
 8002048:	f002 0203 	and.w	r2, r2, #3
 800204c:	bf58      	it	pl
 800204e:	4253      	negpl	r3, r2
 8002050:	b29a      	uxth	r2, r3
 8002052:	4b05      	ldr	r3, [pc, #20]	; (8002068 <ButtonPad_DrumCalibration+0xe8>)
 8002054:	801a      	strh	r2, [r3, #0]
 8002056:	e002      	b.n	800205e <ButtonPad_DrumCalibration+0xde>
		case 8: DrumThreshWrite(); break;
 8002058:	f7ff fc54 	bl	8001904 <DrumThreshWrite>
 800205c:	bf00      	nop
	}
}
 800205e:	bf00      	nop
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	20000ac4 	.word	0x20000ac4
 800206c:	200009f0 	.word	0x200009f0

08002070 <ILI9341_Send_Command>:
static void ILI9341_Send_Command(unsigned char command);
static void ILI9341_Send_Burst(unsigned short color, unsigned long len);
static void ILI9341_Draw_Char(int x, int y, unsigned int color, unsigned int phone, unsigned char charcode, unsigned char size);


static inline void ILI9341_Send_Command(unsigned char command) {
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
 8002076:	4603      	mov	r3, r0
 8002078:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 800207a:	2200      	movs	r2, #0
 800207c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002080:	4808      	ldr	r0, [pc, #32]	; (80020a4 <ILI9341_Send_Command+0x34>)
 8002082:	f003 fa3e 	bl	8005502 <HAL_GPIO_WritePin>
	DC_COMMAND;
 8002086:	2200      	movs	r2, #0
 8002088:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800208c:	4805      	ldr	r0, [pc, #20]	; (80020a4 <ILI9341_Send_Command+0x34>)
 800208e:	f003 fa38 	bl	8005502 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	4618      	mov	r0, r3
 8002096:	f000 f95d 	bl	8002354 <ILI9341_SPI_Send>
}
 800209a:	bf00      	nop
 800209c:	3708      	adds	r7, #8
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	40010c00 	.word	0x40010c00

080020a8 <ILI9341_Send_Data>:

static inline void ILI9341_Send_Data(unsigned char data) {
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 80020b2:	2200      	movs	r2, #0
 80020b4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b8:	4808      	ldr	r0, [pc, #32]	; (80020dc <ILI9341_Send_Data+0x34>)
 80020ba:	f003 fa22 	bl	8005502 <HAL_GPIO_WritePin>
	DC_DATA;
 80020be:	2201      	movs	r2, #1
 80020c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80020c4:	4805      	ldr	r0, [pc, #20]	; (80020dc <ILI9341_Send_Data+0x34>)
 80020c6:	f003 fa1c 	bl	8005502 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data);
 80020ca:	79fb      	ldrb	r3, [r7, #7]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f000 f941 	bl	8002354 <ILI9341_SPI_Send>
}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40010c00 	.word	0x40010c00

080020e0 <ILI9341_Init>:
static unsigned int Y_SIZE = 320;

unsigned char hh;
static SPI_HandleTypeDef lcd_spi;

void ILI9341_Init() {
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
	ILI9341_SPI_Init();
 80020e4:	f000 f900 	bl	80022e8 <ILI9341_SPI_Init>

	/* Reset The Screen */
	ILI9341_Reset();
 80020e8:	f000 f958 	bl	800239c <ILI9341_Reset>
	ILI9341_Send_Command(0x01);
 80020ec:	2001      	movs	r0, #1
 80020ee:	f7ff ffbf 	bl	8002070 <ILI9341_Send_Command>

	/* Power Control A */
	ILI9341_Send_Command(0xCB);
 80020f2:	20cb      	movs	r0, #203	; 0xcb
 80020f4:	f7ff ffbc 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x39);
 80020f8:	2039      	movs	r0, #57	; 0x39
 80020fa:	f7ff ffd5 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2C);
 80020fe:	202c      	movs	r0, #44	; 0x2c
 8002100:	f7ff ffd2 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8002104:	2000      	movs	r0, #0
 8002106:	f7ff ffcf 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x34);
 800210a:	2034      	movs	r0, #52	; 0x34
 800210c:	f7ff ffcc 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x02);
 8002110:	2002      	movs	r0, #2
 8002112:	f7ff ffc9 	bl	80020a8 <ILI9341_Send_Data>

	/* Power Control B */
	ILI9341_Send_Command(0xCF);
 8002116:	20cf      	movs	r0, #207	; 0xcf
 8002118:	f7ff ffaa 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 800211c:	2000      	movs	r0, #0
 800211e:	f7ff ffc3 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 8002122:	20c1      	movs	r0, #193	; 0xc1
 8002124:	f7ff ffc0 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x30);
 8002128:	2030      	movs	r0, #48	; 0x30
 800212a:	f7ff ffbd 	bl	80020a8 <ILI9341_Send_Data>

	/* Driver timing control A */
	ILI9341_Send_Command(0xE8);
 800212e:	20e8      	movs	r0, #232	; 0xe8
 8002130:	f7ff ff9e 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x85);
 8002134:	2085      	movs	r0, #133	; 0x85
 8002136:	f7ff ffb7 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800213a:	2000      	movs	r0, #0
 800213c:	f7ff ffb4 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x78);
 8002140:	2078      	movs	r0, #120	; 0x78
 8002142:	f7ff ffb1 	bl	80020a8 <ILI9341_Send_Data>

	/* Driver timing control B */
	ILI9341_Send_Command(0xEA);
 8002146:	20ea      	movs	r0, #234	; 0xea
 8002148:	f7ff ff92 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 800214c:	2000      	movs	r0, #0
 800214e:	f7ff ffab 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 8002152:	2000      	movs	r0, #0
 8002154:	f7ff ffa8 	bl	80020a8 <ILI9341_Send_Data>

	/* Power on Sequence control */
	ILI9341_Send_Command(0xED);
 8002158:	20ed      	movs	r0, #237	; 0xed
 800215a:	f7ff ff89 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x64);
 800215e:	2064      	movs	r0, #100	; 0x64
 8002160:	f7ff ffa2 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 8002164:	2003      	movs	r0, #3
 8002166:	f7ff ff9f 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x12);
 800216a:	2012      	movs	r0, #18
 800216c:	f7ff ff9c 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x81);
 8002170:	2081      	movs	r0, #129	; 0x81
 8002172:	f7ff ff99 	bl	80020a8 <ILI9341_Send_Data>

	/* Pump ratio control */
	ILI9341_Send_Command(0xF7);
 8002176:	20f7      	movs	r0, #247	; 0xf7
 8002178:	f7ff ff7a 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x20);
 800217c:	2020      	movs	r0, #32
 800217e:	f7ff ff93 	bl	80020a8 <ILI9341_Send_Data>

	/* Power Control 1 */
	ILI9341_Send_Command(0xC0);
 8002182:	20c0      	movs	r0, #192	; 0xc0
 8002184:	f7ff ff74 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8002188:	2010      	movs	r0, #16
 800218a:	f7ff ff8d 	bl	80020a8 <ILI9341_Send_Data>

	/* Power Control 2 */
	ILI9341_Send_Command(0xC1);
 800218e:	20c1      	movs	r0, #193	; 0xc1
 8002190:	f7ff ff6e 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x10);
 8002194:	2010      	movs	r0, #16
 8002196:	f7ff ff87 	bl	80020a8 <ILI9341_Send_Data>

	/* VCOM Control 1 */
	ILI9341_Send_Command(0xC5);
 800219a:	20c5      	movs	r0, #197	; 0xc5
 800219c:	f7ff ff68 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x3E);
 80021a0:	203e      	movs	r0, #62	; 0x3e
 80021a2:	f7ff ff81 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x28);
 80021a6:	2028      	movs	r0, #40	; 0x28
 80021a8:	f7ff ff7e 	bl	80020a8 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0xC7);
 80021ac:	20c7      	movs	r0, #199	; 0xc7
 80021ae:	f7ff ff5f 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x86);
 80021b2:	2086      	movs	r0, #134	; 0x86
 80021b4:	f7ff ff78 	bl	80020a8 <ILI9341_Send_Data>

	/* VCOM Control 2 */
	ILI9341_Send_Command(0x36);
 80021b8:	2036      	movs	r0, #54	; 0x36
 80021ba:	f7ff ff59 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x48);
 80021be:	2048      	movs	r0, #72	; 0x48
 80021c0:	f7ff ff72 	bl	80020a8 <ILI9341_Send_Data>

	/* Pixel Format Set */
	ILI9341_Send_Command(0x3A);
 80021c4:	203a      	movs	r0, #58	; 0x3a
 80021c6:	f7ff ff53 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x55);    //16bit
 80021ca:	2055      	movs	r0, #85	; 0x55
 80021cc:	f7ff ff6c 	bl	80020a8 <ILI9341_Send_Data>

	ILI9341_Send_Command(0xB1);
 80021d0:	20b1      	movs	r0, #177	; 0xb1
 80021d2:	f7ff ff4d 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 80021d6:	2000      	movs	r0, #0
 80021d8:	f7ff ff66 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x18);
 80021dc:	2018      	movs	r0, #24
 80021de:	f7ff ff63 	bl	80020a8 <ILI9341_Send_Data>

	/* Display Function Control */
	ILI9341_Send_Command(0xB6);
 80021e2:	20b6      	movs	r0, #182	; 0xb6
 80021e4:	f7ff ff44 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x08);
 80021e8:	2008      	movs	r0, #8
 80021ea:	f7ff ff5d 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x82);
 80021ee:	2082      	movs	r0, #130	; 0x82
 80021f0:	f7ff ff5a 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x27);
 80021f4:	2027      	movs	r0, #39	; 0x27
 80021f6:	f7ff ff57 	bl	80020a8 <ILI9341_Send_Data>

	/* 3GAMMA FUNCTION DISABLE */
	ILI9341_Send_Command(0xF2);
 80021fa:	20f2      	movs	r0, #242	; 0xf2
 80021fc:	f7ff ff38 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002200:	2000      	movs	r0, #0
 8002202:	f7ff ff51 	bl	80020a8 <ILI9341_Send_Data>

	/* GAMMA CURVE SELECTED */
	ILI9341_Send_Command(0x26); //Gamma set
 8002206:	2026      	movs	r0, #38	; 0x26
 8002208:	f7ff ff32 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x01); 	//Gamma Curve (G2.2)
 800220c:	2001      	movs	r0, #1
 800220e:	f7ff ff4b 	bl	80020a8 <ILI9341_Send_Data>

	//Positive Gamma  Correction
	ILI9341_Send_Command(0xE0);
 8002212:	20e0      	movs	r0, #224	; 0xe0
 8002214:	f7ff ff2c 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x0F);
 8002218:	200f      	movs	r0, #15
 800221a:	f7ff ff45 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 800221e:	2031      	movs	r0, #49	; 0x31
 8002220:	f7ff ff42 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x2B);
 8002224:	202b      	movs	r0, #43	; 0x2b
 8002226:	f7ff ff3f 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 800222a:	200c      	movs	r0, #12
 800222c:	f7ff ff3c 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8002230:	200e      	movs	r0, #14
 8002232:	f7ff ff39 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 8002236:	2008      	movs	r0, #8
 8002238:	f7ff ff36 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x4E);
 800223c:	204e      	movs	r0, #78	; 0x4e
 800223e:	f7ff ff33 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xF1);
 8002242:	20f1      	movs	r0, #241	; 0xf1
 8002244:	f7ff ff30 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x37);
 8002248:	2037      	movs	r0, #55	; 0x37
 800224a:	f7ff ff2d 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 800224e:	2007      	movs	r0, #7
 8002250:	f7ff ff2a 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x10);
 8002254:	2010      	movs	r0, #16
 8002256:	f7ff ff27 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800225a:	2003      	movs	r0, #3
 800225c:	f7ff ff24 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 8002260:	200e      	movs	r0, #14
 8002262:	f7ff ff21 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x09);
 8002266:	2009      	movs	r0, #9
 8002268:	f7ff ff1e 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x00);
 800226c:	2000      	movs	r0, #0
 800226e:	f7ff ff1b 	bl	80020a8 <ILI9341_Send_Data>

	//Negative Gamma  Correction
	ILI9341_Send_Command(0xE1);
 8002272:	20e1      	movs	r0, #225	; 0xe1
 8002274:	f7ff fefc 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x00);
 8002278:	2000      	movs	r0, #0
 800227a:	f7ff ff15 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0E);
 800227e:	200e      	movs	r0, #14
 8002280:	f7ff ff12 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x14);
 8002284:	2014      	movs	r0, #20
 8002286:	f7ff ff0f 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x03);
 800228a:	2003      	movs	r0, #3
 800228c:	f7ff ff0c 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x11);
 8002290:	2011      	movs	r0, #17
 8002292:	f7ff ff09 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x07);
 8002296:	2007      	movs	r0, #7
 8002298:	f7ff ff06 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 800229c:	2031      	movs	r0, #49	; 0x31
 800229e:	f7ff ff03 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0xC1);
 80022a2:	20c1      	movs	r0, #193	; 0xc1
 80022a4:	f7ff ff00 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x48);
 80022a8:	2048      	movs	r0, #72	; 0x48
 80022aa:	f7ff fefd 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x08);
 80022ae:	2008      	movs	r0, #8
 80022b0:	f7ff fefa 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80022b4:	200f      	movs	r0, #15
 80022b6:	f7ff fef7 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0C);
 80022ba:	200c      	movs	r0, #12
 80022bc:	f7ff fef4 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x31);
 80022c0:	2031      	movs	r0, #49	; 0x31
 80022c2:	f7ff fef1 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x36);
 80022c6:	2036      	movs	r0, #54	; 0x36
 80022c8:	f7ff feee 	bl	80020a8 <ILI9341_Send_Data>
	ILI9341_Send_Data(0x0F);
 80022cc:	200f      	movs	r0, #15
 80022ce:	f7ff feeb 	bl	80020a8 <ILI9341_Send_Data>

	//EXIT SLEEP
	ILI9341_Send_Command(0x11);
 80022d2:	2011      	movs	r0, #17
 80022d4:	f7ff fecc 	bl	8002070 <ILI9341_Send_Command>

	//TURN ON DISPLAY
	ILI9341_Send_Command(0x29);
 80022d8:	2029      	movs	r0, #41	; 0x29
 80022da:	f7ff fec9 	bl	8002070 <ILI9341_Send_Command>
	ILI9341_Send_Data(0x2C);
 80022de:	202c      	movs	r0, #44	; 0x2c
 80022e0:	f7ff fee2 	bl	80020a8 <ILI9341_Send_Data>
}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}

080022e8 <ILI9341_SPI_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void ILI9341_SPI_Init()
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
	lcd_spi.Instance 				= SPI2;
 80022ec:	4b17      	ldr	r3, [pc, #92]	; (800234c <ILI9341_SPI_Init+0x64>)
 80022ee:	4a18      	ldr	r2, [pc, #96]	; (8002350 <ILI9341_SPI_Init+0x68>)
 80022f0:	601a      	str	r2, [r3, #0]
	lcd_spi.Init.Mode 				= SPI_MODE_MASTER;
 80022f2:	4b16      	ldr	r3, [pc, #88]	; (800234c <ILI9341_SPI_Init+0x64>)
 80022f4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80022f8:	605a      	str	r2, [r3, #4]
	lcd_spi.Init.Direction 			= SPI_DIRECTION_2LINES;
 80022fa:	4b14      	ldr	r3, [pc, #80]	; (800234c <ILI9341_SPI_Init+0x64>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
	lcd_spi.Init.DataSize 			= SPI_DATASIZE_8BIT;
 8002300:	4b12      	ldr	r3, [pc, #72]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
	lcd_spi.Init.CLKPolarity 		= SPI_POLARITY_LOW;
 8002306:	4b11      	ldr	r3, [pc, #68]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
	lcd_spi.Init.CLKPhase 			= SPI_PHASE_1EDGE;
 800230c:	4b0f      	ldr	r3, [pc, #60]	; (800234c <ILI9341_SPI_Init+0x64>)
 800230e:	2200      	movs	r2, #0
 8002310:	615a      	str	r2, [r3, #20]
	lcd_spi.Init.NSS 				= SPI_NSS_SOFT;
 8002312:	4b0e      	ldr	r3, [pc, #56]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002314:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002318:	619a      	str	r2, [r3, #24]
	lcd_spi.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_2;
 800231a:	4b0c      	ldr	r3, [pc, #48]	; (800234c <ILI9341_SPI_Init+0x64>)
 800231c:	2200      	movs	r2, #0
 800231e:	61da      	str	r2, [r3, #28]
	lcd_spi.Init.FirstBit 			= SPI_FIRSTBIT_MSB;
 8002320:	4b0a      	ldr	r3, [pc, #40]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002322:	2200      	movs	r2, #0
 8002324:	621a      	str	r2, [r3, #32]
	lcd_spi.Init.TIMode 			= SPI_TIMODE_DISABLE;
 8002326:	4b09      	ldr	r3, [pc, #36]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002328:	2200      	movs	r2, #0
 800232a:	625a      	str	r2, [r3, #36]	; 0x24
	lcd_spi.Init.CRCCalculation 	= SPI_CRCCALCULATION_DISABLE;
 800232c:	4b07      	ldr	r3, [pc, #28]	; (800234c <ILI9341_SPI_Init+0x64>)
 800232e:	2200      	movs	r2, #0
 8002330:	629a      	str	r2, [r3, #40]	; 0x28
	lcd_spi.Init.CRCPolynomial 		= 10;
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <ILI9341_SPI_Init+0x64>)
 8002334:	220a      	movs	r2, #10
 8002336:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&lcd_spi) != HAL_OK) {
 8002338:	4804      	ldr	r0, [pc, #16]	; (800234c <ILI9341_SPI_Init+0x64>)
 800233a:	f006 fed8 	bl	80090ee <HAL_SPI_Init>
 800233e:	4603      	mov	r3, r0
 8002340:	2b00      	cmp	r3, #0
 8002342:	d001      	beq.n	8002348 <ILI9341_SPI_Init+0x60>
		Error_Handler();
 8002344:	f000 ff6c 	bl	8003220 <Error_Handler>
	}
}
 8002348:	bf00      	nop
 800234a:	bd80      	pop	{r7, pc}
 800234c:	20000acc 	.word	0x20000acc
 8002350:	40003800 	.word	0x40003800

08002354 <ILI9341_SPI_Send>:

void ILI9341_SPI_Send(unsigned char data)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b082      	sub	sp, #8
 8002358:	af00      	add	r7, sp, #0
 800235a:	4603      	mov	r3, r0
 800235c:	71fb      	strb	r3, [r7, #7]
	HAL_SPI_Transmit(&lcd_spi, &data, 1, 1);
 800235e:	1df9      	adds	r1, r7, #7
 8002360:	2301      	movs	r3, #1
 8002362:	2201      	movs	r2, #1
 8002364:	4803      	ldr	r0, [pc, #12]	; (8002374 <ILI9341_SPI_Send+0x20>)
 8002366:	f006 ff46 	bl	80091f6 <HAL_SPI_Transmit>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}
 8002372:	bf00      	nop
 8002374:	20000acc 	.word	0x20000acc

08002378 <ILI9341_SPI_Send_Multiple>:
{
	HAL_SPI_Transmit(&lcd_spi, &data, 2, 1);
}

void ILI9341_SPI_Send_Multiple(uint8_t* data, int size)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
 8002380:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&lcd_spi, data, size, 10);
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	b29a      	uxth	r2, r3
 8002386:	230a      	movs	r3, #10
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	4803      	ldr	r0, [pc, #12]	; (8002398 <ILI9341_SPI_Send_Multiple+0x20>)
 800238c:	f006 ff33 	bl	80091f6 <HAL_SPI_Transmit>
}
 8002390:	bf00      	nop
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000acc 	.word	0x20000acc

0800239c <ILI9341_Reset>:

void ILI9341_Reset() {
 800239c:	b580      	push	{r7, lr}
 800239e:	af00      	add	r7, sp, #0
	RESET_ON;
 80023a0:	2200      	movs	r2, #0
 80023a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a6:	4810      	ldr	r0, [pc, #64]	; (80023e8 <ILI9341_Reset+0x4c>)
 80023a8:	f003 f8ab 	bl	8005502 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80023ac:	2032      	movs	r0, #50	; 0x32
 80023ae:	f001 fb63 	bl	8003a78 <HAL_Delay>
	RESET_OFF;
 80023b2:	2201      	movs	r2, #1
 80023b4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023b8:	480b      	ldr	r0, [pc, #44]	; (80023e8 <ILI9341_Reset+0x4c>)
 80023ba:	f003 f8a2 	bl	8005502 <HAL_GPIO_WritePin>
	CS_ON;
 80023be:	2200      	movs	r2, #0
 80023c0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023c4:	4808      	ldr	r0, [pc, #32]	; (80023e8 <ILI9341_Reset+0x4c>)
 80023c6:	f003 f89c 	bl	8005502 <HAL_GPIO_WritePin>
	HAL_Delay(50);
 80023ca:	2032      	movs	r0, #50	; 0x32
 80023cc:	f001 fb54 	bl	8003a78 <HAL_Delay>
	ILI9341_Send_Command(0x01);
 80023d0:	2001      	movs	r0, #1
 80023d2:	f7ff fe4d 	bl	8002070 <ILI9341_Send_Command>
	CS_OFF;
 80023d6:	2201      	movs	r2, #1
 80023d8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80023dc:	4802      	ldr	r0, [pc, #8]	; (80023e8 <ILI9341_Reset+0x4c>)
 80023de:	f003 f890 	bl	8005502 <HAL_GPIO_WritePin>
}
 80023e2:	bf00      	nop
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	bf00      	nop
 80023e8:	40010c00 	.word	0x40010c00

080023ec <ILI9341_Set_Rotation>:

void ILI9341_Set_Rotation(unsigned char rotation) {
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
	ILI9341_Send_Command(0x36);
 80023f6:	2036      	movs	r0, #54	; 0x36
 80023f8:	f7ff fe3a 	bl	8002070 <ILI9341_Send_Command>
	switch (rotation) {
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d836      	bhi.n	8002470 <ILI9341_Set_Rotation+0x84>
 8002402:	a201      	add	r2, pc, #4	; (adr r2, 8002408 <ILI9341_Set_Rotation+0x1c>)
 8002404:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002408:	08002419 	.word	0x08002419
 800240c:	0800242f 	.word	0x0800242f
 8002410:	08002445 	.word	0x08002445
 8002414:	0800245b 	.word	0x0800245b
	case 0:
		ILI9341_Send_Data(0x48);
 8002418:	2048      	movs	r0, #72	; 0x48
 800241a:	f7ff fe45 	bl	80020a8 <ILI9341_Send_Data>
		X_SIZE = 240;
 800241e:	4b16      	ldr	r3, [pc, #88]	; (8002478 <ILI9341_Set_Rotation+0x8c>)
 8002420:	22f0      	movs	r2, #240	; 0xf0
 8002422:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 8002424:	4b15      	ldr	r3, [pc, #84]	; (800247c <ILI9341_Set_Rotation+0x90>)
 8002426:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800242a:	601a      	str	r2, [r3, #0]
		break;
 800242c:	e020      	b.n	8002470 <ILI9341_Set_Rotation+0x84>
	case 1:
		ILI9341_Send_Data(0x28);
 800242e:	2028      	movs	r0, #40	; 0x28
 8002430:	f7ff fe3a 	bl	80020a8 <ILI9341_Send_Data>
		X_SIZE = 320;
 8002434:	4b10      	ldr	r3, [pc, #64]	; (8002478 <ILI9341_Set_Rotation+0x8c>)
 8002436:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800243a:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 800243c:	4b0f      	ldr	r3, [pc, #60]	; (800247c <ILI9341_Set_Rotation+0x90>)
 800243e:	22f0      	movs	r2, #240	; 0xf0
 8002440:	601a      	str	r2, [r3, #0]
		break;
 8002442:	e015      	b.n	8002470 <ILI9341_Set_Rotation+0x84>
	case 2:
		ILI9341_Send_Data(0x88);
 8002444:	2088      	movs	r0, #136	; 0x88
 8002446:	f7ff fe2f 	bl	80020a8 <ILI9341_Send_Data>
		X_SIZE = 240;
 800244a:	4b0b      	ldr	r3, [pc, #44]	; (8002478 <ILI9341_Set_Rotation+0x8c>)
 800244c:	22f0      	movs	r2, #240	; 0xf0
 800244e:	601a      	str	r2, [r3, #0]
		Y_SIZE = 320;
 8002450:	4b0a      	ldr	r3, [pc, #40]	; (800247c <ILI9341_Set_Rotation+0x90>)
 8002452:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002456:	601a      	str	r2, [r3, #0]
		break;
 8002458:	e00a      	b.n	8002470 <ILI9341_Set_Rotation+0x84>
	case 3:
		ILI9341_Send_Data(0xE8);
 800245a:	20e8      	movs	r0, #232	; 0xe8
 800245c:	f7ff fe24 	bl	80020a8 <ILI9341_Send_Data>
		X_SIZE = 320;
 8002460:	4b05      	ldr	r3, [pc, #20]	; (8002478 <ILI9341_Set_Rotation+0x8c>)
 8002462:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002466:	601a      	str	r2, [r3, #0]
		Y_SIZE = 240;
 8002468:	4b04      	ldr	r3, [pc, #16]	; (800247c <ILI9341_Set_Rotation+0x90>)
 800246a:	22f0      	movs	r2, #240	; 0xf0
 800246c:	601a      	str	r2, [r3, #0]
		break;
 800246e:	bf00      	nop
	}
}
 8002470:	bf00      	nop
 8002472:	3708      	adds	r7, #8
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}
 8002478:	20000008 	.word	0x20000008
 800247c:	2000000c 	.word	0x2000000c

08002480 <ILI9341_SPI_Send_32>:

void ILI9341_SPI_Send_32(unsigned char command, unsigned long data) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	4603      	mov	r3, r0
 8002488:	6039      	str	r1, [r7, #0]
 800248a:	71fb      	strb	r3, [r7, #7]
	CS_ON;
 800248c:	2200      	movs	r2, #0
 800248e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002492:	4817      	ldr	r0, [pc, #92]	; (80024f0 <ILI9341_SPI_Send_32+0x70>)
 8002494:	f003 f835 	bl	8005502 <HAL_GPIO_WritePin>
	DC_COMMAND;
 8002498:	2200      	movs	r2, #0
 800249a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800249e:	4814      	ldr	r0, [pc, #80]	; (80024f0 <ILI9341_SPI_Send_32+0x70>)
 80024a0:	f003 f82f 	bl	8005502 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(command);
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	4618      	mov	r0, r3
 80024a8:	f7ff ff54 	bl	8002354 <ILI9341_SPI_Send>

	DC_DATA;
 80024ac:	2201      	movs	r2, #1
 80024ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80024b2:	480f      	ldr	r0, [pc, #60]	; (80024f0 <ILI9341_SPI_Send_32+0x70>)
 80024b4:	f003 f825 	bl	8005502 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send(data >> 24);
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	0e1b      	lsrs	r3, r3, #24
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	4618      	mov	r0, r3
 80024c0:	f7ff ff48 	bl	8002354 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 16);
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	0c1b      	lsrs	r3, r3, #16
 80024c8:	b2db      	uxtb	r3, r3
 80024ca:	4618      	mov	r0, r3
 80024cc:	f7ff ff42 	bl	8002354 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data >> 8);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	0a1b      	lsrs	r3, r3, #8
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	4618      	mov	r0, r3
 80024d8:	f7ff ff3c 	bl	8002354 <ILI9341_SPI_Send>
	ILI9341_SPI_Send(data);
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff37 	bl	8002354 <ILI9341_SPI_Send>

}
 80024e6:	bf00      	nop
 80024e8:	3708      	adds	r7, #8
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	40010c00 	.word	0x40010c00

080024f4 <ILI9341_Set_Address>:

void ILI9341_Set_Address(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b086      	sub	sp, #24
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	607a      	str	r2, [r7, #4]
 8002500:	603b      	str	r3, [r7, #0]
	unsigned long t;
	t = x1;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	041b      	lsls	r3, r3, #16
 800250a:	617b      	str	r3, [r7, #20]
	t |= x2;
 800250c:	697a      	ldr	r2, [r7, #20]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4313      	orrs	r3, r2
 8002512:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2A, t); //Column Addres Set
 8002514:	6979      	ldr	r1, [r7, #20]
 8002516:	202a      	movs	r0, #42	; 0x2a
 8002518:	f7ff ffb2 	bl	8002480 <ILI9341_SPI_Send_32>
	t = y1;
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	617b      	str	r3, [r7, #20]
	t <<= 16;
 8002520:	697b      	ldr	r3, [r7, #20]
 8002522:	041b      	lsls	r3, r3, #16
 8002524:	617b      	str	r3, [r7, #20]
	t |= y2;
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	4313      	orrs	r3, r2
 800252c:	617b      	str	r3, [r7, #20]
	ILI9341_SPI_Send_32(0x2B, t); //Page Addres Set
 800252e:	6979      	ldr	r1, [r7, #20]
 8002530:	202b      	movs	r0, #43	; 0x2b
 8002532:	f7ff ffa5 	bl	8002480 <ILI9341_SPI_Send_32>
}
 8002536:	bf00      	nop
 8002538:	3718      	adds	r7, #24
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <LCD_OpenWindow>:
	ILI9341_SPI_Send(data);
	ILI9341_SPI_Send(data);
}

void LCD_OpenWindow ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight )
{
 800253e:	b590      	push	{r4, r7, lr}
 8002540:	b083      	sub	sp, #12
 8002542:	af00      	add	r7, sp, #0
 8002544:	4604      	mov	r4, r0
 8002546:	4608      	mov	r0, r1
 8002548:	4611      	mov	r1, r2
 800254a:	461a      	mov	r2, r3
 800254c:	4623      	mov	r3, r4
 800254e:	80fb      	strh	r3, [r7, #6]
 8002550:	4603      	mov	r3, r0
 8002552:	80bb      	strh	r3, [r7, #4]
 8002554:	460b      	mov	r3, r1
 8002556:	807b      	strh	r3, [r7, #2]
 8002558:	4613      	mov	r3, r2
 800255a:	803b      	strh	r3, [r7, #0]
	ILI9341_Set_Address(usCOLUMN, usPAGE, usCOLUMN + usWidth - 1, usPAGE + usHeight - 1);
 800255c:	88f8      	ldrh	r0, [r7, #6]
 800255e:	88b9      	ldrh	r1, [r7, #4]
 8002560:	88fa      	ldrh	r2, [r7, #6]
 8002562:	887b      	ldrh	r3, [r7, #2]
 8002564:	4413      	add	r3, r2
 8002566:	3b01      	subs	r3, #1
 8002568:	461c      	mov	r4, r3
 800256a:	88ba      	ldrh	r2, [r7, #4]
 800256c:	883b      	ldrh	r3, [r7, #0]
 800256e:	4413      	add	r3, r2
 8002570:	3b01      	subs	r3, #1
 8002572:	4622      	mov	r2, r4
 8002574:	f7ff ffbe 	bl	80024f4 <ILI9341_Set_Address>
}
 8002578:	bf00      	nop
 800257a:	370c      	adds	r7, #12
 800257c:	46bd      	mov	sp, r7
 800257e:	bd90      	pop	{r4, r7, pc}

08002580 <LCD_FillWindow>:

void LCD_FillWindow ( uint32_t usPoint, uint16_t usColor )
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b088      	sub	sp, #32
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
 8002588:	460b      	mov	r3, r1
 800258a:	807b      	strh	r3, [r7, #2]
	uint32_t i = 0;
 800258c:	2300      	movs	r3, #0
 800258e:	617b      	str	r3, [r7, #20]

	/* memory write */
	LCD_Write_Cmd ( CMD_SetPixel );
 8002590:	202c      	movs	r0, #44	; 0x2c
 8002592:	f7ff fd6d 	bl	8002070 <ILI9341_Send_Command>

	CS_ON;
 8002596:	2200      	movs	r2, #0
 8002598:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800259c:	482a      	ldr	r0, [pc, #168]	; (8002648 <LCD_FillWindow+0xc8>)
 800259e:	f002 ffb0 	bl	8005502 <HAL_GPIO_WritePin>
	DC_DATA;
 80025a2:	2201      	movs	r2, #1
 80025a4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80025a8:	4827      	ldr	r0, [pc, #156]	; (8002648 <LCD_FillWindow+0xc8>)
 80025aa:	f002 ffaa 	bl	8005502 <HAL_GPIO_WritePin>

	int chunk_size = usPoint / 10;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4a26      	ldr	r2, [pc, #152]	; (800264c <LCD_FillWindow+0xcc>)
 80025b2:	fba2 2303 	umull	r2, r3, r2, r3
 80025b6:	08db      	lsrs	r3, r3, #3
 80025b8:	61fb      	str	r3, [r7, #28]
	if (chunk_size < 64) chunk_size = 64;
 80025ba:	69fb      	ldr	r3, [r7, #28]
 80025bc:	2b3f      	cmp	r3, #63	; 0x3f
 80025be:	dc01      	bgt.n	80025c4 <LCD_FillWindow+0x44>
 80025c0:	2340      	movs	r3, #64	; 0x40
 80025c2:	61fb      	str	r3, [r7, #28]
	if (chunk_size > 240) chunk_size = 240;
 80025c4:	69fb      	ldr	r3, [r7, #28]
 80025c6:	2bf0      	cmp	r3, #240	; 0xf0
 80025c8:	dd01      	ble.n	80025ce <LCD_FillWindow+0x4e>
 80025ca:	23f0      	movs	r3, #240	; 0xf0
 80025cc:	61fb      	str	r3, [r7, #28]
	unsigned int revertedColor = (usColor >> 8) | ((usColor & 0x00ff) << 8);
 80025ce:	887b      	ldrh	r3, [r7, #2]
 80025d0:	0a1b      	lsrs	r3, r3, #8
 80025d2:	b29b      	uxth	r3, r3
 80025d4:	461a      	mov	r2, r3
 80025d6:	887b      	ldrh	r3, [r7, #2]
 80025d8:	021b      	lsls	r3, r3, #8
 80025da:	b29b      	uxth	r3, r3
 80025dc:	4313      	orrs	r3, r2
 80025de:	613b      	str	r3, [r7, #16]
	uint16_t* array = (uint16_t*) malloc(chunk_size * sizeof(uint16_t));
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	4618      	mov	r0, r3
 80025e6:	f00f fbc3 	bl	8011d70 <malloc>
 80025ea:	4603      	mov	r3, r0
 80025ec:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < chunk_size; i++) {
 80025ee:	2300      	movs	r3, #0
 80025f0:	61bb      	str	r3, [r7, #24]
 80025f2:	e009      	b.n	8002608 <LCD_FillWindow+0x88>
		array[i] = revertedColor;
 80025f4:	69bb      	ldr	r3, [r7, #24]
 80025f6:	005b      	lsls	r3, r3, #1
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4413      	add	r3, r2
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	b292      	uxth	r2, r2
 8002600:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < chunk_size; i++) {
 8002602:	69bb      	ldr	r3, [r7, #24]
 8002604:	3301      	adds	r3, #1
 8002606:	61bb      	str	r3, [r7, #24]
 8002608:	69ba      	ldr	r2, [r7, #24]
 800260a:	69fb      	ldr	r3, [r7, #28]
 800260c:	429a      	cmp	r2, r3
 800260e:	dbf1      	blt.n	80025f4 <LCD_FillWindow+0x74>
	}

	while (usPoint > chunk_size) {
 8002610:	e009      	b.n	8002626 <LCD_FillWindow+0xa6>
		ILI9341_SPI_Send_Multiple(array, chunk_size * 2);
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	005b      	lsls	r3, r3, #1
 8002616:	4619      	mov	r1, r3
 8002618:	68f8      	ldr	r0, [r7, #12]
 800261a:	f7ff fead 	bl	8002378 <ILI9341_SPI_Send_Multiple>
		usPoint -= chunk_size;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	1ad3      	subs	r3, r2, r3
 8002624:	607b      	str	r3, [r7, #4]
	while (usPoint > chunk_size) {
 8002626:	69fb      	ldr	r3, [r7, #28]
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	429a      	cmp	r2, r3
 800262c:	d8f1      	bhi.n	8002612 <LCD_FillWindow+0x92>
	}
	ILI9341_SPI_Send_Multiple(array, usPoint * 2);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	005b      	lsls	r3, r3, #1
 8002632:	4619      	mov	r1, r3
 8002634:	68f8      	ldr	r0, [r7, #12]
 8002636:	f7ff fe9f 	bl	8002378 <ILI9341_SPI_Send_Multiple>

	free(array);
 800263a:	68f8      	ldr	r0, [r7, #12]
 800263c:	f00f fba0 	bl	8011d80 <free>

//	for ( i = 0; i < usPoint; i ++ ) {
//		ILI9341_SPI_SendU16(revertedColor);
//	}

}
 8002640:	bf00      	nop
 8002642:	3720      	adds	r7, #32
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40010c00 	.word	0x40010c00
 800264c:	cccccccd 	.word	0xcccccccd

08002650 <LCD_DrawFilledRectangle>:

void LCD_DrawFilledRectangle ( uint16_t usCOLUMN, uint16_t usPAGE, uint16_t usWidth, uint16_t usHeight, uint16_t usColor )
{
 8002650:	b590      	push	{r4, r7, lr}
 8002652:	b083      	sub	sp, #12
 8002654:	af00      	add	r7, sp, #0
 8002656:	4604      	mov	r4, r0
 8002658:	4608      	mov	r0, r1
 800265a:	4611      	mov	r1, r2
 800265c:	461a      	mov	r2, r3
 800265e:	4623      	mov	r3, r4
 8002660:	80fb      	strh	r3, [r7, #6]
 8002662:	4603      	mov	r3, r0
 8002664:	80bb      	strh	r3, [r7, #4]
 8002666:	460b      	mov	r3, r1
 8002668:	807b      	strh	r3, [r7, #2]
 800266a:	4613      	mov	r3, r2
 800266c:	803b      	strh	r3, [r7, #0]
	LCD_OpenWindow ( usCOLUMN, usPAGE, usWidth, usHeight );
 800266e:	883b      	ldrh	r3, [r7, #0]
 8002670:	887a      	ldrh	r2, [r7, #2]
 8002672:	88b9      	ldrh	r1, [r7, #4]
 8002674:	88f8      	ldrh	r0, [r7, #6]
 8002676:	f7ff ff62 	bl	800253e <LCD_OpenWindow>
	LCD_FillWindow ( usWidth * usHeight, usColor );
 800267a:	887b      	ldrh	r3, [r7, #2]
 800267c:	883a      	ldrh	r2, [r7, #0]
 800267e:	fb02 f303 	mul.w	r3, r2, r3
 8002682:	461a      	mov	r2, r3
 8002684:	8b3b      	ldrh	r3, [r7, #24]
 8002686:	4619      	mov	r1, r3
 8002688:	4610      	mov	r0, r2
 800268a:	f7ff ff79 	bl	8002580 <LCD_FillWindow>
//	ILI9341_Send_Burst(usColor,  usWidth * usHeight);
}
 800268e:	bf00      	nop
 8002690:	370c      	adds	r7, #12
 8002692:	46bd      	mov	sp, r7
 8002694:	bd90      	pop	{r4, r7, pc}
	...

08002698 <LCD_FillScreen>:


void LCD_FillScreen (uint16_t usColor )
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af02      	add	r7, sp, #8
 800269e:	4603      	mov	r3, r0
 80026a0:	80fb      	strh	r3, [r7, #6]
	LCD_DrawFilledRectangle(0, 0, X_SIZE, Y_SIZE, usColor);
 80026a2:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <LCD_FillScreen+0x2c>)
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	b29a      	uxth	r2, r3
 80026a8:	4b07      	ldr	r3, [pc, #28]	; (80026c8 <LCD_FillScreen+0x30>)
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	b299      	uxth	r1, r3
 80026ae:	88fb      	ldrh	r3, [r7, #6]
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	460b      	mov	r3, r1
 80026b4:	2100      	movs	r1, #0
 80026b6:	2000      	movs	r0, #0
 80026b8:	f7ff ffca 	bl	8002650 <LCD_DrawFilledRectangle>
}
 80026bc:	bf00      	nop
 80026be:	3708      	adds	r7, #8
 80026c0:	46bd      	mov	sp, r7
 80026c2:	bd80      	pop	{r7, pc}
 80026c4:	20000008 	.word	0x20000008
 80026c8:	2000000c 	.word	0x2000000c

080026cc <LCD_DrawChar>:

	}
}

void LCD_DrawChar ( uint16_t usC, uint16_t usP, const char cChar )
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b086      	sub	sp, #24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	4603      	mov	r3, r0
 80026d4:	80fb      	strh	r3, [r7, #6]
 80026d6:	460b      	mov	r3, r1
 80026d8:	80bb      	strh	r3, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	70fb      	strb	r3, [r7, #3]
	uint8_t ucTemp, ucRelativePositon, ucPage, ucColumn;

	ucRelativePositon = cChar - ' ';
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	3b20      	subs	r3, #32
 80026e2:	73fb      	strb	r3, [r7, #15]

	LCD_OpenWindow ( usC, usP, WIDTH_EN_CHAR, HEIGHT_EN_CHAR );
 80026e4:	88b9      	ldrh	r1, [r7, #4]
 80026e6:	88f8      	ldrh	r0, [r7, #6]
 80026e8:	2310      	movs	r3, #16
 80026ea:	2208      	movs	r2, #8
 80026ec:	f7ff ff27 	bl	800253e <LCD_OpenWindow>

	LCD_Write_Cmd ( CMD_SetPixel );
 80026f0:	202c      	movs	r0, #44	; 0x2c
 80026f2:	f7ff fcbd 	bl	8002070 <ILI9341_Send_Command>

	uint16_t* array = (uint16_t*) malloc(HEIGHT_EN_CHAR * WIDTH_EN_CHAR * sizeof(uint16_t));
 80026f6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80026fa:	f00f fb39 	bl	8011d70 <malloc>
 80026fe:	4603      	mov	r3, r0
 8002700:	60bb      	str	r3, [r7, #8]
	uint16_t* pt = array;
 8002702:	68bb      	ldr	r3, [r7, #8]
 8002704:	613b      	str	r3, [r7, #16]
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002706:	2300      	movs	r3, #0
 8002708:	75bb      	strb	r3, [r7, #22]
 800270a:	e026      	b.n	800275a <LCD_DrawChar+0x8e>
	{
		ucTemp = ucAscii_1608 [ ucRelativePositon ] [ ucPage ];
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	7dbb      	ldrb	r3, [r7, #22]
 8002710:	491c      	ldr	r1, [pc, #112]	; (8002784 <LCD_DrawChar+0xb8>)
 8002712:	0112      	lsls	r2, r2, #4
 8002714:	440a      	add	r2, r1
 8002716:	4413      	add	r3, r2
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	75fb      	strb	r3, [r7, #23]

		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 800271c:	2300      	movs	r3, #0
 800271e:	757b      	strb	r3, [r7, #21]
 8002720:	e015      	b.n	800274e <LCD_DrawChar+0x82>
		{

			if ( ucTemp & 0x01 ) {
 8002722:	7dfb      	ldrb	r3, [r7, #23]
 8002724:	f003 0301 	and.w	r3, r3, #1
 8002728:	2b00      	cmp	r3, #0
 800272a:	d003      	beq.n	8002734 <LCD_DrawChar+0x68>
				*pt = 0x0000;
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	2200      	movs	r2, #0
 8002730:	801a      	strh	r2, [r3, #0]
 8002732:	e003      	b.n	800273c <LCD_DrawChar+0x70>
			} else {
				*pt = 0xFFFF;
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800273a:	801a      	strh	r2, [r3, #0]
			}
			ucTemp >>= 1;
 800273c:	7dfb      	ldrb	r3, [r7, #23]
 800273e:	085b      	lsrs	r3, r3, #1
 8002740:	75fb      	strb	r3, [r7, #23]
			pt++;
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	3302      	adds	r3, #2
 8002746:	613b      	str	r3, [r7, #16]
		for ( ucColumn = 0; ucColumn < WIDTH_EN_CHAR; ucColumn ++ )
 8002748:	7d7b      	ldrb	r3, [r7, #21]
 800274a:	3301      	adds	r3, #1
 800274c:	757b      	strb	r3, [r7, #21]
 800274e:	7d7b      	ldrb	r3, [r7, #21]
 8002750:	2b07      	cmp	r3, #7
 8002752:	d9e6      	bls.n	8002722 <LCD_DrawChar+0x56>
	for ( ucPage = 0; ucPage < HEIGHT_EN_CHAR; ucPage ++ )
 8002754:	7dbb      	ldrb	r3, [r7, #22]
 8002756:	3301      	adds	r3, #1
 8002758:	75bb      	strb	r3, [r7, #22]
 800275a:	7dbb      	ldrb	r3, [r7, #22]
 800275c:	2b0f      	cmp	r3, #15
 800275e:	d9d5      	bls.n	800270c <LCD_DrawChar+0x40>
		}
	}
	DC_DATA;
 8002760:	2201      	movs	r2, #1
 8002762:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002766:	4808      	ldr	r0, [pc, #32]	; (8002788 <LCD_DrawChar+0xbc>)
 8002768:	f002 fecb 	bl	8005502 <HAL_GPIO_WritePin>
	ILI9341_SPI_Send_Multiple(array, HEIGHT_EN_CHAR * WIDTH_EN_CHAR * 2);
 800276c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002770:	68b8      	ldr	r0, [r7, #8]
 8002772:	f7ff fe01 	bl	8002378 <ILI9341_SPI_Send_Multiple>
	free(array);
 8002776:	68b8      	ldr	r0, [r7, #8]
 8002778:	f00f fb02 	bl	8011d80 <free>
}
 800277c:	bf00      	nop
 800277e:	3718      	adds	r7, #24
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	0802db70 	.word	0x0802db70
 8002788:	40010c00 	.word	0x40010c00

0800278c <LCD_DrawString>:
}



void LCD_DrawString ( uint16_t usC, uint16_t usP, const char * pStr )
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	603a      	str	r2, [r7, #0]
 8002796:	80fb      	strh	r3, [r7, #6]
 8002798:	460b      	mov	r3, r1
 800279a:	80bb      	strh	r3, [r7, #4]
	while ( * pStr != '\0' )
 800279c:	e01d      	b.n	80027da <LCD_DrawString+0x4e>
	{
		if ( ( usC - LCD_DispWindow_Start_COLUMN + WIDTH_EN_CHAR ) > LCD_DispWindow_COLUMN )
 800279e:	88fb      	ldrh	r3, [r7, #6]
 80027a0:	f5b3 7f9c 	cmp.w	r3, #312	; 0x138
 80027a4:	d904      	bls.n	80027b0 <LCD_DrawString+0x24>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80027a6:	2300      	movs	r3, #0
 80027a8:	80fb      	strh	r3, [r7, #6]
			usP += HEIGHT_EN_CHAR;
 80027aa:	88bb      	ldrh	r3, [r7, #4]
 80027ac:	3310      	adds	r3, #16
 80027ae:	80bb      	strh	r3, [r7, #4]
		}

		if ( ( usP - LCD_DispWindow_Start_PAGE + HEIGHT_EN_CHAR ) > LCD_DispWindow_PAGE )
 80027b0:	88bb      	ldrh	r3, [r7, #4]
 80027b2:	f5b3 7f98 	cmp.w	r3, #304	; 0x130
 80027b6:	d903      	bls.n	80027c0 <LCD_DrawString+0x34>
		{
			usC = LCD_DispWindow_Start_COLUMN;
 80027b8:	2300      	movs	r3, #0
 80027ba:	80fb      	strh	r3, [r7, #6]
			usP = LCD_DispWindow_Start_PAGE;
 80027bc:	2300      	movs	r3, #0
 80027be:	80bb      	strh	r3, [r7, #4]
		}

		LCD_DrawChar ( usC, usP, * pStr );
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	781a      	ldrb	r2, [r3, #0]
 80027c4:	88b9      	ldrh	r1, [r7, #4]
 80027c6:	88fb      	ldrh	r3, [r7, #6]
 80027c8:	4618      	mov	r0, r3
 80027ca:	f7ff ff7f 	bl	80026cc <LCD_DrawChar>

		pStr ++;
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	3301      	adds	r3, #1
 80027d2:	603b      	str	r3, [r7, #0]

		usC += WIDTH_EN_CHAR;
 80027d4:	88fb      	ldrh	r3, [r7, #6]
 80027d6:	3308      	adds	r3, #8
 80027d8:	80fb      	strh	r3, [r7, #6]
	while ( * pStr != '\0' )
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	781b      	ldrb	r3, [r3, #0]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d1dd      	bne.n	800279e <LCD_DrawString+0x12>

	}

}
 80027e2:	bf00      	nop
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}

080027ec <LCD_Print>:

	if (num_chars_to_print < 0) return;
	LCD_DrawString(x, y, formatted_str);
}

void LCD_Print(uint16_t xc, uint16_t yc, const char* fmt, ...) {
 80027ec:	b40c      	push	{r2, r3}
 80027ee:	b580      	push	{r7, lr}
 80027f0:	b08e      	sub	sp, #56	; 0x38
 80027f2:	af00      	add	r7, sp, #0
 80027f4:	4603      	mov	r3, r0
 80027f6:	460a      	mov	r2, r1
 80027f8:	80fb      	strh	r3, [r7, #6]
 80027fa:	4613      	mov	r3, r2
 80027fc:	80bb      	strh	r3, [r7, #4]

	char formatted_str[40];

	va_list arglist;
	va_start(arglist, fmt);
 80027fe:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002802:	60bb      	str	r3, [r7, #8]

	int num_chars_to_print = vsnprintf(formatted_str, sizeof(formatted_str), fmt, arglist);
 8002804:	f107 000c 	add.w	r0, r7, #12
 8002808:	68bb      	ldr	r3, [r7, #8]
 800280a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800280c:	2128      	movs	r1, #40	; 0x28
 800280e:	f010 f83f 	bl	8012890 <vsniprintf>
 8002812:	6378      	str	r0, [r7, #52]	; 0x34
	va_end(arglist);

	if (num_chars_to_print < 0) return;
 8002814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002816:	2b00      	cmp	r3, #0
 8002818:	db0b      	blt.n	8002832 <LCD_Print+0x46>
	LCD_DrawString(xc * WIDTH_EN_CHAR, yc * HEIGHT_EN_CHAR, formatted_str);
 800281a:	88fb      	ldrh	r3, [r7, #6]
 800281c:	00db      	lsls	r3, r3, #3
 800281e:	b298      	uxth	r0, r3
 8002820:	88bb      	ldrh	r3, [r7, #4]
 8002822:	011b      	lsls	r3, r3, #4
 8002824:	b29b      	uxth	r3, r3
 8002826:	f107 020c 	add.w	r2, r7, #12
 800282a:	4619      	mov	r1, r3
 800282c:	f7ff ffae 	bl	800278c <LCD_DrawString>
 8002830:	e000      	b.n	8002834 <LCD_Print+0x48>
	if (num_chars_to_print < 0) return;
 8002832:	bf00      	nop
}
 8002834:	3738      	adds	r7, #56	; 0x38
 8002836:	46bd      	mov	sp, r7
 8002838:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800283c:	b002      	add	sp, #8
 800283e:	4770      	bx	lr

08002840 <HAL_TIM_PeriodElapsedCallback>:

uint32_t audio_interrupt_counts = 0;
uint32_t audio_interrupt_start_tick = 0;
uint32_t mix_interrupt_counts = 0;
uint32_t mix_interrupt_start_tick = 0;
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4a23      	ldr	r2, [pc, #140]	; (80028d8 <HAL_TIM_PeriodElapsedCallback+0x98>)
 800284c:	4293      	cmp	r3, r2
 800284e:	d134      	bne.n	80028ba <HAL_TIM_PeriodElapsedCallback+0x7a>
		drum_interrupt_counts++;
 8002850:	4b22      	ldr	r3, [pc, #136]	; (80028dc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	3301      	adds	r3, #1
 8002856:	4a21      	ldr	r2, [pc, #132]	; (80028dc <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002858:	6013      	str	r3, [r2, #0]
		DrumUpdate(0);
 800285a:	2000      	movs	r0, #0
 800285c:	f7ff fa74 	bl	8001d48 <DrumUpdate>

//		if (drum_interrupt_counts % 2 == 0) {

		keyboardhid.KEYCODE1 = drums[0].state >= DRUM_HIT ? 0x07 : 0x00;  // press 'd'
 8002860:	4b1f      	ldr	r3, [pc, #124]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002862:	7a1b      	ldrb	r3, [r3, #8]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_TIM_PeriodElapsedCallback+0x2c>
 8002868:	2207      	movs	r2, #7
 800286a:	e000      	b.n	800286e <HAL_TIM_PeriodElapsedCallback+0x2e>
 800286c:	2200      	movs	r2, #0
 800286e:	4b1d      	ldr	r3, [pc, #116]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002870:	709a      	strb	r2, [r3, #2]
		keyboardhid.KEYCODE2 = drums[1].state >= DRUM_HIT ? 0x09 : 0x00;  // press 'f'
 8002872:	4b1b      	ldr	r3, [pc, #108]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002874:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002878:	2b00      	cmp	r3, #0
 800287a:	d001      	beq.n	8002880 <HAL_TIM_PeriodElapsedCallback+0x40>
 800287c:	2209      	movs	r2, #9
 800287e:	e000      	b.n	8002882 <HAL_TIM_PeriodElapsedCallback+0x42>
 8002880:	2200      	movs	r2, #0
 8002882:	4b18      	ldr	r3, [pc, #96]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002884:	70da      	strb	r2, [r3, #3]
		keyboardhid.KEYCODE3 = drums[2].state >= DRUM_HIT ? 0x0d : 0x00;  // press 'j'
 8002886:	4b16      	ldr	r3, [pc, #88]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002888:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 800288c:	2b00      	cmp	r3, #0
 800288e:	d001      	beq.n	8002894 <HAL_TIM_PeriodElapsedCallback+0x54>
 8002890:	220d      	movs	r2, #13
 8002892:	e000      	b.n	8002896 <HAL_TIM_PeriodElapsedCallback+0x56>
 8002894:	2200      	movs	r2, #0
 8002896:	4b13      	ldr	r3, [pc, #76]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002898:	711a      	strb	r2, [r3, #4]
		keyboardhid.KEYCODE4 = drums[3].state >= DRUM_HIT ? 0x0e : 0x00;  // press 'k'
 800289a:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800289c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d001      	beq.n	80028a8 <HAL_TIM_PeriodElapsedCallback+0x68>
 80028a4:	220e      	movs	r2, #14
 80028a6:	e000      	b.n	80028aa <HAL_TIM_PeriodElapsedCallback+0x6a>
 80028a8:	2200      	movs	r2, #0
 80028aa:	4b0e      	ldr	r3, [pc, #56]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028ac:	715a      	strb	r2, [r3, #5]
		USBD_HID_SendReport(&hUsbDeviceFS, &keyboardhid, sizeof(keyboardhid));
 80028ae:	2208      	movs	r2, #8
 80028b0:	490c      	ldr	r1, [pc, #48]	; (80028e4 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80028b2:	480d      	ldr	r0, [pc, #52]	; (80028e8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80028b4:	f00a fefa 	bl	800d6ac <USBD_HID_SendReport>

	else if (htim == &htim4) {
		mix_interrupt_counts++;
		PrecomputeMix();
	}
}
 80028b8:	e00a      	b.n	80028d0 <HAL_TIM_PeriodElapsedCallback+0x90>
	else if (htim == &htim4) {
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a0b      	ldr	r2, [pc, #44]	; (80028ec <HAL_TIM_PeriodElapsedCallback+0xac>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d106      	bne.n	80028d0 <HAL_TIM_PeriodElapsedCallback+0x90>
		mix_interrupt_counts++;
 80028c2:	4b0b      	ldr	r3, [pc, #44]	; (80028f0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	3301      	adds	r3, #1
 80028c8:	4a09      	ldr	r2, [pc, #36]	; (80028f0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 80028ca:	6013      	str	r3, [r2, #0]
		PrecomputeMix();
 80028cc:	f7fe fc2e 	bl	800112c <PrecomputeMix>
}
 80028d0:	bf00      	nop
 80028d2:	3708      	adds	r7, #8
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20000dac 	.word	0x20000dac
 80028dc:	20000e40 	.word	0x20000e40
 80028e0:	200009f0 	.word	0x200009f0
 80028e4:	20000e44 	.word	0x20000e44
 80028e8:	20000e98 	.word	0x20000e98
 80028ec:	20000df4 	.word	0x20000df4
 80028f0:	20000e50 	.word	0x20000e50

080028f4 <HAL_GPIO_EXTI_Callback>:

uint16_t btn_callbacks = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	4603      	mov	r3, r0
 80028fc:	80fb      	strh	r3, [r7, #6]
	int keyPressed = ButtonPadCallback(GPIO_Pin);
 80028fe:	88fb      	ldrh	r3, [r7, #6]
 8002900:	4618      	mov	r0, r3
 8002902:	f7fe fcef 	bl	80012e4 <ButtonPadCallback>
 8002906:	60f8      	str	r0, [r7, #12]
	ButtonPad_DrumCalibration(keyPressed);
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f7ff fb39 	bl	8001f80 <ButtonPad_DrumCalibration>


}
 800290e:	bf00      	nop
 8002910:	3710      	adds	r7, #16
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
	...

08002918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002918:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800291c:	b090      	sub	sp, #64	; 0x40
 800291e:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002920:	f001 f848 	bl	80039b4 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002924:	f000 f908 	bl	8002b38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002928:	f000 fbac 	bl	8003084 <MX_GPIO_Init>
  MX_DMA_Init();
 800292c:	f000 fb70 	bl	8003010 <MX_DMA_Init>
  MX_SPI2_Init();
 8002930:	f000 fa4e 	bl	8002dd0 <MX_SPI2_Init>
  MX_TIM3_Init();
 8002934:	f000 face 	bl	8002ed4 <MX_TIM3_Init>
  MX_ADC1_Init();
 8002938:	f000 f95e 	bl	8002bf8 <MX_ADC1_Init>
  MX_USB_DEVICE_Init();
 800293c:	f00e fe34 	bl	80115a8 <MX_USB_DEVICE_Init>
  MX_SDIO_SD_Init();
 8002940:	f000 fa26 	bl	8002d90 <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8002944:	f00a fcc6 	bl	800d2d4 <MX_FATFS_Init>
  MX_DAC_Init();
 8002948:	f000 f9c0 	bl	8002ccc <MX_DAC_Init>
  MX_I2C1_Init();
 800294c:	f000 f9f2 	bl	8002d34 <MX_I2C1_Init>
  MX_TIM2_Init();
 8002950:	f000 fa74 	bl	8002e3c <MX_TIM2_Init>
  MX_TIM4_Init();
 8002954:	f000 fb0c 	bl	8002f70 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 8002958:	4864      	ldr	r0, [pc, #400]	; (8002aec <main+0x1d4>)
 800295a:	f001 fc8f 	bl	800427c <HAL_ADCEx_Calibration_Start>

	ButtonPadInit();
 800295e:	f7fe fca3 	bl	80012a8 <ButtonPadInit>

	ILI9341_Init();
 8002962:	f7ff fbbd 	bl	80020e0 <ILI9341_Init>
	ILI9341_Set_Rotation(2);
 8002966:	2002      	movs	r0, #2
 8002968:	f7ff fd40 	bl	80023ec <ILI9341_Set_Rotation>
	LCD_FillScreen(PINK);
 800296c:	f64f 001f 	movw	r0, #63519	; 0xf81f
 8002970:	f7ff fe92 	bl	8002698 <LCD_FillScreen>


  	// Setting the clock divider somehow helps :D
  	FRESULT fresult = f_mount(&fs, "/", 1);
 8002974:	2201      	movs	r2, #1
 8002976:	495e      	ldr	r1, [pc, #376]	; (8002af0 <main+0x1d8>)
 8002978:	485e      	ldr	r0, [pc, #376]	; (8002af4 <main+0x1dc>)
 800297a:	f00d fe11 	bl	80105a0 <f_mount>
 800297e:	4603      	mov	r3, r0
 8002980:	76fb      	strb	r3, [r7, #27]
  	if (fresult != FR_OK) {
 8002982:	7efb      	ldrb	r3, [r7, #27]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d006      	beq.n	8002996 <main+0x7e>
  		LCD_Print(0, 19, "Error: f_mount (%d)", fresult); while (1);
 8002988:	7efb      	ldrb	r3, [r7, #27]
 800298a:	4a5b      	ldr	r2, [pc, #364]	; (8002af8 <main+0x1e0>)
 800298c:	2113      	movs	r1, #19
 800298e:	2000      	movs	r0, #0
 8002990:	f7ff ff2c 	bl	80027ec <LCD_Print>
 8002994:	e7fe      	b.n	8002994 <main+0x7c>
  	}

	DrumInit();
 8002996:	f7fe fe1b 	bl	80015d0 <DrumInit>

	HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 800299a:	2100      	movs	r1, #0
 800299c:	4857      	ldr	r0, [pc, #348]	; (8002afc <main+0x1e4>)
 800299e:	f001 fe4a 	bl	8004636 <HAL_DAC_Start>

	HAL_TIM_Base_Start_IT(&htim3);
 80029a2:	4857      	ldr	r0, [pc, #348]	; (8002b00 <main+0x1e8>)
 80029a4:	f006 fede 	bl	8009764 <HAL_TIM_Base_Start_IT>
  	drum_interrupt_start_tick = HAL_GetTick();
 80029a8:	f001 f85c 	bl	8003a64 <HAL_GetTick>
 80029ac:	4603      	mov	r3, r0
 80029ae:	461a      	mov	r2, r3
 80029b0:	4b54      	ldr	r3, [pc, #336]	; (8002b04 <main+0x1ec>)
 80029b2:	601a      	str	r2, [r3, #0]

	HAL_TIM_Base_Start(&htim2);
 80029b4:	4854      	ldr	r0, [pc, #336]	; (8002b08 <main+0x1f0>)
 80029b6:	f006 fe57 	bl	8009668 <HAL_TIM_Base_Start>
	__HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 80029ba:	4b53      	ldr	r3, [pc, #332]	; (8002b08 <main+0x1f0>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	68da      	ldr	r2, [r3, #12]
 80029c0:	4b51      	ldr	r3, [pc, #324]	; (8002b08 <main+0x1f0>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0201 	orr.w	r2, r2, #1
 80029c8:	60da      	str	r2, [r3, #12]
  	audio_interrupt_start_tick = HAL_GetTick();
 80029ca:	f001 f84b 	bl	8003a64 <HAL_GetTick>
 80029ce:	4603      	mov	r3, r0
 80029d0:	4a4e      	ldr	r2, [pc, #312]	; (8002b0c <main+0x1f4>)
 80029d2:	6013      	str	r3, [r2, #0]

  	HAL_TIM_Base_Start_IT(&htim4);
 80029d4:	484e      	ldr	r0, [pc, #312]	; (8002b10 <main+0x1f8>)
 80029d6:	f006 fec5 	bl	8009764 <HAL_TIM_Base_Start_IT>
	mix_interrupt_start_tick = HAL_GetTick();
 80029da:	f001 f843 	bl	8003a64 <HAL_GetTick>
 80029de:	4603      	mov	r3, r0
 80029e0:	4a4c      	ldr	r2, [pc, #304]	; (8002b14 <main+0x1fc>)
 80029e2:	6013      	str	r3, [r2, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	long last_ticks = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	617b      	str	r3, [r7, #20]
	long tft_last_ticks = 0;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]
	long ticks = 0;
 80029ec:	2300      	movs	r3, #0
 80029ee:	613b      	str	r3, [r7, #16]
	int num_hits = 0;
 80029f0:	2300      	movs	r3, #0
 80029f2:	60fb      	str	r3, [r7, #12]
	int hit_state = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	60bb      	str	r3, [r7, #8]
//
//		switchhid.Button = 0x00;  // shift release
//		USBD_HID_SendReport(&hUsbDeviceFS,  (uint8_t*) &switchhid, sizeof (switchhid));
//		HAL_Delay (200);

		if (HAL_GetTick() - tft_last_ticks > 10) {
 80029f8:	f001 f834 	bl	8003a64 <HAL_GetTick>
 80029fc:	4602      	mov	r2, r0
 80029fe:	69fb      	ldr	r3, [r7, #28]
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	2b0a      	cmp	r3, #10
 8002a04:	d9f8      	bls.n	80029f8 <main+0xe0>

//			AddDrum((HAL_GetTick() / 1000) % 2);
			int r = 0;
 8002a06:	2300      	movs	r3, #0
 8002a08:	607b      	str	r3, [r7, #4]
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	fa1f f883 	uxth.w	r8, r3
					HAL_GetTick() / (1000 * 60 * 60),
 8002a14:	f001 f826 	bl	8003a64 <HAL_GetTick>
 8002a18:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a1a:	4a3f      	ldr	r2, [pc, #252]	; (8002b18 <main+0x200>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	ea4f 5953 	mov.w	r9, r3, lsr #21
					HAL_GetTick() / (1000 * 60) % 60,
 8002a24:	f001 f81e 	bl	8003a64 <HAL_GetTick>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	4a3c      	ldr	r2, [pc, #240]	; (8002b1c <main+0x204>)
 8002a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a30:	0b9a      	lsrs	r2, r3, #14
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a32:	4b3b      	ldr	r3, [pc, #236]	; (8002b20 <main+0x208>)
 8002a34:	fba3 1302 	umull	r1, r3, r3, r2
 8002a38:	095c      	lsrs	r4, r3, #5
 8002a3a:	4623      	mov	r3, r4
 8002a3c:	011b      	lsls	r3, r3, #4
 8002a3e:	1b1b      	subs	r3, r3, r4
 8002a40:	009b      	lsls	r3, r3, #2
 8002a42:	1ad4      	subs	r4, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 8002a44:	f001 f80e 	bl	8003a64 <HAL_GetTick>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	4a36      	ldr	r2, [pc, #216]	; (8002b24 <main+0x20c>)
 8002a4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a50:	099a      	lsrs	r2, r3, #6
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a52:	4b33      	ldr	r3, [pc, #204]	; (8002b20 <main+0x208>)
 8002a54:	fba3 1302 	umull	r1, r3, r3, r2
 8002a58:	095d      	lsrs	r5, r3, #5
 8002a5a:	462b      	mov	r3, r5
 8002a5c:	011b      	lsls	r3, r3, #4
 8002a5e:	1b5b      	subs	r3, r3, r5
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	1ad5      	subs	r5, r2, r3
					(HAL_GetTick() / 1000) % 60, HAL_GetTick() % 1000,
 8002a64:	f000 fffe 	bl	8003a64 <HAL_GetTick>
 8002a68:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002a6a:	4a2e      	ldr	r2, [pc, #184]	; (8002b24 <main+0x20c>)
 8002a6c:	fba2 1203 	umull	r1, r2, r2, r3
 8002a70:	0996      	lsrs	r6, r2, #6
 8002a72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002a76:	fb06 f202 	mul.w	r2, r6, r2
 8002a7a:	1a9e      	subs	r6, r3, r2
					(float) drum_interrupt_counts / (HAL_GetTick() - drum_interrupt_start_tick + 1) * 1000,
 8002a7c:	4b2a      	ldr	r3, [pc, #168]	; (8002b28 <main+0x210>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fe f947 	bl	8000d14 <__aeabi_i2f>
 8002a86:	4682      	mov	sl, r0
 8002a88:	f000 ffec 	bl	8003a64 <HAL_GetTick>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	4a1d      	ldr	r2, [pc, #116]	; (8002b04 <main+0x1ec>)
 8002a90:	6812      	ldr	r2, [r2, #0]
 8002a92:	1a9b      	subs	r3, r3, r2
 8002a94:	3301      	adds	r3, #1
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe f938 	bl	8000d0c <__aeabi_ui2f>
 8002a9c:	4603      	mov	r3, r0
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4650      	mov	r0, sl
 8002aa2:	f7fe fa3f 	bl	8000f24 <__aeabi_fdiv>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	4920      	ldr	r1, [pc, #128]	; (8002b2c <main+0x214>)
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe f986 	bl	8000dbc <__aeabi_fmul>
 8002ab0:	4603      	mov	r3, r0
			LCD_Print(0, r++, "%02ld:%02ld:%02ld.%03ld, %6.1f Hz, %2d",
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fd fd24 	bl	8000500 <__aeabi_f2d>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	460b      	mov	r3, r1
 8002abc:	491c      	ldr	r1, [pc, #112]	; (8002b30 <main+0x218>)
 8002abe:	6809      	ldr	r1, [r1, #0]
 8002ac0:	9106      	str	r1, [sp, #24]
 8002ac2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002ac6:	9602      	str	r6, [sp, #8]
 8002ac8:	9501      	str	r5, [sp, #4]
 8002aca:	9400      	str	r4, [sp, #0]
 8002acc:	464b      	mov	r3, r9
 8002ace:	4a19      	ldr	r2, [pc, #100]	; (8002b34 <main+0x21c>)
 8002ad0:	4641      	mov	r1, r8
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f7ff fe8a 	bl	80027ec <LCD_Print>
					num_tracks);
			LCD_DrumCalibration(&r);
 8002ad8:	1d3b      	adds	r3, r7, #4
 8002ada:	4618      	mov	r0, r3
 8002adc:	f7ff f996 	bl	8001e0c <LCD_DrumCalibration>
			tft_last_ticks = HAL_GetTick();
 8002ae0:	f000 ffc0 	bl	8003a64 <HAL_GetTick>
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	61fb      	str	r3, [r7, #28]
		if (HAL_GetTick() - tft_last_ticks > 10) {
 8002ae8:	e786      	b.n	80029f8 <main+0xe0>
 8002aea:	bf00      	nop
 8002aec:	20000b24 	.word	0x20000b24
 8002af0:	08014e94 	.word	0x08014e94
 8002af4:	200007b0 	.word	0x200007b0
 8002af8:	08014e98 	.word	0x08014e98
 8002afc:	20000b98 	.word	0x20000b98
 8002b00:	20000dac 	.word	0x20000dac
 8002b04:	20000e3c 	.word	0x20000e3c
 8002b08:	20000d64 	.word	0x20000d64
 8002b0c:	20000e4c 	.word	0x20000e4c
 8002b10:	20000df4 	.word	0x20000df4
 8002b14:	20000e54 	.word	0x20000e54
 8002b18:	95217cb1 	.word	0x95217cb1
 8002b1c:	45e7b273 	.word	0x45e7b273
 8002b20:	88888889 	.word	0x88888889
 8002b24:	10624dd3 	.word	0x10624dd3
 8002b28:	20000e40 	.word	0x20000e40
 8002b2c:	447a0000 	.word	0x447a0000
 8002b30:	2000078c 	.word	0x2000078c
 8002b34:	08014eac 	.word	0x08014eac

08002b38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b096      	sub	sp, #88	; 0x58
 8002b3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b3e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b42:	2228      	movs	r2, #40	; 0x28
 8002b44:	2100      	movs	r1, #0
 8002b46:	4618      	mov	r0, r3
 8002b48:	f00f f922 	bl	8011d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b4c:	f107 031c 	add.w	r3, r7, #28
 8002b50:	2200      	movs	r2, #0
 8002b52:	601a      	str	r2, [r3, #0]
 8002b54:	605a      	str	r2, [r3, #4]
 8002b56:	609a      	str	r2, [r3, #8]
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002b5c:	1d3b      	adds	r3, r7, #4
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	605a      	str	r2, [r3, #4]
 8002b64:	609a      	str	r2, [r3, #8]
 8002b66:	60da      	str	r2, [r3, #12]
 8002b68:	611a      	str	r2, [r3, #16]
 8002b6a:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002b70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b74:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002b76:	2300      	movs	r3, #0
 8002b78:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b82:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b86:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002b88:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002b8c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b8e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002b92:	4618      	mov	r0, r3
 8002b94:	f004 fb82 	bl	800729c <HAL_RCC_OscConfig>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8002b9e:	f000 fb3f 	bl	8003220 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002ba2:	230f      	movs	r3, #15
 8002ba4:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002baa:	2300      	movs	r3, #0
 8002bac:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bb2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8002bb4:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8002bb8:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002bba:	f107 031c 	add.w	r3, r7, #28
 8002bbe:	2102      	movs	r1, #2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f004 fded 	bl	80077a0 <HAL_RCC_ClockConfig>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002bcc:	f000 fb28 	bl	8003220 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC|RCC_PERIPHCLK_USB;
 8002bd0:	2312      	movs	r3, #18
 8002bd2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8002bd4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8002bd8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	4618      	mov	r0, r3
 8002be2:	f004 ff6b 	bl	8007abc <HAL_RCCEx_PeriphCLKConfig>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8002bec:	f000 fb18 	bl	8003220 <Error_Handler>
  }
}
 8002bf0:	bf00      	nop
 8002bf2:	3758      	adds	r7, #88	; 0x58
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}

08002bf8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b084      	sub	sp, #16
 8002bfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002bfe:	1d3b      	adds	r3, r7, #4
 8002c00:	2200      	movs	r2, #0
 8002c02:	601a      	str	r2, [r3, #0]
 8002c04:	605a      	str	r2, [r3, #4]
 8002c06:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002c08:	4b2e      	ldr	r3, [pc, #184]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c0a:	4a2f      	ldr	r2, [pc, #188]	; (8002cc8 <MX_ADC1_Init+0xd0>)
 8002c0c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002c0e:	4b2d      	ldr	r3, [pc, #180]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c10:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002c14:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8002c16:	4b2b      	ldr	r3, [pc, #172]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c18:	2201      	movs	r2, #1
 8002c1a:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002c1c:	4b29      	ldr	r3, [pc, #164]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c1e:	2200      	movs	r2, #0
 8002c20:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002c22:	4b28      	ldr	r3, [pc, #160]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c24:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8002c28:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002c2a:	4b26      	ldr	r3, [pc, #152]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 8002c30:	4b24      	ldr	r3, [pc, #144]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c32:	2204      	movs	r2, #4
 8002c34:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002c36:	4823      	ldr	r0, [pc, #140]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c38:	f000 ff42 	bl	8003ac0 <HAL_ADC_Init>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8002c42:	f000 faed 	bl	8003220 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002c46:	2300      	movs	r3, #0
 8002c48:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8002c4e:	2307      	movs	r3, #7
 8002c50:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c52:	1d3b      	adds	r3, r7, #4
 8002c54:	4619      	mov	r1, r3
 8002c56:	481b      	ldr	r0, [pc, #108]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c58:	f001 f916 	bl	8003e88 <HAL_ADC_ConfigChannel>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8002c62:	f000 fadd 	bl	8003220 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002c66:	2301      	movs	r3, #1
 8002c68:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c6e:	1d3b      	adds	r3, r7, #4
 8002c70:	4619      	mov	r1, r3
 8002c72:	4814      	ldr	r0, [pc, #80]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c74:	f001 f908 	bl	8003e88 <HAL_ADC_ConfigChannel>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d001      	beq.n	8002c82 <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 8002c7e:	f000 facf 	bl	8003220 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002c82:	2302      	movs	r3, #2
 8002c84:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002c86:	2303      	movs	r3, #3
 8002c88:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002c8a:	1d3b      	adds	r3, r7, #4
 8002c8c:	4619      	mov	r1, r3
 8002c8e:	480d      	ldr	r0, [pc, #52]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002c90:	f001 f8fa 	bl	8003e88 <HAL_ADC_ConfigChannel>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8002c9a:	f000 fac1 	bl	8003220 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002ca2:	2304      	movs	r3, #4
 8002ca4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002ca6:	1d3b      	adds	r3, r7, #4
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <MX_ADC1_Init+0xcc>)
 8002cac:	f001 f8ec 	bl	8003e88 <HAL_ADC_ConfigChannel>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 8002cb6:	f000 fab3 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	3710      	adds	r7, #16
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	20000b24 	.word	0x20000b24
 8002cc8:	40012400 	.word	0x40012400

08002ccc <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002cd2:	463b      	mov	r3, r7
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	601a      	str	r2, [r3, #0]
 8002cd8:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002cda:	4b14      	ldr	r3, [pc, #80]	; (8002d2c <MX_DAC_Init+0x60>)
 8002cdc:	4a14      	ldr	r2, [pc, #80]	; (8002d30 <MX_DAC_Init+0x64>)
 8002cde:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002ce0:	4812      	ldr	r0, [pc, #72]	; (8002d2c <MX_DAC_Init+0x60>)
 8002ce2:	f001 fc86 	bl	80045f2 <HAL_DAC_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002cec:	f000 fa98 	bl	8003220 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002cf0:	2324      	movs	r3, #36	; 0x24
 8002cf2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002cf8:	463b      	mov	r3, r7
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	4619      	mov	r1, r3
 8002cfe:	480b      	ldr	r0, [pc, #44]	; (8002d2c <MX_DAC_Init+0x60>)
 8002d00:	f001 fdf8 	bl	80048f4 <HAL_DAC_ConfigChannel>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002d0a:	f000 fa89 	bl	8003220 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8002d0e:	463b      	mov	r3, r7
 8002d10:	2210      	movs	r2, #16
 8002d12:	4619      	mov	r1, r3
 8002d14:	4805      	ldr	r0, [pc, #20]	; (8002d2c <MX_DAC_Init+0x60>)
 8002d16:	f001 fded 	bl	80048f4 <HAL_DAC_ConfigChannel>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d001      	beq.n	8002d24 <MX_DAC_Init+0x58>
  {
    Error_Handler();
 8002d20:	f000 fa7e 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002d24:	bf00      	nop
 8002d26:	3708      	adds	r7, #8
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	20000b98 	.word	0x20000b98
 8002d30:	40007400 	.word	0x40007400

08002d34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002d34:	b580      	push	{r7, lr}
 8002d36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002d38:	4b12      	ldr	r3, [pc, #72]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d3a:	4a13      	ldr	r2, [pc, #76]	; (8002d88 <MX_I2C1_Init+0x54>)
 8002d3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002d3e:	4b11      	ldr	r3, [pc, #68]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d40:	4a12      	ldr	r2, [pc, #72]	; (8002d8c <MX_I2C1_Init+0x58>)
 8002d42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002d44:	4b0f      	ldr	r3, [pc, #60]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002d4a:	4b0e      	ldr	r3, [pc, #56]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002d50:	4b0c      	ldr	r3, [pc, #48]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d52:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002d56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002d58:	4b0a      	ldr	r3, [pc, #40]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002d5e:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002d64:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002d6a:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002d70:	4804      	ldr	r0, [pc, #16]	; (8002d84 <MX_I2C1_Init+0x50>)
 8002d72:	f002 fbf7 	bl	8005564 <HAL_I2C_Init>
 8002d76:	4603      	mov	r3, r0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002d7c:	f000 fa50 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002d80:	bf00      	nop
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	20000c34 	.word	0x20000c34
 8002d88:	40005400 	.word	0x40005400
 8002d8c:	000186a0 	.word	0x000186a0

08002d90 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002d94:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002d96:	4a0d      	ldr	r2, [pc, #52]	; (8002dcc <MX_SDIO_SD_Init+0x3c>)
 8002d98:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002d9a:	4b0b      	ldr	r3, [pc, #44]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002da0:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002da6:	4b08      	ldr	r3, [pc, #32]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002dac:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002dae:	2200      	movs	r2, #0
 8002db0:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8002db2:	4b05      	ldr	r3, [pc, #20]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002db4:	2200      	movs	r2, #0
 8002db6:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 100;
 8002db8:	4b03      	ldr	r3, [pc, #12]	; (8002dc8 <MX_SDIO_SD_Init+0x38>)
 8002dba:	2264      	movs	r2, #100	; 0x64
 8002dbc:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	bc80      	pop	{r7}
 8002dc4:	4770      	bx	lr
 8002dc6:	bf00      	nop
 8002dc8:	20000c88 	.word	0x20000c88
 8002dcc:	40018000 	.word	0x40018000

08002dd0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002dd4:	4b17      	ldr	r3, [pc, #92]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002dd6:	4a18      	ldr	r2, [pc, #96]	; (8002e38 <MX_SPI2_Init+0x68>)
 8002dd8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002dda:	4b16      	ldr	r3, [pc, #88]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002ddc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002de0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002de2:	4b14      	ldr	r3, [pc, #80]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002de8:	4b12      	ldr	r3, [pc, #72]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002dea:	2200      	movs	r2, #0
 8002dec:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dee:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002df0:	2200      	movs	r2, #0
 8002df2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002df4:	4b0f      	ldr	r3, [pc, #60]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002dfa:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002dfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e00:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e02:	4b0c      	ldr	r3, [pc, #48]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e04:	2200      	movs	r2, #0
 8002e06:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e08:	4b0a      	ldr	r3, [pc, #40]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e0e:	4b09      	ldr	r3, [pc, #36]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e10:	2200      	movs	r2, #0
 8002e12:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e14:	4b07      	ldr	r3, [pc, #28]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e16:	2200      	movs	r2, #0
 8002e18:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002e1a:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e1c:	220a      	movs	r2, #10
 8002e1e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002e20:	4804      	ldr	r0, [pc, #16]	; (8002e34 <MX_SPI2_Init+0x64>)
 8002e22:	f006 f964 	bl	80090ee <HAL_SPI_Init>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d001      	beq.n	8002e30 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002e2c:	f000 f9f8 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002e30:	bf00      	nop
 8002e32:	bd80      	pop	{r7, pc}
 8002e34:	20000d0c 	.word	0x20000d0c
 8002e38:	40003800 	.word	0x40003800

08002e3c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b086      	sub	sp, #24
 8002e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e42:	f107 0308 	add.w	r3, r7, #8
 8002e46:	2200      	movs	r2, #0
 8002e48:	601a      	str	r2, [r3, #0]
 8002e4a:	605a      	str	r2, [r3, #4]
 8002e4c:	609a      	str	r2, [r3, #8]
 8002e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e50:	463b      	mov	r3, r7
 8002e52:	2200      	movs	r2, #0
 8002e54:	601a      	str	r2, [r3, #0]
 8002e56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002e58:	4b1d      	ldr	r3, [pc, #116]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e5a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002e5e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002e60:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e66:	4b1a      	ldr	r3, [pc, #104]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1499;
 8002e6c:	4b18      	ldr	r3, [pc, #96]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e6e:	f240 52db 	movw	r2, #1499	; 0x5db
 8002e72:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e74:	4b16      	ldr	r3, [pc, #88]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e7a:	4b15      	ldr	r3, [pc, #84]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002e80:	4813      	ldr	r0, [pc, #76]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e82:	f006 fba1 	bl	80095c8 <HAL_TIM_Base_Init>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d001      	beq.n	8002e90 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002e8c:	f000 f9c8 	bl	8003220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e94:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002e96:	f107 0308 	add.w	r3, r7, #8
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	480c      	ldr	r0, [pc, #48]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002e9e:	f006 fdc9 	bl	8009a34 <HAL_TIM_ConfigClockSource>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002ea8:	f000 f9ba 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002eac:	2320      	movs	r3, #32
 8002eae:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002eb0:	2380      	movs	r3, #128	; 0x80
 8002eb2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002eb4:	463b      	mov	r3, r7
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4805      	ldr	r0, [pc, #20]	; (8002ed0 <MX_TIM2_Init+0x94>)
 8002eba:	f007 f88b 	bl	8009fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002ec4:	f000 f9ac 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002ec8:	bf00      	nop
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	20000d64 	.word	0x20000d64

08002ed4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002ed4:	b580      	push	{r7, lr}
 8002ed6:	b086      	sub	sp, #24
 8002ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002eda:	f107 0308 	add.w	r3, r7, #8
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	605a      	str	r2, [r3, #4]
 8002ee4:	609a      	str	r2, [r3, #8]
 8002ee6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ee8:	463b      	mov	r3, r7
 8002eea:	2200      	movs	r2, #0
 8002eec:	601a      	str	r2, [r3, #0]
 8002eee:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002ef2:	4a1e      	ldr	r2, [pc, #120]	; (8002f6c <MX_TIM3_Init+0x98>)
 8002ef4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 719;
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002ef8:	f240 22cf 	movw	r2, #719	; 0x2cf
 8002efc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002efe:	4b1a      	ldr	r3, [pc, #104]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 8002f04:	4b18      	ldr	r3, [pc, #96]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f06:	2231      	movs	r2, #49	; 0x31
 8002f08:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f0a:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f10:	4b15      	ldr	r3, [pc, #84]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002f16:	4814      	ldr	r0, [pc, #80]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f18:	f006 fb56 	bl	80095c8 <HAL_TIM_Base_Init>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d001      	beq.n	8002f26 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002f22:	f000 f97d 	bl	8003220 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f26:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002f2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002f2c:	f107 0308 	add.w	r3, r7, #8
 8002f30:	4619      	mov	r1, r3
 8002f32:	480d      	ldr	r0, [pc, #52]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f34:	f006 fd7e 	bl	8009a34 <HAL_TIM_ConfigClockSource>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002f3e:	f000 f96f 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f42:	2300      	movs	r3, #0
 8002f44:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f46:	2300      	movs	r3, #0
 8002f48:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002f4a:	463b      	mov	r3, r7
 8002f4c:	4619      	mov	r1, r3
 8002f4e:	4806      	ldr	r0, [pc, #24]	; (8002f68 <MX_TIM3_Init+0x94>)
 8002f50:	f007 f840 	bl	8009fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002f5a:	f000 f961 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002f5e:	bf00      	nop
 8002f60:	3718      	adds	r7, #24
 8002f62:	46bd      	mov	sp, r7
 8002f64:	bd80      	pop	{r7, pc}
 8002f66:	bf00      	nop
 8002f68:	20000dac 	.word	0x20000dac
 8002f6c:	40000400 	.word	0x40000400

08002f70 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b088      	sub	sp, #32
 8002f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002f76:	f107 030c 	add.w	r3, r7, #12
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	605a      	str	r2, [r3, #4]
 8002f80:	609a      	str	r2, [r3, #8]
 8002f82:	60da      	str	r2, [r3, #12]
 8002f84:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f86:	1d3b      	adds	r3, r7, #4
 8002f88:	2200      	movs	r2, #0
 8002f8a:	601a      	str	r2, [r3, #0]
 8002f8c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002f8e:	4b1e      	ldr	r3, [pc, #120]	; (8003008 <MX_TIM4_Init+0x98>)
 8002f90:	4a1e      	ldr	r2, [pc, #120]	; (800300c <MX_TIM4_Init+0x9c>)
 8002f92:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002f94:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <MX_TIM4_Init+0x98>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f9a:	4b1b      	ldr	r3, [pc, #108]	; (8003008 <MX_TIM4_Init+0x98>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 499;
 8002fa0:	4b19      	ldr	r3, [pc, #100]	; (8003008 <MX_TIM4_Init+0x98>)
 8002fa2:	f240 12f3 	movw	r2, #499	; 0x1f3
 8002fa6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fa8:	4b17      	ldr	r3, [pc, #92]	; (8003008 <MX_TIM4_Init+0x98>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002fae:	4b16      	ldr	r3, [pc, #88]	; (8003008 <MX_TIM4_Init+0x98>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002fb4:	4814      	ldr	r0, [pc, #80]	; (8003008 <MX_TIM4_Init+0x98>)
 8002fb6:	f006 fb07 	bl	80095c8 <HAL_TIM_Base_Init>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8002fc0:	f000 f92e 	bl	8003220 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8002fc4:	2305      	movs	r3, #5
 8002fc6:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002fc8:	2310      	movs	r3, #16
 8002fca:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8002fcc:	f107 030c 	add.w	r3, r7, #12
 8002fd0:	4619      	mov	r1, r3
 8002fd2:	480d      	ldr	r0, [pc, #52]	; (8003008 <MX_TIM4_Init+0x98>)
 8002fd4:	f006 fdf5 	bl	8009bc2 <HAL_TIM_SlaveConfigSynchro>
 8002fd8:	4603      	mov	r3, r0
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <MX_TIM4_Init+0x72>
  {
    Error_Handler();
 8002fde:	f000 f91f 	bl	8003220 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002fea:	1d3b      	adds	r3, r7, #4
 8002fec:	4619      	mov	r1, r3
 8002fee:	4806      	ldr	r0, [pc, #24]	; (8003008 <MX_TIM4_Init+0x98>)
 8002ff0:	f006 fff0 	bl	8009fd4 <HAL_TIMEx_MasterConfigSynchronization>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d001      	beq.n	8002ffe <MX_TIM4_Init+0x8e>
  {
    Error_Handler();
 8002ffa:	f000 f911 	bl	8003220 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002ffe:	bf00      	nop
 8003000:	3720      	adds	r7, #32
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	20000df4 	.word	0x20000df4
 800300c:	40000800 	.word	0x40000800

08003010 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003016:	4b1a      	ldr	r3, [pc, #104]	; (8003080 <MX_DMA_Init+0x70>)
 8003018:	695b      	ldr	r3, [r3, #20]
 800301a:	4a19      	ldr	r2, [pc, #100]	; (8003080 <MX_DMA_Init+0x70>)
 800301c:	f043 0301 	orr.w	r3, r3, #1
 8003020:	6153      	str	r3, [r2, #20]
 8003022:	4b17      	ldr	r3, [pc, #92]	; (8003080 <MX_DMA_Init+0x70>)
 8003024:	695b      	ldr	r3, [r3, #20]
 8003026:	f003 0301 	and.w	r3, r3, #1
 800302a:	607b      	str	r3, [r7, #4]
 800302c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800302e:	4b14      	ldr	r3, [pc, #80]	; (8003080 <MX_DMA_Init+0x70>)
 8003030:	695b      	ldr	r3, [r3, #20]
 8003032:	4a13      	ldr	r2, [pc, #76]	; (8003080 <MX_DMA_Init+0x70>)
 8003034:	f043 0302 	orr.w	r3, r3, #2
 8003038:	6153      	str	r3, [r2, #20]
 800303a:	4b11      	ldr	r3, [pc, #68]	; (8003080 <MX_DMA_Init+0x70>)
 800303c:	695b      	ldr	r3, [r3, #20]
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	603b      	str	r3, [r7, #0]
 8003044:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003046:	2200      	movs	r2, #0
 8003048:	2100      	movs	r1, #0
 800304a:	200b      	movs	r0, #11
 800304c:	f001 fa9b 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003050:	200b      	movs	r0, #11
 8003052:	f001 fab4 	bl	80045be <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8003056:	2200      	movs	r2, #0
 8003058:	2100      	movs	r1, #0
 800305a:	203a      	movs	r0, #58	; 0x3a
 800305c:	f001 fa93 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8003060:	203a      	movs	r0, #58	; 0x3a
 8003062:	f001 faac 	bl	80045be <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_5_IRQn, 0, 0);
 8003066:	2200      	movs	r2, #0
 8003068:	2100      	movs	r1, #0
 800306a:	203b      	movs	r0, #59	; 0x3b
 800306c:	f001 fa8b 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_5_IRQn);
 8003070:	203b      	movs	r0, #59	; 0x3b
 8003072:	f001 faa4 	bl	80045be <HAL_NVIC_EnableIRQ>

}
 8003076:	bf00      	nop
 8003078:	3708      	adds	r7, #8
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000

08003084 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	b08a      	sub	sp, #40	; 0x28
 8003088:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800308a:	f107 0318 	add.w	r3, r7, #24
 800308e:	2200      	movs	r2, #0
 8003090:	601a      	str	r2, [r3, #0]
 8003092:	605a      	str	r2, [r3, #4]
 8003094:	609a      	str	r2, [r3, #8]
 8003096:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8003098:	4b5c      	ldr	r3, [pc, #368]	; (800320c <MX_GPIO_Init+0x188>)
 800309a:	699b      	ldr	r3, [r3, #24]
 800309c:	4a5b      	ldr	r2, [pc, #364]	; (800320c <MX_GPIO_Init+0x188>)
 800309e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80030a2:	6193      	str	r3, [r2, #24]
 80030a4:	4b59      	ldr	r3, [pc, #356]	; (800320c <MX_GPIO_Init+0x188>)
 80030a6:	699b      	ldr	r3, [r3, #24]
 80030a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030ac:	617b      	str	r3, [r7, #20]
 80030ae:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80030b0:	4b56      	ldr	r3, [pc, #344]	; (800320c <MX_GPIO_Init+0x188>)
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	4a55      	ldr	r2, [pc, #340]	; (800320c <MX_GPIO_Init+0x188>)
 80030b6:	f043 0310 	orr.w	r3, r3, #16
 80030ba:	6193      	str	r3, [r2, #24]
 80030bc:	4b53      	ldr	r3, [pc, #332]	; (800320c <MX_GPIO_Init+0x188>)
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	f003 0310 	and.w	r3, r3, #16
 80030c4:	613b      	str	r3, [r7, #16]
 80030c6:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c8:	4b50      	ldr	r3, [pc, #320]	; (800320c <MX_GPIO_Init+0x188>)
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	4a4f      	ldr	r2, [pc, #316]	; (800320c <MX_GPIO_Init+0x188>)
 80030ce:	f043 0304 	orr.w	r3, r3, #4
 80030d2:	6193      	str	r3, [r2, #24]
 80030d4:	4b4d      	ldr	r3, [pc, #308]	; (800320c <MX_GPIO_Init+0x188>)
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	60fb      	str	r3, [r7, #12]
 80030de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e0:	4b4a      	ldr	r3, [pc, #296]	; (800320c <MX_GPIO_Init+0x188>)
 80030e2:	699b      	ldr	r3, [r3, #24]
 80030e4:	4a49      	ldr	r2, [pc, #292]	; (800320c <MX_GPIO_Init+0x188>)
 80030e6:	f043 0308 	orr.w	r3, r3, #8
 80030ea:	6193      	str	r3, [r2, #24]
 80030ec:	4b47      	ldr	r3, [pc, #284]	; (800320c <MX_GPIO_Init+0x188>)
 80030ee:	699b      	ldr	r3, [r3, #24]
 80030f0:	f003 0308 	and.w	r3, r3, #8
 80030f4:	60bb      	str	r3, [r7, #8]
 80030f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030f8:	4b44      	ldr	r3, [pc, #272]	; (800320c <MX_GPIO_Init+0x188>)
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	4a43      	ldr	r2, [pc, #268]	; (800320c <MX_GPIO_Init+0x188>)
 80030fe:	f043 0320 	orr.w	r3, r3, #32
 8003102:	6193      	str	r3, [r2, #24]
 8003104:	4b41      	ldr	r3, [pc, #260]	; (800320c <MX_GPIO_Init+0x188>)
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	f003 0320 	and.w	r3, r3, #32
 800310c:	607b      	str	r3, [r7, #4]
 800310e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 8003110:	2200      	movs	r2, #0
 8003112:	f64f 0170 	movw	r1, #63600	; 0xf870
 8003116:	483e      	ldr	r0, [pc, #248]	; (8003210 <MX_GPIO_Init+0x18c>)
 8003118:	f002 f9f3 	bl	8005502 <HAL_GPIO_WritePin>
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|LED_Pin, GPIO_PIN_RESET);
 800311c:	2200      	movs	r2, #0
 800311e:	f44f 5102 	mov.w	r1, #8320	; 0x2080
 8003122:	483c      	ldr	r0, [pc, #240]	; (8003214 <MX_GPIO_Init+0x190>)
 8003124:	f002 f9ed 	bl	8005502 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin, GPIO_PIN_RESET);
 8003128:	2200      	movs	r2, #0
 800312a:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 800312e:	483a      	ldr	r0, [pc, #232]	; (8003218 <MX_GPIO_Init+0x194>)
 8003130:	f002 f9e7 	bl	8005502 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_1;
 8003134:	230f      	movs	r3, #15
 8003136:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8003138:	4b38      	ldr	r3, [pc, #224]	; (800321c <MX_GPIO_Init+0x198>)
 800313a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800313c:	2302      	movs	r3, #2
 800313e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003140:	f107 0318 	add.w	r3, r7, #24
 8003144:	4619      	mov	r1, r3
 8003146:	4832      	ldr	r0, [pc, #200]	; (8003210 <MX_GPIO_Init+0x18c>)
 8003148:	f002 f830 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PE4 PE5 PE6 T_CLK_Pin
                           T_CS_Pin T_DIN_Pin T_DO_Pin T_IRQ_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|T_CLK_Pin
 800314c:	f64f 0370 	movw	r3, #63600	; 0xf870
 8003150:	61bb      	str	r3, [r7, #24]
                          |T_CS_Pin|T_DIN_Pin|T_DO_Pin|T_IRQ_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003152:	2301      	movs	r3, #1
 8003154:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800315a:	2302      	movs	r3, #2
 800315c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800315e:	f107 0318 	add.w	r3, r7, #24
 8003162:	4619      	mov	r1, r3
 8003164:	482a      	ldr	r0, [pc, #168]	; (8003210 <MX_GPIO_Init+0x18c>)
 8003166:	f002 f821 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800316a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800316e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003170:	2301      	movs	r3, #1
 8003172:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003174:	2300      	movs	r3, #0
 8003176:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003178:	2302      	movs	r3, #2
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800317c:	f107 0318 	add.w	r3, r7, #24
 8003180:	4619      	mov	r1, r3
 8003182:	4824      	ldr	r0, [pc, #144]	; (8003214 <MX_GPIO_Init+0x190>)
 8003184:	f002 f812 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_DC_Pin LCD_CS_Pin LCD_RST_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_CS_Pin|LCD_RST_Pin;
 8003188:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800318c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800318e:	2301      	movs	r3, #1
 8003190:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003192:	2300      	movs	r3, #0
 8003194:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003196:	2302      	movs	r3, #2
 8003198:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800319a:	f107 0318 	add.w	r3, r7, #24
 800319e:	4619      	mov	r1, r3
 80031a0:	481d      	ldr	r0, [pc, #116]	; (8003218 <MX_GPIO_Init+0x194>)
 80031a2:	f002 f803 	bl	80051ac <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80031a6:	2380      	movs	r3, #128	; 0x80
 80031a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80031aa:	2301      	movs	r3, #1
 80031ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031ae:	2300      	movs	r3, #0
 80031b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80031b2:	2303      	movs	r3, #3
 80031b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80031b6:	f107 0318 	add.w	r3, r7, #24
 80031ba:	4619      	mov	r1, r3
 80031bc:	4815      	ldr	r0, [pc, #84]	; (8003214 <MX_GPIO_Init+0x190>)
 80031be:	f001 fff5 	bl	80051ac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 80031c2:	2200      	movs	r2, #0
 80031c4:	2100      	movs	r1, #0
 80031c6:	2006      	movs	r0, #6
 80031c8:	f001 f9dd 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80031cc:	2006      	movs	r0, #6
 80031ce:	f001 f9f6 	bl	80045be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 80031d2:	2200      	movs	r2, #0
 80031d4:	2100      	movs	r1, #0
 80031d6:	2007      	movs	r0, #7
 80031d8:	f001 f9d5 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80031dc:	2007      	movs	r0, #7
 80031de:	f001 f9ee 	bl	80045be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 80031e2:	2200      	movs	r2, #0
 80031e4:	2100      	movs	r1, #0
 80031e6:	2008      	movs	r0, #8
 80031e8:	f001 f9cd 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80031ec:	2008      	movs	r0, #8
 80031ee:	f001 f9e6 	bl	80045be <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80031f2:	2200      	movs	r2, #0
 80031f4:	2100      	movs	r1, #0
 80031f6:	2009      	movs	r0, #9
 80031f8:	f001 f9c5 	bl	8004586 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80031fc:	2009      	movs	r0, #9
 80031fe:	f001 f9de 	bl	80045be <HAL_NVIC_EnableIRQ>

}
 8003202:	bf00      	nop
 8003204:	3728      	adds	r7, #40	; 0x28
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
 800320a:	bf00      	nop
 800320c:	40021000 	.word	0x40021000
 8003210:	40011800 	.word	0x40011800
 8003214:	40011000 	.word	0x40011000
 8003218:	40010c00 	.word	0x40010c00
 800321c:	10310000 	.word	0x10310000

08003220 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003224:	b672      	cpsid	i
}
 8003226:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8003228:	e7fe      	b.n	8003228 <Error_Handler+0x8>
	...

0800322c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800322c:	b480      	push	{r7}
 800322e:	b083      	sub	sp, #12
 8003230:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003232:	4b0e      	ldr	r3, [pc, #56]	; (800326c <HAL_MspInit+0x40>)
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	4a0d      	ldr	r2, [pc, #52]	; (800326c <HAL_MspInit+0x40>)
 8003238:	f043 0301 	orr.w	r3, r3, #1
 800323c:	6193      	str	r3, [r2, #24]
 800323e:	4b0b      	ldr	r3, [pc, #44]	; (800326c <HAL_MspInit+0x40>)
 8003240:	699b      	ldr	r3, [r3, #24]
 8003242:	f003 0301 	and.w	r3, r3, #1
 8003246:	607b      	str	r3, [r7, #4]
 8003248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800324a:	4b08      	ldr	r3, [pc, #32]	; (800326c <HAL_MspInit+0x40>)
 800324c:	69db      	ldr	r3, [r3, #28]
 800324e:	4a07      	ldr	r2, [pc, #28]	; (800326c <HAL_MspInit+0x40>)
 8003250:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003254:	61d3      	str	r3, [r2, #28]
 8003256:	4b05      	ldr	r3, [pc, #20]	; (800326c <HAL_MspInit+0x40>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800325e:	603b      	str	r3, [r7, #0]
 8003260:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003262:	bf00      	nop
 8003264:	370c      	adds	r7, #12
 8003266:	46bd      	mov	sp, r7
 8003268:	bc80      	pop	{r7}
 800326a:	4770      	bx	lr
 800326c:	40021000 	.word	0x40021000

08003270 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b088      	sub	sp, #32
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003278:	f107 0310 	add.w	r3, r7, #16
 800327c:	2200      	movs	r2, #0
 800327e:	601a      	str	r2, [r3, #0]
 8003280:	605a      	str	r2, [r3, #4]
 8003282:	609a      	str	r2, [r3, #8]
 8003284:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a28      	ldr	r2, [pc, #160]	; (800332c <HAL_ADC_MspInit+0xbc>)
 800328c:	4293      	cmp	r3, r2
 800328e:	d149      	bne.n	8003324 <HAL_ADC_MspInit+0xb4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003290:	4b27      	ldr	r3, [pc, #156]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	4a26      	ldr	r2, [pc, #152]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 8003296:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800329a:	6193      	str	r3, [r2, #24]
 800329c:	4b24      	ldr	r3, [pc, #144]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 800329e:	699b      	ldr	r3, [r3, #24]
 80032a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032a8:	4b21      	ldr	r3, [pc, #132]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 80032aa:	699b      	ldr	r3, [r3, #24]
 80032ac:	4a20      	ldr	r2, [pc, #128]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 80032ae:	f043 0304 	orr.w	r3, r3, #4
 80032b2:	6193      	str	r3, [r2, #24]
 80032b4:	4b1e      	ldr	r3, [pc, #120]	; (8003330 <HAL_ADC_MspInit+0xc0>)
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	60bb      	str	r3, [r7, #8]
 80032be:	68bb      	ldr	r3, [r7, #8]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80032c0:	230f      	movs	r3, #15
 80032c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80032c4:	2303      	movs	r3, #3
 80032c6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032c8:	f107 0310 	add.w	r3, r7, #16
 80032cc:	4619      	mov	r1, r3
 80032ce:	4819      	ldr	r0, [pc, #100]	; (8003334 <HAL_ADC_MspInit+0xc4>)
 80032d0:	f001 ff6c 	bl	80051ac <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80032d4:	4b18      	ldr	r3, [pc, #96]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032d6:	4a19      	ldr	r2, [pc, #100]	; (800333c <HAL_ADC_MspInit+0xcc>)
 80032d8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80032da:	4b17      	ldr	r3, [pc, #92]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032dc:	2200      	movs	r2, #0
 80032de:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80032e0:	4b15      	ldr	r3, [pc, #84]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80032e6:	4b14      	ldr	r3, [pc, #80]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032e8:	2280      	movs	r2, #128	; 0x80
 80032ea:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80032ec:	4b12      	ldr	r3, [pc, #72]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032f2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80032f4:	4b10      	ldr	r3, [pc, #64]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032f6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80032fa:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80032fc:	4b0e      	ldr	r3, [pc, #56]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 80032fe:	2220      	movs	r2, #32
 8003300:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003302:	4b0d      	ldr	r3, [pc, #52]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 8003304:	2200      	movs	r2, #0
 8003306:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003308:	480b      	ldr	r0, [pc, #44]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 800330a:	f001 fbd3 	bl	8004ab4 <HAL_DMA_Init>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d001      	beq.n	8003318 <HAL_ADC_MspInit+0xa8>
    {
      Error_Handler();
 8003314:	f7ff ff84 	bl	8003220 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	4a07      	ldr	r2, [pc, #28]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 800331c:	621a      	str	r2, [r3, #32]
 800331e:	4a06      	ldr	r2, [pc, #24]	; (8003338 <HAL_ADC_MspInit+0xc8>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003324:	bf00      	nop
 8003326:	3720      	adds	r7, #32
 8003328:	46bd      	mov	sp, r7
 800332a:	bd80      	pop	{r7, pc}
 800332c:	40012400 	.word	0x40012400
 8003330:	40021000 	.word	0x40021000
 8003334:	40010800 	.word	0x40010800
 8003338:	20000b54 	.word	0x20000b54
 800333c:	40020008 	.word	0x40020008

08003340 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b088      	sub	sp, #32
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003348:	f107 0310 	add.w	r3, r7, #16
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]
 8003350:	605a      	str	r2, [r3, #4]
 8003352:	609a      	str	r2, [r3, #8]
 8003354:	60da      	str	r2, [r3, #12]
  if(hdac->Instance==DAC)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a3d      	ldr	r2, [pc, #244]	; (8003450 <HAL_DAC_MspInit+0x110>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d172      	bne.n	8003446 <HAL_DAC_MspInit+0x106>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003360:	4b3c      	ldr	r3, [pc, #240]	; (8003454 <HAL_DAC_MspInit+0x114>)
 8003362:	69db      	ldr	r3, [r3, #28]
 8003364:	4a3b      	ldr	r2, [pc, #236]	; (8003454 <HAL_DAC_MspInit+0x114>)
 8003366:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800336a:	61d3      	str	r3, [r2, #28]
 800336c:	4b39      	ldr	r3, [pc, #228]	; (8003454 <HAL_DAC_MspInit+0x114>)
 800336e:	69db      	ldr	r3, [r3, #28]
 8003370:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003374:	60fb      	str	r3, [r7, #12]
 8003376:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003378:	4b36      	ldr	r3, [pc, #216]	; (8003454 <HAL_DAC_MspInit+0x114>)
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	4a35      	ldr	r2, [pc, #212]	; (8003454 <HAL_DAC_MspInit+0x114>)
 800337e:	f043 0304 	orr.w	r3, r3, #4
 8003382:	6193      	str	r3, [r2, #24]
 8003384:	4b33      	ldr	r3, [pc, #204]	; (8003454 <HAL_DAC_MspInit+0x114>)
 8003386:	699b      	ldr	r3, [r3, #24]
 8003388:	f003 0304 	and.w	r3, r3, #4
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	68bb      	ldr	r3, [r7, #8]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8003390:	2330      	movs	r3, #48	; 0x30
 8003392:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003394:	2303      	movs	r3, #3
 8003396:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003398:	f107 0310 	add.w	r3, r7, #16
 800339c:	4619      	mov	r1, r3
 800339e:	482e      	ldr	r0, [pc, #184]	; (8003458 <HAL_DAC_MspInit+0x118>)
 80033a0:	f001 ff04 	bl	80051ac <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA2_Channel3;
 80033a4:	4b2d      	ldr	r3, [pc, #180]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033a6:	4a2e      	ldr	r2, [pc, #184]	; (8003460 <HAL_DAC_MspInit+0x120>)
 80033a8:	601a      	str	r2, [r3, #0]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033aa:	4b2c      	ldr	r3, [pc, #176]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033ac:	2210      	movs	r2, #16
 80033ae:	605a      	str	r2, [r3, #4]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80033b0:	4b2a      	ldr	r3, [pc, #168]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	609a      	str	r2, [r3, #8]
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80033b6:	4b29      	ldr	r3, [pc, #164]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033b8:	2280      	movs	r2, #128	; 0x80
 80033ba:	60da      	str	r2, [r3, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033bc:	4b27      	ldr	r3, [pc, #156]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033c2:	611a      	str	r2, [r3, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033c4:	4b25      	ldr	r3, [pc, #148]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80033ca:	615a      	str	r2, [r3, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 80033cc:	4b23      	ldr	r3, [pc, #140]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033ce:	2220      	movs	r2, #32
 80033d0:	619a      	str	r2, [r3, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80033d2:	4b22      	ldr	r3, [pc, #136]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033d4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80033d8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 80033da:	4820      	ldr	r0, [pc, #128]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033dc:	f001 fb6a 	bl	8004ab4 <HAL_DMA_Init>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d001      	beq.n	80033ea <HAL_DAC_MspInit+0xaa>
    {
      Error_Handler();
 80033e6:	f7ff ff1b 	bl	8003220 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a1b      	ldr	r2, [pc, #108]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033ee:	609a      	str	r2, [r3, #8]
 80033f0:	4a1a      	ldr	r2, [pc, #104]	; (800345c <HAL_DAC_MspInit+0x11c>)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6253      	str	r3, [r2, #36]	; 0x24

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel4;
 80033f6:	4b1b      	ldr	r3, [pc, #108]	; (8003464 <HAL_DAC_MspInit+0x124>)
 80033f8:	4a1b      	ldr	r2, [pc, #108]	; (8003468 <HAL_DAC_MspInit+0x128>)
 80033fa:	601a      	str	r2, [r3, #0]
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80033fc:	4b19      	ldr	r3, [pc, #100]	; (8003464 <HAL_DAC_MspInit+0x124>)
 80033fe:	2210      	movs	r2, #16
 8003400:	605a      	str	r2, [r3, #4]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003402:	4b18      	ldr	r3, [pc, #96]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003404:	2200      	movs	r2, #0
 8003406:	609a      	str	r2, [r3, #8]
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 8003408:	4b16      	ldr	r3, [pc, #88]	; (8003464 <HAL_DAC_MspInit+0x124>)
 800340a:	2280      	movs	r2, #128	; 0x80
 800340c:	60da      	str	r2, [r3, #12]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800340e:	4b15      	ldr	r3, [pc, #84]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003410:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003414:	611a      	str	r2, [r3, #16]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003416:	4b13      	ldr	r3, [pc, #76]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003418:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800341c:	615a      	str	r2, [r3, #20]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 800341e:	4b11      	ldr	r3, [pc, #68]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003420:	2220      	movs	r2, #32
 8003422:	619a      	str	r2, [r3, #24]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003424:	4b0f      	ldr	r3, [pc, #60]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003426:	2200      	movs	r2, #0
 8003428:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 800342a:	480e      	ldr	r0, [pc, #56]	; (8003464 <HAL_DAC_MspInit+0x124>)
 800342c:	f001 fb42 	bl	8004ab4 <HAL_DMA_Init>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <HAL_DAC_MspInit+0xfa>
    {
      Error_Handler();
 8003436:	f7ff fef3 	bl	8003220 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle2,hdma_dac_ch2);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a09      	ldr	r2, [pc, #36]	; (8003464 <HAL_DAC_MspInit+0x124>)
 800343e:	60da      	str	r2, [r3, #12]
 8003440:	4a08      	ldr	r2, [pc, #32]	; (8003464 <HAL_DAC_MspInit+0x124>)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8003446:	bf00      	nop
 8003448:	3720      	adds	r7, #32
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
 800344e:	bf00      	nop
 8003450:	40007400 	.word	0x40007400
 8003454:	40021000 	.word	0x40021000
 8003458:	40010800 	.word	0x40010800
 800345c:	20000bac 	.word	0x20000bac
 8003460:	40020430 	.word	0x40020430
 8003464:	20000bf0 	.word	0x20000bf0
 8003468:	40020444 	.word	0x40020444

0800346c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b088      	sub	sp, #32
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003474:	f107 0310 	add.w	r3, r7, #16
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a15      	ldr	r2, [pc, #84]	; (80034dc <HAL_I2C_MspInit+0x70>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d123      	bne.n	80034d4 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800348c:	4b14      	ldr	r3, [pc, #80]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 800348e:	699b      	ldr	r3, [r3, #24]
 8003490:	4a13      	ldr	r2, [pc, #76]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 8003492:	f043 0308 	orr.w	r3, r3, #8
 8003496:	6193      	str	r3, [r2, #24]
 8003498:	4b11      	ldr	r3, [pc, #68]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 800349a:	699b      	ldr	r3, [r3, #24]
 800349c:	f003 0308 	and.w	r3, r3, #8
 80034a0:	60fb      	str	r3, [r7, #12]
 80034a2:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80034a4:	23c0      	movs	r3, #192	; 0xc0
 80034a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80034a8:	2312      	movs	r3, #18
 80034aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80034ac:	2303      	movs	r3, #3
 80034ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034b0:	f107 0310 	add.w	r3, r7, #16
 80034b4:	4619      	mov	r1, r3
 80034b6:	480b      	ldr	r0, [pc, #44]	; (80034e4 <HAL_I2C_MspInit+0x78>)
 80034b8:	f001 fe78 	bl	80051ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80034bc:	4b08      	ldr	r3, [pc, #32]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	4a07      	ldr	r2, [pc, #28]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 80034c2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80034c6:	61d3      	str	r3, [r2, #28]
 80034c8:	4b05      	ldr	r3, [pc, #20]	; (80034e0 <HAL_I2C_MspInit+0x74>)
 80034ca:	69db      	ldr	r3, [r3, #28]
 80034cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80034d0:	60bb      	str	r3, [r7, #8]
 80034d2:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80034d4:	bf00      	nop
 80034d6:	3720      	adds	r7, #32
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	40005400 	.word	0x40005400
 80034e0:	40021000 	.word	0x40021000
 80034e4:	40010c00 	.word	0x40010c00

080034e8 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	; 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f0:	f107 0318 	add.w	r3, r7, #24
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	60da      	str	r2, [r3, #12]
  if(hsd->Instance==SDIO)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	4a22      	ldr	r2, [pc, #136]	; (800358c <HAL_SD_MspInit+0xa4>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d13c      	bne.n	8003582 <HAL_SD_MspInit+0x9a>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003508:	4b21      	ldr	r3, [pc, #132]	; (8003590 <HAL_SD_MspInit+0xa8>)
 800350a:	695b      	ldr	r3, [r3, #20]
 800350c:	4a20      	ldr	r2, [pc, #128]	; (8003590 <HAL_SD_MspInit+0xa8>)
 800350e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003512:	6153      	str	r3, [r2, #20]
 8003514:	4b1e      	ldr	r3, [pc, #120]	; (8003590 <HAL_SD_MspInit+0xa8>)
 8003516:	695b      	ldr	r3, [r3, #20]
 8003518:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800351c:	617b      	str	r3, [r7, #20]
 800351e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003520:	4b1b      	ldr	r3, [pc, #108]	; (8003590 <HAL_SD_MspInit+0xa8>)
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	4a1a      	ldr	r2, [pc, #104]	; (8003590 <HAL_SD_MspInit+0xa8>)
 8003526:	f043 0310 	orr.w	r3, r3, #16
 800352a:	6193      	str	r3, [r2, #24]
 800352c:	4b18      	ldr	r3, [pc, #96]	; (8003590 <HAL_SD_MspInit+0xa8>)
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	f003 0310 	and.w	r3, r3, #16
 8003534:	613b      	str	r3, [r7, #16]
 8003536:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003538:	4b15      	ldr	r3, [pc, #84]	; (8003590 <HAL_SD_MspInit+0xa8>)
 800353a:	699b      	ldr	r3, [r3, #24]
 800353c:	4a14      	ldr	r2, [pc, #80]	; (8003590 <HAL_SD_MspInit+0xa8>)
 800353e:	f043 0320 	orr.w	r3, r3, #32
 8003542:	6193      	str	r3, [r2, #24]
 8003544:	4b12      	ldr	r3, [pc, #72]	; (8003590 <HAL_SD_MspInit+0xa8>)
 8003546:	699b      	ldr	r3, [r3, #24]
 8003548:	f003 0320 	and.w	r3, r3, #32
 800354c:	60fb      	str	r3, [r7, #12]
 800354e:	68fb      	ldr	r3, [r7, #12]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003550:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8003554:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003556:	2302      	movs	r3, #2
 8003558:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800355a:	2303      	movs	r3, #3
 800355c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800355e:	f107 0318 	add.w	r3, r7, #24
 8003562:	4619      	mov	r1, r3
 8003564:	480b      	ldr	r0, [pc, #44]	; (8003594 <HAL_SD_MspInit+0xac>)
 8003566:	f001 fe21 	bl	80051ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800356a:	2304      	movs	r3, #4
 800356c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003572:	2303      	movs	r3, #3
 8003574:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003576:	f107 0318 	add.w	r3, r7, #24
 800357a:	4619      	mov	r1, r3
 800357c:	4806      	ldr	r0, [pc, #24]	; (8003598 <HAL_SD_MspInit+0xb0>)
 800357e:	f001 fe15 	bl	80051ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8003582:	bf00      	nop
 8003584:	3728      	adds	r7, #40	; 0x28
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
 800358a:	bf00      	nop
 800358c:	40018000 	.word	0x40018000
 8003590:	40021000 	.word	0x40021000
 8003594:	40011000 	.word	0x40011000
 8003598:	40011400 	.word	0x40011400

0800359c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b088      	sub	sp, #32
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035a4:	f107 0310 	add.w	r3, r7, #16
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	609a      	str	r2, [r3, #8]
 80035b0:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a1c      	ldr	r2, [pc, #112]	; (8003628 <HAL_SPI_MspInit+0x8c>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d131      	bne.n	8003620 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035bc:	4b1b      	ldr	r3, [pc, #108]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035be:	69db      	ldr	r3, [r3, #28]
 80035c0:	4a1a      	ldr	r2, [pc, #104]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035c6:	61d3      	str	r3, [r2, #28]
 80035c8:	4b18      	ldr	r3, [pc, #96]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035d0:	60fb      	str	r3, [r7, #12]
 80035d2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d4:	4b15      	ldr	r3, [pc, #84]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	4a14      	ldr	r2, [pc, #80]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035da:	f043 0308 	orr.w	r3, r3, #8
 80035de:	6193      	str	r3, [r2, #24]
 80035e0:	4b12      	ldr	r3, [pc, #72]	; (800362c <HAL_SPI_MspInit+0x90>)
 80035e2:	699b      	ldr	r3, [r3, #24]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	60bb      	str	r3, [r7, #8]
 80035ea:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80035ec:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 80035f0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f2:	2302      	movs	r3, #2
 80035f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035f6:	2303      	movs	r3, #3
 80035f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035fa:	f107 0310 	add.w	r3, r7, #16
 80035fe:	4619      	mov	r1, r3
 8003600:	480b      	ldr	r0, [pc, #44]	; (8003630 <HAL_SPI_MspInit+0x94>)
 8003602:	f001 fdd3 	bl	80051ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8003606:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800360a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003610:	2300      	movs	r3, #0
 8003612:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003614:	f107 0310 	add.w	r3, r7, #16
 8003618:	4619      	mov	r1, r3
 800361a:	4805      	ldr	r0, [pc, #20]	; (8003630 <HAL_SPI_MspInit+0x94>)
 800361c:	f001 fdc6 	bl	80051ac <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003620:	bf00      	nop
 8003622:	3720      	adds	r7, #32
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	40003800 	.word	0x40003800
 800362c:	40021000 	.word	0x40021000
 8003630:	40010c00 	.word	0x40010c00

08003634 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003644:	d10c      	bne.n	8003660 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003646:	4b22      	ldr	r3, [pc, #136]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 8003648:	69db      	ldr	r3, [r3, #28]
 800364a:	4a21      	ldr	r2, [pc, #132]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 800364c:	f043 0301 	orr.w	r3, r3, #1
 8003650:	61d3      	str	r3, [r2, #28]
 8003652:	4b1f      	ldr	r3, [pc, #124]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 8003654:	69db      	ldr	r3, [r3, #28]
 8003656:	f003 0301 	and.w	r3, r3, #1
 800365a:	617b      	str	r3, [r7, #20]
 800365c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800365e:	e032      	b.n	80036c6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM3)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a1b      	ldr	r2, [pc, #108]	; (80036d4 <HAL_TIM_Base_MspInit+0xa0>)
 8003666:	4293      	cmp	r3, r2
 8003668:	d114      	bne.n	8003694 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800366a:	4b19      	ldr	r3, [pc, #100]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 800366c:	69db      	ldr	r3, [r3, #28]
 800366e:	4a18      	ldr	r2, [pc, #96]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 8003670:	f043 0302 	orr.w	r3, r3, #2
 8003674:	61d3      	str	r3, [r2, #28]
 8003676:	4b16      	ldr	r3, [pc, #88]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 8003678:	69db      	ldr	r3, [r3, #28]
 800367a:	f003 0302 	and.w	r3, r3, #2
 800367e:	613b      	str	r3, [r7, #16]
 8003680:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003682:	2200      	movs	r2, #0
 8003684:	2100      	movs	r1, #0
 8003686:	201d      	movs	r0, #29
 8003688:	f000 ff7d 	bl	8004586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800368c:	201d      	movs	r0, #29
 800368e:	f000 ff96 	bl	80045be <HAL_NVIC_EnableIRQ>
}
 8003692:	e018      	b.n	80036c6 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM4)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a0f      	ldr	r2, [pc, #60]	; (80036d8 <HAL_TIM_Base_MspInit+0xa4>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d113      	bne.n	80036c6 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800369e:	4b0c      	ldr	r3, [pc, #48]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 80036a0:	69db      	ldr	r3, [r3, #28]
 80036a2:	4a0b      	ldr	r2, [pc, #44]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 80036a4:	f043 0304 	orr.w	r3, r3, #4
 80036a8:	61d3      	str	r3, [r2, #28]
 80036aa:	4b09      	ldr	r3, [pc, #36]	; (80036d0 <HAL_TIM_Base_MspInit+0x9c>)
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f003 0304 	and.w	r3, r3, #4
 80036b2:	60fb      	str	r3, [r7, #12]
 80036b4:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80036b6:	2200      	movs	r2, #0
 80036b8:	2100      	movs	r1, #0
 80036ba:	201e      	movs	r0, #30
 80036bc:	f000 ff63 	bl	8004586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80036c0:	201e      	movs	r0, #30
 80036c2:	f000 ff7c 	bl	80045be <HAL_NVIC_EnableIRQ>
}
 80036c6:	bf00      	nop
 80036c8:	3718      	adds	r7, #24
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	40021000 	.word	0x40021000
 80036d4:	40000400 	.word	0x40000400
 80036d8:	40000800 	.word	0x40000800

080036dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036dc:	b480      	push	{r7}
 80036de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036e0:	e7fe      	b.n	80036e0 <NMI_Handler+0x4>

080036e2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036e2:	b480      	push	{r7}
 80036e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036e6:	e7fe      	b.n	80036e6 <HardFault_Handler+0x4>

080036e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036ec:	e7fe      	b.n	80036ec <MemManage_Handler+0x4>

080036ee <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036ee:	b480      	push	{r7}
 80036f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036f2:	e7fe      	b.n	80036f2 <BusFault_Handler+0x4>

080036f4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036f4:	b480      	push	{r7}
 80036f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036f8:	e7fe      	b.n	80036f8 <UsageFault_Handler+0x4>

080036fa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036fa:	b480      	push	{r7}
 80036fc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036fe:	bf00      	nop
 8003700:	46bd      	mov	sp, r7
 8003702:	bc80      	pop	{r7}
 8003704:	4770      	bx	lr

08003706 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003706:	b480      	push	{r7}
 8003708:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800370a:	bf00      	nop
 800370c:	46bd      	mov	sp, r7
 800370e:	bc80      	pop	{r7}
 8003710:	4770      	bx	lr

08003712 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003712:	b480      	push	{r7}
 8003714:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003716:	bf00      	nop
 8003718:	46bd      	mov	sp, r7
 800371a:	bc80      	pop	{r7}
 800371c:	4770      	bx	lr

0800371e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003722:	f000 f98d 	bl	8003a40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003726:	bf00      	nop
 8003728:	bd80      	pop	{r7, pc}

0800372a <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800372e:	2001      	movs	r0, #1
 8003730:	f001 ff00 	bl	8005534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003734:	bf00      	nop
 8003736:	bd80      	pop	{r7, pc}

08003738 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 800373c:	2002      	movs	r0, #2
 800373e:	f001 fef9 	bl	8005534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003742:	bf00      	nop
 8003744:	bd80      	pop	{r7, pc}

08003746 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 800374a:	2004      	movs	r0, #4
 800374c:	f001 fef2 	bl	8005534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003750:	bf00      	nop
 8003752:	bd80      	pop	{r7, pc}

08003754 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 8003758:	2008      	movs	r0, #8
 800375a:	f001 feeb 	bl	8005534 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
	...

08003764 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003768:	4802      	ldr	r0, [pc, #8]	; (8003774 <DMA1_Channel1_IRQHandler+0x10>)
 800376a:	f001 fab5 	bl	8004cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800376e:	bf00      	nop
 8003770:	bd80      	pop	{r7, pc}
 8003772:	bf00      	nop
 8003774:	20000b54 	.word	0x20000b54

08003778 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800377c:	4802      	ldr	r0, [pc, #8]	; (8003788 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800377e:	f002 f95a 	bl	8005a36 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8003782:	bf00      	nop
 8003784:	bd80      	pop	{r7, pc}
 8003786:	bf00      	nop
 8003788:	2000135c 	.word	0x2000135c

0800378c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003790:	4802      	ldr	r0, [pc, #8]	; (800379c <TIM3_IRQHandler+0x10>)
 8003792:	f006 f847 	bl	8009824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003796:	bf00      	nop
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000dac 	.word	0x20000dac

080037a0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80037a4:	4802      	ldr	r0, [pc, #8]	; (80037b0 <TIM4_IRQHandler+0x10>)
 80037a6:	f006 f83d 	bl	8009824 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80037aa:	bf00      	nop
 80037ac:	bd80      	pop	{r7, pc}
 80037ae:	bf00      	nop
 80037b0:	20000df4 	.word	0x20000df4

080037b4 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80037b8:	4802      	ldr	r0, [pc, #8]	; (80037c4 <DMA2_Channel3_IRQHandler+0x10>)
 80037ba:	f001 fa8d 	bl	8004cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 80037be:	bf00      	nop
 80037c0:	bd80      	pop	{r7, pc}
 80037c2:	bf00      	nop
 80037c4:	20000bac 	.word	0x20000bac

080037c8 <DMA2_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 and channel5 global interrupts.
  */
void DMA2_Channel4_5_IRQHandler(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 0 */

  /* USER CODE END DMA2_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 80037cc:	4802      	ldr	r0, [pc, #8]	; (80037d8 <DMA2_Channel4_5_IRQHandler+0x10>)
 80037ce:	f001 fa83 	bl	8004cd8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_5_IRQn 1 */

  /* USER CODE END DMA2_Channel4_5_IRQn 1 */
}
 80037d2:	bf00      	nop
 80037d4:	bd80      	pop	{r7, pc}
 80037d6:	bf00      	nop
 80037d8:	20000bf0 	.word	0x20000bf0

080037dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80037dc:	b480      	push	{r7}
 80037de:	af00      	add	r7, sp, #0
	return 1;
 80037e0:	2301      	movs	r3, #1
}
 80037e2:	4618      	mov	r0, r3
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr

080037ea <_kill>:

int _kill(int pid, int sig)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b082      	sub	sp, #8
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
 80037f2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80037f4:	f00e fa92 	bl	8011d1c <__errno>
 80037f8:	4603      	mov	r3, r0
 80037fa:	2216      	movs	r2, #22
 80037fc:	601a      	str	r2, [r3, #0]
	return -1;
 80037fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <_exit>:

void _exit (int status)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003812:	f04f 31ff 	mov.w	r1, #4294967295
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7ff ffe7 	bl	80037ea <_kill>
	while (1) {}		/* Make sure we hang here */
 800381c:	e7fe      	b.n	800381c <_exit+0x12>

0800381e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800381e:	b580      	push	{r7, lr}
 8003820:	b086      	sub	sp, #24
 8003822:	af00      	add	r7, sp, #0
 8003824:	60f8      	str	r0, [r7, #12]
 8003826:	60b9      	str	r1, [r7, #8]
 8003828:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800382a:	2300      	movs	r3, #0
 800382c:	617b      	str	r3, [r7, #20]
 800382e:	e00a      	b.n	8003846 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003830:	f3af 8000 	nop.w
 8003834:	4601      	mov	r1, r0
 8003836:	68bb      	ldr	r3, [r7, #8]
 8003838:	1c5a      	adds	r2, r3, #1
 800383a:	60ba      	str	r2, [r7, #8]
 800383c:	b2ca      	uxtb	r2, r1
 800383e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003840:	697b      	ldr	r3, [r7, #20]
 8003842:	3301      	adds	r3, #1
 8003844:	617b      	str	r3, [r7, #20]
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	429a      	cmp	r2, r3
 800384c:	dbf0      	blt.n	8003830 <_read+0x12>
	}

return len;
 800384e:	687b      	ldr	r3, [r7, #4]
}
 8003850:	4618      	mov	r0, r3
 8003852:	3718      	adds	r7, #24
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}

08003858 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b086      	sub	sp, #24
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003864:	2300      	movs	r3, #0
 8003866:	617b      	str	r3, [r7, #20]
 8003868:	e009      	b.n	800387e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	1c5a      	adds	r2, r3, #1
 800386e:	60ba      	str	r2, [r7, #8]
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	4618      	mov	r0, r3
 8003874:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003878:	697b      	ldr	r3, [r7, #20]
 800387a:	3301      	adds	r3, #1
 800387c:	617b      	str	r3, [r7, #20]
 800387e:	697a      	ldr	r2, [r7, #20]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	429a      	cmp	r2, r3
 8003884:	dbf1      	blt.n	800386a <_write+0x12>
	}
	return len;
 8003886:	687b      	ldr	r3, [r7, #4]
}
 8003888:	4618      	mov	r0, r3
 800388a:	3718      	adds	r7, #24
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <_close>:

int _close(int file)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
	return -1;
 8003898:	f04f 33ff 	mov.w	r3, #4294967295
}
 800389c:	4618      	mov	r0, r3
 800389e:	370c      	adds	r7, #12
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bc80      	pop	{r7}
 80038a4:	4770      	bx	lr

080038a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80038a6:	b480      	push	{r7}
 80038a8:	b083      	sub	sp, #12
 80038aa:	af00      	add	r7, sp, #0
 80038ac:	6078      	str	r0, [r7, #4]
 80038ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80038b6:	605a      	str	r2, [r3, #4]
	return 0;
 80038b8:	2300      	movs	r3, #0
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	370c      	adds	r7, #12
 80038be:	46bd      	mov	sp, r7
 80038c0:	bc80      	pop	{r7}
 80038c2:	4770      	bx	lr

080038c4 <_isatty>:

int _isatty(int file)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
	return 1;
 80038cc:	2301      	movs	r3, #1
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	60f8      	str	r0, [r7, #12]
 80038e0:	60b9      	str	r1, [r7, #8]
 80038e2:	607a      	str	r2, [r7, #4]
	return 0;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3714      	adds	r7, #20
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr

080038f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80038f0:	b580      	push	{r7, lr}
 80038f2:	b086      	sub	sp, #24
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80038f8:	4a14      	ldr	r2, [pc, #80]	; (800394c <_sbrk+0x5c>)
 80038fa:	4b15      	ldr	r3, [pc, #84]	; (8003950 <_sbrk+0x60>)
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003904:	4b13      	ldr	r3, [pc, #76]	; (8003954 <_sbrk+0x64>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d102      	bne.n	8003912 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800390c:	4b11      	ldr	r3, [pc, #68]	; (8003954 <_sbrk+0x64>)
 800390e:	4a12      	ldr	r2, [pc, #72]	; (8003958 <_sbrk+0x68>)
 8003910:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003912:	4b10      	ldr	r3, [pc, #64]	; (8003954 <_sbrk+0x64>)
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	4413      	add	r3, r2
 800391a:	693a      	ldr	r2, [r7, #16]
 800391c:	429a      	cmp	r2, r3
 800391e:	d207      	bcs.n	8003930 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003920:	f00e f9fc 	bl	8011d1c <__errno>
 8003924:	4603      	mov	r3, r0
 8003926:	220c      	movs	r2, #12
 8003928:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800392a:	f04f 33ff 	mov.w	r3, #4294967295
 800392e:	e009      	b.n	8003944 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003930:	4b08      	ldr	r3, [pc, #32]	; (8003954 <_sbrk+0x64>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003936:	4b07      	ldr	r3, [pc, #28]	; (8003954 <_sbrk+0x64>)
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4413      	add	r3, r2
 800393e:	4a05      	ldr	r2, [pc, #20]	; (8003954 <_sbrk+0x64>)
 8003940:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003942:	68fb      	ldr	r3, [r7, #12]
}
 8003944:	4618      	mov	r0, r3
 8003946:	3718      	adds	r7, #24
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}
 800394c:	20010000 	.word	0x20010000
 8003950:	00000400 	.word	0x00000400
 8003954:	20000e58 	.word	0x20000e58
 8003958:	20001670 	.word	0x20001670

0800395c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003960:	bf00      	nop
 8003962:	46bd      	mov	sp, r7
 8003964:	bc80      	pop	{r7}
 8003966:	4770      	bx	lr

08003968 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003968:	f7ff fff8 	bl	800395c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800396c:	480b      	ldr	r0, [pc, #44]	; (800399c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800396e:	490c      	ldr	r1, [pc, #48]	; (80039a0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003970:	4a0c      	ldr	r2, [pc, #48]	; (80039a4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003972:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003974:	e002      	b.n	800397c <LoopCopyDataInit>

08003976 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003976:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003978:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800397a:	3304      	adds	r3, #4

0800397c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800397c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800397e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003980:	d3f9      	bcc.n	8003976 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003982:	4a09      	ldr	r2, [pc, #36]	; (80039a8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003984:	4c09      	ldr	r4, [pc, #36]	; (80039ac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003986:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003988:	e001      	b.n	800398e <LoopFillZerobss>

0800398a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800398a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800398c:	3204      	adds	r2, #4

0800398e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800398e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003990:	d3fb      	bcc.n	800398a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003992:	f00e f9c9 	bl	8011d28 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003996:	f7fe ffbf 	bl	8002918 <main>
  bx lr
 800399a:	4770      	bx	lr
  ldr r0, =_sdata
 800399c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80039a0:	20000338 	.word	0x20000338
  ldr r2, =_sidata
 80039a4:	0802e614 	.word	0x0802e614
  ldr r2, =_sbss
 80039a8:	20000338 	.word	0x20000338
  ldr r4, =_ebss
 80039ac:	20001670 	.word	0x20001670

080039b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80039b0:	e7fe      	b.n	80039b0 <ADC1_2_IRQHandler>
	...

080039b4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039b8:	4b08      	ldr	r3, [pc, #32]	; (80039dc <HAL_Init+0x28>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a07      	ldr	r2, [pc, #28]	; (80039dc <HAL_Init+0x28>)
 80039be:	f043 0310 	orr.w	r3, r3, #16
 80039c2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039c4:	2003      	movs	r0, #3
 80039c6:	f000 fdd3 	bl	8004570 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80039ca:	2000      	movs	r0, #0
 80039cc:	f000 f808 	bl	80039e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80039d0:	f7ff fc2c 	bl	800322c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80039d4:	2300      	movs	r3, #0
}
 80039d6:	4618      	mov	r0, r3
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40022000 	.word	0x40022000

080039e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b082      	sub	sp, #8
 80039e4:	af00      	add	r7, sp, #0
 80039e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80039e8:	4b12      	ldr	r3, [pc, #72]	; (8003a34 <HAL_InitTick+0x54>)
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	4b12      	ldr	r3, [pc, #72]	; (8003a38 <HAL_InitTick+0x58>)
 80039ee:	781b      	ldrb	r3, [r3, #0]
 80039f0:	4619      	mov	r1, r3
 80039f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80039f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80039fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fe:	4618      	mov	r0, r3
 8003a00:	f000 fdeb 	bl	80045da <HAL_SYSTICK_Config>
 8003a04:	4603      	mov	r3, r0
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d001      	beq.n	8003a0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e00e      	b.n	8003a2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b0f      	cmp	r3, #15
 8003a12:	d80a      	bhi.n	8003a2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003a14:	2200      	movs	r2, #0
 8003a16:	6879      	ldr	r1, [r7, #4]
 8003a18:	f04f 30ff 	mov.w	r0, #4294967295
 8003a1c:	f000 fdb3 	bl	8004586 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003a20:	4a06      	ldr	r2, [pc, #24]	; (8003a3c <HAL_InitTick+0x5c>)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003a26:	2300      	movs	r3, #0
 8003a28:	e000      	b.n	8003a2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
}
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	3708      	adds	r7, #8
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	20000010 	.word	0x20000010
 8003a38:	20000018 	.word	0x20000018
 8003a3c:	20000014 	.word	0x20000014

08003a40 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003a40:	b480      	push	{r7}
 8003a42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003a44:	4b05      	ldr	r3, [pc, #20]	; (8003a5c <HAL_IncTick+0x1c>)
 8003a46:	781b      	ldrb	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	4b05      	ldr	r3, [pc, #20]	; (8003a60 <HAL_IncTick+0x20>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4413      	add	r3, r2
 8003a50:	4a03      	ldr	r2, [pc, #12]	; (8003a60 <HAL_IncTick+0x20>)
 8003a52:	6013      	str	r3, [r2, #0]
}
 8003a54:	bf00      	nop
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bc80      	pop	{r7}
 8003a5a:	4770      	bx	lr
 8003a5c:	20000018 	.word	0x20000018
 8003a60:	20000e5c 	.word	0x20000e5c

08003a64 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a64:	b480      	push	{r7}
 8003a66:	af00      	add	r7, sp, #0
  return uwTick;
 8003a68:	4b02      	ldr	r3, [pc, #8]	; (8003a74 <HAL_GetTick+0x10>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bc80      	pop	{r7}
 8003a72:	4770      	bx	lr
 8003a74:	20000e5c 	.word	0x20000e5c

08003a78 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a80:	f7ff fff0 	bl	8003a64 <HAL_GetTick>
 8003a84:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a90:	d005      	beq.n	8003a9e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a92:	4b0a      	ldr	r3, [pc, #40]	; (8003abc <HAL_Delay+0x44>)
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	4413      	add	r3, r2
 8003a9c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a9e:	bf00      	nop
 8003aa0:	f7ff ffe0 	bl	8003a64 <HAL_GetTick>
 8003aa4:	4602      	mov	r2, r0
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	1ad3      	subs	r3, r2, r3
 8003aaa:	68fa      	ldr	r2, [r7, #12]
 8003aac:	429a      	cmp	r2, r3
 8003aae:	d8f7      	bhi.n	8003aa0 <HAL_Delay+0x28>
  {
  }
}
 8003ab0:	bf00      	nop
 8003ab2:	bf00      	nop
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	20000018 	.word	0x20000018

08003ac0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ac8:	2300      	movs	r3, #0
 8003aca:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003acc:	2300      	movs	r3, #0
 8003ace:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003ad0:	2300      	movs	r3, #0
 8003ad2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003ad4:	2300      	movs	r3, #0
 8003ad6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d101      	bne.n	8003ae2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003ade:	2301      	movs	r3, #1
 8003ae0:	e0ce      	b.n	8003c80 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d109      	bne.n	8003b04 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2200      	movs	r2, #0
 8003af4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f7ff fbb6 	bl	8003270 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f000 fb11 	bl	800412c <ADC_ConversionStop_Disable>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b12:	f003 0310 	and.w	r3, r3, #16
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	f040 80a9 	bne.w	8003c6e <HAL_ADC_Init+0x1ae>
 8003b1c:	7dfb      	ldrb	r3, [r7, #23]
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	f040 80a5 	bne.w	8003c6e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b2c:	f023 0302 	bic.w	r3, r3, #2
 8003b30:	f043 0202 	orr.w	r2, r3, #2
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4951      	ldr	r1, [pc, #324]	; (8003c88 <HAL_ADC_Init+0x1c8>)
 8003b42:	428b      	cmp	r3, r1
 8003b44:	d10a      	bne.n	8003b5c <HAL_ADC_Init+0x9c>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	69db      	ldr	r3, [r3, #28]
 8003b4a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003b4e:	d002      	beq.n	8003b56 <HAL_ADC_Init+0x96>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	69db      	ldr	r3, [r3, #28]
 8003b54:	e004      	b.n	8003b60 <HAL_ADC_Init+0xa0>
 8003b56:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8003b5a:	e001      	b.n	8003b60 <HAL_ADC_Init+0xa0>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b60:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	7b1b      	ldrb	r3, [r3, #12]
 8003b66:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003b68:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003b6a:	68ba      	ldr	r2, [r7, #8]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	689b      	ldr	r3, [r3, #8]
 8003b74:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b78:	d003      	beq.n	8003b82 <HAL_ADC_Init+0xc2>
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2b01      	cmp	r3, #1
 8003b80:	d102      	bne.n	8003b88 <HAL_ADC_Init+0xc8>
 8003b82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b86:	e000      	b.n	8003b8a <HAL_ADC_Init+0xca>
 8003b88:	2300      	movs	r3, #0
 8003b8a:	693a      	ldr	r2, [r7, #16]
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	7d1b      	ldrb	r3, [r3, #20]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d119      	bne.n	8003bcc <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	7b1b      	ldrb	r3, [r3, #12]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d109      	bne.n	8003bb4 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	3b01      	subs	r3, #1
 8003ba6:	035a      	lsls	r2, r3, #13
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	4313      	orrs	r3, r2
 8003bac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003bb0:	613b      	str	r3, [r7, #16]
 8003bb2:	e00b      	b.n	8003bcc <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb8:	f043 0220 	orr.w	r2, r3, #32
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc4:	f043 0201 	orr.w	r2, r3, #1
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	693a      	ldr	r2, [r7, #16]
 8003bdc:	430a      	orrs	r2, r1
 8003bde:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	689a      	ldr	r2, [r3, #8]
 8003be6:	4b29      	ldr	r3, [pc, #164]	; (8003c8c <HAL_ADC_Init+0x1cc>)
 8003be8:	4013      	ands	r3, r2
 8003bea:	687a      	ldr	r2, [r7, #4]
 8003bec:	6812      	ldr	r2, [r2, #0]
 8003bee:	68b9      	ldr	r1, [r7, #8]
 8003bf0:	430b      	orrs	r3, r1
 8003bf2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bfc:	d003      	beq.n	8003c06 <HAL_ADC_Init+0x146>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	689b      	ldr	r3, [r3, #8]
 8003c02:	2b01      	cmp	r3, #1
 8003c04:	d104      	bne.n	8003c10 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	691b      	ldr	r3, [r3, #16]
 8003c0a:	3b01      	subs	r3, #1
 8003c0c:	051b      	lsls	r3, r3, #20
 8003c0e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c16:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68fa      	ldr	r2, [r7, #12]
 8003c20:	430a      	orrs	r2, r1
 8003c22:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	689a      	ldr	r2, [r3, #8]
 8003c2a:	4b19      	ldr	r3, [pc, #100]	; (8003c90 <HAL_ADC_Init+0x1d0>)
 8003c2c:	4013      	ands	r3, r2
 8003c2e:	68ba      	ldr	r2, [r7, #8]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d10b      	bne.n	8003c4c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2200      	movs	r2, #0
 8003c38:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c3e:	f023 0303 	bic.w	r3, r3, #3
 8003c42:	f043 0201 	orr.w	r2, r3, #1
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c4a:	e018      	b.n	8003c7e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c50:	f023 0312 	bic.w	r3, r3, #18
 8003c54:	f043 0210 	orr.w	r2, r3, #16
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003c6c:	e007      	b.n	8003c7e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c72:	f043 0210 	orr.w	r2, r3, #16
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003c7a:	2301      	movs	r3, #1
 8003c7c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003c7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3718      	adds	r7, #24
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40013c00 	.word	0x40013c00
 8003c8c:	ffe1f7fd 	.word	0xffe1f7fd
 8003c90:	ff1f0efe 	.word	0xff1f0efe

08003c94 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b086      	sub	sp, #24
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	60f8      	str	r0, [r7, #12]
 8003c9c:	60b9      	str	r1, [r7, #8]
 8003c9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a64      	ldr	r2, [pc, #400]	; (8003e3c <HAL_ADC_Start_DMA+0x1a8>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d004      	beq.n	8003cb8 <HAL_ADC_Start_DMA+0x24>
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	4a63      	ldr	r2, [pc, #396]	; (8003e40 <HAL_ADC_Start_DMA+0x1ac>)
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	d106      	bne.n	8003cc6 <HAL_ADC_Start_DMA+0x32>
 8003cb8:	4b60      	ldr	r3, [pc, #384]	; (8003e3c <HAL_ADC_Start_DMA+0x1a8>)
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	f040 80b3 	bne.w	8003e2c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d101      	bne.n	8003cd4 <HAL_ADC_Start_DMA+0x40>
 8003cd0:	2302      	movs	r3, #2
 8003cd2:	e0ae      	b.n	8003e32 <HAL_ADC_Start_DMA+0x19e>
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 f9cb 	bl	8004078 <ADC_Enable>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003ce6:	7dfb      	ldrb	r3, [r7, #23]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	f040 809a 	bne.w	8003e22 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003cf6:	f023 0301 	bic.w	r3, r3, #1
 8003cfa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003cfe:	68fb      	ldr	r3, [r7, #12]
 8003d00:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a4e      	ldr	r2, [pc, #312]	; (8003e40 <HAL_ADC_Start_DMA+0x1ac>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d105      	bne.n	8003d18 <HAL_ADC_Start_DMA+0x84>
 8003d0c:	4b4b      	ldr	r3, [pc, #300]	; (8003e3c <HAL_ADC_Start_DMA+0x1a8>)
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d115      	bne.n	8003d44 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d1c:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d026      	beq.n	8003d80 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d36:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d3a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003d42:	e01d      	b.n	8003d80 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d48:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a39      	ldr	r2, [pc, #228]	; (8003e3c <HAL_ADC_Start_DMA+0x1a8>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d004      	beq.n	8003d64 <HAL_ADC_Start_DMA+0xd0>
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a38      	ldr	r2, [pc, #224]	; (8003e40 <HAL_ADC_Start_DMA+0x1ac>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d10d      	bne.n	8003d80 <HAL_ADC_Start_DMA+0xec>
 8003d64:	4b35      	ldr	r3, [pc, #212]	; (8003e3c <HAL_ADC_Start_DMA+0x1a8>)
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d007      	beq.n	8003d80 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d74:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003d78:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d006      	beq.n	8003d9a <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d90:	f023 0206 	bic.w	r2, r3, #6
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	62da      	str	r2, [r3, #44]	; 0x2c
 8003d98:	e002      	b.n	8003da0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6a1b      	ldr	r3, [r3, #32]
 8003dac:	4a25      	ldr	r2, [pc, #148]	; (8003e44 <HAL_ADC_Start_DMA+0x1b0>)
 8003dae:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6a1b      	ldr	r3, [r3, #32]
 8003db4:	4a24      	ldr	r2, [pc, #144]	; (8003e48 <HAL_ADC_Start_DMA+0x1b4>)
 8003db6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6a1b      	ldr	r3, [r3, #32]
 8003dbc:	4a23      	ldr	r2, [pc, #140]	; (8003e4c <HAL_ADC_Start_DMA+0x1b8>)
 8003dbe:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f06f 0202 	mvn.w	r2, #2
 8003dc8:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689a      	ldr	r2, [r3, #8]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dd8:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	6a18      	ldr	r0, [r3, #32]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	334c      	adds	r3, #76	; 0x4c
 8003de4:	4619      	mov	r1, r3
 8003de6:	68ba      	ldr	r2, [r7, #8]
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f000 fed9 	bl	8004ba0 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	689b      	ldr	r3, [r3, #8]
 8003df4:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003df8:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003dfc:	d108      	bne.n	8003e10 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	689a      	ldr	r2, [r3, #8]
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003e0c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e0e:	e00f      	b.n	8003e30 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	689a      	ldr	r2, [r3, #8]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003e1e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003e20:	e006      	b.n	8003e30 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2200      	movs	r2, #0
 8003e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003e2a:	e001      	b.n	8003e30 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e32:	4618      	mov	r0, r3
 8003e34:	3718      	adds	r7, #24
 8003e36:	46bd      	mov	sp, r7
 8003e38:	bd80      	pop	{r7, pc}
 8003e3a:	bf00      	nop
 8003e3c:	40012400 	.word	0x40012400
 8003e40:	40012800 	.word	0x40012800
 8003e44:	080041af 	.word	0x080041af
 8003e48:	0800422b 	.word	0x0800422b
 8003e4c:	08004247 	.word	0x08004247

08003e50 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003e58:	bf00      	nop
 8003e5a:	370c      	adds	r7, #12
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bc80      	pop	{r7}
 8003e60:	4770      	bx	lr

08003e62 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003e62:	b480      	push	{r7}
 8003e64:	b083      	sub	sp, #12
 8003e66:	af00      	add	r7, sp, #0
 8003e68:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003e6a:	bf00      	nop
 8003e6c:	370c      	adds	r7, #12
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b083      	sub	sp, #12
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003e7c:	bf00      	nop
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
	...

08003e88 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003e88:	b480      	push	{r7}
 8003e8a:	b085      	sub	sp, #20
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e92:	2300      	movs	r3, #0
 8003e94:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003e96:	2300      	movs	r3, #0
 8003e98:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d101      	bne.n	8003ea8 <HAL_ADC_ConfigChannel+0x20>
 8003ea4:	2302      	movs	r3, #2
 8003ea6:	e0dc      	b.n	8004062 <HAL_ADC_ConfigChannel+0x1da>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	2b06      	cmp	r3, #6
 8003eb6:	d81c      	bhi.n	8003ef2 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	685a      	ldr	r2, [r3, #4]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	4413      	add	r3, r2
 8003ec8:	3b05      	subs	r3, #5
 8003eca:	221f      	movs	r2, #31
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	43db      	mvns	r3, r3
 8003ed2:	4019      	ands	r1, r3
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	6818      	ldr	r0, [r3, #0]
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685a      	ldr	r2, [r3, #4]
 8003edc:	4613      	mov	r3, r2
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	4413      	add	r3, r2
 8003ee2:	3b05      	subs	r3, #5
 8003ee4:	fa00 f203 	lsl.w	r2, r0, r3
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	430a      	orrs	r2, r1
 8003eee:	635a      	str	r2, [r3, #52]	; 0x34
 8003ef0:	e03c      	b.n	8003f6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b0c      	cmp	r3, #12
 8003ef8:	d81c      	bhi.n	8003f34 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	685a      	ldr	r2, [r3, #4]
 8003f04:	4613      	mov	r3, r2
 8003f06:	009b      	lsls	r3, r3, #2
 8003f08:	4413      	add	r3, r2
 8003f0a:	3b23      	subs	r3, #35	; 0x23
 8003f0c:	221f      	movs	r2, #31
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43db      	mvns	r3, r3
 8003f14:	4019      	ands	r1, r3
 8003f16:	683b      	ldr	r3, [r7, #0]
 8003f18:	6818      	ldr	r0, [r3, #0]
 8003f1a:	683b      	ldr	r3, [r7, #0]
 8003f1c:	685a      	ldr	r2, [r3, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4413      	add	r3, r2
 8003f24:	3b23      	subs	r3, #35	; 0x23
 8003f26:	fa00 f203 	lsl.w	r2, r0, r3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	430a      	orrs	r2, r1
 8003f30:	631a      	str	r2, [r3, #48]	; 0x30
 8003f32:	e01b      	b.n	8003f6c <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003f3a:	683b      	ldr	r3, [r7, #0]
 8003f3c:	685a      	ldr	r2, [r3, #4]
 8003f3e:	4613      	mov	r3, r2
 8003f40:	009b      	lsls	r3, r3, #2
 8003f42:	4413      	add	r3, r2
 8003f44:	3b41      	subs	r3, #65	; 0x41
 8003f46:	221f      	movs	r2, #31
 8003f48:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4c:	43db      	mvns	r3, r3
 8003f4e:	4019      	ands	r1, r3
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	6818      	ldr	r0, [r3, #0]
 8003f54:	683b      	ldr	r3, [r7, #0]
 8003f56:	685a      	ldr	r2, [r3, #4]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	3b41      	subs	r3, #65	; 0x41
 8003f60:	fa00 f203 	lsl.w	r2, r0, r3
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	430a      	orrs	r2, r1
 8003f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	2b09      	cmp	r3, #9
 8003f72:	d91c      	bls.n	8003fae <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68d9      	ldr	r1, [r3, #12]
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	4613      	mov	r3, r2
 8003f80:	005b      	lsls	r3, r3, #1
 8003f82:	4413      	add	r3, r2
 8003f84:	3b1e      	subs	r3, #30
 8003f86:	2207      	movs	r2, #7
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	43db      	mvns	r3, r3
 8003f8e:	4019      	ands	r1, r3
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	6898      	ldr	r0, [r3, #8]
 8003f94:	683b      	ldr	r3, [r7, #0]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	005b      	lsls	r3, r3, #1
 8003f9c:	4413      	add	r3, r2
 8003f9e:	3b1e      	subs	r3, #30
 8003fa0:	fa00 f203 	lsl.w	r2, r0, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	430a      	orrs	r2, r1
 8003faa:	60da      	str	r2, [r3, #12]
 8003fac:	e019      	b.n	8003fe2 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6919      	ldr	r1, [r3, #16]
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	681a      	ldr	r2, [r3, #0]
 8003fb8:	4613      	mov	r3, r2
 8003fba:	005b      	lsls	r3, r3, #1
 8003fbc:	4413      	add	r3, r2
 8003fbe:	2207      	movs	r2, #7
 8003fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fc4:	43db      	mvns	r3, r3
 8003fc6:	4019      	ands	r1, r3
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	6898      	ldr	r0, [r3, #8]
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	005b      	lsls	r3, r3, #1
 8003fd4:	4413      	add	r3, r2
 8003fd6:	fa00 f203 	lsl.w	r2, r0, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	430a      	orrs	r2, r1
 8003fe0:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	2b10      	cmp	r3, #16
 8003fe8:	d003      	beq.n	8003ff2 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003fee:	2b11      	cmp	r3, #17
 8003ff0:	d132      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	4a1d      	ldr	r2, [pc, #116]	; (800406c <HAL_ADC_ConfigChannel+0x1e4>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d125      	bne.n	8004048 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	689b      	ldr	r3, [r3, #8]
 8004002:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004006:	2b00      	cmp	r3, #0
 8004008:	d126      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	689a      	ldr	r2, [r3, #8]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8004018:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800401a:	683b      	ldr	r3, [r7, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	2b10      	cmp	r3, #16
 8004020:	d11a      	bne.n	8004058 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004022:	4b13      	ldr	r3, [pc, #76]	; (8004070 <HAL_ADC_ConfigChannel+0x1e8>)
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a13      	ldr	r2, [pc, #76]	; (8004074 <HAL_ADC_ConfigChannel+0x1ec>)
 8004028:	fba2 2303 	umull	r2, r3, r2, r3
 800402c:	0c9a      	lsrs	r2, r3, #18
 800402e:	4613      	mov	r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	4413      	add	r3, r2
 8004034:	005b      	lsls	r3, r3, #1
 8004036:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004038:	e002      	b.n	8004040 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	3b01      	subs	r3, #1
 800403e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004040:	68bb      	ldr	r3, [r7, #8]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f9      	bne.n	800403a <HAL_ADC_ConfigChannel+0x1b2>
 8004046:	e007      	b.n	8004058 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800404c:	f043 0220 	orr.w	r2, r3, #32
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004060:	7bfb      	ldrb	r3, [r7, #15]
}
 8004062:	4618      	mov	r0, r3
 8004064:	3714      	adds	r7, #20
 8004066:	46bd      	mov	sp, r7
 8004068:	bc80      	pop	{r7}
 800406a:	4770      	bx	lr
 800406c:	40012400 	.word	0x40012400
 8004070:	20000010 	.word	0x20000010
 8004074:	431bde83 	.word	0x431bde83

08004078 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8004084:	2300      	movs	r3, #0
 8004086:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 0301 	and.w	r3, r3, #1
 8004092:	2b01      	cmp	r3, #1
 8004094:	d040      	beq.n	8004118 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f042 0201 	orr.w	r2, r2, #1
 80040a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80040a6:	4b1f      	ldr	r3, [pc, #124]	; (8004124 <ADC_Enable+0xac>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	4a1f      	ldr	r2, [pc, #124]	; (8004128 <ADC_Enable+0xb0>)
 80040ac:	fba2 2303 	umull	r2, r3, r2, r3
 80040b0:	0c9b      	lsrs	r3, r3, #18
 80040b2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80040b4:	e002      	b.n	80040bc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80040b6:	68bb      	ldr	r3, [r7, #8]
 80040b8:	3b01      	subs	r3, #1
 80040ba:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d1f9      	bne.n	80040b6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80040c2:	f7ff fccf 	bl	8003a64 <HAL_GetTick>
 80040c6:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80040c8:	e01f      	b.n	800410a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80040ca:	f7ff fccb 	bl	8003a64 <HAL_GetTick>
 80040ce:	4602      	mov	r2, r0
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d918      	bls.n	800410a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	f003 0301 	and.w	r3, r3, #1
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d011      	beq.n	800410a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ea:	f043 0210 	orr.w	r2, r3, #16
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	f043 0201 	orr.w	r2, r3, #1
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e007      	b.n	800411a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f003 0301 	and.w	r3, r3, #1
 8004114:	2b01      	cmp	r3, #1
 8004116:	d1d8      	bne.n	80040ca <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8004118:	2300      	movs	r3, #0
}
 800411a:	4618      	mov	r0, r3
 800411c:	3710      	adds	r7, #16
 800411e:	46bd      	mov	sp, r7
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20000010 	.word	0x20000010
 8004128:	431bde83 	.word	0x431bde83

0800412c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b084      	sub	sp, #16
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004134:	2300      	movs	r3, #0
 8004136:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	689b      	ldr	r3, [r3, #8]
 800413e:	f003 0301 	and.w	r3, r3, #1
 8004142:	2b01      	cmp	r3, #1
 8004144:	d12e      	bne.n	80041a4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689a      	ldr	r2, [r3, #8]
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f022 0201 	bic.w	r2, r2, #1
 8004154:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004156:	f7ff fc85 	bl	8003a64 <HAL_GetTick>
 800415a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800415c:	e01b      	b.n	8004196 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800415e:	f7ff fc81 	bl	8003a64 <HAL_GetTick>
 8004162:	4602      	mov	r2, r0
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	1ad3      	subs	r3, r2, r3
 8004168:	2b02      	cmp	r3, #2
 800416a:	d914      	bls.n	8004196 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	689b      	ldr	r3, [r3, #8]
 8004172:	f003 0301 	and.w	r3, r3, #1
 8004176:	2b01      	cmp	r3, #1
 8004178:	d10d      	bne.n	8004196 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800417e:	f043 0210 	orr.w	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800418a:	f043 0201 	orr.w	r2, r3, #1
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e007      	b.n	80041a6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	f003 0301 	and.w	r3, r3, #1
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d0dc      	beq.n	800415e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3710      	adds	r7, #16
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}

080041ae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80041ae:	b580      	push	{r7, lr}
 80041b0:	b084      	sub	sp, #16
 80041b2:	af00      	add	r7, sp, #0
 80041b4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ba:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d127      	bne.n	8004218 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041cc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80041de:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80041e2:	d115      	bne.n	8004210 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d111      	bne.n	8004210 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041f0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d105      	bne.n	8004210 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004208:	f043 0201 	orr.w	r2, r3, #1
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7ff fe1d 	bl	8003e50 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8004216:	e004      	b.n	8004222 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	6a1b      	ldr	r3, [r3, #32]
 800421c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	4798      	blx	r3
}
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b084      	sub	sp, #16
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004238:	68f8      	ldr	r0, [r7, #12]
 800423a:	f7ff fe12 	bl	8003e62 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800423e:	bf00      	nop
 8004240:	3710      	adds	r7, #16
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}

08004246 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8004246:	b580      	push	{r7, lr}
 8004248:	b084      	sub	sp, #16
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004258:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004264:	f043 0204 	orr.w	r2, r3, #4
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f7ff fe01 	bl	8003e74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004272:	bf00      	nop
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 800427c:	b590      	push	{r4, r7, lr}
 800427e:	b087      	sub	sp, #28
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004284:	2300      	movs	r3, #0
 8004286:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8004288:	2300      	movs	r3, #0
 800428a:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004292:	2b01      	cmp	r3, #1
 8004294:	d101      	bne.n	800429a <HAL_ADCEx_Calibration_Start+0x1e>
 8004296:	2302      	movs	r3, #2
 8004298:	e097      	b.n	80043ca <HAL_ADCEx_Calibration_Start+0x14e>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2201      	movs	r2, #1
 800429e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7ff ff42 	bl	800412c <ADC_ConversionStop_Disable>
 80042a8:	4603      	mov	r3, r0
 80042aa:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 80042ac:	6878      	ldr	r0, [r7, #4]
 80042ae:	f7ff fee3 	bl	8004078 <ADC_Enable>
 80042b2:	4603      	mov	r3, r0
 80042b4:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 80042b6:	7dfb      	ldrb	r3, [r7, #23]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f040 8081 	bne.w	80043c0 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042c2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80042c6:	f023 0302 	bic.w	r3, r3, #2
 80042ca:	f043 0202 	orr.w	r2, r3, #2
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80042d2:	4b40      	ldr	r3, [pc, #256]	; (80043d4 <HAL_ADCEx_Calibration_Start+0x158>)
 80042d4:	681c      	ldr	r4, [r3, #0]
 80042d6:	2002      	movs	r0, #2
 80042d8:	f003 fca6 	bl	8007c28 <HAL_RCCEx_GetPeriphCLKFreq>
 80042dc:	4603      	mov	r3, r0
 80042de:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80042e2:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80042e4:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80042e6:	e002      	b.n	80042ee <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	3b01      	subs	r3, #1
 80042ec:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1f9      	bne.n	80042e8 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	689a      	ldr	r2, [r3, #8]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	f042 0208 	orr.w	r2, r2, #8
 8004302:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004304:	f7ff fbae 	bl	8003a64 <HAL_GetTick>
 8004308:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800430a:	e01b      	b.n	8004344 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800430c:	f7ff fbaa 	bl	8003a64 <HAL_GetTick>
 8004310:	4602      	mov	r2, r0
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	1ad3      	subs	r3, r2, r3
 8004316:	2b0a      	cmp	r3, #10
 8004318:	d914      	bls.n	8004344 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	689b      	ldr	r3, [r3, #8]
 8004320:	f003 0308 	and.w	r3, r3, #8
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00d      	beq.n	8004344 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800432c:	f023 0312 	bic.w	r3, r3, #18
 8004330:	f043 0210 	orr.w	r2, r3, #16
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e042      	b.n	80043ca <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d1dc      	bne.n	800430c <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f042 0204 	orr.w	r2, r2, #4
 8004360:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8004362:	f7ff fb7f 	bl	8003a64 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004368:	e01b      	b.n	80043a2 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800436a:	f7ff fb7b 	bl	8003a64 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b0a      	cmp	r3, #10
 8004376:	d914      	bls.n	80043a2 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689b      	ldr	r3, [r3, #8]
 800437e:	f003 0304 	and.w	r3, r3, #4
 8004382:	2b00      	cmp	r3, #0
 8004384:	d00d      	beq.n	80043a2 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800438a:	f023 0312 	bic.w	r3, r3, #18
 800438e:	f043 0210 	orr.w	r2, r3, #16
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800439e:	2301      	movs	r3, #1
 80043a0:	e013      	b.n	80043ca <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	689b      	ldr	r3, [r3, #8]
 80043a8:	f003 0304 	and.w	r3, r3, #4
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1dc      	bne.n	800436a <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b4:	f023 0303 	bic.w	r3, r3, #3
 80043b8:	f043 0201 	orr.w	r2, r3, #1
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80043c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	371c      	adds	r7, #28
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd90      	pop	{r4, r7, pc}
 80043d2:	bf00      	nop
 80043d4:	20000010 	.word	0x20000010

080043d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80043d8:	b480      	push	{r7}
 80043da:	b085      	sub	sp, #20
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	f003 0307 	and.w	r3, r3, #7
 80043e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80043e8:	4b0c      	ldr	r3, [pc, #48]	; (800441c <__NVIC_SetPriorityGrouping+0x44>)
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80043f4:	4013      	ands	r3, r2
 80043f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004400:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004404:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800440a:	4a04      	ldr	r2, [pc, #16]	; (800441c <__NVIC_SetPriorityGrouping+0x44>)
 800440c:	68bb      	ldr	r3, [r7, #8]
 800440e:	60d3      	str	r3, [r2, #12]
}
 8004410:	bf00      	nop
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	e000ed00 	.word	0xe000ed00

08004420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004420:	b480      	push	{r7}
 8004422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004424:	4b04      	ldr	r3, [pc, #16]	; (8004438 <__NVIC_GetPriorityGrouping+0x18>)
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	0a1b      	lsrs	r3, r3, #8
 800442a:	f003 0307 	and.w	r3, r3, #7
}
 800442e:	4618      	mov	r0, r3
 8004430:	46bd      	mov	sp, r7
 8004432:	bc80      	pop	{r7}
 8004434:	4770      	bx	lr
 8004436:	bf00      	nop
 8004438:	e000ed00 	.word	0xe000ed00

0800443c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	4603      	mov	r3, r0
 8004444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800444a:	2b00      	cmp	r3, #0
 800444c:	db0b      	blt.n	8004466 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800444e:	79fb      	ldrb	r3, [r7, #7]
 8004450:	f003 021f 	and.w	r2, r3, #31
 8004454:	4906      	ldr	r1, [pc, #24]	; (8004470 <__NVIC_EnableIRQ+0x34>)
 8004456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445a:	095b      	lsrs	r3, r3, #5
 800445c:	2001      	movs	r0, #1
 800445e:	fa00 f202 	lsl.w	r2, r0, r2
 8004462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	bc80      	pop	{r7}
 800446e:	4770      	bx	lr
 8004470:	e000e100 	.word	0xe000e100

08004474 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	4603      	mov	r3, r0
 800447c:	6039      	str	r1, [r7, #0]
 800447e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004480:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004484:	2b00      	cmp	r3, #0
 8004486:	db0a      	blt.n	800449e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	b2da      	uxtb	r2, r3
 800448c:	490c      	ldr	r1, [pc, #48]	; (80044c0 <__NVIC_SetPriority+0x4c>)
 800448e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004492:	0112      	lsls	r2, r2, #4
 8004494:	b2d2      	uxtb	r2, r2
 8004496:	440b      	add	r3, r1
 8004498:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800449c:	e00a      	b.n	80044b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	b2da      	uxtb	r2, r3
 80044a2:	4908      	ldr	r1, [pc, #32]	; (80044c4 <__NVIC_SetPriority+0x50>)
 80044a4:	79fb      	ldrb	r3, [r7, #7]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	3b04      	subs	r3, #4
 80044ac:	0112      	lsls	r2, r2, #4
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	440b      	add	r3, r1
 80044b2:	761a      	strb	r2, [r3, #24]
}
 80044b4:	bf00      	nop
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bc80      	pop	{r7}
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	e000e100 	.word	0xe000e100
 80044c4:	e000ed00 	.word	0xe000ed00

080044c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044c8:	b480      	push	{r7}
 80044ca:	b089      	sub	sp, #36	; 0x24
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	60f8      	str	r0, [r7, #12]
 80044d0:	60b9      	str	r1, [r7, #8]
 80044d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f003 0307 	and.w	r3, r3, #7
 80044da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	f1c3 0307 	rsb	r3, r3, #7
 80044e2:	2b04      	cmp	r3, #4
 80044e4:	bf28      	it	cs
 80044e6:	2304      	movcs	r3, #4
 80044e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80044ea:	69fb      	ldr	r3, [r7, #28]
 80044ec:	3304      	adds	r3, #4
 80044ee:	2b06      	cmp	r3, #6
 80044f0:	d902      	bls.n	80044f8 <NVIC_EncodePriority+0x30>
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3b03      	subs	r3, #3
 80044f6:	e000      	b.n	80044fa <NVIC_EncodePriority+0x32>
 80044f8:	2300      	movs	r3, #0
 80044fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80044fc:	f04f 32ff 	mov.w	r2, #4294967295
 8004500:	69bb      	ldr	r3, [r7, #24]
 8004502:	fa02 f303 	lsl.w	r3, r2, r3
 8004506:	43da      	mvns	r2, r3
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	401a      	ands	r2, r3
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004510:	f04f 31ff 	mov.w	r1, #4294967295
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	fa01 f303 	lsl.w	r3, r1, r3
 800451a:	43d9      	mvns	r1, r3
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004520:	4313      	orrs	r3, r2
         );
}
 8004522:	4618      	mov	r0, r3
 8004524:	3724      	adds	r7, #36	; 0x24
 8004526:	46bd      	mov	sp, r7
 8004528:	bc80      	pop	{r7}
 800452a:	4770      	bx	lr

0800452c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b082      	sub	sp, #8
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3b01      	subs	r3, #1
 8004538:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800453c:	d301      	bcc.n	8004542 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800453e:	2301      	movs	r3, #1
 8004540:	e00f      	b.n	8004562 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004542:	4a0a      	ldr	r2, [pc, #40]	; (800456c <SysTick_Config+0x40>)
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	3b01      	subs	r3, #1
 8004548:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800454a:	210f      	movs	r1, #15
 800454c:	f04f 30ff 	mov.w	r0, #4294967295
 8004550:	f7ff ff90 	bl	8004474 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004554:	4b05      	ldr	r3, [pc, #20]	; (800456c <SysTick_Config+0x40>)
 8004556:	2200      	movs	r2, #0
 8004558:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800455a:	4b04      	ldr	r3, [pc, #16]	; (800456c <SysTick_Config+0x40>)
 800455c:	2207      	movs	r2, #7
 800455e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	e000e010 	.word	0xe000e010

08004570 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004578:	6878      	ldr	r0, [r7, #4]
 800457a:	f7ff ff2d 	bl	80043d8 <__NVIC_SetPriorityGrouping>
}
 800457e:	bf00      	nop
 8004580:	3708      	adds	r7, #8
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}

08004586 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004586:	b580      	push	{r7, lr}
 8004588:	b086      	sub	sp, #24
 800458a:	af00      	add	r7, sp, #0
 800458c:	4603      	mov	r3, r0
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
 8004592:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004594:	2300      	movs	r3, #0
 8004596:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004598:	f7ff ff42 	bl	8004420 <__NVIC_GetPriorityGrouping>
 800459c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800459e:	687a      	ldr	r2, [r7, #4]
 80045a0:	68b9      	ldr	r1, [r7, #8]
 80045a2:	6978      	ldr	r0, [r7, #20]
 80045a4:	f7ff ff90 	bl	80044c8 <NVIC_EncodePriority>
 80045a8:	4602      	mov	r2, r0
 80045aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045ae:	4611      	mov	r1, r2
 80045b0:	4618      	mov	r0, r3
 80045b2:	f7ff ff5f 	bl	8004474 <__NVIC_SetPriority>
}
 80045b6:	bf00      	nop
 80045b8:	3718      	adds	r7, #24
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045be:	b580      	push	{r7, lr}
 80045c0:	b082      	sub	sp, #8
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	4603      	mov	r3, r0
 80045c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80045c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff ff35 	bl	800443c <__NVIC_EnableIRQ>
}
 80045d2:	bf00      	nop
 80045d4:	3708      	adds	r7, #8
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}

080045da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80045da:	b580      	push	{r7, lr}
 80045dc:	b082      	sub	sp, #8
 80045de:	af00      	add	r7, sp, #0
 80045e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80045e2:	6878      	ldr	r0, [r7, #4]
 80045e4:	f7ff ffa2 	bl	800452c <SysTick_Config>
 80045e8:	4603      	mov	r3, r0
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3708      	adds	r7, #8
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd80      	pop	{r7, pc}

080045f2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d101      	bne.n	8004604 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e014      	b.n	800462e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	791b      	ldrb	r3, [r3, #4]
 8004608:	b2db      	uxtb	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d105      	bne.n	800461a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2200      	movs	r2, #0
 8004612:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004614:	6878      	ldr	r0, [r7, #4]
 8004616:	f7fe fe93 	bl	8003340 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2202      	movs	r2, #2
 800461e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800462c:	2300      	movs	r3, #0
}
 800462e:	4618      	mov	r0, r3
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
 800463e:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d101      	bne.n	800464a <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e046      	b.n	80046d8 <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	795b      	ldrb	r3, [r3, #5]
 800464e:	2b01      	cmp	r3, #1
 8004650:	d101      	bne.n	8004656 <HAL_DAC_Start+0x20>
 8004652:	2302      	movs	r3, #2
 8004654:	e040      	b.n	80046d8 <HAL_DAC_Start+0xa2>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2202      	movs	r2, #2
 8004660:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6819      	ldr	r1, [r3, #0]
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	f003 0310 	and.w	r3, r3, #16
 800466e:	2201      	movs	r2, #1
 8004670:	409a      	lsls	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d10f      	bne.n	80046a0 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 800468a:	2b3c      	cmp	r3, #60	; 0x3c
 800468c:	d11d      	bne.n	80046ca <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f042 0201 	orr.w	r2, r2, #1
 800469c:	605a      	str	r2, [r3, #4]
 800469e:	e014      	b.n	80046ca <HAL_DAC_Start+0x94>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	f003 0310 	and.w	r3, r3, #16
 80046b0:	213c      	movs	r1, #60	; 0x3c
 80046b2:	fa01 f303 	lsl.w	r3, r1, r3
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d107      	bne.n	80046ca <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f042 0202 	orr.w	r2, r2, #2
 80046c8:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	2201      	movs	r2, #1
 80046ce:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2200      	movs	r2, #0
 80046d4:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80046d6:	2300      	movs	r3, #0
}
 80046d8:	4618      	mov	r0, r3
 80046da:	370c      	adds	r7, #12
 80046dc:	46bd      	mov	sp, r7
 80046de:	bc80      	pop	{r7}
 80046e0:	4770      	bx	lr
	...

080046e4 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, const uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b086      	sub	sp, #24
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
 80046f0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d101      	bne.n	80046fc <HAL_DAC_Start_DMA+0x18>
  {
    return HAL_ERROR;
 80046f8:	2301      	movs	r3, #1
 80046fa:	e092      	b.n	8004822 <HAL_DAC_Start_DMA+0x13e>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	795b      	ldrb	r3, [r3, #5]
 8004700:	2b01      	cmp	r3, #1
 8004702:	d101      	bne.n	8004708 <HAL_DAC_Start_DMA+0x24>
 8004704:	2302      	movs	r3, #2
 8004706:	e08c      	b.n	8004822 <HAL_DAC_Start_DMA+0x13e>
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	2201      	movs	r2, #1
 800470c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2202      	movs	r2, #2
 8004712:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	2b00      	cmp	r3, #0
 8004718:	d129      	bne.n	800476e <HAL_DAC_Start_DMA+0x8a>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	4a43      	ldr	r2, [pc, #268]	; (800482c <HAL_DAC_Start_DMA+0x148>)
 8004720:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	689b      	ldr	r3, [r3, #8]
 8004726:	4a42      	ldr	r2, [pc, #264]	; (8004830 <HAL_DAC_Start_DMA+0x14c>)
 8004728:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	689b      	ldr	r3, [r3, #8]
 800472e:	4a41      	ldr	r2, [pc, #260]	; (8004834 <HAL_DAC_Start_DMA+0x150>)
 8004730:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004740:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004742:	6a3b      	ldr	r3, [r7, #32]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d003      	beq.n	8004750 <HAL_DAC_Start_DMA+0x6c>
 8004748:	6a3b      	ldr	r3, [r7, #32]
 800474a:	2b04      	cmp	r3, #4
 800474c:	d005      	beq.n	800475a <HAL_DAC_Start_DMA+0x76>
 800474e:	e009      	b.n	8004764 <HAL_DAC_Start_DMA+0x80>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	3308      	adds	r3, #8
 8004756:	613b      	str	r3, [r7, #16]
        break;
 8004758:	e033      	b.n	80047c2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	330c      	adds	r3, #12
 8004760:	613b      	str	r3, [r7, #16]
        break;
 8004762:	e02e      	b.n	80047c2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	3310      	adds	r3, #16
 800476a:	613b      	str	r3, [r7, #16]
        break;
 800476c:	e029      	b.n	80047c2 <HAL_DAC_Start_DMA+0xde>
  }

  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	68db      	ldr	r3, [r3, #12]
 8004772:	4a31      	ldr	r2, [pc, #196]	; (8004838 <HAL_DAC_Start_DMA+0x154>)
 8004774:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	68db      	ldr	r3, [r3, #12]
 800477a:	4a30      	ldr	r2, [pc, #192]	; (800483c <HAL_DAC_Start_DMA+0x158>)
 800477c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	68db      	ldr	r3, [r3, #12]
 8004782:	4a2f      	ldr	r2, [pc, #188]	; (8004840 <HAL_DAC_Start_DMA+0x15c>)
 8004784:	631a      	str	r2, [r3, #48]	; 0x30

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004794:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8004796:	6a3b      	ldr	r3, [r7, #32]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_DAC_Start_DMA+0xc0>
 800479c:	6a3b      	ldr	r3, [r7, #32]
 800479e:	2b04      	cmp	r3, #4
 80047a0:	d005      	beq.n	80047ae <HAL_DAC_Start_DMA+0xca>
 80047a2:	e009      	b.n	80047b8 <HAL_DAC_Start_DMA+0xd4>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	3314      	adds	r3, #20
 80047aa:	613b      	str	r3, [r7, #16]
        break;
 80047ac:	e009      	b.n	80047c2 <HAL_DAC_Start_DMA+0xde>
      case DAC_ALIGN_12B_L:
        /* Get DHR12L2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	3318      	adds	r3, #24
 80047b4:	613b      	str	r3, [r7, #16]
        break;
 80047b6:	e004      	b.n	80047c2 <HAL_DAC_Start_DMA+0xde>
      default: /* case DAC_ALIGN_8B_R */
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	331c      	adds	r3, #28
 80047be:	613b      	str	r3, [r7, #16]
        break;
 80047c0:	bf00      	nop
    }
  }

  if (Channel == DAC_CHANNEL_1)
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d109      	bne.n	80047dc <HAL_DAC_Start_DMA+0xf8>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* DAC_CR_DMAUDRIE1 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6898      	ldr	r0, [r3, #8]
 80047cc:	6879      	ldr	r1, [r7, #4]
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	f000 f9e5 	bl	8004ba0 <HAL_DMA_Start_IT>
 80047d6:	4603      	mov	r3, r0
 80047d8:	75fb      	strb	r3, [r7, #23]
 80047da:	e008      	b.n	80047ee <HAL_DAC_Start_DMA+0x10a>
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
#endif /* DAC_CR_DMAUDRIE2 */

    /* Enable the DMA Stream */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	68d8      	ldr	r0, [r3, #12]
 80047e0:	6879      	ldr	r1, [r7, #4]
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	693a      	ldr	r2, [r7, #16]
 80047e6:	f000 f9db 	bl	8004ba0 <HAL_DMA_Start_IT>
 80047ea:	4603      	mov	r3, r0
 80047ec:	75fb      	strb	r3, [r7, #23]
  }


  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	2200      	movs	r2, #0
 80047f2:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 80047f4:	7dfb      	ldrb	r3, [r7, #23]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d10c      	bne.n	8004814 <HAL_DAC_Start_DMA+0x130>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	6819      	ldr	r1, [r3, #0]
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f003 0310 	and.w	r3, r3, #16
 8004806:	2201      	movs	r2, #1
 8004808:	409a      	lsls	r2, r3
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	430a      	orrs	r2, r1
 8004810:	601a      	str	r2, [r3, #0]
 8004812:	e005      	b.n	8004820 <HAL_DAC_Start_DMA+0x13c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	691b      	ldr	r3, [r3, #16]
 8004818:	f043 0204 	orr.w	r2, r3, #4
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8004820:	7dfb      	ldrb	r3, [r7, #23]
}
 8004822:	4618      	mov	r0, r3
 8004824:	3718      	adds	r7, #24
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	080049a5 	.word	0x080049a5
 8004830:	080049c7 	.word	0x080049c7
 8004834:	080049e3 	.word	0x080049e3
 8004838:	08004a47 	.word	0x08004a47
 800483c:	08004a69 	.word	0x08004a69
 8004840:	08004a85 	.word	0x08004a85

08004844 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b082      	sub	sp, #8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_DAC_Stop_DMA+0x14>
  {
    return HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e02e      	b.n	80048b6 <HAL_DAC_Stop_DMA+0x72>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	6819      	ldr	r1, [r3, #0]
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004868:	fa02 f303 	lsl.w	r3, r2, r3
 800486c:	43da      	mvns	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	400a      	ands	r2, r1
 8004874:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	6819      	ldr	r1, [r3, #0]
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	f003 0310 	and.w	r3, r3, #16
 8004882:	2201      	movs	r2, #1
 8004884:	fa02 f303 	lsl.w	r3, r2, r3
 8004888:	43da      	mvns	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	400a      	ands	r2, r1
 8004890:	601a      	str	r2, [r3, #0]

  /* Disable the DMA Stream */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d105      	bne.n	80048a4 <HAL_DAC_Stop_DMA+0x60>
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	689b      	ldr	r3, [r3, #8]
 800489c:	4618      	mov	r0, r3
 800489e:	f000 f9df 	bl	8004c60 <HAL_DMA_Abort>
 80048a2:	e004      	b.n	80048ae <HAL_DAC_Stop_DMA+0x6a>
  }

  else /* Channel2 is used for */
  {
    /* Disable the DMA Stream */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	68db      	ldr	r3, [r3, #12]
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 f9d9 	bl	8004c60 <HAL_DMA_Abort>
#endif /* DAC_CR_DMAUDRIE2 */
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2201      	movs	r2, #1
 80048b2:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3708      	adds	r7, #8
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallbackCh1 could be implemented in the user file
   */
}
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	bc80      	pop	{r7}
 80048ce:	4770      	bx	lr

080048d0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80048d0:	b480      	push	{r7}
 80048d2:	b083      	sub	sp, #12
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80048d8:	bf00      	nop
 80048da:	370c      	adds	r7, #12
 80048dc:	46bd      	mov	sp, r7
 80048de:	bc80      	pop	{r7}
 80048e0:	4770      	bx	lr

080048e2 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bc80      	pop	{r7}
 80048f2:	4770      	bx	lr

080048f4 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 80048f4:	b480      	push	{r7}
 80048f6:	b089      	sub	sp, #36	; 0x24
 80048f8:	af00      	add	r7, sp, #0
 80048fa:	60f8      	str	r0, [r7, #12]
 80048fc:	60b9      	str	r1, [r7, #8]
 80048fe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004900:	2300      	movs	r3, #0
 8004902:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <HAL_DAC_ConfigChannel+0x1c>
 800490a:	68bb      	ldr	r3, [r7, #8]
 800490c:	2b00      	cmp	r3, #0
 800490e:	d101      	bne.n	8004914 <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e042      	b.n	800499a <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	795b      	ldrb	r3, [r3, #5]
 8004918:	2b01      	cmp	r3, #1
 800491a:	d101      	bne.n	8004920 <HAL_DAC_ConfigChannel+0x2c>
 800491c:	2302      	movs	r3, #2
 800491e:	e03c      	b.n	800499a <HAL_DAC_ConfigChannel+0xa6>
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	2201      	movs	r2, #1
 8004924:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2202      	movs	r2, #2
 800492a:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f003 0310 	and.w	r3, r3, #16
 800493a:	f640 72fe 	movw	r2, #4094	; 0xffe
 800493e:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8004942:	43db      	mvns	r3, r3
 8004944:	69ba      	ldr	r2, [r7, #24]
 8004946:	4013      	ands	r3, r2
 8004948:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800494a:	68bb      	ldr	r3, [r7, #8]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68bb      	ldr	r3, [r7, #8]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f003 0310 	and.w	r3, r3, #16
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	69ba      	ldr	r2, [r7, #24]
 8004964:	4313      	orrs	r3, r2
 8004966:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	69ba      	ldr	r2, [r7, #24]
 800496e:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6819      	ldr	r1, [r3, #0]
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	f003 0310 	and.w	r3, r3, #16
 800497c:	22c0      	movs	r2, #192	; 0xc0
 800497e:	fa02 f303 	lsl.w	r3, r2, r3
 8004982:	43da      	mvns	r2, r3
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	400a      	ands	r2, r1
 800498a:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	2201      	movs	r2, #1
 8004990:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2200      	movs	r2, #0
 8004996:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8004998:	7ffb      	ldrb	r3, [r7, #31]
}
 800499a:	4618      	mov	r0, r3
 800499c:	3724      	adds	r7, #36	; 0x24
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr

080049a4 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b084      	sub	sp, #16
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049b0:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f7ff ff83 	bl	80048be <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	2201      	movs	r2, #1
 80049bc:	711a      	strb	r2, [r3, #4]
}
 80049be:	bf00      	nop
 80049c0:	3710      	adds	r7, #16
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}

080049c6 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 80049c6:	b580      	push	{r7, lr}
 80049c8:	b084      	sub	sp, #16
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049d2:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 80049d4:	68f8      	ldr	r0, [r7, #12]
 80049d6:	f7ff ff7b 	bl	80048d0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80049da:	bf00      	nop
 80049dc:	3710      	adds	r7, #16
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b084      	sub	sp, #16
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	f043 0204 	orr.w	r2, r3, #4
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 80049fc:	68f8      	ldr	r0, [r7, #12]
 80049fe:	f7ff ff70 	bl	80048e2 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	2201      	movs	r2, #1
 8004a06:	711a      	strb	r2, [r3, #4]
}
 8004a08:	bf00      	nop
 8004a0a:	3710      	adds	r7, #16
 8004a0c:	46bd      	mov	sp, r7
 8004a0e:	bd80      	pop	{r7, pc}

08004a10 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004a10:	b480      	push	{r7}
 8004a12:	b083      	sub	sp, #12
 8004a14:	af00      	add	r7, sp, #0
 8004a16:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8004a18:	bf00      	nop
 8004a1a:	370c      	adds	r7, #12
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bc80      	pop	{r7}
 8004a20:	4770      	bx	lr

08004a22 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 8004a2a:	bf00      	nop
 8004a2c:	370c      	adds	r7, #12
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	bc80      	pop	{r7}
 8004a32:	4770      	bx	lr

08004a34 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8004a34:	b480      	push	{r7}
 8004a36:	b083      	sub	sp, #12
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8004a3c:	bf00      	nop
 8004a3e:	370c      	adds	r7, #12
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bc80      	pop	{r7}
 8004a44:	4770      	bx	lr

08004a46 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004a46:	b580      	push	{r7, lr}
 8004a48:	b084      	sub	sp, #16
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a52:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8004a54:	68f8      	ldr	r0, [r7, #12]
 8004a56:	f7ff ffdb 	bl	8004a10 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2201      	movs	r2, #1
 8004a5e:	711a      	strb	r2, [r3, #4]
}
 8004a60:	bf00      	nop
 8004a62:	3710      	adds	r7, #16
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a74:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8004a76:	68f8      	ldr	r0, [r7, #12]
 8004a78:	f7ff ffd3 	bl	8004a22 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8004a7c:	bf00      	nop
 8004a7e:	3710      	adds	r7, #16
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a90:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f043 0204 	orr.w	r2, r3, #4
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8004a9e:	68f8      	ldr	r0, [r7, #12]
 8004aa0:	f7ff ffc8 	bl	8004a34 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	711a      	strb	r2, [r3, #4]
}
 8004aaa:	bf00      	nop
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
	...

08004ab4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d101      	bne.n	8004aca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e059      	b.n	8004b7e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	461a      	mov	r2, r3
 8004ad0:	4b2d      	ldr	r3, [pc, #180]	; (8004b88 <HAL_DMA_Init+0xd4>)
 8004ad2:	429a      	cmp	r2, r3
 8004ad4:	d80f      	bhi.n	8004af6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	461a      	mov	r2, r3
 8004adc:	4b2b      	ldr	r3, [pc, #172]	; (8004b8c <HAL_DMA_Init+0xd8>)
 8004ade:	4413      	add	r3, r2
 8004ae0:	4a2b      	ldr	r2, [pc, #172]	; (8004b90 <HAL_DMA_Init+0xdc>)
 8004ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae6:	091b      	lsrs	r3, r3, #4
 8004ae8:	009a      	lsls	r2, r3, #2
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	4a28      	ldr	r2, [pc, #160]	; (8004b94 <HAL_DMA_Init+0xe0>)
 8004af2:	63da      	str	r2, [r3, #60]	; 0x3c
 8004af4:	e00e      	b.n	8004b14 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	461a      	mov	r2, r3
 8004afc:	4b26      	ldr	r3, [pc, #152]	; (8004b98 <HAL_DMA_Init+0xe4>)
 8004afe:	4413      	add	r3, r2
 8004b00:	4a23      	ldr	r2, [pc, #140]	; (8004b90 <HAL_DMA_Init+0xdc>)
 8004b02:	fba2 2303 	umull	r2, r3, r2, r3
 8004b06:	091b      	lsrs	r3, r3, #4
 8004b08:	009a      	lsls	r2, r3, #2
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a22      	ldr	r2, [pc, #136]	; (8004b9c <HAL_DMA_Init+0xe8>)
 8004b12:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004b2a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004b2e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004b38:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	68db      	ldr	r3, [r3, #12]
 8004b3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004b44:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004b50:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	69db      	ldr	r3, [r3, #28]
 8004b56:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004b58:	68fa      	ldr	r2, [r7, #12]
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	2200      	movs	r2, #0
 8004b6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004b7c:	2300      	movs	r3, #0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3714      	adds	r7, #20
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bc80      	pop	{r7}
 8004b86:	4770      	bx	lr
 8004b88:	40020407 	.word	0x40020407
 8004b8c:	bffdfff8 	.word	0xbffdfff8
 8004b90:	cccccccd 	.word	0xcccccccd
 8004b94:	40020000 	.word	0x40020000
 8004b98:	bffdfbf8 	.word	0xbffdfbf8
 8004b9c:	40020400 	.word	0x40020400

08004ba0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b086      	sub	sp, #24
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	60f8      	str	r0, [r7, #12]
 8004ba8:	60b9      	str	r1, [r7, #8]
 8004baa:	607a      	str	r2, [r7, #4]
 8004bac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bae:	2300      	movs	r3, #0
 8004bb0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d101      	bne.n	8004bc0 <HAL_DMA_Start_IT+0x20>
 8004bbc:	2302      	movs	r3, #2
 8004bbe:	e04b      	b.n	8004c58 <HAL_DMA_Start_IT+0xb8>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d13a      	bne.n	8004c4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	2200      	movs	r2, #0
 8004be0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	681a      	ldr	r2, [r3, #0]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f022 0201 	bic.w	r2, r2, #1
 8004bf0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	687a      	ldr	r2, [r7, #4]
 8004bf6:	68b9      	ldr	r1, [r7, #8]
 8004bf8:	68f8      	ldr	r0, [r7, #12]
 8004bfa:	f000 faa9 	bl	8005150 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d008      	beq.n	8004c18 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f042 020e 	orr.w	r2, r2, #14
 8004c14:	601a      	str	r2, [r3, #0]
 8004c16:	e00f      	b.n	8004c38 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0204 	bic.w	r2, r2, #4
 8004c26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	681a      	ldr	r2, [r3, #0]
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	f042 020a 	orr.w	r2, r2, #10
 8004c36:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	e005      	b.n	8004c56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	2200      	movs	r2, #0
 8004c4e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004c52:	2302      	movs	r3, #2
 8004c54:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004c68:	2300      	movs	r3, #0
 8004c6a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004c72:	b2db      	uxtb	r3, r3
 8004c74:	2b02      	cmp	r3, #2
 8004c76:	d008      	beq.n	8004c8a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2204      	movs	r2, #4
 8004c7c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	2200      	movs	r2, #0
 8004c82:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004c86:	2301      	movs	r3, #1
 8004c88:	e020      	b.n	8004ccc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681a      	ldr	r2, [r3, #0]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f022 020e 	bic.w	r2, r2, #14
 8004c98:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f022 0201 	bic.w	r2, r2, #1
 8004ca8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004cb2:	2101      	movs	r1, #1
 8004cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8004cb8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	bc80      	pop	{r7}
 8004cd4:	4770      	bx	lr
	...

08004cd8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cf4:	2204      	movs	r2, #4
 8004cf6:	409a      	lsls	r2, r3
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	f000 80f1 	beq.w	8004ee4 <HAL_DMA_IRQHandler+0x20c>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	f000 80eb 	beq.w	8004ee4 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0320 	and.w	r3, r3, #32
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d107      	bne.n	8004d2c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681a      	ldr	r2, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	f022 0204 	bic.w	r2, r2, #4
 8004d2a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	461a      	mov	r2, r3
 8004d32:	4b5f      	ldr	r3, [pc, #380]	; (8004eb0 <HAL_DMA_IRQHandler+0x1d8>)
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d958      	bls.n	8004dea <HAL_DMA_IRQHandler+0x112>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a5d      	ldr	r2, [pc, #372]	; (8004eb4 <HAL_DMA_IRQHandler+0x1dc>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d04f      	beq.n	8004de2 <HAL_DMA_IRQHandler+0x10a>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a5c      	ldr	r2, [pc, #368]	; (8004eb8 <HAL_DMA_IRQHandler+0x1e0>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d048      	beq.n	8004dde <HAL_DMA_IRQHandler+0x106>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	4a5a      	ldr	r2, [pc, #360]	; (8004ebc <HAL_DMA_IRQHandler+0x1e4>)
 8004d52:	4293      	cmp	r3, r2
 8004d54:	d040      	beq.n	8004dd8 <HAL_DMA_IRQHandler+0x100>
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a59      	ldr	r2, [pc, #356]	; (8004ec0 <HAL_DMA_IRQHandler+0x1e8>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d038      	beq.n	8004dd2 <HAL_DMA_IRQHandler+0xfa>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a57      	ldr	r2, [pc, #348]	; (8004ec4 <HAL_DMA_IRQHandler+0x1ec>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d030      	beq.n	8004dcc <HAL_DMA_IRQHandler+0xf4>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a56      	ldr	r2, [pc, #344]	; (8004ec8 <HAL_DMA_IRQHandler+0x1f0>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d028      	beq.n	8004dc6 <HAL_DMA_IRQHandler+0xee>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a4d      	ldr	r2, [pc, #308]	; (8004eb0 <HAL_DMA_IRQHandler+0x1d8>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d020      	beq.n	8004dc0 <HAL_DMA_IRQHandler+0xe8>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a52      	ldr	r2, [pc, #328]	; (8004ecc <HAL_DMA_IRQHandler+0x1f4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d019      	beq.n	8004dbc <HAL_DMA_IRQHandler+0xe4>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a50      	ldr	r2, [pc, #320]	; (8004ed0 <HAL_DMA_IRQHandler+0x1f8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d012      	beq.n	8004db8 <HAL_DMA_IRQHandler+0xe0>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a4f      	ldr	r2, [pc, #316]	; (8004ed4 <HAL_DMA_IRQHandler+0x1fc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d00a      	beq.n	8004db2 <HAL_DMA_IRQHandler+0xda>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a4d      	ldr	r2, [pc, #308]	; (8004ed8 <HAL_DMA_IRQHandler+0x200>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d102      	bne.n	8004dac <HAL_DMA_IRQHandler+0xd4>
 8004da6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004daa:	e01b      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004db0:	e018      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004db2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004db6:	e015      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004db8:	2340      	movs	r3, #64	; 0x40
 8004dba:	e013      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dbc:	2304      	movs	r3, #4
 8004dbe:	e011      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dc0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004dc4:	e00e      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dc6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004dca:	e00b      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dcc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004dd0:	e008      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dd2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004dd6:	e005      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dd8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004ddc:	e002      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004dde:	2340      	movs	r3, #64	; 0x40
 8004de0:	e000      	b.n	8004de4 <HAL_DMA_IRQHandler+0x10c>
 8004de2:	2304      	movs	r3, #4
 8004de4:	4a3d      	ldr	r2, [pc, #244]	; (8004edc <HAL_DMA_IRQHandler+0x204>)
 8004de6:	6053      	str	r3, [r2, #4]
 8004de8:	e057      	b.n	8004e9a <HAL_DMA_IRQHandler+0x1c2>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	4a31      	ldr	r2, [pc, #196]	; (8004eb4 <HAL_DMA_IRQHandler+0x1dc>)
 8004df0:	4293      	cmp	r3, r2
 8004df2:	d04f      	beq.n	8004e94 <HAL_DMA_IRQHandler+0x1bc>
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	4a2f      	ldr	r2, [pc, #188]	; (8004eb8 <HAL_DMA_IRQHandler+0x1e0>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d048      	beq.n	8004e90 <HAL_DMA_IRQHandler+0x1b8>
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	4a2e      	ldr	r2, [pc, #184]	; (8004ebc <HAL_DMA_IRQHandler+0x1e4>)
 8004e04:	4293      	cmp	r3, r2
 8004e06:	d040      	beq.n	8004e8a <HAL_DMA_IRQHandler+0x1b2>
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	4a2c      	ldr	r2, [pc, #176]	; (8004ec0 <HAL_DMA_IRQHandler+0x1e8>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d038      	beq.n	8004e84 <HAL_DMA_IRQHandler+0x1ac>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a2b      	ldr	r2, [pc, #172]	; (8004ec4 <HAL_DMA_IRQHandler+0x1ec>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d030      	beq.n	8004e7e <HAL_DMA_IRQHandler+0x1a6>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	4a29      	ldr	r2, [pc, #164]	; (8004ec8 <HAL_DMA_IRQHandler+0x1f0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d028      	beq.n	8004e78 <HAL_DMA_IRQHandler+0x1a0>
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	4a21      	ldr	r2, [pc, #132]	; (8004eb0 <HAL_DMA_IRQHandler+0x1d8>)
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d020      	beq.n	8004e72 <HAL_DMA_IRQHandler+0x19a>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a25      	ldr	r2, [pc, #148]	; (8004ecc <HAL_DMA_IRQHandler+0x1f4>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d019      	beq.n	8004e6e <HAL_DMA_IRQHandler+0x196>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	4a24      	ldr	r2, [pc, #144]	; (8004ed0 <HAL_DMA_IRQHandler+0x1f8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d012      	beq.n	8004e6a <HAL_DMA_IRQHandler+0x192>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4a22      	ldr	r2, [pc, #136]	; (8004ed4 <HAL_DMA_IRQHandler+0x1fc>)
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d00a      	beq.n	8004e64 <HAL_DMA_IRQHandler+0x18c>
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	4a21      	ldr	r2, [pc, #132]	; (8004ed8 <HAL_DMA_IRQHandler+0x200>)
 8004e54:	4293      	cmp	r3, r2
 8004e56:	d102      	bne.n	8004e5e <HAL_DMA_IRQHandler+0x186>
 8004e58:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e5c:	e01b      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e5e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e62:	e018      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e64:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e68:	e015      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e6a:	2340      	movs	r3, #64	; 0x40
 8004e6c:	e013      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e6e:	2304      	movs	r3, #4
 8004e70:	e011      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e72:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004e76:	e00e      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e78:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004e7c:	e00b      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e7e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e82:	e008      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004e88:	e005      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004e8e:	e002      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e90:	2340      	movs	r3, #64	; 0x40
 8004e92:	e000      	b.n	8004e96 <HAL_DMA_IRQHandler+0x1be>
 8004e94:	2304      	movs	r3, #4
 8004e96:	4a12      	ldr	r2, [pc, #72]	; (8004ee0 <HAL_DMA_IRQHandler+0x208>)
 8004e98:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	f000 8136 	beq.w	8005110 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004eac:	e130      	b.n	8005110 <HAL_DMA_IRQHandler+0x438>
 8004eae:	bf00      	nop
 8004eb0:	40020080 	.word	0x40020080
 8004eb4:	40020008 	.word	0x40020008
 8004eb8:	4002001c 	.word	0x4002001c
 8004ebc:	40020030 	.word	0x40020030
 8004ec0:	40020044 	.word	0x40020044
 8004ec4:	40020058 	.word	0x40020058
 8004ec8:	4002006c 	.word	0x4002006c
 8004ecc:	40020408 	.word	0x40020408
 8004ed0:	4002041c 	.word	0x4002041c
 8004ed4:	40020430 	.word	0x40020430
 8004ed8:	40020444 	.word	0x40020444
 8004edc:	40020400 	.word	0x40020400
 8004ee0:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee8:	2202      	movs	r2, #2
 8004eea:	409a      	lsls	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	f000 80dd 	beq.w	80050b0 <HAL_DMA_IRQHandler+0x3d8>
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	f000 80d7 	beq.w	80050b0 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0320 	and.w	r3, r3, #32
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d10b      	bne.n	8004f28 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f022 020a 	bic.w	r2, r2, #10
 8004f1e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	4b7b      	ldr	r3, [pc, #492]	; (800511c <HAL_DMA_IRQHandler+0x444>)
 8004f30:	429a      	cmp	r2, r3
 8004f32:	d958      	bls.n	8004fe6 <HAL_DMA_IRQHandler+0x30e>
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	4a79      	ldr	r2, [pc, #484]	; (8005120 <HAL_DMA_IRQHandler+0x448>)
 8004f3a:	4293      	cmp	r3, r2
 8004f3c:	d04f      	beq.n	8004fde <HAL_DMA_IRQHandler+0x306>
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	4a78      	ldr	r2, [pc, #480]	; (8005124 <HAL_DMA_IRQHandler+0x44c>)
 8004f44:	4293      	cmp	r3, r2
 8004f46:	d048      	beq.n	8004fda <HAL_DMA_IRQHandler+0x302>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a76      	ldr	r2, [pc, #472]	; (8005128 <HAL_DMA_IRQHandler+0x450>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d040      	beq.n	8004fd4 <HAL_DMA_IRQHandler+0x2fc>
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	4a75      	ldr	r2, [pc, #468]	; (800512c <HAL_DMA_IRQHandler+0x454>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d038      	beq.n	8004fce <HAL_DMA_IRQHandler+0x2f6>
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a73      	ldr	r2, [pc, #460]	; (8005130 <HAL_DMA_IRQHandler+0x458>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d030      	beq.n	8004fc8 <HAL_DMA_IRQHandler+0x2f0>
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a72      	ldr	r2, [pc, #456]	; (8005134 <HAL_DMA_IRQHandler+0x45c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d028      	beq.n	8004fc2 <HAL_DMA_IRQHandler+0x2ea>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	4a69      	ldr	r2, [pc, #420]	; (800511c <HAL_DMA_IRQHandler+0x444>)
 8004f76:	4293      	cmp	r3, r2
 8004f78:	d020      	beq.n	8004fbc <HAL_DMA_IRQHandler+0x2e4>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a6e      	ldr	r2, [pc, #440]	; (8005138 <HAL_DMA_IRQHandler+0x460>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d019      	beq.n	8004fb8 <HAL_DMA_IRQHandler+0x2e0>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a6c      	ldr	r2, [pc, #432]	; (800513c <HAL_DMA_IRQHandler+0x464>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d012      	beq.n	8004fb4 <HAL_DMA_IRQHandler+0x2dc>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a6b      	ldr	r2, [pc, #428]	; (8005140 <HAL_DMA_IRQHandler+0x468>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d00a      	beq.n	8004fae <HAL_DMA_IRQHandler+0x2d6>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a69      	ldr	r2, [pc, #420]	; (8005144 <HAL_DMA_IRQHandler+0x46c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d102      	bne.n	8004fa8 <HAL_DMA_IRQHandler+0x2d0>
 8004fa2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fa6:	e01b      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fa8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fac:	e018      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fb2:	e015      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fb4:	2320      	movs	r3, #32
 8004fb6:	e013      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fb8:	2302      	movs	r3, #2
 8004fba:	e011      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fbc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004fc0:	e00e      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fc2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8004fc6:	e00b      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004fcc:	e008      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fce:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fd2:	e005      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fd4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004fd8:	e002      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fda:	2320      	movs	r3, #32
 8004fdc:	e000      	b.n	8004fe0 <HAL_DMA_IRQHandler+0x308>
 8004fde:	2302      	movs	r3, #2
 8004fe0:	4a59      	ldr	r2, [pc, #356]	; (8005148 <HAL_DMA_IRQHandler+0x470>)
 8004fe2:	6053      	str	r3, [r2, #4]
 8004fe4:	e057      	b.n	8005096 <HAL_DMA_IRQHandler+0x3be>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	4a4d      	ldr	r2, [pc, #308]	; (8005120 <HAL_DMA_IRQHandler+0x448>)
 8004fec:	4293      	cmp	r3, r2
 8004fee:	d04f      	beq.n	8005090 <HAL_DMA_IRQHandler+0x3b8>
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a4b      	ldr	r2, [pc, #300]	; (8005124 <HAL_DMA_IRQHandler+0x44c>)
 8004ff6:	4293      	cmp	r3, r2
 8004ff8:	d048      	beq.n	800508c <HAL_DMA_IRQHandler+0x3b4>
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	4a4a      	ldr	r2, [pc, #296]	; (8005128 <HAL_DMA_IRQHandler+0x450>)
 8005000:	4293      	cmp	r3, r2
 8005002:	d040      	beq.n	8005086 <HAL_DMA_IRQHandler+0x3ae>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a48      	ldr	r2, [pc, #288]	; (800512c <HAL_DMA_IRQHandler+0x454>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d038      	beq.n	8005080 <HAL_DMA_IRQHandler+0x3a8>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a47      	ldr	r2, [pc, #284]	; (8005130 <HAL_DMA_IRQHandler+0x458>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d030      	beq.n	800507a <HAL_DMA_IRQHandler+0x3a2>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	4a45      	ldr	r2, [pc, #276]	; (8005134 <HAL_DMA_IRQHandler+0x45c>)
 800501e:	4293      	cmp	r3, r2
 8005020:	d028      	beq.n	8005074 <HAL_DMA_IRQHandler+0x39c>
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	4a3d      	ldr	r2, [pc, #244]	; (800511c <HAL_DMA_IRQHandler+0x444>)
 8005028:	4293      	cmp	r3, r2
 800502a:	d020      	beq.n	800506e <HAL_DMA_IRQHandler+0x396>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a41      	ldr	r2, [pc, #260]	; (8005138 <HAL_DMA_IRQHandler+0x460>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d019      	beq.n	800506a <HAL_DMA_IRQHandler+0x392>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a40      	ldr	r2, [pc, #256]	; (800513c <HAL_DMA_IRQHandler+0x464>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d012      	beq.n	8005066 <HAL_DMA_IRQHandler+0x38e>
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4a3e      	ldr	r2, [pc, #248]	; (8005140 <HAL_DMA_IRQHandler+0x468>)
 8005046:	4293      	cmp	r3, r2
 8005048:	d00a      	beq.n	8005060 <HAL_DMA_IRQHandler+0x388>
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4a3d      	ldr	r2, [pc, #244]	; (8005144 <HAL_DMA_IRQHandler+0x46c>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d102      	bne.n	800505a <HAL_DMA_IRQHandler+0x382>
 8005054:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005058:	e01b      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 800505a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800505e:	e018      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005060:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005064:	e015      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005066:	2320      	movs	r3, #32
 8005068:	e013      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 800506a:	2302      	movs	r3, #2
 800506c:	e011      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 800506e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005072:	e00e      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005074:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005078:	e00b      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 800507a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800507e:	e008      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005080:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005084:	e005      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005086:	f44f 7300 	mov.w	r3, #512	; 0x200
 800508a:	e002      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 800508c:	2320      	movs	r3, #32
 800508e:	e000      	b.n	8005092 <HAL_DMA_IRQHandler+0x3ba>
 8005090:	2302      	movs	r3, #2
 8005092:	4a2e      	ldr	r2, [pc, #184]	; (800514c <HAL_DMA_IRQHandler+0x474>)
 8005094:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d034      	beq.n	8005110 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050aa:	6878      	ldr	r0, [r7, #4]
 80050ac:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80050ae:	e02f      	b.n	8005110 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b4:	2208      	movs	r2, #8
 80050b6:	409a      	lsls	r2, r3
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4013      	ands	r3, r2
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d028      	beq.n	8005112 <HAL_DMA_IRQHandler+0x43a>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	f003 0308 	and.w	r3, r3, #8
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d023      	beq.n	8005112 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f022 020e 	bic.w	r2, r2, #14
 80050d8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050e2:	2101      	movs	r1, #1
 80050e4:	fa01 f202 	lsl.w	r2, r1, r2
 80050e8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2201      	movs	r2, #1
 80050ee:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2201      	movs	r2, #1
 80050f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2200      	movs	r2, #0
 80050fc:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005104:	2b00      	cmp	r3, #0
 8005106:	d004      	beq.n	8005112 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510c:	6878      	ldr	r0, [r7, #4]
 800510e:	4798      	blx	r3
    }
  }
  return;
 8005110:	bf00      	nop
 8005112:	bf00      	nop
}
 8005114:	3710      	adds	r7, #16
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}
 800511a:	bf00      	nop
 800511c:	40020080 	.word	0x40020080
 8005120:	40020008 	.word	0x40020008
 8005124:	4002001c 	.word	0x4002001c
 8005128:	40020030 	.word	0x40020030
 800512c:	40020044 	.word	0x40020044
 8005130:	40020058 	.word	0x40020058
 8005134:	4002006c 	.word	0x4002006c
 8005138:	40020408 	.word	0x40020408
 800513c:	4002041c 	.word	0x4002041c
 8005140:	40020430 	.word	0x40020430
 8005144:	40020444 	.word	0x40020444
 8005148:	40020400 	.word	0x40020400
 800514c:	40020000 	.word	0x40020000

08005150 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005150:	b480      	push	{r7}
 8005152:	b085      	sub	sp, #20
 8005154:	af00      	add	r7, sp, #0
 8005156:	60f8      	str	r0, [r7, #12]
 8005158:	60b9      	str	r1, [r7, #8]
 800515a:	607a      	str	r2, [r7, #4]
 800515c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005166:	2101      	movs	r1, #1
 8005168:	fa01 f202 	lsl.w	r2, r1, r2
 800516c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2b10      	cmp	r3, #16
 800517c:	d108      	bne.n	8005190 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	687a      	ldr	r2, [r7, #4]
 8005184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800518e:	e007      	b.n	80051a0 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	68ba      	ldr	r2, [r7, #8]
 8005196:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	687a      	ldr	r2, [r7, #4]
 800519e:	60da      	str	r2, [r3, #12]
}
 80051a0:	bf00      	nop
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	bc80      	pop	{r7}
 80051a8:	4770      	bx	lr
	...

080051ac <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80051ac:	b480      	push	{r7}
 80051ae:	b08b      	sub	sp, #44	; 0x2c
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80051b6:	2300      	movs	r3, #0
 80051b8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80051ba:	2300      	movs	r3, #0
 80051bc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051be:	e179      	b.n	80054b4 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80051c0:	2201      	movs	r2, #1
 80051c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051c4:	fa02 f303 	lsl.w	r3, r2, r3
 80051c8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69fa      	ldr	r2, [r7, #28]
 80051d0:	4013      	ands	r3, r2
 80051d2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80051d4:	69ba      	ldr	r2, [r7, #24]
 80051d6:	69fb      	ldr	r3, [r7, #28]
 80051d8:	429a      	cmp	r2, r3
 80051da:	f040 8168 	bne.w	80054ae <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	4a96      	ldr	r2, [pc, #600]	; (800543c <HAL_GPIO_Init+0x290>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d05e      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
 80051e8:	4a94      	ldr	r2, [pc, #592]	; (800543c <HAL_GPIO_Init+0x290>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d875      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 80051ee:	4a94      	ldr	r2, [pc, #592]	; (8005440 <HAL_GPIO_Init+0x294>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d058      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
 80051f4:	4a92      	ldr	r2, [pc, #584]	; (8005440 <HAL_GPIO_Init+0x294>)
 80051f6:	4293      	cmp	r3, r2
 80051f8:	d86f      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 80051fa:	4a92      	ldr	r2, [pc, #584]	; (8005444 <HAL_GPIO_Init+0x298>)
 80051fc:	4293      	cmp	r3, r2
 80051fe:	d052      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
 8005200:	4a90      	ldr	r2, [pc, #576]	; (8005444 <HAL_GPIO_Init+0x298>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d869      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 8005206:	4a90      	ldr	r2, [pc, #576]	; (8005448 <HAL_GPIO_Init+0x29c>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d04c      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
 800520c:	4a8e      	ldr	r2, [pc, #568]	; (8005448 <HAL_GPIO_Init+0x29c>)
 800520e:	4293      	cmp	r3, r2
 8005210:	d863      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 8005212:	4a8e      	ldr	r2, [pc, #568]	; (800544c <HAL_GPIO_Init+0x2a0>)
 8005214:	4293      	cmp	r3, r2
 8005216:	d046      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
 8005218:	4a8c      	ldr	r2, [pc, #560]	; (800544c <HAL_GPIO_Init+0x2a0>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d85d      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 800521e:	2b12      	cmp	r3, #18
 8005220:	d82a      	bhi.n	8005278 <HAL_GPIO_Init+0xcc>
 8005222:	2b12      	cmp	r3, #18
 8005224:	d859      	bhi.n	80052da <HAL_GPIO_Init+0x12e>
 8005226:	a201      	add	r2, pc, #4	; (adr r2, 800522c <HAL_GPIO_Init+0x80>)
 8005228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522c:	080052a7 	.word	0x080052a7
 8005230:	08005281 	.word	0x08005281
 8005234:	08005293 	.word	0x08005293
 8005238:	080052d5 	.word	0x080052d5
 800523c:	080052db 	.word	0x080052db
 8005240:	080052db 	.word	0x080052db
 8005244:	080052db 	.word	0x080052db
 8005248:	080052db 	.word	0x080052db
 800524c:	080052db 	.word	0x080052db
 8005250:	080052db 	.word	0x080052db
 8005254:	080052db 	.word	0x080052db
 8005258:	080052db 	.word	0x080052db
 800525c:	080052db 	.word	0x080052db
 8005260:	080052db 	.word	0x080052db
 8005264:	080052db 	.word	0x080052db
 8005268:	080052db 	.word	0x080052db
 800526c:	080052db 	.word	0x080052db
 8005270:	08005289 	.word	0x08005289
 8005274:	0800529d 	.word	0x0800529d
 8005278:	4a75      	ldr	r2, [pc, #468]	; (8005450 <HAL_GPIO_Init+0x2a4>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d013      	beq.n	80052a6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800527e:	e02c      	b.n	80052da <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005280:	683b      	ldr	r3, [r7, #0]
 8005282:	68db      	ldr	r3, [r3, #12]
 8005284:	623b      	str	r3, [r7, #32]
          break;
 8005286:	e029      	b.n	80052dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	3304      	adds	r3, #4
 800528e:	623b      	str	r3, [r7, #32]
          break;
 8005290:	e024      	b.n	80052dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	3308      	adds	r3, #8
 8005298:	623b      	str	r3, [r7, #32]
          break;
 800529a:	e01f      	b.n	80052dc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	68db      	ldr	r3, [r3, #12]
 80052a0:	330c      	adds	r3, #12
 80052a2:	623b      	str	r3, [r7, #32]
          break;
 80052a4:	e01a      	b.n	80052dc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	689b      	ldr	r3, [r3, #8]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d102      	bne.n	80052b4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80052ae:	2304      	movs	r3, #4
 80052b0:	623b      	str	r3, [r7, #32]
          break;
 80052b2:	e013      	b.n	80052dc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	689b      	ldr	r3, [r3, #8]
 80052b8:	2b01      	cmp	r3, #1
 80052ba:	d105      	bne.n	80052c8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80052bc:	2308      	movs	r3, #8
 80052be:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	69fa      	ldr	r2, [r7, #28]
 80052c4:	611a      	str	r2, [r3, #16]
          break;
 80052c6:	e009      	b.n	80052dc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80052c8:	2308      	movs	r3, #8
 80052ca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	69fa      	ldr	r2, [r7, #28]
 80052d0:	615a      	str	r2, [r3, #20]
          break;
 80052d2:	e003      	b.n	80052dc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80052d4:	2300      	movs	r3, #0
 80052d6:	623b      	str	r3, [r7, #32]
          break;
 80052d8:	e000      	b.n	80052dc <HAL_GPIO_Init+0x130>
          break;
 80052da:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80052dc:	69bb      	ldr	r3, [r7, #24]
 80052de:	2bff      	cmp	r3, #255	; 0xff
 80052e0:	d801      	bhi.n	80052e6 <HAL_GPIO_Init+0x13a>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	e001      	b.n	80052ea <HAL_GPIO_Init+0x13e>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	3304      	adds	r3, #4
 80052ea:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80052ec:	69bb      	ldr	r3, [r7, #24]
 80052ee:	2bff      	cmp	r3, #255	; 0xff
 80052f0:	d802      	bhi.n	80052f8 <HAL_GPIO_Init+0x14c>
 80052f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052f4:	009b      	lsls	r3, r3, #2
 80052f6:	e002      	b.n	80052fe <HAL_GPIO_Init+0x152>
 80052f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fa:	3b08      	subs	r3, #8
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	210f      	movs	r1, #15
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	fa01 f303 	lsl.w	r3, r1, r3
 800530c:	43db      	mvns	r3, r3
 800530e:	401a      	ands	r2, r3
 8005310:	6a39      	ldr	r1, [r7, #32]
 8005312:	693b      	ldr	r3, [r7, #16]
 8005314:	fa01 f303 	lsl.w	r3, r1, r3
 8005318:	431a      	orrs	r2, r3
 800531a:	697b      	ldr	r3, [r7, #20]
 800531c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005326:	2b00      	cmp	r3, #0
 8005328:	f000 80c1 	beq.w	80054ae <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800532c:	4b49      	ldr	r3, [pc, #292]	; (8005454 <HAL_GPIO_Init+0x2a8>)
 800532e:	699b      	ldr	r3, [r3, #24]
 8005330:	4a48      	ldr	r2, [pc, #288]	; (8005454 <HAL_GPIO_Init+0x2a8>)
 8005332:	f043 0301 	orr.w	r3, r3, #1
 8005336:	6193      	str	r3, [r2, #24]
 8005338:	4b46      	ldr	r3, [pc, #280]	; (8005454 <HAL_GPIO_Init+0x2a8>)
 800533a:	699b      	ldr	r3, [r3, #24]
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	60bb      	str	r3, [r7, #8]
 8005342:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005344:	4a44      	ldr	r2, [pc, #272]	; (8005458 <HAL_GPIO_Init+0x2ac>)
 8005346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005348:	089b      	lsrs	r3, r3, #2
 800534a:	3302      	adds	r3, #2
 800534c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005350:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005354:	f003 0303 	and.w	r3, r3, #3
 8005358:	009b      	lsls	r3, r3, #2
 800535a:	220f      	movs	r2, #15
 800535c:	fa02 f303 	lsl.w	r3, r2, r3
 8005360:	43db      	mvns	r3, r3
 8005362:	68fa      	ldr	r2, [r7, #12]
 8005364:	4013      	ands	r3, r2
 8005366:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	4a3c      	ldr	r2, [pc, #240]	; (800545c <HAL_GPIO_Init+0x2b0>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d01f      	beq.n	80053b0 <HAL_GPIO_Init+0x204>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	4a3b      	ldr	r2, [pc, #236]	; (8005460 <HAL_GPIO_Init+0x2b4>)
 8005374:	4293      	cmp	r3, r2
 8005376:	d019      	beq.n	80053ac <HAL_GPIO_Init+0x200>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	4a3a      	ldr	r2, [pc, #232]	; (8005464 <HAL_GPIO_Init+0x2b8>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d013      	beq.n	80053a8 <HAL_GPIO_Init+0x1fc>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	4a39      	ldr	r2, [pc, #228]	; (8005468 <HAL_GPIO_Init+0x2bc>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d00d      	beq.n	80053a4 <HAL_GPIO_Init+0x1f8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	4a38      	ldr	r2, [pc, #224]	; (800546c <HAL_GPIO_Init+0x2c0>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d007      	beq.n	80053a0 <HAL_GPIO_Init+0x1f4>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	4a37      	ldr	r2, [pc, #220]	; (8005470 <HAL_GPIO_Init+0x2c4>)
 8005394:	4293      	cmp	r3, r2
 8005396:	d101      	bne.n	800539c <HAL_GPIO_Init+0x1f0>
 8005398:	2305      	movs	r3, #5
 800539a:	e00a      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 800539c:	2306      	movs	r3, #6
 800539e:	e008      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 80053a0:	2304      	movs	r3, #4
 80053a2:	e006      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 80053a4:	2303      	movs	r3, #3
 80053a6:	e004      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 80053a8:	2302      	movs	r3, #2
 80053aa:	e002      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 80053ac:	2301      	movs	r3, #1
 80053ae:	e000      	b.n	80053b2 <HAL_GPIO_Init+0x206>
 80053b0:	2300      	movs	r3, #0
 80053b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80053b4:	f002 0203 	and.w	r2, r2, #3
 80053b8:	0092      	lsls	r2, r2, #2
 80053ba:	4093      	lsls	r3, r2
 80053bc:	68fa      	ldr	r2, [r7, #12]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80053c2:	4925      	ldr	r1, [pc, #148]	; (8005458 <HAL_GPIO_Init+0x2ac>)
 80053c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053c6:	089b      	lsrs	r3, r3, #2
 80053c8:	3302      	adds	r3, #2
 80053ca:	68fa      	ldr	r2, [r7, #12]
 80053cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d006      	beq.n	80053ea <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80053dc:	4b25      	ldr	r3, [pc, #148]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	4924      	ldr	r1, [pc, #144]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	608b      	str	r3, [r1, #8]
 80053e8:	e006      	b.n	80053f8 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80053ea:	4b22      	ldr	r3, [pc, #136]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 80053ec:	689a      	ldr	r2, [r3, #8]
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	43db      	mvns	r3, r3
 80053f2:	4920      	ldr	r1, [pc, #128]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 80053f4:	4013      	ands	r3, r2
 80053f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80053f8:	683b      	ldr	r3, [r7, #0]
 80053fa:	685b      	ldr	r3, [r3, #4]
 80053fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d006      	beq.n	8005412 <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005404:	4b1b      	ldr	r3, [pc, #108]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	491a      	ldr	r1, [pc, #104]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	4313      	orrs	r3, r2
 800540e:	60cb      	str	r3, [r1, #12]
 8005410:	e006      	b.n	8005420 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005412:	4b18      	ldr	r3, [pc, #96]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 8005414:	68da      	ldr	r2, [r3, #12]
 8005416:	69bb      	ldr	r3, [r7, #24]
 8005418:	43db      	mvns	r3, r3
 800541a:	4916      	ldr	r1, [pc, #88]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 800541c:	4013      	ands	r3, r2
 800541e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005420:	683b      	ldr	r3, [r7, #0]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005428:	2b00      	cmp	r3, #0
 800542a:	d025      	beq.n	8005478 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800542c:	4b11      	ldr	r3, [pc, #68]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 800542e:	685a      	ldr	r2, [r3, #4]
 8005430:	4910      	ldr	r1, [pc, #64]	; (8005474 <HAL_GPIO_Init+0x2c8>)
 8005432:	69bb      	ldr	r3, [r7, #24]
 8005434:	4313      	orrs	r3, r2
 8005436:	604b      	str	r3, [r1, #4]
 8005438:	e025      	b.n	8005486 <HAL_GPIO_Init+0x2da>
 800543a:	bf00      	nop
 800543c:	10320000 	.word	0x10320000
 8005440:	10310000 	.word	0x10310000
 8005444:	10220000 	.word	0x10220000
 8005448:	10210000 	.word	0x10210000
 800544c:	10120000 	.word	0x10120000
 8005450:	10110000 	.word	0x10110000
 8005454:	40021000 	.word	0x40021000
 8005458:	40010000 	.word	0x40010000
 800545c:	40010800 	.word	0x40010800
 8005460:	40010c00 	.word	0x40010c00
 8005464:	40011000 	.word	0x40011000
 8005468:	40011400 	.word	0x40011400
 800546c:	40011800 	.word	0x40011800
 8005470:	40011c00 	.word	0x40011c00
 8005474:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005478:	4b15      	ldr	r3, [pc, #84]	; (80054d0 <HAL_GPIO_Init+0x324>)
 800547a:	685a      	ldr	r2, [r3, #4]
 800547c:	69bb      	ldr	r3, [r7, #24]
 800547e:	43db      	mvns	r3, r3
 8005480:	4913      	ldr	r1, [pc, #76]	; (80054d0 <HAL_GPIO_Init+0x324>)
 8005482:	4013      	ands	r3, r2
 8005484:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d006      	beq.n	80054a0 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005492:	4b0f      	ldr	r3, [pc, #60]	; (80054d0 <HAL_GPIO_Init+0x324>)
 8005494:	681a      	ldr	r2, [r3, #0]
 8005496:	490e      	ldr	r1, [pc, #56]	; (80054d0 <HAL_GPIO_Init+0x324>)
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	4313      	orrs	r3, r2
 800549c:	600b      	str	r3, [r1, #0]
 800549e:	e006      	b.n	80054ae <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <HAL_GPIO_Init+0x324>)
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	69bb      	ldr	r3, [r7, #24]
 80054a6:	43db      	mvns	r3, r3
 80054a8:	4909      	ldr	r1, [pc, #36]	; (80054d0 <HAL_GPIO_Init+0x324>)
 80054aa:	4013      	ands	r3, r2
 80054ac:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80054ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054b0:	3301      	adds	r3, #1
 80054b2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	681a      	ldr	r2, [r3, #0]
 80054b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ba:	fa22 f303 	lsr.w	r3, r2, r3
 80054be:	2b00      	cmp	r3, #0
 80054c0:	f47f ae7e 	bne.w	80051c0 <HAL_GPIO_Init+0x14>
  }
}
 80054c4:	bf00      	nop
 80054c6:	bf00      	nop
 80054c8:	372c      	adds	r7, #44	; 0x2c
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bc80      	pop	{r7}
 80054ce:	4770      	bx	lr
 80054d0:	40010400 	.word	0x40010400

080054d4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b085      	sub	sp, #20
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
 80054dc:	460b      	mov	r3, r1
 80054de:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	689a      	ldr	r2, [r3, #8]
 80054e4:	887b      	ldrh	r3, [r7, #2]
 80054e6:	4013      	ands	r3, r2
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d002      	beq.n	80054f2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80054ec:	2301      	movs	r3, #1
 80054ee:	73fb      	strb	r3, [r7, #15]
 80054f0:	e001      	b.n	80054f6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80054f2:	2300      	movs	r3, #0
 80054f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80054f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	3714      	adds	r7, #20
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bc80      	pop	{r7}
 8005500:	4770      	bx	lr

08005502 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005502:	b480      	push	{r7}
 8005504:	b083      	sub	sp, #12
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	460b      	mov	r3, r1
 800550c:	807b      	strh	r3, [r7, #2]
 800550e:	4613      	mov	r3, r2
 8005510:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005512:	787b      	ldrb	r3, [r7, #1]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d003      	beq.n	8005520 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005518:	887a      	ldrh	r2, [r7, #2]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800551e:	e003      	b.n	8005528 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005520:	887b      	ldrh	r3, [r7, #2]
 8005522:	041a      	lsls	r2, r3, #16
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	611a      	str	r2, [r3, #16]
}
 8005528:	bf00      	nop
 800552a:	370c      	adds	r7, #12
 800552c:	46bd      	mov	sp, r7
 800552e:	bc80      	pop	{r7}
 8005530:	4770      	bx	lr
	...

08005534 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b082      	sub	sp, #8
 8005538:	af00      	add	r7, sp, #0
 800553a:	4603      	mov	r3, r0
 800553c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800553e:	4b08      	ldr	r3, [pc, #32]	; (8005560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005540:	695a      	ldr	r2, [r3, #20]
 8005542:	88fb      	ldrh	r3, [r7, #6]
 8005544:	4013      	ands	r3, r2
 8005546:	2b00      	cmp	r3, #0
 8005548:	d006      	beq.n	8005558 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800554a:	4a05      	ldr	r2, [pc, #20]	; (8005560 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800554c:	88fb      	ldrh	r3, [r7, #6]
 800554e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005550:	88fb      	ldrh	r3, [r7, #6]
 8005552:	4618      	mov	r0, r3
 8005554:	f7fd f9ce 	bl	80028f4 <HAL_GPIO_EXTI_Callback>
  }
}
 8005558:	bf00      	nop
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	40010400 	.word	0x40010400

08005564 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005564:	b580      	push	{r7, lr}
 8005566:	b084      	sub	sp, #16
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d101      	bne.n	8005576 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	e12b      	b.n	80057ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800557c:	b2db      	uxtb	r3, r3
 800557e:	2b00      	cmp	r3, #0
 8005580:	d106      	bne.n	8005590 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f7fd ff6e 	bl	800346c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2224      	movs	r2, #36	; 0x24
 8005594:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681a      	ldr	r2, [r3, #0]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f022 0201 	bic.w	r2, r2, #1
 80055a6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	681a      	ldr	r2, [r3, #0]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80055b6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80055c6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80055c8:	f002 fa32 	bl	8007a30 <HAL_RCC_GetPCLK1Freq>
 80055cc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	685b      	ldr	r3, [r3, #4]
 80055d2:	4a81      	ldr	r2, [pc, #516]	; (80057d8 <HAL_I2C_Init+0x274>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d807      	bhi.n	80055e8 <HAL_I2C_Init+0x84>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	4a80      	ldr	r2, [pc, #512]	; (80057dc <HAL_I2C_Init+0x278>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	bf94      	ite	ls
 80055e0:	2301      	movls	r3, #1
 80055e2:	2300      	movhi	r3, #0
 80055e4:	b2db      	uxtb	r3, r3
 80055e6:	e006      	b.n	80055f6 <HAL_I2C_Init+0x92>
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	4a7d      	ldr	r2, [pc, #500]	; (80057e0 <HAL_I2C_Init+0x27c>)
 80055ec:	4293      	cmp	r3, r2
 80055ee:	bf94      	ite	ls
 80055f0:	2301      	movls	r3, #1
 80055f2:	2300      	movhi	r3, #0
 80055f4:	b2db      	uxtb	r3, r3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	e0e7      	b.n	80057ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	4a78      	ldr	r2, [pc, #480]	; (80057e4 <HAL_I2C_Init+0x280>)
 8005602:	fba2 2303 	umull	r2, r3, r2, r3
 8005606:	0c9b      	lsrs	r3, r3, #18
 8005608:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	430a      	orrs	r2, r1
 800561c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	6a1b      	ldr	r3, [r3, #32]
 8005624:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	685b      	ldr	r3, [r3, #4]
 800562c:	4a6a      	ldr	r2, [pc, #424]	; (80057d8 <HAL_I2C_Init+0x274>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d802      	bhi.n	8005638 <HAL_I2C_Init+0xd4>
 8005632:	68bb      	ldr	r3, [r7, #8]
 8005634:	3301      	adds	r3, #1
 8005636:	e009      	b.n	800564c <HAL_I2C_Init+0xe8>
 8005638:	68bb      	ldr	r3, [r7, #8]
 800563a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800563e:	fb02 f303 	mul.w	r3, r2, r3
 8005642:	4a69      	ldr	r2, [pc, #420]	; (80057e8 <HAL_I2C_Init+0x284>)
 8005644:	fba2 2303 	umull	r2, r3, r2, r3
 8005648:	099b      	lsrs	r3, r3, #6
 800564a:	3301      	adds	r3, #1
 800564c:	687a      	ldr	r2, [r7, #4]
 800564e:	6812      	ldr	r2, [r2, #0]
 8005650:	430b      	orrs	r3, r1
 8005652:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	69db      	ldr	r3, [r3, #28]
 800565a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800565e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	685b      	ldr	r3, [r3, #4]
 8005666:	495c      	ldr	r1, [pc, #368]	; (80057d8 <HAL_I2C_Init+0x274>)
 8005668:	428b      	cmp	r3, r1
 800566a:	d819      	bhi.n	80056a0 <HAL_I2C_Init+0x13c>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	1e59      	subs	r1, r3, #1
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	005b      	lsls	r3, r3, #1
 8005676:	fbb1 f3f3 	udiv	r3, r1, r3
 800567a:	1c59      	adds	r1, r3, #1
 800567c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005680:	400b      	ands	r3, r1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d00a      	beq.n	800569c <HAL_I2C_Init+0x138>
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	1e59      	subs	r1, r3, #1
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	005b      	lsls	r3, r3, #1
 8005690:	fbb1 f3f3 	udiv	r3, r1, r3
 8005694:	3301      	adds	r3, #1
 8005696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800569a:	e051      	b.n	8005740 <HAL_I2C_Init+0x1dc>
 800569c:	2304      	movs	r3, #4
 800569e:	e04f      	b.n	8005740 <HAL_I2C_Init+0x1dc>
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d111      	bne.n	80056cc <HAL_I2C_Init+0x168>
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	1e58      	subs	r0, r3, #1
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6859      	ldr	r1, [r3, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	005b      	lsls	r3, r3, #1
 80056b4:	440b      	add	r3, r1
 80056b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80056ba:	3301      	adds	r3, #1
 80056bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	bf0c      	ite	eq
 80056c4:	2301      	moveq	r3, #1
 80056c6:	2300      	movne	r3, #0
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	e012      	b.n	80056f2 <HAL_I2C_Init+0x18e>
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	1e58      	subs	r0, r3, #1
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6859      	ldr	r1, [r3, #4]
 80056d4:	460b      	mov	r3, r1
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	440b      	add	r3, r1
 80056da:	0099      	lsls	r1, r3, #2
 80056dc:	440b      	add	r3, r1
 80056de:	fbb0 f3f3 	udiv	r3, r0, r3
 80056e2:	3301      	adds	r3, #1
 80056e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	bf0c      	ite	eq
 80056ec:	2301      	moveq	r3, #1
 80056ee:	2300      	movne	r3, #0
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d001      	beq.n	80056fa <HAL_I2C_Init+0x196>
 80056f6:	2301      	movs	r3, #1
 80056f8:	e022      	b.n	8005740 <HAL_I2C_Init+0x1dc>
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	689b      	ldr	r3, [r3, #8]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d10e      	bne.n	8005720 <HAL_I2C_Init+0x1bc>
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	1e58      	subs	r0, r3, #1
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	6859      	ldr	r1, [r3, #4]
 800570a:	460b      	mov	r3, r1
 800570c:	005b      	lsls	r3, r3, #1
 800570e:	440b      	add	r3, r1
 8005710:	fbb0 f3f3 	udiv	r3, r0, r3
 8005714:	3301      	adds	r3, #1
 8005716:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800571a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800571e:	e00f      	b.n	8005740 <HAL_I2C_Init+0x1dc>
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	1e58      	subs	r0, r3, #1
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6859      	ldr	r1, [r3, #4]
 8005728:	460b      	mov	r3, r1
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	440b      	add	r3, r1
 800572e:	0099      	lsls	r1, r3, #2
 8005730:	440b      	add	r3, r1
 8005732:	fbb0 f3f3 	udiv	r3, r0, r3
 8005736:	3301      	adds	r3, #1
 8005738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800573c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005740:	6879      	ldr	r1, [r7, #4]
 8005742:	6809      	ldr	r1, [r1, #0]
 8005744:	4313      	orrs	r3, r2
 8005746:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	69da      	ldr	r2, [r3, #28]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a1b      	ldr	r3, [r3, #32]
 800575a:	431a      	orrs	r2, r3
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800576e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	6911      	ldr	r1, [r2, #16]
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	68d2      	ldr	r2, [r2, #12]
 800577a:	4311      	orrs	r1, r2
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	6812      	ldr	r2, [r2, #0]
 8005780:	430b      	orrs	r3, r1
 8005782:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	68db      	ldr	r3, [r3, #12]
 800578a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	695a      	ldr	r2, [r3, #20]
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	699b      	ldr	r3, [r3, #24]
 8005796:	431a      	orrs	r2, r3
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	430a      	orrs	r2, r1
 800579e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	681a      	ldr	r2, [r3, #0]
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f042 0201 	orr.w	r2, r2, #1
 80057ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	2220      	movs	r2, #32
 80057ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	2200      	movs	r2, #0
 80057c2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	000186a0 	.word	0x000186a0
 80057dc:	001e847f 	.word	0x001e847f
 80057e0:	003d08ff 	.word	0x003d08ff
 80057e4:	431bde83 	.word	0x431bde83
 80057e8:	10624dd3 	.word	0x10624dd3

080057ec <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80057ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80057ee:	b08b      	sub	sp, #44	; 0x2c
 80057f0:	af06      	add	r7, sp, #24
 80057f2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d101      	bne.n	80057fe <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80057fa:	2301      	movs	r3, #1
 80057fc:	e0f1      	b.n	80059e2 <HAL_PCD_Init+0x1f6>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d106      	bne.n	8005818 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f00b fffc 	bl	8011810 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2203      	movs	r2, #3
 800581c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4618      	mov	r0, r3
 8005826:	f005 f9df 	bl	800abe8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	603b      	str	r3, [r7, #0]
 8005830:	687e      	ldr	r6, [r7, #4]
 8005832:	466d      	mov	r5, sp
 8005834:	f106 0410 	add.w	r4, r6, #16
 8005838:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800583a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800583c:	6823      	ldr	r3, [r4, #0]
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	1d33      	adds	r3, r6, #4
 8005842:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005844:	6838      	ldr	r0, [r7, #0]
 8005846:	f005 f9a9 	bl	800ab9c <USB_CoreInit>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d005      	beq.n	800585c <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8005858:	2301      	movs	r3, #1
 800585a:	e0c2      	b.n	80059e2 <HAL_PCD_Init+0x1f6>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	2100      	movs	r1, #0
 8005862:	4618      	mov	r0, r3
 8005864:	f005 f9da 	bl	800ac1c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005868:	2300      	movs	r3, #0
 800586a:	73fb      	strb	r3, [r7, #15]
 800586c:	e040      	b.n	80058f0 <HAL_PCD_Init+0x104>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800586e:	7bfb      	ldrb	r3, [r7, #15]
 8005870:	6879      	ldr	r1, [r7, #4]
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	4613      	mov	r3, r2
 8005876:	009b      	lsls	r3, r3, #2
 8005878:	4413      	add	r3, r2
 800587a:	00db      	lsls	r3, r3, #3
 800587c:	440b      	add	r3, r1
 800587e:	3301      	adds	r3, #1
 8005880:	2201      	movs	r2, #1
 8005882:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005884:	7bfb      	ldrb	r3, [r7, #15]
 8005886:	6879      	ldr	r1, [r7, #4]
 8005888:	1c5a      	adds	r2, r3, #1
 800588a:	4613      	mov	r3, r2
 800588c:	009b      	lsls	r3, r3, #2
 800588e:	4413      	add	r3, r2
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	440b      	add	r3, r1
 8005894:	7bfa      	ldrb	r2, [r7, #15]
 8005896:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005898:	7bfb      	ldrb	r3, [r7, #15]
 800589a:	6879      	ldr	r1, [r7, #4]
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	4613      	mov	r3, r2
 80058a0:	009b      	lsls	r3, r3, #2
 80058a2:	4413      	add	r3, r2
 80058a4:	00db      	lsls	r3, r3, #3
 80058a6:	440b      	add	r3, r1
 80058a8:	3303      	adds	r3, #3
 80058aa:	2200      	movs	r2, #0
 80058ac:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80058ae:	7bfa      	ldrb	r2, [r7, #15]
 80058b0:	6879      	ldr	r1, [r7, #4]
 80058b2:	4613      	mov	r3, r2
 80058b4:	009b      	lsls	r3, r3, #2
 80058b6:	4413      	add	r3, r2
 80058b8:	00db      	lsls	r3, r3, #3
 80058ba:	440b      	add	r3, r1
 80058bc:	3338      	adds	r3, #56	; 0x38
 80058be:	2200      	movs	r2, #0
 80058c0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80058c2:	7bfa      	ldrb	r2, [r7, #15]
 80058c4:	6879      	ldr	r1, [r7, #4]
 80058c6:	4613      	mov	r3, r2
 80058c8:	009b      	lsls	r3, r3, #2
 80058ca:	4413      	add	r3, r2
 80058cc:	00db      	lsls	r3, r3, #3
 80058ce:	440b      	add	r3, r1
 80058d0:	333c      	adds	r3, #60	; 0x3c
 80058d2:	2200      	movs	r2, #0
 80058d4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80058d6:	7bfa      	ldrb	r2, [r7, #15]
 80058d8:	6879      	ldr	r1, [r7, #4]
 80058da:	4613      	mov	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4413      	add	r3, r2
 80058e0:	00db      	lsls	r3, r3, #3
 80058e2:	440b      	add	r3, r1
 80058e4:	3340      	adds	r3, #64	; 0x40
 80058e6:	2200      	movs	r2, #0
 80058e8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
 80058ec:	3301      	adds	r3, #1
 80058ee:	73fb      	strb	r3, [r7, #15]
 80058f0:	7bfa      	ldrb	r2, [r7, #15]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	685b      	ldr	r3, [r3, #4]
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d3b9      	bcc.n	800586e <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058fa:	2300      	movs	r3, #0
 80058fc:	73fb      	strb	r3, [r7, #15]
 80058fe:	e044      	b.n	800598a <HAL_PCD_Init+0x19e>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005900:	7bfa      	ldrb	r2, [r7, #15]
 8005902:	6879      	ldr	r1, [r7, #4]
 8005904:	4613      	mov	r3, r2
 8005906:	009b      	lsls	r3, r3, #2
 8005908:	4413      	add	r3, r2
 800590a:	00db      	lsls	r3, r3, #3
 800590c:	440b      	add	r3, r1
 800590e:	f203 1369 	addw	r3, r3, #361	; 0x169
 8005912:	2200      	movs	r2, #0
 8005914:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005916:	7bfa      	ldrb	r2, [r7, #15]
 8005918:	6879      	ldr	r1, [r7, #4]
 800591a:	4613      	mov	r3, r2
 800591c:	009b      	lsls	r3, r3, #2
 800591e:	4413      	add	r3, r2
 8005920:	00db      	lsls	r3, r3, #3
 8005922:	440b      	add	r3, r1
 8005924:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005928:	7bfa      	ldrb	r2, [r7, #15]
 800592a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800592c:	7bfa      	ldrb	r2, [r7, #15]
 800592e:	6879      	ldr	r1, [r7, #4]
 8005930:	4613      	mov	r3, r2
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	4413      	add	r3, r2
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	440b      	add	r3, r1
 800593a:	f203 136b 	addw	r3, r3, #363	; 0x16b
 800593e:	2200      	movs	r2, #0
 8005940:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005942:	7bfa      	ldrb	r2, [r7, #15]
 8005944:	6879      	ldr	r1, [r7, #4]
 8005946:	4613      	mov	r3, r2
 8005948:	009b      	lsls	r3, r3, #2
 800594a:	4413      	add	r3, r2
 800594c:	00db      	lsls	r3, r3, #3
 800594e:	440b      	add	r3, r1
 8005950:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8005954:	2200      	movs	r2, #0
 8005956:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005958:	7bfa      	ldrb	r2, [r7, #15]
 800595a:	6879      	ldr	r1, [r7, #4]
 800595c:	4613      	mov	r3, r2
 800595e:	009b      	lsls	r3, r3, #2
 8005960:	4413      	add	r3, r2
 8005962:	00db      	lsls	r3, r3, #3
 8005964:	440b      	add	r3, r1
 8005966:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 800596a:	2200      	movs	r2, #0
 800596c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800596e:	7bfa      	ldrb	r2, [r7, #15]
 8005970:	6879      	ldr	r1, [r7, #4]
 8005972:	4613      	mov	r3, r2
 8005974:	009b      	lsls	r3, r3, #2
 8005976:	4413      	add	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	440b      	add	r3, r1
 800597c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8005980:	2200      	movs	r2, #0
 8005982:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005984:	7bfb      	ldrb	r3, [r7, #15]
 8005986:	3301      	adds	r3, #1
 8005988:	73fb      	strb	r3, [r7, #15]
 800598a:	7bfa      	ldrb	r2, [r7, #15]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	685b      	ldr	r3, [r3, #4]
 8005990:	429a      	cmp	r2, r3
 8005992:	d3b5      	bcc.n	8005900 <HAL_PCD_Init+0x114>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	603b      	str	r3, [r7, #0]
 800599a:	687e      	ldr	r6, [r7, #4]
 800599c:	466d      	mov	r5, sp
 800599e:	f106 0410 	add.w	r4, r6, #16
 80059a2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80059a4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80059a6:	6823      	ldr	r3, [r4, #0]
 80059a8:	602b      	str	r3, [r5, #0]
 80059aa:	1d33      	adds	r3, r6, #4
 80059ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80059ae:	6838      	ldr	r0, [r7, #0]
 80059b0:	f005 f940 	bl	800ac34 <USB_DevInit>
 80059b4:	4603      	mov	r3, r0
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d005      	beq.n	80059c6 <HAL_PCD_Init+0x1da>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2202      	movs	r2, #2
 80059be:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e00d      	b.n	80059e2 <HAL_PCD_Init+0x1f6>
  }

  hpcd->USB_Address = 0U;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2200      	movs	r2, #0
 80059ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2201      	movs	r2, #1
 80059d2:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4618      	mov	r0, r3
 80059dc:	f007 fbc1 	bl	800d162 <USB_DevDisconnect>

  return HAL_OK;
 80059e0:	2300      	movs	r3, #0
}
 80059e2:	4618      	mov	r0, r3
 80059e4:	3714      	adds	r7, #20
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080059ea <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b082      	sub	sp, #8
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	d101      	bne.n	8005a00 <HAL_PCD_Start+0x16>
 80059fc:	2302      	movs	r3, #2
 80059fe:	e016      	b.n	8005a2e <HAL_PCD_Start+0x44>
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f005 f8d5 	bl	800abbc <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8005a12:	2101      	movs	r1, #1
 8005a14:	6878      	ldr	r0, [r7, #4]
 8005a16:	f00c f94a 	bl	8011cae <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4618      	mov	r0, r3
 8005a20:	f007 fb95 	bl	800d14e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005a2c:	2300      	movs	r3, #0
}
 8005a2e:	4618      	mov	r0, r3
 8005a30:	3708      	adds	r7, #8
 8005a32:	46bd      	mov	sp, r7
 8005a34:	bd80      	pop	{r7, pc}

08005a36 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005a36:	b580      	push	{r7, lr}
 8005a38:	b088      	sub	sp, #32
 8005a3a:	af00      	add	r7, sp, #0
 8005a3c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f007 fb97 	bl	800d176 <USB_ReadInterrupts>
 8005a48:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d003      	beq.n	8005a5c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f000 fb04 	bl	8006062 <PCD_EP_ISR_Handler>

    return;
 8005a5a:	e119      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8005a5c:	69bb      	ldr	r3, [r7, #24]
 8005a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d013      	beq.n	8005a8e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a78:	b292      	uxth	r2, r2
 8005a7a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f00b ff41 	bl	8011906 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8005a84:	2100      	movs	r1, #0
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f000 f905 	bl	8005c96 <HAL_PCD_SetAddress>

    return;
 8005a8c:	e100      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d00c      	beq.n	8005ab2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005aa0:	b29a      	uxth	r2, r3
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005aaa:	b292      	uxth	r2, r2
 8005aac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005ab0:	e0ee      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8005ab2:	69bb      	ldr	r3, [r7, #24]
 8005ab4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d00c      	beq.n	8005ad6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ac4:	b29a      	uxth	r2, r3
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ace:	b292      	uxth	r2, r2
 8005ad0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005ad4:	e0dc      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8005ad6:	69bb      	ldr	r3, [r7, #24]
 8005ad8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d027      	beq.n	8005b30 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	f022 0204 	bic.w	r2, r2, #4
 8005af2:	b292      	uxth	r2, r2
 8005af4:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b00:	b29a      	uxth	r2, r3
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f022 0208 	bic.w	r2, r2, #8
 8005b0a:	b292      	uxth	r2, r2
 8005b0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f00b ff31 	bl	8011978 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005b1e:	b29a      	uxth	r2, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005b28:	b292      	uxth	r2, r2
 8005b2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005b2e:	e0af      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8005b30:	69bb      	ldr	r3, [r7, #24]
 8005b32:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	f000 8083 	beq.w	8005c42 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	77fb      	strb	r3, [r7, #31]
 8005b40:	e010      	b.n	8005b64 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	461a      	mov	r2, r3
 8005b48:	7ffb      	ldrb	r3, [r7, #31]
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	441a      	add	r2, r3
 8005b4e:	7ffb      	ldrb	r3, [r7, #31]
 8005b50:	8812      	ldrh	r2, [r2, #0]
 8005b52:	b292      	uxth	r2, r2
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	3320      	adds	r3, #32
 8005b58:	443b      	add	r3, r7
 8005b5a:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8005b5e:	7ffb      	ldrb	r3, [r7, #31]
 8005b60:	3301      	adds	r3, #1
 8005b62:	77fb      	strb	r3, [r7, #31]
 8005b64:	7ffb      	ldrb	r3, [r7, #31]
 8005b66:	2b07      	cmp	r3, #7
 8005b68:	d9eb      	bls.n	8005b42 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b72:	b29a      	uxth	r2, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f042 0201 	orr.w	r2, r2, #1
 8005b7c:	b292      	uxth	r2, r2
 8005b7e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b8a:	b29a      	uxth	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f022 0201 	bic.w	r2, r2, #1
 8005b94:	b292      	uxth	r2, r2
 8005b96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8005b9a:	bf00      	nop
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005ba4:	b29b      	uxth	r3, r3
 8005ba6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d0f6      	beq.n	8005b9c <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005bc0:	b292      	uxth	r2, r2
 8005bc2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8005bc6:	2300      	movs	r3, #0
 8005bc8:	77fb      	strb	r3, [r7, #31]
 8005bca:	e00f      	b.n	8005bec <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8005bcc:	7ffb      	ldrb	r3, [r7, #31]
 8005bce:	687a      	ldr	r2, [r7, #4]
 8005bd0:	6812      	ldr	r2, [r2, #0]
 8005bd2:	4611      	mov	r1, r2
 8005bd4:	7ffa      	ldrb	r2, [r7, #31]
 8005bd6:	0092      	lsls	r2, r2, #2
 8005bd8:	440a      	add	r2, r1
 8005bda:	005b      	lsls	r3, r3, #1
 8005bdc:	3320      	adds	r3, #32
 8005bde:	443b      	add	r3, r7
 8005be0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005be4:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8005be6:	7ffb      	ldrb	r3, [r7, #31]
 8005be8:	3301      	adds	r3, #1
 8005bea:	77fb      	strb	r3, [r7, #31]
 8005bec:	7ffb      	ldrb	r3, [r7, #31]
 8005bee:	2b07      	cmp	r3, #7
 8005bf0:	d9ec      	bls.n	8005bcc <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005bfa:	b29a      	uxth	r2, r3
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f042 0208 	orr.w	r2, r2, #8
 8005c04:	b292      	uxth	r2, r2
 8005c06:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005c12:	b29a      	uxth	r2, r3
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c1c:	b292      	uxth	r2, r2
 8005c1e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005c2a:	b29a      	uxth	r2, r3
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f042 0204 	orr.w	r2, r2, #4
 8005c34:	b292      	uxth	r2, r2
 8005c36:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8005c3a:	6878      	ldr	r0, [r7, #4]
 8005c3c:	f00b fe82 	bl	8011944 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005c40:	e026      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8005c42:	69bb      	ldr	r3, [r7, #24]
 8005c44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00f      	beq.n	8005c6c <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005c5e:	b292      	uxth	r2, r2
 8005c60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f00b fe40 	bl	80118ea <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8005c6a:	e011      	b.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8005c6c:	69bb      	ldr	r3, [r7, #24]
 8005c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d00c      	beq.n	8005c90 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005c88:	b292      	uxth	r2, r2
 8005c8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    return;
 8005c8e:	bf00      	nop
  }
}
 8005c90:	3720      	adds	r7, #32
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bd80      	pop	{r7, pc}

08005c96 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005c96:	b580      	push	{r7, lr}
 8005c98:	b082      	sub	sp, #8
 8005c9a:	af00      	add	r7, sp, #0
 8005c9c:	6078      	str	r0, [r7, #4]
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005ca8:	2b01      	cmp	r3, #1
 8005caa:	d101      	bne.n	8005cb0 <HAL_PCD_SetAddress+0x1a>
 8005cac:	2302      	movs	r3, #2
 8005cae:	e013      	b.n	8005cd8 <HAL_PCD_SetAddress+0x42>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	78fa      	ldrb	r2, [r7, #3]
 8005cbc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	78fa      	ldrb	r2, [r7, #3]
 8005cc6:	4611      	mov	r1, r2
 8005cc8:	4618      	mov	r0, r3
 8005cca:	f007 fa2d 	bl	800d128 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	3708      	adds	r7, #8
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	461a      	mov	r2, r3
 8005cee:	4603      	mov	r3, r0
 8005cf0:	70fb      	strb	r3, [r7, #3]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	803b      	strh	r3, [r7, #0]
 8005cf6:	4613      	mov	r3, r2
 8005cf8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005cfe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	da0e      	bge.n	8005d24 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d06:	78fb      	ldrb	r3, [r7, #3]
 8005d08:	f003 0307 	and.w	r3, r3, #7
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	4613      	mov	r3, r2
 8005d10:	009b      	lsls	r3, r3, #2
 8005d12:	4413      	add	r3, r2
 8005d14:	00db      	lsls	r3, r3, #3
 8005d16:	687a      	ldr	r2, [r7, #4]
 8005d18:	4413      	add	r3, r2
 8005d1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2201      	movs	r2, #1
 8005d20:	705a      	strb	r2, [r3, #1]
 8005d22:	e00e      	b.n	8005d42 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d24:	78fb      	ldrb	r3, [r7, #3]
 8005d26:	f003 0207 	and.w	r2, r3, #7
 8005d2a:	4613      	mov	r3, r2
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	00db      	lsls	r3, r3, #3
 8005d32:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	4413      	add	r3, r2
 8005d3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	2200      	movs	r2, #0
 8005d40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005d42:	78fb      	ldrb	r3, [r7, #3]
 8005d44:	f003 0307 	and.w	r3, r3, #7
 8005d48:	b2da      	uxtb	r2, r3
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005d4e:	883a      	ldrh	r2, [r7, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	78ba      	ldrb	r2, [r7, #2]
 8005d58:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005d5a:	78bb      	ldrb	r3, [r7, #2]
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d102      	bne.n	8005d66 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	2200      	movs	r2, #0
 8005d64:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d101      	bne.n	8005d74 <HAL_PCD_EP_Open+0x94>
 8005d70:	2302      	movs	r3, #2
 8005d72:	e00e      	b.n	8005d92 <HAL_PCD_EP_Open+0xb2>
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2201      	movs	r2, #1
 8005d78:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	68f9      	ldr	r1, [r7, #12]
 8005d82:	4618      	mov	r0, r3
 8005d84:	f004 ff76 	bl	800ac74 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8005d90:	7afb      	ldrb	r3, [r7, #11]
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3710      	adds	r7, #16
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d9a:	b580      	push	{r7, lr}
 8005d9c:	b084      	sub	sp, #16
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
 8005da2:	460b      	mov	r3, r1
 8005da4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005da6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	da0e      	bge.n	8005dcc <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dae:	78fb      	ldrb	r3, [r7, #3]
 8005db0:	f003 0307 	and.w	r3, r3, #7
 8005db4:	1c5a      	adds	r2, r3, #1
 8005db6:	4613      	mov	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4413      	add	r3, r2
 8005dbc:	00db      	lsls	r3, r3, #3
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2201      	movs	r2, #1
 8005dc8:	705a      	strb	r2, [r3, #1]
 8005dca:	e00e      	b.n	8005dea <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dcc:	78fb      	ldrb	r3, [r7, #3]
 8005dce:	f003 0207 	and.w	r2, r3, #7
 8005dd2:	4613      	mov	r3, r2
 8005dd4:	009b      	lsls	r3, r3, #2
 8005dd6:	4413      	add	r3, r2
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005dde:	687a      	ldr	r2, [r7, #4]
 8005de0:	4413      	add	r3, r2
 8005de2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	2200      	movs	r2, #0
 8005de8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005dea:	78fb      	ldrb	r3, [r7, #3]
 8005dec:	f003 0307 	and.w	r3, r3, #7
 8005df0:	b2da      	uxtb	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	d101      	bne.n	8005e04 <HAL_PCD_EP_Close+0x6a>
 8005e00:	2302      	movs	r3, #2
 8005e02:	e00e      	b.n	8005e22 <HAL_PCD_EP_Close+0x88>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2201      	movs	r2, #1
 8005e08:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	68f9      	ldr	r1, [r7, #12]
 8005e12:	4618      	mov	r0, r3
 8005e14:	f005 faee 	bl	800b3f4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3710      	adds	r7, #16
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}

08005e2a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e2a:	b580      	push	{r7, lr}
 8005e2c:	b086      	sub	sp, #24
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	60f8      	str	r0, [r7, #12]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
 8005e36:	460b      	mov	r3, r1
 8005e38:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e3a:	7afb      	ldrb	r3, [r7, #11]
 8005e3c:	f003 0207 	and.w	r2, r3, #7
 8005e40:	4613      	mov	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4413      	add	r3, r2
 8005e46:	00db      	lsls	r3, r3, #3
 8005e48:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	4413      	add	r3, r2
 8005e50:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	687a      	ldr	r2, [r7, #4]
 8005e56:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005e58:	697b      	ldr	r3, [r7, #20]
 8005e5a:	683a      	ldr	r2, [r7, #0]
 8005e5c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	2200      	movs	r2, #0
 8005e62:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8005e64:	697b      	ldr	r3, [r7, #20]
 8005e66:	2200      	movs	r2, #0
 8005e68:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e6a:	7afb      	ldrb	r3, [r7, #11]
 8005e6c:	f003 0307 	and.w	r3, r3, #7
 8005e70:	b2da      	uxtb	r2, r3
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	6979      	ldr	r1, [r7, #20]
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	f005 fca5 	bl	800b7cc <USB_EPStartXfer>

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b086      	sub	sp, #24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	607a      	str	r2, [r7, #4]
 8005e96:	603b      	str	r3, [r7, #0]
 8005e98:	460b      	mov	r3, r1
 8005e9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e9c:	7afb      	ldrb	r3, [r7, #11]
 8005e9e:	f003 0307 	and.w	r3, r3, #7
 8005ea2:	1c5a      	adds	r2, r3, #1
 8005ea4:	4613      	mov	r3, r2
 8005ea6:	009b      	lsls	r3, r3, #2
 8005ea8:	4413      	add	r3, r2
 8005eaa:	00db      	lsls	r3, r3, #3
 8005eac:	68fa      	ldr	r2, [r7, #12]
 8005eae:	4413      	add	r3, r2
 8005eb0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005eb2:	697b      	ldr	r3, [r7, #20]
 8005eb4:	687a      	ldr	r2, [r7, #4]
 8005eb6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8005eb8:	697b      	ldr	r3, [r7, #20]
 8005eba:	683a      	ldr	r2, [r7, #0]
 8005ebc:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8005ebe:	697b      	ldr	r3, [r7, #20]
 8005ec0:	2201      	movs	r2, #1
 8005ec2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ed8:	7afb      	ldrb	r3, [r7, #11]
 8005eda:	f003 0307 	and.w	r3, r3, #7
 8005ede:	b2da      	uxtb	r2, r3
 8005ee0:	697b      	ldr	r3, [r7, #20]
 8005ee2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6979      	ldr	r1, [r7, #20]
 8005eea:	4618      	mov	r0, r3
 8005eec:	f005 fc6e 	bl	800b7cc <USB_EPStartXfer>

  return HAL_OK;
 8005ef0:	2300      	movs	r3, #0
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3718      	adds	r7, #24
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}

08005efa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005efa:	b580      	push	{r7, lr}
 8005efc:	b084      	sub	sp, #16
 8005efe:	af00      	add	r7, sp, #0
 8005f00:	6078      	str	r0, [r7, #4]
 8005f02:	460b      	mov	r3, r1
 8005f04:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005f06:	78fb      	ldrb	r3, [r7, #3]
 8005f08:	f003 0207 	and.w	r2, r3, #7
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	685b      	ldr	r3, [r3, #4]
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d901      	bls.n	8005f18 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	e04c      	b.n	8005fb2 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005f18:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	da0e      	bge.n	8005f3e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f20:	78fb      	ldrb	r3, [r7, #3]
 8005f22:	f003 0307 	and.w	r3, r3, #7
 8005f26:	1c5a      	adds	r2, r3, #1
 8005f28:	4613      	mov	r3, r2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	4413      	add	r3, r2
 8005f2e:	00db      	lsls	r3, r3, #3
 8005f30:	687a      	ldr	r2, [r7, #4]
 8005f32:	4413      	add	r3, r2
 8005f34:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2201      	movs	r2, #1
 8005f3a:	705a      	strb	r2, [r3, #1]
 8005f3c:	e00c      	b.n	8005f58 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005f3e:	78fa      	ldrb	r2, [r7, #3]
 8005f40:	4613      	mov	r3, r2
 8005f42:	009b      	lsls	r3, r3, #2
 8005f44:	4413      	add	r3, r2
 8005f46:	00db      	lsls	r3, r3, #3
 8005f48:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8005f4c:	687a      	ldr	r2, [r7, #4]
 8005f4e:	4413      	add	r3, r2
 8005f50:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	2200      	movs	r2, #0
 8005f56:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2201      	movs	r2, #1
 8005f5c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f5e:	78fb      	ldrb	r3, [r7, #3]
 8005f60:	f003 0307 	and.w	r3, r3, #7
 8005f64:	b2da      	uxtb	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d101      	bne.n	8005f78 <HAL_PCD_EP_SetStall+0x7e>
 8005f74:	2302      	movs	r3, #2
 8005f76:	e01c      	b.n	8005fb2 <HAL_PCD_EP_SetStall+0xb8>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	68f9      	ldr	r1, [r7, #12]
 8005f86:	4618      	mov	r0, r3
 8005f88:	f006 ffd1 	bl	800cf2e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005f8c:	78fb      	ldrb	r3, [r7, #3]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d108      	bne.n	8005fa8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	4610      	mov	r0, r2
 8005fa4:	f007 f8f6 	bl	800d194 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8005fb0:	2300      	movs	r3, #0
}
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	3710      	adds	r7, #16
 8005fb6:	46bd      	mov	sp, r7
 8005fb8:	bd80      	pop	{r7, pc}

08005fba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fba:	b580      	push	{r7, lr}
 8005fbc:	b084      	sub	sp, #16
 8005fbe:	af00      	add	r7, sp, #0
 8005fc0:	6078      	str	r0, [r7, #4]
 8005fc2:	460b      	mov	r3, r1
 8005fc4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005fc6:	78fb      	ldrb	r3, [r7, #3]
 8005fc8:	f003 020f 	and.w	r2, r3, #15
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	429a      	cmp	r2, r3
 8005fd2:	d901      	bls.n	8005fd8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005fd4:	2301      	movs	r3, #1
 8005fd6:	e040      	b.n	800605a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005fd8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	da0e      	bge.n	8005ffe <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fe0:	78fb      	ldrb	r3, [r7, #3]
 8005fe2:	f003 0307 	and.w	r3, r3, #7
 8005fe6:	1c5a      	adds	r2, r3, #1
 8005fe8:	4613      	mov	r3, r2
 8005fea:	009b      	lsls	r3, r3, #2
 8005fec:	4413      	add	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	687a      	ldr	r2, [r7, #4]
 8005ff2:	4413      	add	r3, r2
 8005ff4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	705a      	strb	r2, [r3, #1]
 8005ffc:	e00e      	b.n	800601c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ffe:	78fb      	ldrb	r3, [r7, #3]
 8006000:	f003 0207 	and.w	r2, r3, #7
 8006004:	4613      	mov	r3, r2
 8006006:	009b      	lsls	r3, r3, #2
 8006008:	4413      	add	r3, r2
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006010:	687a      	ldr	r2, [r7, #4]
 8006012:	4413      	add	r3, r2
 8006014:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	2200      	movs	r2, #0
 800601a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006022:	78fb      	ldrb	r3, [r7, #3]
 8006024:	f003 0307 	and.w	r3, r3, #7
 8006028:	b2da      	uxtb	r2, r3
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8006034:	2b01      	cmp	r3, #1
 8006036:	d101      	bne.n	800603c <HAL_PCD_EP_ClrStall+0x82>
 8006038:	2302      	movs	r3, #2
 800603a:	e00e      	b.n	800605a <HAL_PCD_EP_ClrStall+0xa0>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	68f9      	ldr	r1, [r7, #12]
 800604a:	4618      	mov	r0, r3
 800604c:	f006 ffbf 	bl	800cfce <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b096      	sub	sp, #88	; 0x58
 8006066:	af00      	add	r7, sp, #0
 8006068:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800606a:	e3bf      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
  {
    wIstr = hpcd->Instance->ISTR;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006074:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006078:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800607c:	b2db      	uxtb	r3, r3
 800607e:	f003 030f 	and.w	r3, r3, #15
 8006082:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d

    if (epindex == 0U)
 8006086:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800608a:	2b00      	cmp	r3, #0
 800608c:	f040 8179 	bne.w	8006382 <PCD_EP_ISR_Handler+0x320>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006090:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8006094:	f003 0310 	and.w	r3, r3, #16
 8006098:	2b00      	cmp	r3, #0
 800609a:	d152      	bne.n	8006142 <PCD_EP_ISR_Handler+0xe0>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	881b      	ldrh	r3, [r3, #0]
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80060a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80060ac:	81fb      	strh	r3, [r7, #14]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	89fb      	ldrh	r3, [r7, #14]
 80060b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80060b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80060bc:	b29b      	uxth	r3, r3
 80060be:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	3328      	adds	r3, #40	; 0x28
 80060c4:	657b      	str	r3, [r7, #84]	; 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80060ce:	b29b      	uxth	r3, r3
 80060d0:	461a      	mov	r2, r3
 80060d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060d4:	781b      	ldrb	r3, [r3, #0]
 80060d6:	00db      	lsls	r3, r3, #3
 80060d8:	4413      	add	r3, r2
 80060da:	3302      	adds	r3, #2
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	6812      	ldr	r2, [r2, #0]
 80060e2:	4413      	add	r3, r2
 80060e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060e8:	881b      	ldrh	r3, [r3, #0]
 80060ea:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80060ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80060f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060f4:	695a      	ldr	r2, [r3, #20]
 80060f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060f8:	69db      	ldr	r3, [r3, #28]
 80060fa:	441a      	add	r2, r3
 80060fc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80060fe:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006100:	2100      	movs	r1, #0
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f00b fbd7 	bl	80118b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800610e:	b2db      	uxtb	r3, r3
 8006110:	2b00      	cmp	r3, #0
 8006112:	f000 836b 	beq.w	80067ec <PCD_EP_ISR_Handler+0x78a>
 8006116:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	2b00      	cmp	r3, #0
 800611c:	f040 8366 	bne.w	80067ec <PCD_EP_ISR_Handler+0x78a>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006126:	b2db      	uxtb	r3, r3
 8006128:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800612c:	b2da      	uxtb	r2, r3
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	b292      	uxth	r2, r2
 8006134:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006140:	e354      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8006148:	657b      	str	r3, [r7, #84]	; 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	881b      	ldrh	r3, [r3, #0]
 8006150:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006154:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006158:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800615c:	2b00      	cmp	r3, #0
 800615e:	d034      	beq.n	80061ca <PCD_EP_ISR_Handler+0x168>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006168:	b29b      	uxth	r3, r3
 800616a:	461a      	mov	r2, r3
 800616c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	00db      	lsls	r3, r3, #3
 8006172:	4413      	add	r3, r2
 8006174:	3306      	adds	r3, #6
 8006176:	005b      	lsls	r3, r3, #1
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	6812      	ldr	r2, [r2, #0]
 800617c:	4413      	add	r3, r2
 800617e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006182:	881b      	ldrh	r3, [r3, #0]
 8006184:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006188:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800618a:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	6818      	ldr	r0, [r3, #0]
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 8006196:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006198:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 800619a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800619c:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800619e:	b29b      	uxth	r3, r3
 80061a0:	f007 f848 	bl	800d234 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	881b      	ldrh	r3, [r3, #0]
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	f640 738f 	movw	r3, #3983	; 0xf8f
 80061b0:	4013      	ands	r3, r2
 80061b2:	823b      	strh	r3, [r7, #16]
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	8a3a      	ldrh	r2, [r7, #16]
 80061ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061be:	b292      	uxth	r2, r2
 80061c0:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f00b fb4a 	bl	801185c <HAL_PCD_SetupStageCallback>
 80061c8:	e310      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80061ca:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 80061ce:	2b00      	cmp	r3, #0
 80061d0:	f280 830c 	bge.w	80067ec <PCD_EP_ISR_Handler+0x78a>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	b29a      	uxth	r2, r3
 80061dc:	f640 738f 	movw	r3, #3983	; 0xf8f
 80061e0:	4013      	ands	r3, r2
 80061e2:	83fb      	strh	r3, [r7, #30]
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	8bfa      	ldrh	r2, [r7, #30]
 80061ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80061ee:	b292      	uxth	r2, r2
 80061f0:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	00db      	lsls	r3, r3, #3
 8006204:	4413      	add	r3, r2
 8006206:	3306      	adds	r3, #6
 8006208:	005b      	lsls	r3, r3, #1
 800620a:	687a      	ldr	r2, [r7, #4]
 800620c:	6812      	ldr	r2, [r2, #0]
 800620e:	4413      	add	r3, r2
 8006210:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006214:	881b      	ldrh	r3, [r3, #0]
 8006216:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800621a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800621c:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800621e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d019      	beq.n	800625a <PCD_EP_ISR_Handler+0x1f8>
 8006226:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006228:	695b      	ldr	r3, [r3, #20]
 800622a:	2b00      	cmp	r3, #0
 800622c:	d015      	beq.n	800625a <PCD_EP_ISR_Handler+0x1f8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6818      	ldr	r0, [r3, #0]
 8006232:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006234:	6959      	ldr	r1, [r3, #20]
 8006236:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006238:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800623a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800623c:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800623e:	b29b      	uxth	r3, r3
 8006240:	f006 fff8 	bl	800d234 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006244:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006246:	695a      	ldr	r2, [r3, #20]
 8006248:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800624a:	69db      	ldr	r3, [r3, #28]
 800624c:	441a      	add	r2, r3
 800624e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006250:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006252:	2100      	movs	r1, #0
 8006254:	6878      	ldr	r0, [r7, #4]
 8006256:	f00b fb13 	bl	8011880 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	881b      	ldrh	r3, [r3, #0]
 8006260:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006264:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006268:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800626c:	2b00      	cmp	r3, #0
 800626e:	f040 82bd 	bne.w	80067ec <PCD_EP_ISR_Handler+0x78a>
 8006272:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006276:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800627a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800627e:	f000 82b5 	beq.w	80067ec <PCD_EP_ISR_Handler+0x78a>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	61bb      	str	r3, [r7, #24]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006290:	b29b      	uxth	r3, r3
 8006292:	461a      	mov	r2, r3
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	4413      	add	r3, r2
 8006298:	61bb      	str	r3, [r7, #24]
 800629a:	69bb      	ldr	r3, [r7, #24]
 800629c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80062a0:	617b      	str	r3, [r7, #20]
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	881b      	ldrh	r3, [r3, #0]
 80062a6:	b29b      	uxth	r3, r3
 80062a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	697b      	ldr	r3, [r7, #20]
 80062b0:	801a      	strh	r2, [r3, #0]
 80062b2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062b4:	691b      	ldr	r3, [r3, #16]
 80062b6:	2b3e      	cmp	r3, #62	; 0x3e
 80062b8:	d91d      	bls.n	80062f6 <PCD_EP_ISR_Handler+0x294>
 80062ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062bc:	691b      	ldr	r3, [r3, #16]
 80062be:	095b      	lsrs	r3, r3, #5
 80062c0:	647b      	str	r3, [r7, #68]	; 0x44
 80062c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062c4:	691b      	ldr	r3, [r3, #16]
 80062c6:	f003 031f 	and.w	r3, r3, #31
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d102      	bne.n	80062d4 <PCD_EP_ISR_Handler+0x272>
 80062ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062d0:	3b01      	subs	r3, #1
 80062d2:	647b      	str	r3, [r7, #68]	; 0x44
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b29a      	uxth	r2, r3
 80062da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80062dc:	b29b      	uxth	r3, r3
 80062de:	029b      	lsls	r3, r3, #10
 80062e0:	b29b      	uxth	r3, r3
 80062e2:	4313      	orrs	r3, r2
 80062e4:	b29b      	uxth	r3, r3
 80062e6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062ea:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062ee:	b29a      	uxth	r2, r3
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	801a      	strh	r2, [r3, #0]
 80062f4:	e026      	b.n	8006344 <PCD_EP_ISR_Handler+0x2e2>
 80062f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d10a      	bne.n	8006314 <PCD_EP_ISR_Handler+0x2b2>
 80062fe:	697b      	ldr	r3, [r7, #20]
 8006300:	881b      	ldrh	r3, [r3, #0]
 8006302:	b29b      	uxth	r3, r3
 8006304:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006308:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800630c:	b29a      	uxth	r2, r3
 800630e:	697b      	ldr	r3, [r7, #20]
 8006310:	801a      	strh	r2, [r3, #0]
 8006312:	e017      	b.n	8006344 <PCD_EP_ISR_Handler+0x2e2>
 8006314:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006316:	691b      	ldr	r3, [r3, #16]
 8006318:	085b      	lsrs	r3, r3, #1
 800631a:	647b      	str	r3, [r7, #68]	; 0x44
 800631c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	f003 0301 	and.w	r3, r3, #1
 8006324:	2b00      	cmp	r3, #0
 8006326:	d002      	beq.n	800632e <PCD_EP_ISR_Handler+0x2cc>
 8006328:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800632a:	3301      	adds	r3, #1
 800632c:	647b      	str	r3, [r7, #68]	; 0x44
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	881b      	ldrh	r3, [r3, #0]
 8006332:	b29a      	uxth	r2, r3
 8006334:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006336:	b29b      	uxth	r3, r3
 8006338:	029b      	lsls	r3, r3, #10
 800633a:	b29b      	uxth	r3, r3
 800633c:	4313      	orrs	r3, r2
 800633e:	b29a      	uxth	r2, r3
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	881b      	ldrh	r3, [r3, #0]
 800634a:	b29b      	uxth	r3, r3
 800634c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006350:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006354:	827b      	strh	r3, [r7, #18]
 8006356:	8a7b      	ldrh	r3, [r7, #18]
 8006358:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800635c:	827b      	strh	r3, [r7, #18]
 800635e:	8a7b      	ldrh	r3, [r7, #18]
 8006360:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006364:	827b      	strh	r3, [r7, #18]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	8a7b      	ldrh	r3, [r7, #18]
 800636c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006370:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006374:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006378:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800637c:	b29b      	uxth	r3, r3
 800637e:	8013      	strh	r3, [r2, #0]
 8006380:	e234      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	461a      	mov	r2, r3
 8006388:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 800638c:	009b      	lsls	r3, r3, #2
 800638e:	4413      	add	r3, r2
 8006390:	881b      	ldrh	r3, [r3, #0]
 8006392:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006396:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	; 0x4a
 800639a:	2b00      	cmp	r3, #0
 800639c:	f280 80fc 	bge.w	8006598 <PCD_EP_ISR_Handler+0x536>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	461a      	mov	r2, r3
 80063a6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80063aa:	009b      	lsls	r3, r3, #2
 80063ac:	4413      	add	r3, r2
 80063ae:	881b      	ldrh	r3, [r3, #0]
 80063b0:	b29a      	uxth	r2, r3
 80063b2:	f640 738f 	movw	r3, #3983	; 0xf8f
 80063b6:	4013      	ands	r3, r2
 80063b8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	461a      	mov	r2, r3
 80063c2:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80063c6:	009b      	lsls	r3, r3, #2
 80063c8:	4413      	add	r3, r2
 80063ca:	f8b7 2048 	ldrh.w	r2, [r7, #72]	; 0x48
 80063ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80063d2:	b292      	uxth	r2, r2
 80063d4:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80063d6:	f897 204d 	ldrb.w	r2, [r7, #77]	; 0x4d
 80063da:	4613      	mov	r3, r2
 80063dc:	009b      	lsls	r3, r3, #2
 80063de:	4413      	add	r3, r2
 80063e0:	00db      	lsls	r3, r3, #3
 80063e2:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80063e6:	687a      	ldr	r2, [r7, #4]
 80063e8:	4413      	add	r3, r2
 80063ea:	657b      	str	r3, [r7, #84]	; 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80063ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80063ee:	7b1b      	ldrb	r3, [r3, #12]
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d125      	bne.n	8006440 <PCD_EP_ISR_Handler+0x3de>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80063fc:	b29b      	uxth	r3, r3
 80063fe:	461a      	mov	r2, r3
 8006400:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	00db      	lsls	r3, r3, #3
 8006406:	4413      	add	r3, r2
 8006408:	3306      	adds	r3, #6
 800640a:	005b      	lsls	r3, r3, #1
 800640c:	687a      	ldr	r2, [r7, #4]
 800640e:	6812      	ldr	r2, [r2, #0]
 8006410:	4413      	add	r3, r2
 8006412:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800641c:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

          if (count != 0U)
 8006420:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006424:	2b00      	cmp	r3, #0
 8006426:	f000 8092 	beq.w	800654e <PCD_EP_ISR_Handler+0x4ec>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6818      	ldr	r0, [r3, #0]
 800642e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006430:	6959      	ldr	r1, [r3, #20]
 8006432:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006434:	88da      	ldrh	r2, [r3, #6]
 8006436:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800643a:	f006 fefb 	bl	800d234 <USB_ReadPMA>
 800643e:	e086      	b.n	800654e <PCD_EP_ISR_Handler+0x4ec>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8006440:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006442:	78db      	ldrb	r3, [r3, #3]
 8006444:	2b02      	cmp	r3, #2
 8006446:	d10a      	bne.n	800645e <PCD_EP_ISR_Handler+0x3fc>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8006448:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800644c:	461a      	mov	r2, r3
 800644e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f9d9 	bl	8006808 <HAL_PCD_EP_DB_Receive>
 8006456:	4603      	mov	r3, r0
 8006458:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 800645c:	e077      	b.n	800654e <PCD_EP_ISR_Handler+0x4ec>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	461a      	mov	r2, r3
 8006464:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006466:	781b      	ldrb	r3, [r3, #0]
 8006468:	009b      	lsls	r3, r3, #2
 800646a:	4413      	add	r3, r2
 800646c:	881b      	ldrh	r3, [r3, #0]
 800646e:	b29b      	uxth	r3, r3
 8006470:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006474:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006478:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	461a      	mov	r2, r3
 8006482:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006484:	781b      	ldrb	r3, [r3, #0]
 8006486:	009b      	lsls	r3, r3, #2
 8006488:	441a      	add	r2, r3
 800648a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	; 0x52
 800648e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006492:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006496:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800649a:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800649e:	b29b      	uxth	r3, r3
 80064a0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	461a      	mov	r2, r3
 80064a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	009b      	lsls	r3, r3, #2
 80064ae:	4413      	add	r3, r2
 80064b0:	881b      	ldrh	r3, [r3, #0]
 80064b2:	b29b      	uxth	r3, r3
 80064b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d024      	beq.n	8006506 <PCD_EP_ISR_Handler+0x4a4>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064c4:	b29b      	uxth	r3, r3
 80064c6:	461a      	mov	r2, r3
 80064c8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064ca:	781b      	ldrb	r3, [r3, #0]
 80064cc:	00db      	lsls	r3, r3, #3
 80064ce:	4413      	add	r3, r2
 80064d0:	3302      	adds	r3, #2
 80064d2:	005b      	lsls	r3, r3, #1
 80064d4:	687a      	ldr	r2, [r7, #4]
 80064d6:	6812      	ldr	r2, [r2, #0]
 80064d8:	4413      	add	r3, r2
 80064da:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80064de:	881b      	ldrh	r3, [r3, #0]
 80064e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80064e4:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 80064e8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d02e      	beq.n	800654e <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6818      	ldr	r0, [r3, #0]
 80064f4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064f6:	6959      	ldr	r1, [r3, #20]
 80064f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064fa:	891a      	ldrh	r2, [r3, #8]
 80064fc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006500:	f006 fe98 	bl	800d234 <USB_ReadPMA>
 8006504:	e023      	b.n	800654e <PCD_EP_ISR_Handler+0x4ec>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800650e:	b29b      	uxth	r3, r3
 8006510:	461a      	mov	r2, r3
 8006512:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006514:	781b      	ldrb	r3, [r3, #0]
 8006516:	00db      	lsls	r3, r3, #3
 8006518:	4413      	add	r3, r2
 800651a:	3306      	adds	r3, #6
 800651c:	005b      	lsls	r3, r3, #1
 800651e:	687a      	ldr	r2, [r7, #4]
 8006520:	6812      	ldr	r2, [r2, #0]
 8006522:	4413      	add	r3, r2
 8006524:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006528:	881b      	ldrh	r3, [r3, #0]
 800652a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800652e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50

              if (count != 0U)
 8006532:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006536:	2b00      	cmp	r3, #0
 8006538:	d009      	beq.n	800654e <PCD_EP_ISR_Handler+0x4ec>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006540:	6959      	ldr	r1, [r3, #20]
 8006542:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006544:	895a      	ldrh	r2, [r3, #10]
 8006546:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 800654a:	f006 fe73 	bl	800d234 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800654e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006550:	69da      	ldr	r2, [r3, #28]
 8006552:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006556:	441a      	add	r2, r3
 8006558:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800655a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 800655c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800655e:	695a      	ldr	r2, [r3, #20]
 8006560:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8006564:	441a      	add	r2, r3
 8006566:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006568:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 800656a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800656c:	699b      	ldr	r3, [r3, #24]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d005      	beq.n	800657e <PCD_EP_ISR_Handler+0x51c>
 8006572:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8006576:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	429a      	cmp	r2, r3
 800657c:	d206      	bcs.n	800658c <PCD_EP_ISR_Handler+0x52a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800657e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006580:	781b      	ldrb	r3, [r3, #0]
 8006582:	4619      	mov	r1, r3
 8006584:	6878      	ldr	r0, [r7, #4]
 8006586:	f00b f97b 	bl	8011880 <HAL_PCD_DataOutStageCallback>
 800658a:	e005      	b.n	8006598 <PCD_EP_ISR_Handler+0x536>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006592:	4618      	mov	r0, r3
 8006594:	f005 f91a 	bl	800b7cc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006598:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800659c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	f000 8123 	beq.w	80067ec <PCD_EP_ISR_Handler+0x78a>
      {
        ep = &hpcd->IN_ep[epindex];
 80065a6:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80065aa:	1c5a      	adds	r2, r3, #1
 80065ac:	4613      	mov	r3, r2
 80065ae:	009b      	lsls	r3, r3, #2
 80065b0:	4413      	add	r3, r2
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	687a      	ldr	r2, [r7, #4]
 80065b6:	4413      	add	r3, r2
 80065b8:	657b      	str	r3, [r7, #84]	; 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	461a      	mov	r2, r3
 80065c0:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80065c4:	009b      	lsls	r3, r3, #2
 80065c6:	4413      	add	r3, r2
 80065c8:	881b      	ldrh	r3, [r3, #0]
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80065d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80065d4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	461a      	mov	r2, r3
 80065de:	f897 304d 	ldrb.w	r3, [r7, #77]	; 0x4d
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	441a      	add	r2, r3
 80065e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80065ea:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065ee:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065f2:	b29b      	uxth	r3, r3
 80065f4:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80065f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80065f8:	78db      	ldrb	r3, [r3, #3]
 80065fa:	2b01      	cmp	r3, #1
 80065fc:	f040 80a2 	bne.w	8006744 <PCD_EP_ISR_Handler+0x6e2>
        {
          ep->xfer_len = 0U;
 8006600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006602:	2200      	movs	r2, #0
 8006604:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8006606:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006608:	7b1b      	ldrb	r3, [r3, #12]
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 8093 	beq.w	8006736 <PCD_EP_ISR_Handler+0x6d4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006610:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006618:	2b00      	cmp	r3, #0
 800661a:	d046      	beq.n	80066aa <PCD_EP_ISR_Handler+0x648>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800661c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800661e:	785b      	ldrb	r3, [r3, #1]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d126      	bne.n	8006672 <PCD_EP_ISR_Handler+0x610>
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	627b      	str	r3, [r7, #36]	; 0x24
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006632:	b29b      	uxth	r3, r3
 8006634:	461a      	mov	r2, r3
 8006636:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006638:	4413      	add	r3, r2
 800663a:	627b      	str	r3, [r7, #36]	; 0x24
 800663c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	011a      	lsls	r2, r3, #4
 8006642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006644:	4413      	add	r3, r2
 8006646:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800664a:	623b      	str	r3, [r7, #32]
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	881b      	ldrh	r3, [r3, #0]
 8006650:	b29b      	uxth	r3, r3
 8006652:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006656:	b29a      	uxth	r2, r3
 8006658:	6a3b      	ldr	r3, [r7, #32]
 800665a:	801a      	strh	r2, [r3, #0]
 800665c:	6a3b      	ldr	r3, [r7, #32]
 800665e:	881b      	ldrh	r3, [r3, #0]
 8006660:	b29b      	uxth	r3, r3
 8006662:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006666:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800666a:	b29a      	uxth	r2, r3
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	801a      	strh	r2, [r3, #0]
 8006670:	e061      	b.n	8006736 <PCD_EP_ISR_Handler+0x6d4>
 8006672:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006674:	785b      	ldrb	r3, [r3, #1]
 8006676:	2b01      	cmp	r3, #1
 8006678:	d15d      	bne.n	8006736 <PCD_EP_ISR_Handler+0x6d4>
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006688:	b29b      	uxth	r3, r3
 800668a:	461a      	mov	r2, r3
 800668c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800668e:	4413      	add	r3, r2
 8006690:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006692:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006694:	781b      	ldrb	r3, [r3, #0]
 8006696:	011a      	lsls	r2, r3, #4
 8006698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800669a:	4413      	add	r3, r2
 800669c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80066a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80066a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066a4:	2200      	movs	r2, #0
 80066a6:	801a      	strh	r2, [r3, #0]
 80066a8:	e045      	b.n	8006736 <PCD_EP_ISR_Handler+0x6d4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80066b0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066b2:	785b      	ldrb	r3, [r3, #1]
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d126      	bne.n	8006706 <PCD_EP_ISR_Handler+0x6a4>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	637b      	str	r3, [r7, #52]	; 0x34
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	461a      	mov	r2, r3
 80066ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066cc:	4413      	add	r3, r2
 80066ce:	637b      	str	r3, [r7, #52]	; 0x34
 80066d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	011a      	lsls	r2, r3, #4
 80066d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80066d8:	4413      	add	r3, r2
 80066da:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80066de:	633b      	str	r3, [r7, #48]	; 0x30
 80066e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066e2:	881b      	ldrh	r3, [r3, #0]
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80066ea:	b29a      	uxth	r2, r3
 80066ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066ee:	801a      	strh	r2, [r3, #0]
 80066f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80066f2:	881b      	ldrh	r3, [r3, #0]
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80066fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80066fe:	b29a      	uxth	r2, r3
 8006700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006702:	801a      	strh	r2, [r3, #0]
 8006704:	e017      	b.n	8006736 <PCD_EP_ISR_Handler+0x6d4>
 8006706:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006708:	785b      	ldrb	r3, [r3, #1]
 800670a:	2b01      	cmp	r3, #1
 800670c:	d113      	bne.n	8006736 <PCD_EP_ISR_Handler+0x6d4>
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006716:	b29b      	uxth	r3, r3
 8006718:	461a      	mov	r2, r3
 800671a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800671c:	4413      	add	r3, r2
 800671e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006720:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006722:	781b      	ldrb	r3, [r3, #0]
 8006724:	011a      	lsls	r2, r3, #4
 8006726:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006728:	4413      	add	r3, r2
 800672a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800672e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006732:	2200      	movs	r2, #0
 8006734:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006736:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	4619      	mov	r1, r3
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f00b f8ba 	bl	80118b6 <HAL_PCD_DataInStageCallback>
 8006742:	e053      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006744:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8006748:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800674c:	2b00      	cmp	r3, #0
 800674e:	d146      	bne.n	80067de <PCD_EP_ISR_Handler+0x77c>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006758:	b29b      	uxth	r3, r3
 800675a:	461a      	mov	r2, r3
 800675c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800675e:	781b      	ldrb	r3, [r3, #0]
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	4413      	add	r3, r2
 8006764:	3302      	adds	r3, #2
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	6812      	ldr	r2, [r2, #0]
 800676c:	4413      	add	r3, r2
 800676e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006772:	881b      	ldrh	r3, [r3, #0]
 8006774:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006778:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

            if (ep->xfer_len > TxPctSize)
 800677c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800677e:	699a      	ldr	r2, [r3, #24]
 8006780:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006784:	429a      	cmp	r2, r3
 8006786:	d907      	bls.n	8006798 <PCD_EP_ISR_Handler+0x736>
            {
              ep->xfer_len -= TxPctSize;
 8006788:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800678a:	699a      	ldr	r2, [r3, #24]
 800678c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8006790:	1ad2      	subs	r2, r2, r3
 8006792:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006794:	619a      	str	r2, [r3, #24]
 8006796:	e002      	b.n	800679e <PCD_EP_ISR_Handler+0x73c>
            }
            else
            {
              ep->xfer_len = 0U;
 8006798:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800679a:	2200      	movs	r2, #0
 800679c:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 800679e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d106      	bne.n	80067b4 <PCD_EP_ISR_Handler+0x752>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80067a6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	4619      	mov	r1, r3
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f00b f882 	bl	80118b6 <HAL_PCD_DataInStageCallback>
 80067b2:	e01b      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80067b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067b6:	695a      	ldr	r2, [r3, #20]
 80067b8:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80067bc:	441a      	add	r2, r3
 80067be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067c0:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80067c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067c4:	69da      	ldr	r2, [r3, #28]
 80067c6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80067ca:	441a      	add	r2, r3
 80067cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80067ce:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067d6:	4618      	mov	r0, r3
 80067d8:	f004 fff8 	bl	800b7cc <USB_EPStartXfer>
 80067dc:	e006      	b.n	80067ec <PCD_EP_ISR_Handler+0x78a>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80067de:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80067e2:	461a      	mov	r2, r3
 80067e4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067e6:	6878      	ldr	r0, [r7, #4]
 80067e8:	f000 f91b 	bl	8006a22 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	b21b      	sxth	r3, r3
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	f6ff ac37 	blt.w	800606c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80067fe:	2300      	movs	r3, #0
}
 8006800:	4618      	mov	r0, r3
 8006802:	3758      	adds	r7, #88	; 0x58
 8006804:	46bd      	mov	sp, r7
 8006806:	bd80      	pop	{r7, pc}

08006808 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b088      	sub	sp, #32
 800680c:	af00      	add	r7, sp, #0
 800680e:	60f8      	str	r0, [r7, #12]
 8006810:	60b9      	str	r1, [r7, #8]
 8006812:	4613      	mov	r3, r2
 8006814:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006816:	88fb      	ldrh	r3, [r7, #6]
 8006818:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d07e      	beq.n	800691e <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006828:	b29b      	uxth	r3, r3
 800682a:	461a      	mov	r2, r3
 800682c:	68bb      	ldr	r3, [r7, #8]
 800682e:	781b      	ldrb	r3, [r3, #0]
 8006830:	00db      	lsls	r3, r3, #3
 8006832:	4413      	add	r3, r2
 8006834:	3302      	adds	r3, #2
 8006836:	005b      	lsls	r3, r3, #1
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	6812      	ldr	r2, [r2, #0]
 800683c:	4413      	add	r3, r2
 800683e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006842:	881b      	ldrh	r3, [r3, #0]
 8006844:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006848:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	699a      	ldr	r2, [r3, #24]
 800684e:	8b7b      	ldrh	r3, [r7, #26]
 8006850:	429a      	cmp	r2, r3
 8006852:	d306      	bcc.n	8006862 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	699a      	ldr	r2, [r3, #24]
 8006858:	8b7b      	ldrh	r3, [r7, #26]
 800685a:	1ad2      	subs	r2, r2, r3
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	619a      	str	r2, [r3, #24]
 8006860:	e002      	b.n	8006868 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	2200      	movs	r2, #0
 8006866:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	699b      	ldr	r3, [r3, #24]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d123      	bne.n	80068b8 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	461a      	mov	r2, r3
 8006876:	68bb      	ldr	r3, [r7, #8]
 8006878:	781b      	ldrb	r3, [r3, #0]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	4413      	add	r3, r2
 800687e:	881b      	ldrh	r3, [r3, #0]
 8006880:	b29b      	uxth	r3, r3
 8006882:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688a:	833b      	strh	r3, [r7, #24]
 800688c:	8b3b      	ldrh	r3, [r7, #24]
 800688e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006892:	833b      	strh	r3, [r7, #24]
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	461a      	mov	r2, r3
 800689a:	68bb      	ldr	r3, [r7, #8]
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	009b      	lsls	r3, r3, #2
 80068a0:	441a      	add	r2, r3
 80068a2:	8b3b      	ldrh	r3, [r7, #24]
 80068a4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068a8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80068b8:	88fb      	ldrh	r3, [r7, #6]
 80068ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d01f      	beq.n	8006902 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	461a      	mov	r2, r3
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	881b      	ldrh	r3, [r3, #0]
 80068d2:	b29b      	uxth	r3, r3
 80068d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068dc:	82fb      	strh	r3, [r7, #22]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	461a      	mov	r2, r3
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	009b      	lsls	r3, r3, #2
 80068ea:	441a      	add	r2, r3
 80068ec:	8afb      	ldrh	r3, [r7, #22]
 80068ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80068f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80068f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80068fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80068fe:	b29b      	uxth	r3, r3
 8006900:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006902:	8b7b      	ldrh	r3, [r7, #26]
 8006904:	2b00      	cmp	r3, #0
 8006906:	f000 8087 	beq.w	8006a18 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	6818      	ldr	r0, [r3, #0]
 800690e:	68bb      	ldr	r3, [r7, #8]
 8006910:	6959      	ldr	r1, [r3, #20]
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	891a      	ldrh	r2, [r3, #8]
 8006916:	8b7b      	ldrh	r3, [r7, #26]
 8006918:	f006 fc8c 	bl	800d234 <USB_ReadPMA>
 800691c:	e07c      	b.n	8006a18 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006926:	b29b      	uxth	r3, r3
 8006928:	461a      	mov	r2, r3
 800692a:	68bb      	ldr	r3, [r7, #8]
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	00db      	lsls	r3, r3, #3
 8006930:	4413      	add	r3, r2
 8006932:	3306      	adds	r3, #6
 8006934:	005b      	lsls	r3, r3, #1
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	6812      	ldr	r2, [r2, #0]
 800693a:	4413      	add	r3, r2
 800693c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006940:	881b      	ldrh	r3, [r3, #0]
 8006942:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006946:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	699a      	ldr	r2, [r3, #24]
 800694c:	8b7b      	ldrh	r3, [r7, #26]
 800694e:	429a      	cmp	r2, r3
 8006950:	d306      	bcc.n	8006960 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	699a      	ldr	r2, [r3, #24]
 8006956:	8b7b      	ldrh	r3, [r7, #26]
 8006958:	1ad2      	subs	r2, r2, r3
 800695a:	68bb      	ldr	r3, [r7, #8]
 800695c:	619a      	str	r2, [r3, #24]
 800695e:	e002      	b.n	8006966 <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	2200      	movs	r2, #0
 8006964:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	699b      	ldr	r3, [r3, #24]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d123      	bne.n	80069b6 <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	461a      	mov	r2, r3
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	009b      	lsls	r3, r3, #2
 800697a:	4413      	add	r3, r2
 800697c:	881b      	ldrh	r3, [r3, #0]
 800697e:	b29b      	uxth	r3, r3
 8006980:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006984:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006988:	83fb      	strh	r3, [r7, #30]
 800698a:	8bfb      	ldrh	r3, [r7, #30]
 800698c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006990:	83fb      	strh	r3, [r7, #30]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	461a      	mov	r2, r3
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	009b      	lsls	r3, r3, #2
 800699e:	441a      	add	r2, r3
 80069a0:	8bfb      	ldrh	r3, [r7, #30]
 80069a2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069a6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069aa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80069b6:	88fb      	ldrh	r3, [r7, #6]
 80069b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d11f      	bne.n	8006a00 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	461a      	mov	r2, r3
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	781b      	ldrb	r3, [r3, #0]
 80069ca:	009b      	lsls	r3, r3, #2
 80069cc:	4413      	add	r3, r2
 80069ce:	881b      	ldrh	r3, [r3, #0]
 80069d0:	b29b      	uxth	r3, r3
 80069d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069da:	83bb      	strh	r3, [r7, #28]
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	461a      	mov	r2, r3
 80069e2:	68bb      	ldr	r3, [r7, #8]
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	009b      	lsls	r3, r3, #2
 80069e8:	441a      	add	r2, r3
 80069ea:	8bbb      	ldrh	r3, [r7, #28]
 80069ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80069f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80069f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80069f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80069fc:	b29b      	uxth	r3, r3
 80069fe:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8006a00:	8b7b      	ldrh	r3, [r7, #26]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d008      	beq.n	8006a18 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	6818      	ldr	r0, [r3, #0]
 8006a0a:	68bb      	ldr	r3, [r7, #8]
 8006a0c:	6959      	ldr	r1, [r3, #20]
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	895a      	ldrh	r2, [r3, #10]
 8006a12:	8b7b      	ldrh	r3, [r7, #26]
 8006a14:	f006 fc0e 	bl	800d234 <USB_ReadPMA>
    }
  }

  return count;
 8006a18:	8b7b      	ldrh	r3, [r7, #26]
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	3720      	adds	r7, #32
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8006a22:	b580      	push	{r7, lr}
 8006a24:	b0a4      	sub	sp, #144	; 0x90
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	60f8      	str	r0, [r7, #12]
 8006a2a:	60b9      	str	r1, [r7, #8]
 8006a2c:	4613      	mov	r3, r2
 8006a2e:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006a30:	88fb      	ldrh	r3, [r7, #6]
 8006a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	f000 81dd 	beq.w	8006df6 <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	461a      	mov	r2, r3
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	00db      	lsls	r3, r3, #3
 8006a4e:	4413      	add	r3, r2
 8006a50:	3302      	adds	r3, #2
 8006a52:	005b      	lsls	r3, r3, #1
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	6812      	ldr	r2, [r2, #0]
 8006a58:	4413      	add	r3, r2
 8006a5a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a5e:	881b      	ldrh	r3, [r3, #0]
 8006a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006a64:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len > TxPctSize)
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	699a      	ldr	r2, [r3, #24]
 8006a6c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d907      	bls.n	8006a84 <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	699a      	ldr	r2, [r3, #24]
 8006a78:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006a7c:	1ad2      	subs	r2, r2, r3
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	619a      	str	r2, [r3, #24]
 8006a82:	e002      	b.n	8006a8a <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8006a84:	68bb      	ldr	r3, [r7, #8]
 8006a86:	2200      	movs	r2, #0
 8006a88:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	699b      	ldr	r3, [r3, #24]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f040 80b9 	bne.w	8006c06 <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006a94:	68bb      	ldr	r3, [r7, #8]
 8006a96:	785b      	ldrb	r3, [r3, #1]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d126      	bne.n	8006aea <HAL_PCD_EP_DB_Transmit+0xc8>
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	461a      	mov	r2, r3
 8006aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006ab0:	4413      	add	r3, r2
 8006ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	781b      	ldrb	r3, [r3, #0]
 8006ab8:	011a      	lsls	r2, r3, #4
 8006aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006abc:	4413      	add	r3, r2
 8006abe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ac2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ac4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ac6:	881b      	ldrh	r3, [r3, #0]
 8006ac8:	b29b      	uxth	r3, r3
 8006aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006ace:	b29a      	uxth	r2, r3
 8006ad0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad2:	801a      	strh	r2, [r3, #0]
 8006ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ad6:	881b      	ldrh	r3, [r3, #0]
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006ade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006ae2:	b29a      	uxth	r2, r3
 8006ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ae6:	801a      	strh	r2, [r3, #0]
 8006ae8:	e01a      	b.n	8006b20 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006aea:	68bb      	ldr	r3, [r7, #8]
 8006aec:	785b      	ldrb	r3, [r3, #1]
 8006aee:	2b01      	cmp	r3, #1
 8006af0:	d116      	bne.n	8006b20 <HAL_PCD_EP_DB_Transmit+0xfe>
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	637b      	str	r3, [r7, #52]	; 0x34
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b00:	b29b      	uxth	r3, r3
 8006b02:	461a      	mov	r2, r3
 8006b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b06:	4413      	add	r3, r2
 8006b08:	637b      	str	r3, [r7, #52]	; 0x34
 8006b0a:	68bb      	ldr	r3, [r7, #8]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	011a      	lsls	r2, r3, #4
 8006b10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006b12:	4413      	add	r3, r2
 8006b14:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006b18:	633b      	str	r3, [r7, #48]	; 0x30
 8006b1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	627b      	str	r3, [r7, #36]	; 0x24
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	785b      	ldrb	r3, [r3, #1]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d126      	bne.n	8006b7c <HAL_PCD_EP_DB_Transmit+0x15a>
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	61fb      	str	r3, [r7, #28]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	461a      	mov	r2, r3
 8006b40:	69fb      	ldr	r3, [r7, #28]
 8006b42:	4413      	add	r3, r2
 8006b44:	61fb      	str	r3, [r7, #28]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	011a      	lsls	r2, r3, #4
 8006b4c:	69fb      	ldr	r3, [r7, #28]
 8006b4e:	4413      	add	r3, r2
 8006b50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b54:	61bb      	str	r3, [r7, #24]
 8006b56:	69bb      	ldr	r3, [r7, #24]
 8006b58:	881b      	ldrh	r3, [r3, #0]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	69bb      	ldr	r3, [r7, #24]
 8006b64:	801a      	strh	r2, [r3, #0]
 8006b66:	69bb      	ldr	r3, [r7, #24]
 8006b68:	881b      	ldrh	r3, [r3, #0]
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006b70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b74:	b29a      	uxth	r2, r3
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	801a      	strh	r2, [r3, #0]
 8006b7a:	e017      	b.n	8006bac <HAL_PCD_EP_DB_Transmit+0x18a>
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	785b      	ldrb	r3, [r3, #1]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d113      	bne.n	8006bac <HAL_PCD_EP_DB_Transmit+0x18a>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b8c:	b29b      	uxth	r3, r3
 8006b8e:	461a      	mov	r2, r3
 8006b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b92:	4413      	add	r3, r2
 8006b94:	627b      	str	r3, [r7, #36]	; 0x24
 8006b96:	68bb      	ldr	r3, [r7, #8]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	011a      	lsls	r2, r3, #4
 8006b9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b9e:	4413      	add	r3, r2
 8006ba0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006ba4:	623b      	str	r3, [r7, #32]
 8006ba6:	6a3b      	ldr	r3, [r7, #32]
 8006ba8:	2200      	movs	r2, #0
 8006baa:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	781b      	ldrb	r3, [r3, #0]
 8006bb0:	4619      	mov	r1, r3
 8006bb2:	68f8      	ldr	r0, [r7, #12]
 8006bb4:	f00a fe7f 	bl	80118b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006bb8:	88fb      	ldrh	r3, [r7, #6]
 8006bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	f000 82fc 	beq.w	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	461a      	mov	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	781b      	ldrb	r3, [r3, #0]
 8006bce:	009b      	lsls	r3, r3, #2
 8006bd0:	4413      	add	r3, r2
 8006bd2:	881b      	ldrh	r3, [r3, #0]
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bde:	82fb      	strh	r3, [r7, #22]
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	461a      	mov	r2, r3
 8006be6:	68bb      	ldr	r3, [r7, #8]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	441a      	add	r2, r3
 8006bee:	8afb      	ldrh	r3, [r7, #22]
 8006bf0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006bf4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006bf8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	8013      	strh	r3, [r2, #0]
 8006c04:	e2da      	b.n	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c06:	88fb      	ldrh	r3, [r7, #6]
 8006c08:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d021      	beq.n	8006c54 <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	461a      	mov	r2, r3
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	781b      	ldrb	r3, [r3, #0]
 8006c1a:	009b      	lsls	r3, r3, #2
 8006c1c:	4413      	add	r3, r2
 8006c1e:	881b      	ldrh	r3, [r3, #0]
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c2a:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	461a      	mov	r2, r3
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	009b      	lsls	r3, r3, #2
 8006c3a:	441a      	add	r2, r3
 8006c3c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8006c40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006c5a:	2b01      	cmp	r3, #1
 8006c5c:	f040 82ae 	bne.w	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8006c60:	68bb      	ldr	r3, [r7, #8]
 8006c62:	695a      	ldr	r2, [r3, #20]
 8006c64:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006c68:	441a      	add	r2, r3
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8006c6e:	68bb      	ldr	r3, [r7, #8]
 8006c70:	69da      	ldr	r2, [r3, #28]
 8006c72:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006c76:	441a      	add	r2, r3
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	6a1a      	ldr	r2, [r3, #32]
 8006c80:	68bb      	ldr	r3, [r7, #8]
 8006c82:	691b      	ldr	r3, [r3, #16]
 8006c84:	429a      	cmp	r2, r3
 8006c86:	d30b      	bcc.n	8006ca0 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	691b      	ldr	r3, [r3, #16]
 8006c8c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8006c90:	68bb      	ldr	r3, [r7, #8]
 8006c92:	6a1a      	ldr	r2, [r3, #32]
 8006c94:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006c98:	1ad2      	subs	r2, r2, r3
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	621a      	str	r2, [r3, #32]
 8006c9e:	e017      	b.n	8006cd0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	6a1b      	ldr	r3, [r3, #32]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d108      	bne.n	8006cba <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8006ca8:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006cac:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006cb8:	e00a      	b.n	8006cd0 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8006cba:	68bb      	ldr	r3, [r7, #8]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8006cc2:	68bb      	ldr	r3, [r7, #8]
 8006cc4:	6a1b      	ldr	r3, [r3, #32]
 8006cc6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2200      	movs	r2, #0
 8006cce:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	785b      	ldrb	r3, [r3, #1]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d165      	bne.n	8006da4 <HAL_PCD_EP_DB_Transmit+0x382>
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	461a      	mov	r2, r3
 8006cea:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cec:	4413      	add	r3, r2
 8006cee:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	781b      	ldrb	r3, [r3, #0]
 8006cf4:	011a      	lsls	r2, r3, #4
 8006cf6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf8:	4413      	add	r3, r2
 8006cfa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006cfe:	63bb      	str	r3, [r7, #56]	; 0x38
 8006d00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d02:	881b      	ldrh	r3, [r3, #0]
 8006d04:	b29b      	uxth	r3, r3
 8006d06:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006d0a:	b29a      	uxth	r2, r3
 8006d0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d0e:	801a      	strh	r2, [r3, #0]
 8006d10:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d14:	2b3e      	cmp	r3, #62	; 0x3e
 8006d16:	d91d      	bls.n	8006d54 <HAL_PCD_EP_DB_Transmit+0x332>
 8006d18:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d1c:	095b      	lsrs	r3, r3, #5
 8006d1e:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d20:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d24:	f003 031f 	and.w	r3, r3, #31
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d102      	bne.n	8006d32 <HAL_PCD_EP_DB_Transmit+0x310>
 8006d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d34:	881b      	ldrh	r3, [r3, #0]
 8006d36:	b29a      	uxth	r2, r3
 8006d38:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d3a:	b29b      	uxth	r3, r3
 8006d3c:	029b      	lsls	r3, r3, #10
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	4313      	orrs	r3, r2
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d4c:	b29a      	uxth	r2, r3
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d50:	801a      	strh	r2, [r3, #0]
 8006d52:	e044      	b.n	8006dde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8006d54:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d10a      	bne.n	8006d72 <HAL_PCD_EP_DB_Transmit+0x350>
 8006d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5e:	881b      	ldrh	r3, [r3, #0]
 8006d60:	b29b      	uxth	r3, r3
 8006d62:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d66:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d6a:	b29a      	uxth	r2, r3
 8006d6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d6e:	801a      	strh	r2, [r3, #0]
 8006d70:	e035      	b.n	8006dde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8006d72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d76:	085b      	lsrs	r3, r3, #1
 8006d78:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006d7e:	f003 0301 	and.w	r3, r3, #1
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d002      	beq.n	8006d8c <HAL_PCD_EP_DB_Transmit+0x36a>
 8006d86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d88:	3301      	adds	r3, #1
 8006d8a:	64bb      	str	r3, [r7, #72]	; 0x48
 8006d8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d8e:	881b      	ldrh	r3, [r3, #0]
 8006d90:	b29a      	uxth	r2, r3
 8006d92:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	029b      	lsls	r3, r3, #10
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	4313      	orrs	r3, r2
 8006d9c:	b29a      	uxth	r2, r3
 8006d9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006da0:	801a      	strh	r2, [r3, #0]
 8006da2:	e01c      	b.n	8006dde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	785b      	ldrb	r3, [r3, #1]
 8006da8:	2b01      	cmp	r3, #1
 8006daa:	d118      	bne.n	8006dde <HAL_PCD_EP_DB_Transmit+0x3bc>
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	647b      	str	r3, [r7, #68]	; 0x44
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dc0:	4413      	add	r3, r2
 8006dc2:	647b      	str	r3, [r7, #68]	; 0x44
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	781b      	ldrb	r3, [r3, #0]
 8006dc8:	011a      	lsls	r2, r3, #4
 8006dca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006dcc:	4413      	add	r3, r2
 8006dce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006dd2:	643b      	str	r3, [r7, #64]	; 0x40
 8006dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006ddc:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6818      	ldr	r0, [r3, #0]
 8006de2:	68bb      	ldr	r3, [r7, #8]
 8006de4:	6959      	ldr	r1, [r3, #20]
 8006de6:	68bb      	ldr	r3, [r7, #8]
 8006de8:	891a      	ldrh	r2, [r3, #8]
 8006dea:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	f006 f9db 	bl	800d1aa <USB_WritePMA>
 8006df4:	e1e2      	b.n	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	68bb      	ldr	r3, [r7, #8]
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	3306      	adds	r3, #6
 8006e0c:	005b      	lsls	r3, r3, #1
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	6812      	ldr	r2, [r2, #0]
 8006e12:	4413      	add	r3, r2
 8006e14:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e18:	881b      	ldrh	r3, [r3, #0]
 8006e1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e1e:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86

    if (ep->xfer_len >= TxPctSize)
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	699a      	ldr	r2, [r3, #24]
 8006e26:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d307      	bcc.n	8006e3e <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8006e2e:	68bb      	ldr	r3, [r7, #8]
 8006e30:	699a      	ldr	r2, [r3, #24]
 8006e32:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8006e36:	1ad2      	subs	r2, r2, r3
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	619a      	str	r2, [r3, #24]
 8006e3c:	e002      	b.n	8006e44 <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	2200      	movs	r2, #0
 8006e42:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	699b      	ldr	r3, [r3, #24]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	f040 80c0 	bne.w	8006fce <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	785b      	ldrb	r3, [r3, #1]
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d126      	bne.n	8006ea4 <HAL_PCD_EP_DB_Transmit+0x482>
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e64:	b29b      	uxth	r3, r3
 8006e66:	461a      	mov	r2, r3
 8006e68:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006e6a:	4413      	add	r3, r2
 8006e6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006e6e:	68bb      	ldr	r3, [r7, #8]
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	011a      	lsls	r2, r3, #4
 8006e74:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8006e76:	4413      	add	r3, r2
 8006e78:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006e7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8006e7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e80:	881b      	ldrh	r3, [r3, #0]
 8006e82:	b29b      	uxth	r3, r3
 8006e84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006e88:	b29a      	uxth	r2, r3
 8006e8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e8c:	801a      	strh	r2, [r3, #0]
 8006e8e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006ea0:	801a      	strh	r2, [r3, #0]
 8006ea2:	e01a      	b.n	8006eda <HAL_PCD_EP_DB_Transmit+0x4b8>
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	785b      	ldrb	r3, [r3, #1]
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d116      	bne.n	8006eda <HAL_PCD_EP_DB_Transmit+0x4b8>
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	667b      	str	r3, [r7, #100]	; 0x64
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	461a      	mov	r2, r3
 8006ebe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ec0:	4413      	add	r3, r2
 8006ec2:	667b      	str	r3, [r7, #100]	; 0x64
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	781b      	ldrb	r3, [r3, #0]
 8006ec8:	011a      	lsls	r2, r3, #4
 8006eca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006ecc:	4413      	add	r3, r2
 8006ece:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006ed2:	663b      	str	r3, [r7, #96]	; 0x60
 8006ed4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006ed6:	2200      	movs	r2, #0
 8006ed8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	677b      	str	r3, [r7, #116]	; 0x74
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	785b      	ldrb	r3, [r3, #1]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d12b      	bne.n	8006f40 <HAL_PCD_EP_DB_Transmit+0x51e>
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006ef6:	b29b      	uxth	r3, r3
 8006ef8:	461a      	mov	r2, r3
 8006efa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006efc:	4413      	add	r3, r2
 8006efe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006f00:	68bb      	ldr	r3, [r7, #8]
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	011a      	lsls	r2, r3, #4
 8006f06:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f08:	4413      	add	r3, r2
 8006f0a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f0e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006f12:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006f16:	881b      	ldrh	r3, [r3, #0]
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006f1e:	b29a      	uxth	r2, r3
 8006f20:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006f24:	801a      	strh	r2, [r3, #0]
 8006f26:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006f2a:	881b      	ldrh	r3, [r3, #0]
 8006f2c:	b29b      	uxth	r3, r3
 8006f2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f36:	b29a      	uxth	r2, r3
 8006f38:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006f3c:	801a      	strh	r2, [r3, #0]
 8006f3e:	e017      	b.n	8006f70 <HAL_PCD_EP_DB_Transmit+0x54e>
 8006f40:	68bb      	ldr	r3, [r7, #8]
 8006f42:	785b      	ldrb	r3, [r3, #1]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d113      	bne.n	8006f70 <HAL_PCD_EP_DB_Transmit+0x54e>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f50:	b29b      	uxth	r3, r3
 8006f52:	461a      	mov	r2, r3
 8006f54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f56:	4413      	add	r3, r2
 8006f58:	677b      	str	r3, [r7, #116]	; 0x74
 8006f5a:	68bb      	ldr	r3, [r7, #8]
 8006f5c:	781b      	ldrb	r3, [r3, #0]
 8006f5e:	011a      	lsls	r2, r3, #4
 8006f60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f62:	4413      	add	r3, r2
 8006f64:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f68:	673b      	str	r3, [r7, #112]	; 0x70
 8006f6a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006f70:	68bb      	ldr	r3, [r7, #8]
 8006f72:	781b      	ldrb	r3, [r3, #0]
 8006f74:	4619      	mov	r1, r3
 8006f76:	68f8      	ldr	r0, [r7, #12]
 8006f78:	f00a fc9d 	bl	80118b6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006f7c:	88fb      	ldrh	r3, [r7, #6]
 8006f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	f040 811a 	bne.w	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	461a      	mov	r2, r3
 8006f8e:	68bb      	ldr	r3, [r7, #8]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	4413      	add	r3, r2
 8006f96:	881b      	ldrh	r3, [r3, #0]
 8006f98:	b29b      	uxth	r3, r3
 8006f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006fa2:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	461a      	mov	r2, r3
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	009b      	lsls	r3, r3, #2
 8006fb2:	441a      	add	r2, r3
 8006fb4:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8006fb8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006fc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fc8:	b29b      	uxth	r3, r3
 8006fca:	8013      	strh	r3, [r2, #0]
 8006fcc:	e0f6      	b.n	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006fce:	88fb      	ldrh	r3, [r7, #6]
 8006fd0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d121      	bne.n	800701c <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	461a      	mov	r2, r3
 8006fde:	68bb      	ldr	r3, [r7, #8]
 8006fe0:	781b      	ldrb	r3, [r3, #0]
 8006fe2:	009b      	lsls	r3, r3, #2
 8006fe4:	4413      	add	r3, r2
 8006fe6:	881b      	ldrh	r3, [r3, #0]
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006fee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff2:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	781b      	ldrb	r3, [r3, #0]
 8007000:	009b      	lsls	r3, r3, #2
 8007002:	441a      	add	r2, r3
 8007004:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8007008:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800700c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007010:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007018:	b29b      	uxth	r3, r3
 800701a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007022:	2b01      	cmp	r3, #1
 8007024:	f040 80ca 	bne.w	80071bc <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	695a      	ldr	r2, [r3, #20]
 800702c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007030:	441a      	add	r2, r3
 8007032:	68bb      	ldr	r3, [r7, #8]
 8007034:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	69da      	ldr	r2, [r3, #28]
 800703a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 800703e:	441a      	add	r2, r3
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007044:	68bb      	ldr	r3, [r7, #8]
 8007046:	6a1a      	ldr	r2, [r3, #32]
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	429a      	cmp	r2, r3
 800704e:	d30b      	bcc.n	8007068 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	691b      	ldr	r3, [r3, #16]
 8007054:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db -= len;
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	6a1a      	ldr	r2, [r3, #32]
 800705c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007060:	1ad2      	subs	r2, r2, r3
 8007062:	68bb      	ldr	r3, [r7, #8]
 8007064:	621a      	str	r2, [r3, #32]
 8007066:	e017      	b.n	8007098 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	6a1b      	ldr	r3, [r3, #32]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d108      	bne.n	8007082 <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8007070:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8007074:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_fill_db = 0U;
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2200      	movs	r2, #0
 800707c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8007080:	e00a      	b.n	8007098 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 8007082:	68bb      	ldr	r3, [r7, #8]
 8007084:	6a1b      	ldr	r3, [r3, #32]
 8007086:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
          ep->xfer_len_db = 0U;
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	2200      	movs	r2, #0
 800708e:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007090:	68bb      	ldr	r3, [r7, #8]
 8007092:	2200      	movs	r2, #0
 8007094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	657b      	str	r3, [r7, #84]	; 0x54
 800709e:	68bb      	ldr	r3, [r7, #8]
 80070a0:	785b      	ldrb	r3, [r3, #1]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d165      	bne.n	8007172 <HAL_PCD_EP_DB_Transmit+0x750>
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	461a      	mov	r2, r3
 80070b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070ba:	4413      	add	r3, r2
 80070bc:	65fb      	str	r3, [r7, #92]	; 0x5c
 80070be:	68bb      	ldr	r3, [r7, #8]
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	011a      	lsls	r2, r3, #4
 80070c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80070c6:	4413      	add	r3, r2
 80070c8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80070cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80070ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070d0:	881b      	ldrh	r3, [r3, #0]
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070d8:	b29a      	uxth	r2, r3
 80070da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80070dc:	801a      	strh	r2, [r3, #0]
 80070de:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070e2:	2b3e      	cmp	r3, #62	; 0x3e
 80070e4:	d91d      	bls.n	8007122 <HAL_PCD_EP_DB_Transmit+0x700>
 80070e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070ea:	095b      	lsrs	r3, r3, #5
 80070ec:	66bb      	str	r3, [r7, #104]	; 0x68
 80070ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80070f2:	f003 031f 	and.w	r3, r3, #31
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d102      	bne.n	8007100 <HAL_PCD_EP_DB_Transmit+0x6de>
 80070fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80070fc:	3b01      	subs	r3, #1
 80070fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8007100:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8007102:	881b      	ldrh	r3, [r3, #0]
 8007104:	b29a      	uxth	r2, r3
 8007106:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007108:	b29b      	uxth	r3, r3
 800710a:	029b      	lsls	r3, r3, #10
 800710c:	b29b      	uxth	r3, r3
 800710e:	4313      	orrs	r3, r2
 8007110:	b29b      	uxth	r3, r3
 8007112:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007116:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800711a:	b29a      	uxth	r2, r3
 800711c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800711e:	801a      	strh	r2, [r3, #0]
 8007120:	e041      	b.n	80071a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8007122:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10a      	bne.n	8007140 <HAL_PCD_EP_DB_Transmit+0x71e>
 800712a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800712c:	881b      	ldrh	r3, [r3, #0]
 800712e:	b29b      	uxth	r3, r3
 8007130:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007134:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007138:	b29a      	uxth	r2, r3
 800713a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800713c:	801a      	strh	r2, [r3, #0]
 800713e:	e032      	b.n	80071a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8007140:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007144:	085b      	lsrs	r3, r3, #1
 8007146:	66bb      	str	r3, [r7, #104]	; 0x68
 8007148:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800714c:	f003 0301 	and.w	r3, r3, #1
 8007150:	2b00      	cmp	r3, #0
 8007152:	d002      	beq.n	800715a <HAL_PCD_EP_DB_Transmit+0x738>
 8007154:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007156:	3301      	adds	r3, #1
 8007158:	66bb      	str	r3, [r7, #104]	; 0x68
 800715a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800715c:	881b      	ldrh	r3, [r3, #0]
 800715e:	b29a      	uxth	r2, r3
 8007160:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007162:	b29b      	uxth	r3, r3
 8007164:	029b      	lsls	r3, r3, #10
 8007166:	b29b      	uxth	r3, r3
 8007168:	4313      	orrs	r3, r2
 800716a:	b29a      	uxth	r2, r3
 800716c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800716e:	801a      	strh	r2, [r3, #0]
 8007170:	e019      	b.n	80071a6 <HAL_PCD_EP_DB_Transmit+0x784>
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	785b      	ldrb	r3, [r3, #1]
 8007176:	2b01      	cmp	r3, #1
 8007178:	d115      	bne.n	80071a6 <HAL_PCD_EP_DB_Transmit+0x784>
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8007182:	b29b      	uxth	r3, r3
 8007184:	461a      	mov	r2, r3
 8007186:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007188:	4413      	add	r3, r2
 800718a:	657b      	str	r3, [r7, #84]	; 0x54
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	781b      	ldrb	r3, [r3, #0]
 8007190:	011a      	lsls	r2, r3, #4
 8007192:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007194:	4413      	add	r3, r2
 8007196:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800719a:	653b      	str	r3, [r7, #80]	; 0x50
 800719c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071a0:	b29a      	uxth	r2, r3
 80071a2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80071a4:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	6818      	ldr	r0, [r3, #0]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	6959      	ldr	r1, [r3, #20]
 80071ae:	68bb      	ldr	r3, [r7, #8]
 80071b0:	895a      	ldrh	r2, [r3, #10]
 80071b2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80071b6:	b29b      	uxth	r3, r3
 80071b8:	f005 fff7 	bl	800d1aa <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	461a      	mov	r2, r3
 80071c2:	68bb      	ldr	r3, [r7, #8]
 80071c4:	781b      	ldrb	r3, [r3, #0]
 80071c6:	009b      	lsls	r3, r3, #2
 80071c8:	4413      	add	r3, r2
 80071ca:	881b      	ldrh	r3, [r3, #0]
 80071cc:	b29b      	uxth	r3, r3
 80071ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80071d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80071d6:	82bb      	strh	r3, [r7, #20]
 80071d8:	8abb      	ldrh	r3, [r7, #20]
 80071da:	f083 0310 	eor.w	r3, r3, #16
 80071de:	82bb      	strh	r3, [r7, #20]
 80071e0:	8abb      	ldrh	r3, [r7, #20]
 80071e2:	f083 0320 	eor.w	r3, r3, #32
 80071e6:	82bb      	strh	r3, [r7, #20]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	461a      	mov	r2, r3
 80071ee:	68bb      	ldr	r3, [r7, #8]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	441a      	add	r2, r3
 80071f6:	8abb      	ldrh	r3, [r7, #20]
 80071f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8007200:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007208:	b29b      	uxth	r3, r3
 800720a:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	3790      	adds	r7, #144	; 0x90
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007216:	b480      	push	{r7}
 8007218:	b087      	sub	sp, #28
 800721a:	af00      	add	r7, sp, #0
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	607b      	str	r3, [r7, #4]
 8007220:	460b      	mov	r3, r1
 8007222:	817b      	strh	r3, [r7, #10]
 8007224:	4613      	mov	r3, r2
 8007226:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007228:	897b      	ldrh	r3, [r7, #10]
 800722a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800722e:	b29b      	uxth	r3, r3
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00b      	beq.n	800724c <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007234:	897b      	ldrh	r3, [r7, #10]
 8007236:	f003 0307 	and.w	r3, r3, #7
 800723a:	1c5a      	adds	r2, r3, #1
 800723c:	4613      	mov	r3, r2
 800723e:	009b      	lsls	r3, r3, #2
 8007240:	4413      	add	r3, r2
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	68fa      	ldr	r2, [r7, #12]
 8007246:	4413      	add	r3, r2
 8007248:	617b      	str	r3, [r7, #20]
 800724a:	e009      	b.n	8007260 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800724c:	897a      	ldrh	r2, [r7, #10]
 800724e:	4613      	mov	r3, r2
 8007250:	009b      	lsls	r3, r3, #2
 8007252:	4413      	add	r3, r2
 8007254:	00db      	lsls	r3, r3, #3
 8007256:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800725a:	68fa      	ldr	r2, [r7, #12]
 800725c:	4413      	add	r3, r2
 800725e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007260:	893b      	ldrh	r3, [r7, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d107      	bne.n	8007276 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	2200      	movs	r2, #0
 800726a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	b29a      	uxth	r2, r3
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	80da      	strh	r2, [r3, #6]
 8007274:	e00b      	b.n	800728e <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	2201      	movs	r2, #1
 800727a:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	b29a      	uxth	r2, r3
 8007280:	697b      	ldr	r3, [r7, #20]
 8007282:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	0c1b      	lsrs	r3, r3, #16
 8007288:	b29a      	uxth	r2, r3
 800728a:	697b      	ldr	r3, [r7, #20]
 800728c:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800728e:	2300      	movs	r3, #0
}
 8007290:	4618      	mov	r0, r3
 8007292:	371c      	adds	r7, #28
 8007294:	46bd      	mov	sp, r7
 8007296:	bc80      	pop	{r7}
 8007298:	4770      	bx	lr
	...

0800729c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b086      	sub	sp, #24
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d101      	bne.n	80072ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072aa:	2301      	movs	r3, #1
 80072ac:	e272      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0301 	and.w	r3, r3, #1
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	f000 8087 	beq.w	80073ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80072bc:	4b92      	ldr	r3, [pc, #584]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	f003 030c 	and.w	r3, r3, #12
 80072c4:	2b04      	cmp	r3, #4
 80072c6:	d00c      	beq.n	80072e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80072c8:	4b8f      	ldr	r3, [pc, #572]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	f003 030c 	and.w	r3, r3, #12
 80072d0:	2b08      	cmp	r3, #8
 80072d2:	d112      	bne.n	80072fa <HAL_RCC_OscConfig+0x5e>
 80072d4:	4b8c      	ldr	r3, [pc, #560]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80072d6:	685b      	ldr	r3, [r3, #4]
 80072d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80072e0:	d10b      	bne.n	80072fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072e2:	4b89      	ldr	r3, [pc, #548]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d06c      	beq.n	80073c8 <HAL_RCC_OscConfig+0x12c>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	685b      	ldr	r3, [r3, #4]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d168      	bne.n	80073c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e24c      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007302:	d106      	bne.n	8007312 <HAL_RCC_OscConfig+0x76>
 8007304:	4b80      	ldr	r3, [pc, #512]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a7f      	ldr	r2, [pc, #508]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800730a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800730e:	6013      	str	r3, [r2, #0]
 8007310:	e02e      	b.n	8007370 <HAL_RCC_OscConfig+0xd4>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	2b00      	cmp	r3, #0
 8007318:	d10c      	bne.n	8007334 <HAL_RCC_OscConfig+0x98>
 800731a:	4b7b      	ldr	r3, [pc, #492]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	4a7a      	ldr	r2, [pc, #488]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007320:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007324:	6013      	str	r3, [r2, #0]
 8007326:	4b78      	ldr	r3, [pc, #480]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a77      	ldr	r2, [pc, #476]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800732c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007330:	6013      	str	r3, [r2, #0]
 8007332:	e01d      	b.n	8007370 <HAL_RCC_OscConfig+0xd4>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800733c:	d10c      	bne.n	8007358 <HAL_RCC_OscConfig+0xbc>
 800733e:	4b72      	ldr	r3, [pc, #456]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4a71      	ldr	r2, [pc, #452]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007344:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007348:	6013      	str	r3, [r2, #0]
 800734a:	4b6f      	ldr	r3, [pc, #444]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4a6e      	ldr	r2, [pc, #440]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007350:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007354:	6013      	str	r3, [r2, #0]
 8007356:	e00b      	b.n	8007370 <HAL_RCC_OscConfig+0xd4>
 8007358:	4b6b      	ldr	r3, [pc, #428]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	4a6a      	ldr	r2, [pc, #424]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800735e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007362:	6013      	str	r3, [r2, #0]
 8007364:	4b68      	ldr	r3, [pc, #416]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	4a67      	ldr	r2, [pc, #412]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800736a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800736e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	685b      	ldr	r3, [r3, #4]
 8007374:	2b00      	cmp	r3, #0
 8007376:	d013      	beq.n	80073a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007378:	f7fc fb74 	bl	8003a64 <HAL_GetTick>
 800737c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800737e:	e008      	b.n	8007392 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007380:	f7fc fb70 	bl	8003a64 <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	2b64      	cmp	r3, #100	; 0x64
 800738c:	d901      	bls.n	8007392 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e200      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007392:	4b5d      	ldr	r3, [pc, #372]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0f0      	beq.n	8007380 <HAL_RCC_OscConfig+0xe4>
 800739e:	e014      	b.n	80073ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80073a0:	f7fc fb60 	bl	8003a64 <HAL_GetTick>
 80073a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073a6:	e008      	b.n	80073ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80073a8:	f7fc fb5c 	bl	8003a64 <HAL_GetTick>
 80073ac:	4602      	mov	r2, r0
 80073ae:	693b      	ldr	r3, [r7, #16]
 80073b0:	1ad3      	subs	r3, r2, r3
 80073b2:	2b64      	cmp	r3, #100	; 0x64
 80073b4:	d901      	bls.n	80073ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80073b6:	2303      	movs	r3, #3
 80073b8:	e1ec      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80073ba:	4b53      	ldr	r3, [pc, #332]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d1f0      	bne.n	80073a8 <HAL_RCC_OscConfig+0x10c>
 80073c6:	e000      	b.n	80073ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80073c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	f003 0302 	and.w	r3, r3, #2
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d063      	beq.n	800749e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80073d6:	4b4c      	ldr	r3, [pc, #304]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	f003 030c 	and.w	r3, r3, #12
 80073de:	2b00      	cmp	r3, #0
 80073e0:	d00b      	beq.n	80073fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80073e2:	4b49      	ldr	r3, [pc, #292]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80073e4:	685b      	ldr	r3, [r3, #4]
 80073e6:	f003 030c 	and.w	r3, r3, #12
 80073ea:	2b08      	cmp	r3, #8
 80073ec:	d11c      	bne.n	8007428 <HAL_RCC_OscConfig+0x18c>
 80073ee:	4b46      	ldr	r3, [pc, #280]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80073f0:	685b      	ldr	r3, [r3, #4]
 80073f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d116      	bne.n	8007428 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80073fa:	4b43      	ldr	r3, [pc, #268]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	f003 0302 	and.w	r3, r3, #2
 8007402:	2b00      	cmp	r3, #0
 8007404:	d005      	beq.n	8007412 <HAL_RCC_OscConfig+0x176>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	691b      	ldr	r3, [r3, #16]
 800740a:	2b01      	cmp	r3, #1
 800740c:	d001      	beq.n	8007412 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800740e:	2301      	movs	r3, #1
 8007410:	e1c0      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007412:	4b3d      	ldr	r3, [pc, #244]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	695b      	ldr	r3, [r3, #20]
 800741e:	00db      	lsls	r3, r3, #3
 8007420:	4939      	ldr	r1, [pc, #228]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007422:	4313      	orrs	r3, r2
 8007424:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007426:	e03a      	b.n	800749e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	691b      	ldr	r3, [r3, #16]
 800742c:	2b00      	cmp	r3, #0
 800742e:	d020      	beq.n	8007472 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007430:	4b36      	ldr	r3, [pc, #216]	; (800750c <HAL_RCC_OscConfig+0x270>)
 8007432:	2201      	movs	r2, #1
 8007434:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007436:	f7fc fb15 	bl	8003a64 <HAL_GetTick>
 800743a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800743c:	e008      	b.n	8007450 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800743e:	f7fc fb11 	bl	8003a64 <HAL_GetTick>
 8007442:	4602      	mov	r2, r0
 8007444:	693b      	ldr	r3, [r7, #16]
 8007446:	1ad3      	subs	r3, r2, r3
 8007448:	2b02      	cmp	r3, #2
 800744a:	d901      	bls.n	8007450 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800744c:	2303      	movs	r3, #3
 800744e:	e1a1      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007450:	4b2d      	ldr	r3, [pc, #180]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	f003 0302 	and.w	r3, r3, #2
 8007458:	2b00      	cmp	r3, #0
 800745a:	d0f0      	beq.n	800743e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800745c:	4b2a      	ldr	r3, [pc, #168]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	695b      	ldr	r3, [r3, #20]
 8007468:	00db      	lsls	r3, r3, #3
 800746a:	4927      	ldr	r1, [pc, #156]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 800746c:	4313      	orrs	r3, r2
 800746e:	600b      	str	r3, [r1, #0]
 8007470:	e015      	b.n	800749e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007472:	4b26      	ldr	r3, [pc, #152]	; (800750c <HAL_RCC_OscConfig+0x270>)
 8007474:	2200      	movs	r2, #0
 8007476:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007478:	f7fc faf4 	bl	8003a64 <HAL_GetTick>
 800747c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800747e:	e008      	b.n	8007492 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007480:	f7fc faf0 	bl	8003a64 <HAL_GetTick>
 8007484:	4602      	mov	r2, r0
 8007486:	693b      	ldr	r3, [r7, #16]
 8007488:	1ad3      	subs	r3, r2, r3
 800748a:	2b02      	cmp	r3, #2
 800748c:	d901      	bls.n	8007492 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800748e:	2303      	movs	r3, #3
 8007490:	e180      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007492:	4b1d      	ldr	r3, [pc, #116]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0302 	and.w	r3, r3, #2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d1f0      	bne.n	8007480 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f003 0308 	and.w	r3, r3, #8
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d03a      	beq.n	8007520 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	699b      	ldr	r3, [r3, #24]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d019      	beq.n	80074e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80074b2:	4b17      	ldr	r3, [pc, #92]	; (8007510 <HAL_RCC_OscConfig+0x274>)
 80074b4:	2201      	movs	r2, #1
 80074b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074b8:	f7fc fad4 	bl	8003a64 <HAL_GetTick>
 80074bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074be:	e008      	b.n	80074d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074c0:	f7fc fad0 	bl	8003a64 <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d901      	bls.n	80074d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e160      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80074d2:	4b0d      	ldr	r3, [pc, #52]	; (8007508 <HAL_RCC_OscConfig+0x26c>)
 80074d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d0f0      	beq.n	80074c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80074de:	2001      	movs	r0, #1
 80074e0:	f000 face 	bl	8007a80 <RCC_Delay>
 80074e4:	e01c      	b.n	8007520 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80074e6:	4b0a      	ldr	r3, [pc, #40]	; (8007510 <HAL_RCC_OscConfig+0x274>)
 80074e8:	2200      	movs	r2, #0
 80074ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80074ec:	f7fc faba 	bl	8003a64 <HAL_GetTick>
 80074f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80074f2:	e00f      	b.n	8007514 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80074f4:	f7fc fab6 	bl	8003a64 <HAL_GetTick>
 80074f8:	4602      	mov	r2, r0
 80074fa:	693b      	ldr	r3, [r7, #16]
 80074fc:	1ad3      	subs	r3, r2, r3
 80074fe:	2b02      	cmp	r3, #2
 8007500:	d908      	bls.n	8007514 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8007502:	2303      	movs	r3, #3
 8007504:	e146      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
 8007506:	bf00      	nop
 8007508:	40021000 	.word	0x40021000
 800750c:	42420000 	.word	0x42420000
 8007510:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007514:	4b92      	ldr	r3, [pc, #584]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007518:	f003 0302 	and.w	r3, r3, #2
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e9      	bne.n	80074f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0304 	and.w	r3, r3, #4
 8007528:	2b00      	cmp	r3, #0
 800752a:	f000 80a6 	beq.w	800767a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800752e:	2300      	movs	r3, #0
 8007530:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007532:	4b8b      	ldr	r3, [pc, #556]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007534:	69db      	ldr	r3, [r3, #28]
 8007536:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d10d      	bne.n	800755a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800753e:	4b88      	ldr	r3, [pc, #544]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007540:	69db      	ldr	r3, [r3, #28]
 8007542:	4a87      	ldr	r2, [pc, #540]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007544:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007548:	61d3      	str	r3, [r2, #28]
 800754a:	4b85      	ldr	r3, [pc, #532]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 800754c:	69db      	ldr	r3, [r3, #28]
 800754e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007552:	60bb      	str	r3, [r7, #8]
 8007554:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007556:	2301      	movs	r3, #1
 8007558:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800755a:	4b82      	ldr	r3, [pc, #520]	; (8007764 <HAL_RCC_OscConfig+0x4c8>)
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007562:	2b00      	cmp	r3, #0
 8007564:	d118      	bne.n	8007598 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007566:	4b7f      	ldr	r3, [pc, #508]	; (8007764 <HAL_RCC_OscConfig+0x4c8>)
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	4a7e      	ldr	r2, [pc, #504]	; (8007764 <HAL_RCC_OscConfig+0x4c8>)
 800756c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007570:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007572:	f7fc fa77 	bl	8003a64 <HAL_GetTick>
 8007576:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007578:	e008      	b.n	800758c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800757a:	f7fc fa73 	bl	8003a64 <HAL_GetTick>
 800757e:	4602      	mov	r2, r0
 8007580:	693b      	ldr	r3, [r7, #16]
 8007582:	1ad3      	subs	r3, r2, r3
 8007584:	2b64      	cmp	r3, #100	; 0x64
 8007586:	d901      	bls.n	800758c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007588:	2303      	movs	r3, #3
 800758a:	e103      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800758c:	4b75      	ldr	r3, [pc, #468]	; (8007764 <HAL_RCC_OscConfig+0x4c8>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007594:	2b00      	cmp	r3, #0
 8007596:	d0f0      	beq.n	800757a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	68db      	ldr	r3, [r3, #12]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d106      	bne.n	80075ae <HAL_RCC_OscConfig+0x312>
 80075a0:	4b6f      	ldr	r3, [pc, #444]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075a2:	6a1b      	ldr	r3, [r3, #32]
 80075a4:	4a6e      	ldr	r2, [pc, #440]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075a6:	f043 0301 	orr.w	r3, r3, #1
 80075aa:	6213      	str	r3, [r2, #32]
 80075ac:	e02d      	b.n	800760a <HAL_RCC_OscConfig+0x36e>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	68db      	ldr	r3, [r3, #12]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d10c      	bne.n	80075d0 <HAL_RCC_OscConfig+0x334>
 80075b6:	4b6a      	ldr	r3, [pc, #424]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075b8:	6a1b      	ldr	r3, [r3, #32]
 80075ba:	4a69      	ldr	r2, [pc, #420]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075bc:	f023 0301 	bic.w	r3, r3, #1
 80075c0:	6213      	str	r3, [r2, #32]
 80075c2:	4b67      	ldr	r3, [pc, #412]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075c4:	6a1b      	ldr	r3, [r3, #32]
 80075c6:	4a66      	ldr	r2, [pc, #408]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075c8:	f023 0304 	bic.w	r3, r3, #4
 80075cc:	6213      	str	r3, [r2, #32]
 80075ce:	e01c      	b.n	800760a <HAL_RCC_OscConfig+0x36e>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	68db      	ldr	r3, [r3, #12]
 80075d4:	2b05      	cmp	r3, #5
 80075d6:	d10c      	bne.n	80075f2 <HAL_RCC_OscConfig+0x356>
 80075d8:	4b61      	ldr	r3, [pc, #388]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075da:	6a1b      	ldr	r3, [r3, #32]
 80075dc:	4a60      	ldr	r2, [pc, #384]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075de:	f043 0304 	orr.w	r3, r3, #4
 80075e2:	6213      	str	r3, [r2, #32]
 80075e4:	4b5e      	ldr	r3, [pc, #376]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075e6:	6a1b      	ldr	r3, [r3, #32]
 80075e8:	4a5d      	ldr	r2, [pc, #372]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075ea:	f043 0301 	orr.w	r3, r3, #1
 80075ee:	6213      	str	r3, [r2, #32]
 80075f0:	e00b      	b.n	800760a <HAL_RCC_OscConfig+0x36e>
 80075f2:	4b5b      	ldr	r3, [pc, #364]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075f4:	6a1b      	ldr	r3, [r3, #32]
 80075f6:	4a5a      	ldr	r2, [pc, #360]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80075f8:	f023 0301 	bic.w	r3, r3, #1
 80075fc:	6213      	str	r3, [r2, #32]
 80075fe:	4b58      	ldr	r3, [pc, #352]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007600:	6a1b      	ldr	r3, [r3, #32]
 8007602:	4a57      	ldr	r2, [pc, #348]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007604:	f023 0304 	bic.w	r3, r3, #4
 8007608:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	68db      	ldr	r3, [r3, #12]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d015      	beq.n	800763e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007612:	f7fc fa27 	bl	8003a64 <HAL_GetTick>
 8007616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007618:	e00a      	b.n	8007630 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800761a:	f7fc fa23 	bl	8003a64 <HAL_GetTick>
 800761e:	4602      	mov	r2, r0
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	1ad3      	subs	r3, r2, r3
 8007624:	f241 3288 	movw	r2, #5000	; 0x1388
 8007628:	4293      	cmp	r3, r2
 800762a:	d901      	bls.n	8007630 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800762c:	2303      	movs	r3, #3
 800762e:	e0b1      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007630:	4b4b      	ldr	r3, [pc, #300]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007632:	6a1b      	ldr	r3, [r3, #32]
 8007634:	f003 0302 	and.w	r3, r3, #2
 8007638:	2b00      	cmp	r3, #0
 800763a:	d0ee      	beq.n	800761a <HAL_RCC_OscConfig+0x37e>
 800763c:	e014      	b.n	8007668 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800763e:	f7fc fa11 	bl	8003a64 <HAL_GetTick>
 8007642:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007644:	e00a      	b.n	800765c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007646:	f7fc fa0d 	bl	8003a64 <HAL_GetTick>
 800764a:	4602      	mov	r2, r0
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	1ad3      	subs	r3, r2, r3
 8007650:	f241 3288 	movw	r2, #5000	; 0x1388
 8007654:	4293      	cmp	r3, r2
 8007656:	d901      	bls.n	800765c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007658:	2303      	movs	r3, #3
 800765a:	e09b      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800765c:	4b40      	ldr	r3, [pc, #256]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 800765e:	6a1b      	ldr	r3, [r3, #32]
 8007660:	f003 0302 	and.w	r3, r3, #2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d1ee      	bne.n	8007646 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007668:	7dfb      	ldrb	r3, [r7, #23]
 800766a:	2b01      	cmp	r3, #1
 800766c:	d105      	bne.n	800767a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800766e:	4b3c      	ldr	r3, [pc, #240]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007670:	69db      	ldr	r3, [r3, #28]
 8007672:	4a3b      	ldr	r2, [pc, #236]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007674:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007678:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	69db      	ldr	r3, [r3, #28]
 800767e:	2b00      	cmp	r3, #0
 8007680:	f000 8087 	beq.w	8007792 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007684:	4b36      	ldr	r3, [pc, #216]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	f003 030c 	and.w	r3, r3, #12
 800768c:	2b08      	cmp	r3, #8
 800768e:	d061      	beq.n	8007754 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	69db      	ldr	r3, [r3, #28]
 8007694:	2b02      	cmp	r3, #2
 8007696:	d146      	bne.n	8007726 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007698:	4b33      	ldr	r3, [pc, #204]	; (8007768 <HAL_RCC_OscConfig+0x4cc>)
 800769a:	2200      	movs	r2, #0
 800769c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800769e:	f7fc f9e1 	bl	8003a64 <HAL_GetTick>
 80076a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076a4:	e008      	b.n	80076b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80076a6:	f7fc f9dd 	bl	8003a64 <HAL_GetTick>
 80076aa:	4602      	mov	r2, r0
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	1ad3      	subs	r3, r2, r3
 80076b0:	2b02      	cmp	r3, #2
 80076b2:	d901      	bls.n	80076b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80076b4:	2303      	movs	r3, #3
 80076b6:	e06d      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80076b8:	4b29      	ldr	r3, [pc, #164]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d1f0      	bne.n	80076a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076cc:	d108      	bne.n	80076e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80076ce:	4b24      	ldr	r3, [pc, #144]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80076d0:	685b      	ldr	r3, [r3, #4]
 80076d2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	4921      	ldr	r1, [pc, #132]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076e0:	4b1f      	ldr	r3, [pc, #124]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80076e2:	685b      	ldr	r3, [r3, #4]
 80076e4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a19      	ldr	r1, [r3, #32]
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f0:	430b      	orrs	r3, r1
 80076f2:	491b      	ldr	r1, [pc, #108]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 80076f4:	4313      	orrs	r3, r2
 80076f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80076f8:	4b1b      	ldr	r3, [pc, #108]	; (8007768 <HAL_RCC_OscConfig+0x4cc>)
 80076fa:	2201      	movs	r2, #1
 80076fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076fe:	f7fc f9b1 	bl	8003a64 <HAL_GetTick>
 8007702:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007704:	e008      	b.n	8007718 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007706:	f7fc f9ad 	bl	8003a64 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	2b02      	cmp	r3, #2
 8007712:	d901      	bls.n	8007718 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8007714:	2303      	movs	r3, #3
 8007716:	e03d      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007718:	4b11      	ldr	r3, [pc, #68]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007720:	2b00      	cmp	r3, #0
 8007722:	d0f0      	beq.n	8007706 <HAL_RCC_OscConfig+0x46a>
 8007724:	e035      	b.n	8007792 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007726:	4b10      	ldr	r3, [pc, #64]	; (8007768 <HAL_RCC_OscConfig+0x4cc>)
 8007728:	2200      	movs	r2, #0
 800772a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800772c:	f7fc f99a 	bl	8003a64 <HAL_GetTick>
 8007730:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007732:	e008      	b.n	8007746 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007734:	f7fc f996 	bl	8003a64 <HAL_GetTick>
 8007738:	4602      	mov	r2, r0
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	1ad3      	subs	r3, r2, r3
 800773e:	2b02      	cmp	r3, #2
 8007740:	d901      	bls.n	8007746 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8007742:	2303      	movs	r3, #3
 8007744:	e026      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8007746:	4b06      	ldr	r3, [pc, #24]	; (8007760 <HAL_RCC_OscConfig+0x4c4>)
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800774e:	2b00      	cmp	r3, #0
 8007750:	d1f0      	bne.n	8007734 <HAL_RCC_OscConfig+0x498>
 8007752:	e01e      	b.n	8007792 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	69db      	ldr	r3, [r3, #28]
 8007758:	2b01      	cmp	r3, #1
 800775a:	d107      	bne.n	800776c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800775c:	2301      	movs	r3, #1
 800775e:	e019      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
 8007760:	40021000 	.word	0x40021000
 8007764:	40007000 	.word	0x40007000
 8007768:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800776c:	4b0b      	ldr	r3, [pc, #44]	; (800779c <HAL_RCC_OscConfig+0x500>)
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	6a1b      	ldr	r3, [r3, #32]
 800777c:	429a      	cmp	r2, r3
 800777e:	d106      	bne.n	800778e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800778a:	429a      	cmp	r2, r3
 800778c:	d001      	beq.n	8007792 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800778e:	2301      	movs	r3, #1
 8007790:	e000      	b.n	8007794 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8007792:	2300      	movs	r3, #0
}
 8007794:	4618      	mov	r0, r3
 8007796:	3718      	adds	r7, #24
 8007798:	46bd      	mov	sp, r7
 800779a:	bd80      	pop	{r7, pc}
 800779c:	40021000 	.word	0x40021000

080077a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80077a0:	b580      	push	{r7, lr}
 80077a2:	b084      	sub	sp, #16
 80077a4:	af00      	add	r7, sp, #0
 80077a6:	6078      	str	r0, [r7, #4]
 80077a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d101      	bne.n	80077b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80077b0:	2301      	movs	r3, #1
 80077b2:	e0d0      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80077b4:	4b6a      	ldr	r3, [pc, #424]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	683a      	ldr	r2, [r7, #0]
 80077be:	429a      	cmp	r2, r3
 80077c0:	d910      	bls.n	80077e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80077c2:	4b67      	ldr	r3, [pc, #412]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	f023 0207 	bic.w	r2, r3, #7
 80077ca:	4965      	ldr	r1, [pc, #404]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	4313      	orrs	r3, r2
 80077d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80077d2:	4b63      	ldr	r3, [pc, #396]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	f003 0307 	and.w	r3, r3, #7
 80077da:	683a      	ldr	r2, [r7, #0]
 80077dc:	429a      	cmp	r2, r3
 80077de:	d001      	beq.n	80077e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80077e0:	2301      	movs	r3, #1
 80077e2:	e0b8      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 0302 	and.w	r3, r3, #2
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d020      	beq.n	8007832 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	f003 0304 	and.w	r3, r3, #4
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d005      	beq.n	8007808 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80077fc:	4b59      	ldr	r3, [pc, #356]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	4a58      	ldr	r2, [pc, #352]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007802:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8007806:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f003 0308 	and.w	r3, r3, #8
 8007810:	2b00      	cmp	r3, #0
 8007812:	d005      	beq.n	8007820 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007814:	4b53      	ldr	r3, [pc, #332]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007816:	685b      	ldr	r3, [r3, #4]
 8007818:	4a52      	ldr	r2, [pc, #328]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800781a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800781e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007820:	4b50      	ldr	r3, [pc, #320]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007822:	685b      	ldr	r3, [r3, #4]
 8007824:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	494d      	ldr	r1, [pc, #308]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800782e:	4313      	orrs	r3, r2
 8007830:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f003 0301 	and.w	r3, r3, #1
 800783a:	2b00      	cmp	r3, #0
 800783c:	d040      	beq.n	80078c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	685b      	ldr	r3, [r3, #4]
 8007842:	2b01      	cmp	r3, #1
 8007844:	d107      	bne.n	8007856 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007846:	4b47      	ldr	r3, [pc, #284]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800784e:	2b00      	cmp	r3, #0
 8007850:	d115      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007852:	2301      	movs	r3, #1
 8007854:	e07f      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	2b02      	cmp	r3, #2
 800785c:	d107      	bne.n	800786e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800785e:	4b41      	ldr	r3, [pc, #260]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007866:	2b00      	cmp	r3, #0
 8007868:	d109      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800786a:	2301      	movs	r3, #1
 800786c:	e073      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800786e:	4b3d      	ldr	r3, [pc, #244]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	f003 0302 	and.w	r3, r3, #2
 8007876:	2b00      	cmp	r3, #0
 8007878:	d101      	bne.n	800787e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	e06b      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800787e:	4b39      	ldr	r3, [pc, #228]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007880:	685b      	ldr	r3, [r3, #4]
 8007882:	f023 0203 	bic.w	r2, r3, #3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685b      	ldr	r3, [r3, #4]
 800788a:	4936      	ldr	r1, [pc, #216]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800788c:	4313      	orrs	r3, r2
 800788e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007890:	f7fc f8e8 	bl	8003a64 <HAL_GetTick>
 8007894:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007896:	e00a      	b.n	80078ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007898:	f7fc f8e4 	bl	8003a64 <HAL_GetTick>
 800789c:	4602      	mov	r2, r0
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	1ad3      	subs	r3, r2, r3
 80078a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d901      	bls.n	80078ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e053      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80078ae:	4b2d      	ldr	r3, [pc, #180]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	f003 020c 	and.w	r2, r3, #12
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	009b      	lsls	r3, r3, #2
 80078bc:	429a      	cmp	r2, r3
 80078be:	d1eb      	bne.n	8007898 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078c0:	4b27      	ldr	r3, [pc, #156]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f003 0307 	and.w	r3, r3, #7
 80078c8:	683a      	ldr	r2, [r7, #0]
 80078ca:	429a      	cmp	r2, r3
 80078cc:	d210      	bcs.n	80078f0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80078ce:	4b24      	ldr	r3, [pc, #144]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f023 0207 	bic.w	r2, r3, #7
 80078d6:	4922      	ldr	r1, [pc, #136]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80078d8:	683b      	ldr	r3, [r7, #0]
 80078da:	4313      	orrs	r3, r2
 80078dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80078de:	4b20      	ldr	r3, [pc, #128]	; (8007960 <HAL_RCC_ClockConfig+0x1c0>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f003 0307 	and.w	r3, r3, #7
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	429a      	cmp	r2, r3
 80078ea:	d001      	beq.n	80078f0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80078ec:	2301      	movs	r3, #1
 80078ee:	e032      	b.n	8007956 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d008      	beq.n	800790e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80078fc:	4b19      	ldr	r3, [pc, #100]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	68db      	ldr	r3, [r3, #12]
 8007908:	4916      	ldr	r1, [pc, #88]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800790a:	4313      	orrs	r3, r2
 800790c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d009      	beq.n	800792e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800791a:	4b12      	ldr	r3, [pc, #72]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	691b      	ldr	r3, [r3, #16]
 8007926:	00db      	lsls	r3, r3, #3
 8007928:	490e      	ldr	r1, [pc, #56]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 800792a:	4313      	orrs	r3, r2
 800792c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800792e:	f000 f821 	bl	8007974 <HAL_RCC_GetSysClockFreq>
 8007932:	4602      	mov	r2, r0
 8007934:	4b0b      	ldr	r3, [pc, #44]	; (8007964 <HAL_RCC_ClockConfig+0x1c4>)
 8007936:	685b      	ldr	r3, [r3, #4]
 8007938:	091b      	lsrs	r3, r3, #4
 800793a:	f003 030f 	and.w	r3, r3, #15
 800793e:	490a      	ldr	r1, [pc, #40]	; (8007968 <HAL_RCC_ClockConfig+0x1c8>)
 8007940:	5ccb      	ldrb	r3, [r1, r3]
 8007942:	fa22 f303 	lsr.w	r3, r2, r3
 8007946:	4a09      	ldr	r2, [pc, #36]	; (800796c <HAL_RCC_ClockConfig+0x1cc>)
 8007948:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800794a:	4b09      	ldr	r3, [pc, #36]	; (8007970 <HAL_RCC_ClockConfig+0x1d0>)
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	4618      	mov	r0, r3
 8007950:	f7fc f846 	bl	80039e0 <HAL_InitTick>

  return HAL_OK;
 8007954:	2300      	movs	r3, #0
}
 8007956:	4618      	mov	r0, r3
 8007958:	3710      	adds	r7, #16
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}
 800795e:	bf00      	nop
 8007960:	40022000 	.word	0x40022000
 8007964:	40021000 	.word	0x40021000
 8007968:	0802e160 	.word	0x0802e160
 800796c:	20000010 	.word	0x20000010
 8007970:	20000014 	.word	0x20000014

08007974 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007974:	b480      	push	{r7}
 8007976:	b087      	sub	sp, #28
 8007978:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800797a:	2300      	movs	r3, #0
 800797c:	60fb      	str	r3, [r7, #12]
 800797e:	2300      	movs	r3, #0
 8007980:	60bb      	str	r3, [r7, #8]
 8007982:	2300      	movs	r3, #0
 8007984:	617b      	str	r3, [r7, #20]
 8007986:	2300      	movs	r3, #0
 8007988:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800798a:	2300      	movs	r3, #0
 800798c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800798e:	4b1e      	ldr	r3, [pc, #120]	; (8007a08 <HAL_RCC_GetSysClockFreq+0x94>)
 8007990:	685b      	ldr	r3, [r3, #4]
 8007992:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f003 030c 	and.w	r3, r3, #12
 800799a:	2b04      	cmp	r3, #4
 800799c:	d002      	beq.n	80079a4 <HAL_RCC_GetSysClockFreq+0x30>
 800799e:	2b08      	cmp	r3, #8
 80079a0:	d003      	beq.n	80079aa <HAL_RCC_GetSysClockFreq+0x36>
 80079a2:	e027      	b.n	80079f4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80079a4:	4b19      	ldr	r3, [pc, #100]	; (8007a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80079a6:	613b      	str	r3, [r7, #16]
      break;
 80079a8:	e027      	b.n	80079fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	0c9b      	lsrs	r3, r3, #18
 80079ae:	f003 030f 	and.w	r3, r3, #15
 80079b2:	4a17      	ldr	r2, [pc, #92]	; (8007a10 <HAL_RCC_GetSysClockFreq+0x9c>)
 80079b4:	5cd3      	ldrb	r3, [r2, r3]
 80079b6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d010      	beq.n	80079e4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80079c2:	4b11      	ldr	r3, [pc, #68]	; (8007a08 <HAL_RCC_GetSysClockFreq+0x94>)
 80079c4:	685b      	ldr	r3, [r3, #4]
 80079c6:	0c5b      	lsrs	r3, r3, #17
 80079c8:	f003 0301 	and.w	r3, r3, #1
 80079cc:	4a11      	ldr	r2, [pc, #68]	; (8007a14 <HAL_RCC_GetSysClockFreq+0xa0>)
 80079ce:	5cd3      	ldrb	r3, [r2, r3]
 80079d0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a0d      	ldr	r2, [pc, #52]	; (8007a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80079d6:	fb03 f202 	mul.w	r2, r3, r2
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80079e0:	617b      	str	r3, [r7, #20]
 80079e2:	e004      	b.n	80079ee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	4a0c      	ldr	r2, [pc, #48]	; (8007a18 <HAL_RCC_GetSysClockFreq+0xa4>)
 80079e8:	fb02 f303 	mul.w	r3, r2, r3
 80079ec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80079ee:	697b      	ldr	r3, [r7, #20]
 80079f0:	613b      	str	r3, [r7, #16]
      break;
 80079f2:	e002      	b.n	80079fa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80079f4:	4b05      	ldr	r3, [pc, #20]	; (8007a0c <HAL_RCC_GetSysClockFreq+0x98>)
 80079f6:	613b      	str	r3, [r7, #16]
      break;
 80079f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80079fa:	693b      	ldr	r3, [r7, #16]
}
 80079fc:	4618      	mov	r0, r3
 80079fe:	371c      	adds	r7, #28
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr
 8007a06:	bf00      	nop
 8007a08:	40021000 	.word	0x40021000
 8007a0c:	007a1200 	.word	0x007a1200
 8007a10:	0802e178 	.word	0x0802e178
 8007a14:	0802e188 	.word	0x0802e188
 8007a18:	003d0900 	.word	0x003d0900

08007a1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a20:	4b02      	ldr	r3, [pc, #8]	; (8007a2c <HAL_RCC_GetHCLKFreq+0x10>)
 8007a22:	681b      	ldr	r3, [r3, #0]
}
 8007a24:	4618      	mov	r0, r3
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bc80      	pop	{r7}
 8007a2a:	4770      	bx	lr
 8007a2c:	20000010 	.word	0x20000010

08007a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007a34:	f7ff fff2 	bl	8007a1c <HAL_RCC_GetHCLKFreq>
 8007a38:	4602      	mov	r2, r0
 8007a3a:	4b05      	ldr	r3, [pc, #20]	; (8007a50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	0a1b      	lsrs	r3, r3, #8
 8007a40:	f003 0307 	and.w	r3, r3, #7
 8007a44:	4903      	ldr	r1, [pc, #12]	; (8007a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a46:	5ccb      	ldrb	r3, [r1, r3]
 8007a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	bd80      	pop	{r7, pc}
 8007a50:	40021000 	.word	0x40021000
 8007a54:	0802e170 	.word	0x0802e170

08007a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007a5c:	f7ff ffde 	bl	8007a1c <HAL_RCC_GetHCLKFreq>
 8007a60:	4602      	mov	r2, r0
 8007a62:	4b05      	ldr	r3, [pc, #20]	; (8007a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a64:	685b      	ldr	r3, [r3, #4]
 8007a66:	0adb      	lsrs	r3, r3, #11
 8007a68:	f003 0307 	and.w	r3, r3, #7
 8007a6c:	4903      	ldr	r1, [pc, #12]	; (8007a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007a6e:	5ccb      	ldrb	r3, [r1, r3]
 8007a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a74:	4618      	mov	r0, r3
 8007a76:	bd80      	pop	{r7, pc}
 8007a78:	40021000 	.word	0x40021000
 8007a7c:	0802e170 	.word	0x0802e170

08007a80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8007a80:	b480      	push	{r7}
 8007a82:	b085      	sub	sp, #20
 8007a84:	af00      	add	r7, sp, #0
 8007a86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8007a88:	4b0a      	ldr	r3, [pc, #40]	; (8007ab4 <RCC_Delay+0x34>)
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	4a0a      	ldr	r2, [pc, #40]	; (8007ab8 <RCC_Delay+0x38>)
 8007a8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007a92:	0a5b      	lsrs	r3, r3, #9
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	fb02 f303 	mul.w	r3, r2, r3
 8007a9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8007a9c:	bf00      	nop
  }
  while (Delay --);
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	1e5a      	subs	r2, r3, #1
 8007aa2:	60fa      	str	r2, [r7, #12]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d1f9      	bne.n	8007a9c <RCC_Delay+0x1c>
}
 8007aa8:	bf00      	nop
 8007aaa:	bf00      	nop
 8007aac:	3714      	adds	r7, #20
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bc80      	pop	{r7}
 8007ab2:	4770      	bx	lr
 8007ab4:	20000010 	.word	0x20000010
 8007ab8:	10624dd3 	.word	0x10624dd3

08007abc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b086      	sub	sp, #24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	613b      	str	r3, [r7, #16]
 8007ac8:	2300      	movs	r3, #0
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f003 0301 	and.w	r3, r3, #1
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d07d      	beq.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8007ad8:	2300      	movs	r3, #0
 8007ada:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007adc:	4b4f      	ldr	r3, [pc, #316]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ade:	69db      	ldr	r3, [r3, #28]
 8007ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10d      	bne.n	8007b04 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ae8:	4b4c      	ldr	r3, [pc, #304]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007aea:	69db      	ldr	r3, [r3, #28]
 8007aec:	4a4b      	ldr	r2, [pc, #300]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007aee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007af2:	61d3      	str	r3, [r2, #28]
 8007af4:	4b49      	ldr	r3, [pc, #292]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007af6:	69db      	ldr	r3, [r3, #28]
 8007af8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007afc:	60bb      	str	r3, [r7, #8]
 8007afe:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b00:	2301      	movs	r3, #1
 8007b02:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b04:	4b46      	ldr	r3, [pc, #280]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d118      	bne.n	8007b42 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007b10:	4b43      	ldr	r3, [pc, #268]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	4a42      	ldr	r2, [pc, #264]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b16:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b1a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007b1c:	f7fb ffa2 	bl	8003a64 <HAL_GetTick>
 8007b20:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b22:	e008      	b.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b24:	f7fb ff9e 	bl	8003a64 <HAL_GetTick>
 8007b28:	4602      	mov	r2, r0
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	1ad3      	subs	r3, r2, r3
 8007b2e:	2b64      	cmp	r3, #100	; 0x64
 8007b30:	d901      	bls.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007b32:	2303      	movs	r3, #3
 8007b34:	e06d      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b36:	4b3a      	ldr	r3, [pc, #232]	; (8007c20 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d0f0      	beq.n	8007b24 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007b42:	4b36      	ldr	r3, [pc, #216]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b44:	6a1b      	ldr	r3, [r3, #32]
 8007b46:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b4a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d02e      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	685b      	ldr	r3, [r3, #4]
 8007b56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007b5a:	68fa      	ldr	r2, [r7, #12]
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d027      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007b60:	4b2e      	ldr	r3, [pc, #184]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b62:	6a1b      	ldr	r3, [r3, #32]
 8007b64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b68:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007b6a:	4b2e      	ldr	r3, [pc, #184]	; (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b6c:	2201      	movs	r2, #1
 8007b6e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007b70:	4b2c      	ldr	r3, [pc, #176]	; (8007c24 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007b72:	2200      	movs	r2, #0
 8007b74:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007b76:	4a29      	ldr	r2, [pc, #164]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	f003 0301 	and.w	r3, r3, #1
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d014      	beq.n	8007bb0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b86:	f7fb ff6d 	bl	8003a64 <HAL_GetTick>
 8007b8a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b8c:	e00a      	b.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b8e:	f7fb ff69 	bl	8003a64 <HAL_GetTick>
 8007b92:	4602      	mov	r2, r0
 8007b94:	693b      	ldr	r3, [r7, #16]
 8007b96:	1ad3      	subs	r3, r2, r3
 8007b98:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d901      	bls.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e036      	b.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ba4:	4b1d      	ldr	r3, [pc, #116]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007ba6:	6a1b      	ldr	r3, [r3, #32]
 8007ba8:	f003 0302 	and.w	r3, r3, #2
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	d0ee      	beq.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007bb0:	4b1a      	ldr	r3, [pc, #104]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bb2:	6a1b      	ldr	r3, [r3, #32]
 8007bb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	685b      	ldr	r3, [r3, #4]
 8007bbc:	4917      	ldr	r1, [pc, #92]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007bc2:	7dfb      	ldrb	r3, [r7, #23]
 8007bc4:	2b01      	cmp	r3, #1
 8007bc6:	d105      	bne.n	8007bd4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bc8:	4b14      	ldr	r3, [pc, #80]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bca:	69db      	ldr	r3, [r3, #28]
 8007bcc:	4a13      	ldr	r2, [pc, #76]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bce:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007bd2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f003 0302 	and.w	r3, r3, #2
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d008      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007be0:	4b0e      	ldr	r3, [pc, #56]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007be2:	685b      	ldr	r3, [r3, #4]
 8007be4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	689b      	ldr	r3, [r3, #8]
 8007bec:	490b      	ldr	r1, [pc, #44]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007bee:	4313      	orrs	r3, r2
 8007bf0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f003 0310 	and.w	r3, r3, #16
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d008      	beq.n	8007c10 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007bfe:	4b07      	ldr	r3, [pc, #28]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	695b      	ldr	r3, [r3, #20]
 8007c0a:	4904      	ldr	r1, [pc, #16]	; (8007c1c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007c0c:	4313      	orrs	r3, r2
 8007c0e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3718      	adds	r7, #24
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}
 8007c1a:	bf00      	nop
 8007c1c:	40021000 	.word	0x40021000
 8007c20:	40007000 	.word	0x40007000
 8007c24:	42420440 	.word	0x42420440

08007c28 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b088      	sub	sp, #32
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8007c30:	2300      	movs	r3, #0
 8007c32:	617b      	str	r3, [r7, #20]
 8007c34:	2300      	movs	r3, #0
 8007c36:	61fb      	str	r3, [r7, #28]
 8007c38:	2300      	movs	r3, #0
 8007c3a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	60fb      	str	r3, [r7, #12]
 8007c40:	2300      	movs	r3, #0
 8007c42:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	3b01      	subs	r3, #1
 8007c48:	2b0f      	cmp	r3, #15
 8007c4a:	f200 80af 	bhi.w	8007dac <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8007c4e:	a201      	add	r2, pc, #4	; (adr r2, 8007c54 <HAL_RCCEx_GetPeriphCLKFreq+0x2c>)
 8007c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c54:	08007d2b 	.word	0x08007d2b
 8007c58:	08007d91 	.word	0x08007d91
 8007c5c:	08007dad 	.word	0x08007dad
 8007c60:	08007d1b 	.word	0x08007d1b
 8007c64:	08007dad 	.word	0x08007dad
 8007c68:	08007dad 	.word	0x08007dad
 8007c6c:	08007dad 	.word	0x08007dad
 8007c70:	08007d23 	.word	0x08007d23
 8007c74:	08007dad 	.word	0x08007dad
 8007c78:	08007dad 	.word	0x08007dad
 8007c7c:	08007dad 	.word	0x08007dad
 8007c80:	08007dad 	.word	0x08007dad
 8007c84:	08007dad 	.word	0x08007dad
 8007c88:	08007dad 	.word	0x08007dad
 8007c8c:	08007dad 	.word	0x08007dad
 8007c90:	08007c95 	.word	0x08007c95
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8007c94:	4b4a      	ldr	r3, [pc, #296]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007c96:	685b      	ldr	r3, [r3, #4]
 8007c98:	60fb      	str	r3, [r7, #12]

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8007c9a:	4b49      	ldr	r3, [pc, #292]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	f000 8084 	beq.w	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	0c9b      	lsrs	r3, r3, #18
 8007cac:	f003 030f 	and.w	r3, r3, #15
 8007cb0:	4a44      	ldr	r2, [pc, #272]	; (8007dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x19c>)
 8007cb2:	5cd3      	ldrb	r3, [r2, r3]
 8007cb4:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d015      	beq.n	8007cec <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8007cc0:	4b3f      	ldr	r3, [pc, #252]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007cc2:	685b      	ldr	r3, [r3, #4]
 8007cc4:	0c5b      	lsrs	r3, r3, #17
 8007cc6:	f003 0301 	and.w	r3, r3, #1
 8007cca:	4a3f      	ldr	r2, [pc, #252]	; (8007dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x1a0>)
 8007ccc:	5cd3      	ldrb	r3, [r2, r3]
 8007cce:	617b      	str	r3, [r7, #20]
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
          {
            pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d00d      	beq.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8007cda:	4a3c      	ldr	r2, [pc, #240]	; (8007dcc <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>)
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ce2:	693b      	ldr	r3, [r7, #16]
 8007ce4:	fb02 f303 	mul.w	r3, r2, r3
 8007ce8:	61fb      	str	r3, [r7, #28]
 8007cea:	e004      	b.n	8007cf6 <HAL_RCCEx_GetPeriphCLKFreq+0xce>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007cec:	693b      	ldr	r3, [r7, #16]
 8007cee:	4a38      	ldr	r2, [pc, #224]	; (8007dd0 <HAL_RCCEx_GetPeriphCLKFreq+0x1a8>)
 8007cf0:	fb02 f303 	mul.w	r3, r2, r3
 8007cf4:	61fb      	str	r3, [r7, #28]
          /* Prescaler of 3 selected for USB */
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8007cf6:	4b32      	ldr	r3, [pc, #200]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d02:	d102      	bne.n	8007d0a <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	61bb      	str	r3, [r7, #24]
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8007d08:	e052      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
          frequency = (pllclk * 2) / 3;
 8007d0a:	69fb      	ldr	r3, [r7, #28]
 8007d0c:	005b      	lsls	r3, r3, #1
 8007d0e:	4a31      	ldr	r2, [pc, #196]	; (8007dd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>)
 8007d10:	fba2 2303 	umull	r2, r3, r2, r3
 8007d14:	085b      	lsrs	r3, r3, #1
 8007d16:	61bb      	str	r3, [r7, #24]
      break;
 8007d18:	e04a      	b.n	8007db0 <HAL_RCCEx_GetPeriphCLKFreq+0x188>
#if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_I2S2:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007d1a:	f7ff fe2b 	bl	8007974 <HAL_RCC_GetSysClockFreq>
 8007d1e:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007d20:	e049      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8007d22:	f7ff fe27 	bl	8007974 <HAL_RCC_GetSysClockFreq>
 8007d26:	61b8      	str	r0, [r7, #24]
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8007d28:	e045      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8007d2a:	4b25      	ldr	r3, [pc, #148]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d2c:	6a1b      	ldr	r3, [r3, #32]
 8007d2e:	60fb      	str	r3, [r7, #12]

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d3a:	d108      	bne.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f003 0302 	and.w	r3, r3, #2
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d003      	beq.n	8007d4e <HAL_RCCEx_GetPeriphCLKFreq+0x126>
      {
        frequency = LSE_VALUE;
 8007d46:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007d4a:	61bb      	str	r3, [r7, #24]
 8007d4c:	e01f      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d58:	d109      	bne.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8007d5a:	4b19      	ldr	r3, [pc, #100]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d5e:	f003 0302 	and.w	r3, r3, #2
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d003      	beq.n	8007d6e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      {
        frequency = LSI_VALUE;
 8007d66:	f649 4340 	movw	r3, #40000	; 0x9c40
 8007d6a:	61bb      	str	r3, [r7, #24]
 8007d6c:	e00f      	b.n	8007d8e <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007d74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007d78:	d11c      	bne.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007d7a:	4b11      	ldr	r3, [pc, #68]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d016      	beq.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
      {
        frequency = HSE_VALUE / 128U;
 8007d86:	f24f 4324 	movw	r3, #62500	; 0xf424
 8007d8a:	61bb      	str	r3, [r7, #24]
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8007d8c:	e012      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8007d8e:	e011      	b.n	8007db4 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8007d90:	f7ff fe62 	bl	8007a58 <HAL_RCC_GetPCLK2Freq>
 8007d94:	4602      	mov	r2, r0
 8007d96:	4b0a      	ldr	r3, [pc, #40]	; (8007dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x198>)
 8007d98:	685b      	ldr	r3, [r3, #4]
 8007d9a:	0b9b      	lsrs	r3, r3, #14
 8007d9c:	f003 0303 	and.w	r3, r3, #3
 8007da0:	3301      	adds	r3, #1
 8007da2:	005b      	lsls	r3, r3, #1
 8007da4:	fbb2 f3f3 	udiv	r3, r2, r3
 8007da8:	61bb      	str	r3, [r7, #24]
      break;
 8007daa:	e004      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
    }
    default:
    {
      break;
 8007dac:	bf00      	nop
 8007dae:	e002      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007db0:	bf00      	nop
 8007db2:	e000      	b.n	8007db6 <HAL_RCCEx_GetPeriphCLKFreq+0x18e>
      break;
 8007db4:	bf00      	nop
    }
  }
  return (frequency);
 8007db6:	69bb      	ldr	r3, [r7, #24]
}
 8007db8:	4618      	mov	r0, r3
 8007dba:	3720      	adds	r7, #32
 8007dbc:	46bd      	mov	sp, r7
 8007dbe:	bd80      	pop	{r7, pc}
 8007dc0:	40021000 	.word	0x40021000
 8007dc4:	0802e18c 	.word	0x0802e18c
 8007dc8:	0802e19c 	.word	0x0802e19c
 8007dcc:	007a1200 	.word	0x007a1200
 8007dd0:	003d0900 	.word	0x003d0900
 8007dd4:	aaaaaaab 	.word	0xaaaaaaab

08007dd8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8007dd8:	b580      	push	{r7, lr}
 8007dda:	b082      	sub	sp, #8
 8007ddc:	af00      	add	r7, sp, #0
 8007dde:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d101      	bne.n	8007dea <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e022      	b.n	8007e30 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d105      	bne.n	8007e02 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f7fb fb73 	bl	80034e8 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2203      	movs	r2, #3
 8007e06:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f000 f814 	bl	8007e38 <HAL_SD_InitCard>
 8007e10:	4603      	mov	r3, r0
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d001      	beq.n	8007e1a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e00a      	b.n	8007e30 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007e2e:	2300      	movs	r3, #0
}
 8007e30:	4618      	mov	r0, r3
 8007e32:	3708      	adds	r7, #8
 8007e34:	46bd      	mov	sp, r7
 8007e36:	bd80      	pop	{r7, pc}

08007e38 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8007e38:	b5b0      	push	{r4, r5, r7, lr}
 8007e3a:	b08e      	sub	sp, #56	; 0x38
 8007e3c:	af04      	add	r7, sp, #16
 8007e3e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8007e40:	2300      	movs	r3, #0
 8007e42:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8007e44:	2300      	movs	r3, #0
 8007e46:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8007e48:	2300      	movs	r3, #0
 8007e4a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8007e50:	2300      	movs	r3, #0
 8007e52:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8007e54:	2376      	movs	r3, #118	; 0x76
 8007e56:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681d      	ldr	r5, [r3, #0]
 8007e5c:	466c      	mov	r4, sp
 8007e5e:	f107 0314 	add.w	r3, r7, #20
 8007e62:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007e66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8007e6a:	f107 0308 	add.w	r3, r7, #8
 8007e6e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007e70:	4628      	mov	r0, r5
 8007e72:	f002 f92d 	bl	800a0d0 <SDIO_Init>
 8007e76:	4603      	mov	r3, r0
 8007e78:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8007e7c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d001      	beq.n	8007e88 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e04f      	b.n	8007f28 <HAL_SD_InitCard+0xf0>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8007e88:	4b29      	ldr	r3, [pc, #164]	; (8007f30 <HAL_SD_InitCard+0xf8>)
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f002 f962 	bl	800a15c <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8007e98:	4b25      	ldr	r3, [pc, #148]	; (8007f30 <HAL_SD_InitCard+0xf8>)
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8007e9e:	2002      	movs	r0, #2
 8007ea0:	f7fb fdea 	bl	8003a78 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8007ea4:	6878      	ldr	r0, [r7, #4]
 8007ea6:	f000 ff03 	bl	8008cb0 <SD_PowerON>
 8007eaa:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007eac:	6a3b      	ldr	r3, [r7, #32]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d00b      	beq.n	8007eca <HAL_SD_InitCard+0x92>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ebe:	6a3b      	ldr	r3, [r7, #32]
 8007ec0:	431a      	orrs	r2, r3
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	e02e      	b.n	8007f28 <HAL_SD_InitCard+0xf0>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fe22 	bl	8008b14 <SD_InitCard>
 8007ed0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007ed2:	6a3b      	ldr	r3, [r7, #32]
 8007ed4:	2b00      	cmp	r3, #0
 8007ed6:	d00b      	beq.n	8007ef0 <HAL_SD_InitCard+0xb8>
  {
    hsd->State = HAL_SD_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2201      	movs	r2, #1
 8007edc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007ee4:	6a3b      	ldr	r3, [r7, #32]
 8007ee6:	431a      	orrs	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007eec:	2301      	movs	r3, #1
 8007eee:	e01b      	b.n	8007f28 <HAL_SD_InitCard+0xf0>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f002 f9bb 	bl	800a274 <SDMMC_CmdBlockLength>
 8007efe:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007f00:	6a3b      	ldr	r3, [r7, #32]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d00f      	beq.n	8007f26 <HAL_SD_InitCard+0xee>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a0a      	ldr	r2, [pc, #40]	; (8007f34 <HAL_SD_InitCard+0xfc>)
 8007f0c:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007f12:	6a3b      	ldr	r3, [r7, #32]
 8007f14:	431a      	orrs	r2, r3
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	2201      	movs	r2, #1
 8007f1e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8007f22:	2301      	movs	r3, #1
 8007f24:	e000      	b.n	8007f28 <HAL_SD_InitCard+0xf0>
  }

  return HAL_OK;
 8007f26:	2300      	movs	r3, #0
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3728      	adds	r7, #40	; 0x28
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bdb0      	pop	{r4, r5, r7, pc}
 8007f30:	423000a0 	.word	0x423000a0
 8007f34:	004005ff 	.word	0x004005ff

08007f38 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b092      	sub	sp, #72	; 0x48
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	60f8      	str	r0, [r7, #12]
 8007f40:	60b9      	str	r1, [r7, #8]
 8007f42:	607a      	str	r2, [r7, #4]
 8007f44:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007f46:	f7fb fd8d 	bl	8003a64 <HAL_GetTick>
 8007f4a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8007f54:	68bb      	ldr	r3, [r7, #8]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d107      	bne.n	8007f6a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f5e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8007f66:	2301      	movs	r3, #1
 8007f68:	e1bd      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007f70:	b2db      	uxtb	r3, r3
 8007f72:	2b01      	cmp	r3, #1
 8007f74:	f040 81b0 	bne.w	80082d8 <HAL_SD_ReadBlocks+0x3a0>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	2200      	movs	r2, #0
 8007f7c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8007f7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	441a      	add	r2, r3
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007f88:	429a      	cmp	r2, r3
 8007f8a:	d907      	bls.n	8007f9c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f90:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	e1a4      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2203      	movs	r2, #3
 8007fa0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	2200      	movs	r2, #0
 8007faa:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb0:	2b01      	cmp	r3, #1
 8007fb2:	d002      	beq.n	8007fba <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8007fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007fb6:	025b      	lsls	r3, r3, #9
 8007fb8:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8007fba:	f04f 33ff 	mov.w	r3, #4294967295
 8007fbe:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	025b      	lsls	r3, r3, #9
 8007fc4:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8007fc6:	2390      	movs	r3, #144	; 0x90
 8007fc8:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8007fca:	2302      	movs	r3, #2
 8007fcc:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 8007fd2:	2301      	movs	r3, #1
 8007fd4:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	f107 0214 	add.w	r2, r7, #20
 8007fde:	4611      	mov	r1, r2
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f002 f91c 	bl	800a21e <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	2b01      	cmp	r3, #1
 8007fea:	d90a      	bls.n	8008002 <HAL_SD_ReadBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	2202      	movs	r2, #2
 8007ff0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007ff8:	4618      	mov	r0, r3
 8007ffa:	f002 f97f 	bl	800a2fc <SDMMC_CmdReadMultiBlock>
 8007ffe:	6478      	str	r0, [r7, #68]	; 0x44
 8008000:	e009      	b.n	8008016 <HAL_SD_ReadBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	2201      	movs	r2, #1
 8008006:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800800e:	4618      	mov	r0, r3
 8008010:	f002 f952 	bl	800a2b8 <SDMMC_CmdReadSingleBlock>
 8008014:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008016:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008018:	2b00      	cmp	r3, #0
 800801a:	d012      	beq.n	8008042 <HAL_SD_ReadBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a7a      	ldr	r2, [pc, #488]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 8008022:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008028:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800802a:	431a      	orrs	r2, r3
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2201      	movs	r2, #1
 8008034:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800803e:	2301      	movs	r3, #1
 8008040:	e151      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008042:	69bb      	ldr	r3, [r7, #24]
 8008044:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008046:	e061      	b.n	800810c <HAL_SD_ReadBlocks+0x1d4>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800804e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008052:	2b00      	cmp	r3, #0
 8008054:	d03c      	beq.n	80080d0 <HAL_SD_ReadBlocks+0x198>
 8008056:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008058:	2b00      	cmp	r3, #0
 800805a:	d039      	beq.n	80080d0 <HAL_SD_ReadBlocks+0x198>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 800805c:	2300      	movs	r3, #0
 800805e:	643b      	str	r3, [r7, #64]	; 0x40
 8008060:	e033      	b.n	80080ca <HAL_SD_ReadBlocks+0x192>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4618      	mov	r0, r3
 8008068:	f002 f85c 	bl	800a124 <SDIO_ReadFIFO>
 800806c:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 800806e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008070:	b2da      	uxtb	r2, r3
 8008072:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008074:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008076:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008078:	3301      	adds	r3, #1
 800807a:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800807c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800807e:	3b01      	subs	r3, #1
 8008080:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008084:	0a1b      	lsrs	r3, r3, #8
 8008086:	b2da      	uxtb	r2, r3
 8008088:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800808a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800808c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800808e:	3301      	adds	r3, #1
 8008090:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008094:	3b01      	subs	r3, #1
 8008096:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800809a:	0c1b      	lsrs	r3, r3, #16
 800809c:	b2da      	uxtb	r2, r3
 800809e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80080a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080a4:	3301      	adds	r3, #1
 80080a6:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80080a8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080aa:	3b01      	subs	r3, #1
 80080ac:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80080ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80080b0:	0e1b      	lsrs	r3, r3, #24
 80080b2:	b2da      	uxtb	r2, r3
 80080b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080b6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80080b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80080ba:	3301      	adds	r3, #1
 80080bc:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80080be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80080c0:	3b01      	subs	r3, #1
 80080c2:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80080c4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080c6:	3301      	adds	r3, #1
 80080c8:	643b      	str	r3, [r7, #64]	; 0x40
 80080ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80080cc:	2b07      	cmp	r3, #7
 80080ce:	d9c8      	bls.n	8008062 <HAL_SD_ReadBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80080d0:	f7fb fcc8 	bl	8003a64 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80080dc:	429a      	cmp	r2, r3
 80080de:	d902      	bls.n	80080e6 <HAL_SD_ReadBlocks+0x1ae>
 80080e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d112      	bne.n	800810c <HAL_SD_ReadBlocks+0x1d4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a48      	ldr	r2, [pc, #288]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 80080ec:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080f2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	2201      	movs	r2, #1
 80080fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	2200      	movs	r2, #0
 8008106:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 8008108:	2303      	movs	r3, #3
 800810a:	e0ec      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008112:	f240 332a 	movw	r3, #810	; 0x32a
 8008116:	4013      	ands	r3, r2
 8008118:	2b00      	cmp	r3, #0
 800811a:	d095      	beq.n	8008048 <HAL_SD_ReadBlocks+0x110>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008122:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008126:	2b00      	cmp	r3, #0
 8008128:	d022      	beq.n	8008170 <HAL_SD_ReadBlocks+0x238>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b01      	cmp	r3, #1
 800812e:	d91f      	bls.n	8008170 <HAL_SD_ReadBlocks+0x238>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008134:	2b03      	cmp	r3, #3
 8008136:	d01b      	beq.n	8008170 <HAL_SD_ReadBlocks+0x238>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	4618      	mov	r0, r3
 800813e:	f002 f943 	bl	800a3c8 <SDMMC_CmdStopTransfer>
 8008142:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008144:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008146:	2b00      	cmp	r3, #0
 8008148:	d012      	beq.n	8008170 <HAL_SD_ReadBlocks+0x238>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	4a2f      	ldr	r2, [pc, #188]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 8008150:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008156:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008158:	431a      	orrs	r2, r3
 800815a:	68fb      	ldr	r3, [r7, #12]
 800815c:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2201      	movs	r2, #1
 8008162:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800816c:	2301      	movs	r3, #1
 800816e:	e0ba      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008176:	f003 0308 	and.w	r3, r3, #8
 800817a:	2b00      	cmp	r3, #0
 800817c:	d012      	beq.n	80081a4 <HAL_SD_ReadBlocks+0x26c>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a22      	ldr	r2, [pc, #136]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 8008184:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800818a:	f043 0208 	orr.w	r2, r3, #8
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e0a0      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081aa:	f003 0302 	and.w	r3, r3, #2
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d012      	beq.n	80081d8 <HAL_SD_ReadBlocks+0x2a0>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	4a15      	ldr	r2, [pc, #84]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 80081b8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081be:	f043 0202 	orr.w	r2, r3, #2
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2201      	movs	r2, #1
 80081ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2200      	movs	r2, #0
 80081d2:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80081d4:	2301      	movs	r3, #1
 80081d6:	e086      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081de:	f003 0320 	and.w	r3, r3, #32
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d063      	beq.n	80082ae <HAL_SD_ReadBlocks+0x376>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	4a08      	ldr	r2, [pc, #32]	; (800820c <HAL_SD_ReadBlocks+0x2d4>)
 80081ec:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081f2:	f043 0220 	orr.w	r2, r3, #32
 80081f6:	68fb      	ldr	r3, [r7, #12]
 80081f8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	2201      	movs	r2, #1
 80081fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	2200      	movs	r2, #0
 8008206:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e06c      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
 800820c:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	4618      	mov	r0, r3
 8008216:	f001 ff85 	bl	800a124 <SDIO_ReadFIFO>
 800821a:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 800821c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800821e:	b2da      	uxtb	r2, r3
 8008220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008222:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008224:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008226:	3301      	adds	r3, #1
 8008228:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800822a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800822c:	3b01      	subs	r3, #1
 800822e:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008230:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008232:	0a1b      	lsrs	r3, r3, #8
 8008234:	b2da      	uxtb	r2, r3
 8008236:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008238:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800823a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800823c:	3301      	adds	r3, #1
 800823e:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008240:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008242:	3b01      	subs	r3, #1
 8008244:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8008246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008248:	0c1b      	lsrs	r3, r3, #16
 800824a:	b2da      	uxtb	r2, r3
 800824c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800824e:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008252:	3301      	adds	r3, #1
 8008254:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008256:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008258:	3b01      	subs	r3, #1
 800825a:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800825c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800825e:	0e1b      	lsrs	r3, r3, #24
 8008260:	b2da      	uxtb	r2, r3
 8008262:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008264:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008268:	3301      	adds	r3, #1
 800826a:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800826c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800826e:	3b01      	subs	r3, #1
 8008270:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008272:	f7fb fbf7 	bl	8003a64 <HAL_GetTick>
 8008276:	4602      	mov	r2, r0
 8008278:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800827a:	1ad3      	subs	r3, r2, r3
 800827c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800827e:	429a      	cmp	r2, r3
 8008280:	d902      	bls.n	8008288 <HAL_SD_ReadBlocks+0x350>
 8008282:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008284:	2b00      	cmp	r3, #0
 8008286:	d112      	bne.n	80082ae <HAL_SD_ReadBlocks+0x376>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a18      	ldr	r2, [pc, #96]	; (80082f0 <HAL_SD_ReadBlocks+0x3b8>)
 800828e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008294:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80082aa:	2301      	movs	r3, #1
 80082ac:	e01b      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80082b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <HAL_SD_ReadBlocks+0x38a>
 80082bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1a6      	bne.n	8008210 <HAL_SD_ReadBlocks+0x2d8>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f240 523a 	movw	r2, #1338	; 0x53a
 80082ca:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80082d4:	2300      	movs	r3, #0
 80082d6:	e006      	b.n	80082e6 <HAL_SD_ReadBlocks+0x3ae>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082dc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
  }
}
 80082e6:	4618      	mov	r0, r3
 80082e8:	3748      	adds	r7, #72	; 0x48
 80082ea:	46bd      	mov	sp, r7
 80082ec:	bd80      	pop	{r7, pc}
 80082ee:	bf00      	nop
 80082f0:	004005ff 	.word	0x004005ff

080082f4 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80082f4:	b580      	push	{r7, lr}
 80082f6:	b092      	sub	sp, #72	; 0x48
 80082f8:	af00      	add	r7, sp, #0
 80082fa:	60f8      	str	r0, [r7, #12]
 80082fc:	60b9      	str	r1, [r7, #8]
 80082fe:	607a      	str	r2, [r7, #4]
 8008300:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008302:	f7fb fbaf 	bl	8003a64 <HAL_GetTick>
 8008306:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d107      	bne.n	8008326 <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008322:	2301      	movs	r3, #1
 8008324:	e166      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b01      	cmp	r3, #1
 8008330:	f040 8159 	bne.w	80085e6 <HAL_SD_WriteBlocks+0x2f2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008334:	68fb      	ldr	r3, [r7, #12]
 8008336:	2200      	movs	r2, #0
 8008338:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800833a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800833c:	683b      	ldr	r3, [r7, #0]
 800833e:	441a      	add	r2, r3
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008344:	429a      	cmp	r2, r3
 8008346:	d907      	bls.n	8008358 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800834c:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008354:	2301      	movs	r3, #1
 8008356:	e14d      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2203      	movs	r2, #3
 800835c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	2200      	movs	r2, #0
 8008366:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800836c:	2b01      	cmp	r3, #1
 800836e:	d002      	beq.n	8008376 <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008370:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008372:	025b      	lsls	r3, r3, #9
 8008374:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008376:	f04f 33ff 	mov.w	r3, #4294967295
 800837a:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	025b      	lsls	r3, r3, #9
 8008380:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008382:	2390      	movs	r3, #144	; 0x90
 8008384:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8008386:	2300      	movs	r3, #0
 8008388:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800838a:	2300      	movs	r3, #0
 800838c:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 800838e:	2301      	movs	r3, #1
 8008390:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f107 0218 	add.w	r2, r7, #24
 800839a:	4611      	mov	r1, r2
 800839c:	4618      	mov	r0, r3
 800839e:	f001 ff3e 	bl	800a21e <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80083a2:	683b      	ldr	r3, [r7, #0]
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d90a      	bls.n	80083be <HAL_SD_WriteBlocks+0xca>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	2220      	movs	r2, #32
 80083ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80083b4:	4618      	mov	r0, r3
 80083b6:	f001 ffe5 	bl	800a384 <SDMMC_CmdWriteMultiBlock>
 80083ba:	6478      	str	r0, [r7, #68]	; 0x44
 80083bc:	e009      	b.n	80083d2 <HAL_SD_WriteBlocks+0xde>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2210      	movs	r2, #16
 80083c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80083ca:	4618      	mov	r0, r3
 80083cc:	f001 ffb8 	bl	800a340 <SDMMC_CmdWriteSingleBlock>
 80083d0:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80083d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d012      	beq.n	80083fe <HAL_SD_WriteBlocks+0x10a>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	4a87      	ldr	r2, [pc, #540]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 80083de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083e6:	431a      	orrs	r2, r3
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	2201      	movs	r2, #1
 80083f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2200      	movs	r2, #0
 80083f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80083fa:	2301      	movs	r3, #1
 80083fc:	e0fa      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 80083fe:	69fb      	ldr	r3, [r7, #28]
 8008400:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008402:	e065      	b.n	80084d0 <HAL_SD_WriteBlocks+0x1dc>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800840a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800840e:	2b00      	cmp	r3, #0
 8008410:	d040      	beq.n	8008494 <HAL_SD_WriteBlocks+0x1a0>
 8008412:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008414:	2b00      	cmp	r3, #0
 8008416:	d03d      	beq.n	8008494 <HAL_SD_WriteBlocks+0x1a0>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008418:	2300      	movs	r3, #0
 800841a:	643b      	str	r3, [r7, #64]	; 0x40
 800841c:	e037      	b.n	800848e <HAL_SD_WriteBlocks+0x19a>
        {
          data = (uint32_t)(*tempbuff);
 800841e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008420:	781b      	ldrb	r3, [r3, #0]
 8008422:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008424:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008426:	3301      	adds	r3, #1
 8008428:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800842a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800842c:	3b01      	subs	r3, #1
 800842e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 8008430:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008432:	781b      	ldrb	r3, [r3, #0]
 8008434:	021a      	lsls	r2, r3, #8
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	4313      	orrs	r3, r2
 800843a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800843c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800843e:	3301      	adds	r3, #1
 8008440:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008444:	3b01      	subs	r3, #1
 8008446:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008448:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800844a:	781b      	ldrb	r3, [r3, #0]
 800844c:	041a      	lsls	r2, r3, #16
 800844e:	697b      	ldr	r3, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008454:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008456:	3301      	adds	r3, #1
 8008458:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 800845a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800845c:	3b01      	subs	r3, #1
 800845e:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 8008460:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008462:	781b      	ldrb	r3, [r3, #0]
 8008464:	061a      	lsls	r2, r3, #24
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	4313      	orrs	r3, r2
 800846a:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800846c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800846e:	3301      	adds	r3, #1
 8008470:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008472:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008474:	3b01      	subs	r3, #1
 8008476:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f107 0214 	add.w	r2, r7, #20
 8008480:	4611      	mov	r1, r2
 8008482:	4618      	mov	r0, r3
 8008484:	f001 fe5a 	bl	800a13c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8008488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800848a:	3301      	adds	r3, #1
 800848c:	643b      	str	r3, [r7, #64]	; 0x40
 800848e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008490:	2b07      	cmp	r3, #7
 8008492:	d9c4      	bls.n	800841e <HAL_SD_WriteBlocks+0x12a>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8008494:	f7fb fae6 	bl	8003a64 <HAL_GetTick>
 8008498:	4602      	mov	r2, r0
 800849a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800849c:	1ad3      	subs	r3, r2, r3
 800849e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80084a0:	429a      	cmp	r2, r3
 80084a2:	d902      	bls.n	80084aa <HAL_SD_WriteBlocks+0x1b6>
 80084a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d112      	bne.n	80084d0 <HAL_SD_WriteBlocks+0x1dc>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a53      	ldr	r2, [pc, #332]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 80084b0:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80084b8:	431a      	orrs	r2, r3
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	2201      	movs	r2, #1
 80084c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	2200      	movs	r2, #0
 80084ca:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 80084cc:	2303      	movs	r3, #3
 80084ce:	e091      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80084d6:	f240 331a 	movw	r3, #794	; 0x31a
 80084da:	4013      	ands	r3, r2
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d091      	beq.n	8008404 <HAL_SD_WriteBlocks+0x110>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80084e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d022      	beq.n	8008534 <HAL_SD_WriteBlocks+0x240>
 80084ee:	683b      	ldr	r3, [r7, #0]
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d91f      	bls.n	8008534 <HAL_SD_WriteBlocks+0x240>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80084f8:	2b03      	cmp	r3, #3
 80084fa:	d01b      	beq.n	8008534 <HAL_SD_WriteBlocks+0x240>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	4618      	mov	r0, r3
 8008502:	f001 ff61 	bl	800a3c8 <SDMMC_CmdStopTransfer>
 8008506:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800850a:	2b00      	cmp	r3, #0
 800850c:	d012      	beq.n	8008534 <HAL_SD_WriteBlocks+0x240>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	4a3a      	ldr	r2, [pc, #232]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 8008514:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800851a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800851c:	431a      	orrs	r2, r3
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	2201      	movs	r2, #1
 8008526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2200      	movs	r2, #0
 800852e:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008530:	2301      	movs	r3, #1
 8008532:	e05f      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800853a:	f003 0308 	and.w	r3, r3, #8
 800853e:	2b00      	cmp	r3, #0
 8008540:	d012      	beq.n	8008568 <HAL_SD_WriteBlocks+0x274>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4a2d      	ldr	r2, [pc, #180]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 8008548:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800854e:	f043 0208 	orr.w	r2, r3, #8
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2201      	movs	r2, #1
 800855a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2200      	movs	r2, #0
 8008562:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	e045      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800856e:	f003 0302 	and.w	r3, r3, #2
 8008572:	2b00      	cmp	r3, #0
 8008574:	d012      	beq.n	800859c <HAL_SD_WriteBlocks+0x2a8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a20      	ldr	r2, [pc, #128]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 800857c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008582:	f043 0202 	orr.w	r2, r3, #2
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	2201      	movs	r2, #1
 800858e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	2200      	movs	r2, #0
 8008596:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e02b      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085a2:	f003 0310 	and.w	r3, r3, #16
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d012      	beq.n	80085d0 <HAL_SD_WriteBlocks+0x2dc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a13      	ldr	r2, [pc, #76]	; (80085fc <HAL_SD_WriteBlocks+0x308>)
 80085b0:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085b6:	f043 0210 	orr.w	r2, r3, #16
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2201      	movs	r2, #1
 80085c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	2200      	movs	r2, #0
 80085ca:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085cc:	2301      	movs	r3, #1
 80085ce:	e011      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	f240 523a 	movw	r2, #1338	; 0x53a
 80085d8:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2201      	movs	r2, #1
 80085de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80085e2:	2300      	movs	r3, #0
 80085e4:	e006      	b.n	80085f4 <HAL_SD_WriteBlocks+0x300>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085ea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
  }
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3748      	adds	r7, #72	; 0x48
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}
 80085fc:	004005ff 	.word	0x004005ff

08008600 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008600:	b480      	push	{r7}
 8008602:	b083      	sub	sp, #12
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800860e:	0f9b      	lsrs	r3, r3, #30
 8008610:	b2da      	uxtb	r2, r3
 8008612:	683b      	ldr	r3, [r7, #0]
 8008614:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800861a:	0e9b      	lsrs	r3, r3, #26
 800861c:	b2db      	uxtb	r3, r3
 800861e:	f003 030f 	and.w	r3, r3, #15
 8008622:	b2da      	uxtb	r2, r3
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800862c:	0e1b      	lsrs	r3, r3, #24
 800862e:	b2db      	uxtb	r3, r3
 8008630:	f003 0303 	and.w	r3, r3, #3
 8008634:	b2da      	uxtb	r2, r3
 8008636:	683b      	ldr	r3, [r7, #0]
 8008638:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800863e:	0c1b      	lsrs	r3, r3, #16
 8008640:	b2da      	uxtb	r2, r3
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800864a:	0a1b      	lsrs	r3, r3, #8
 800864c:	b2da      	uxtb	r2, r3
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008656:	b2da      	uxtb	r2, r3
 8008658:	683b      	ldr	r3, [r7, #0]
 800865a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008660:	0d1b      	lsrs	r3, r3, #20
 8008662:	b29a      	uxth	r2, r3
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800866c:	0c1b      	lsrs	r3, r3, #16
 800866e:	b2db      	uxtb	r3, r3
 8008670:	f003 030f 	and.w	r3, r3, #15
 8008674:	b2da      	uxtb	r2, r3
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800867e:	0bdb      	lsrs	r3, r3, #15
 8008680:	b2db      	uxtb	r3, r3
 8008682:	f003 0301 	and.w	r3, r3, #1
 8008686:	b2da      	uxtb	r2, r3
 8008688:	683b      	ldr	r3, [r7, #0]
 800868a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008690:	0b9b      	lsrs	r3, r3, #14
 8008692:	b2db      	uxtb	r3, r3
 8008694:	f003 0301 	and.w	r3, r3, #1
 8008698:	b2da      	uxtb	r2, r3
 800869a:	683b      	ldr	r3, [r7, #0]
 800869c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80086a2:	0b5b      	lsrs	r3, r3, #13
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	f003 0301 	and.w	r3, r3, #1
 80086aa:	b2da      	uxtb	r2, r3
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80086b4:	0b1b      	lsrs	r3, r3, #12
 80086b6:	b2db      	uxtb	r3, r3
 80086b8:	f003 0301 	and.w	r3, r3, #1
 80086bc:	b2da      	uxtb	r2, r3
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	2200      	movs	r2, #0
 80086c6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d163      	bne.n	8008798 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80086d4:	009a      	lsls	r2, r3, #2
 80086d6:	f640 73fc 	movw	r3, #4092	; 0xffc
 80086da:	4013      	ands	r3, r2
 80086dc:	687a      	ldr	r2, [r7, #4]
 80086de:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 80086e0:	0f92      	lsrs	r2, r2, #30
 80086e2:	431a      	orrs	r2, r3
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086ec:	0edb      	lsrs	r3, r3, #27
 80086ee:	b2db      	uxtb	r3, r3
 80086f0:	f003 0307 	and.w	r3, r3, #7
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80086fe:	0e1b      	lsrs	r3, r3, #24
 8008700:	b2db      	uxtb	r3, r3
 8008702:	f003 0307 	and.w	r3, r3, #7
 8008706:	b2da      	uxtb	r2, r3
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008710:	0d5b      	lsrs	r3, r3, #21
 8008712:	b2db      	uxtb	r3, r3
 8008714:	f003 0307 	and.w	r3, r3, #7
 8008718:	b2da      	uxtb	r2, r3
 800871a:	683b      	ldr	r3, [r7, #0]
 800871c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008722:	0c9b      	lsrs	r3, r3, #18
 8008724:	b2db      	uxtb	r3, r3
 8008726:	f003 0307 	and.w	r3, r3, #7
 800872a:	b2da      	uxtb	r2, r3
 800872c:	683b      	ldr	r3, [r7, #0]
 800872e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008734:	0bdb      	lsrs	r3, r3, #15
 8008736:	b2db      	uxtb	r3, r3
 8008738:	f003 0307 	and.w	r3, r3, #7
 800873c:	b2da      	uxtb	r2, r3
 800873e:	683b      	ldr	r3, [r7, #0]
 8008740:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008742:	683b      	ldr	r3, [r7, #0]
 8008744:	691b      	ldr	r3, [r3, #16]
 8008746:	1c5a      	adds	r2, r3, #1
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800874c:	683b      	ldr	r3, [r7, #0]
 800874e:	7e1b      	ldrb	r3, [r3, #24]
 8008750:	b2db      	uxtb	r3, r3
 8008752:	f003 0307 	and.w	r3, r3, #7
 8008756:	3302      	adds	r3, #2
 8008758:	2201      	movs	r2, #1
 800875a:	fa02 f303 	lsl.w	r3, r2, r3
 800875e:	687a      	ldr	r2, [r7, #4]
 8008760:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008762:	fb03 f202 	mul.w	r2, r3, r2
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800876a:	683b      	ldr	r3, [r7, #0]
 800876c:	7a1b      	ldrb	r3, [r3, #8]
 800876e:	b2db      	uxtb	r3, r3
 8008770:	f003 030f 	and.w	r3, r3, #15
 8008774:	2201      	movs	r2, #1
 8008776:	409a      	lsls	r2, r3
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008780:	687a      	ldr	r2, [r7, #4]
 8008782:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008784:	0a52      	lsrs	r2, r2, #9
 8008786:	fb03 f202 	mul.w	r2, r3, r2
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008794:	661a      	str	r2, [r3, #96]	; 0x60
 8008796:	e031      	b.n	80087fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800879c:	2b01      	cmp	r3, #1
 800879e:	d11d      	bne.n	80087dc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80087a4:	041b      	lsls	r3, r3, #16
 80087a6:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087ae:	0c1b      	lsrs	r3, r3, #16
 80087b0:	431a      	orrs	r2, r3
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80087b6:	683b      	ldr	r3, [r7, #0]
 80087b8:	691b      	ldr	r3, [r3, #16]
 80087ba:	3301      	adds	r3, #1
 80087bc:	029a      	lsls	r2, r3, #10
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80087d0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	661a      	str	r2, [r3, #96]	; 0x60
 80087da:	e00f      	b.n	80087fc <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	4a58      	ldr	r2, [pc, #352]	; (8008944 <HAL_SD_GetCardCSD+0x344>)
 80087e2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087e8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2201      	movs	r2, #1
 80087f4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 80087f8:	2301      	movs	r3, #1
 80087fa:	e09d      	b.n	8008938 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008800:	0b9b      	lsrs	r3, r3, #14
 8008802:	b2db      	uxtb	r3, r3
 8008804:	f003 0301 	and.w	r3, r3, #1
 8008808:	b2da      	uxtb	r2, r3
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008812:	09db      	lsrs	r3, r3, #7
 8008814:	b2db      	uxtb	r3, r3
 8008816:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800881a:	b2da      	uxtb	r2, r3
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008824:	b2db      	uxtb	r3, r3
 8008826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800882a:	b2da      	uxtb	r2, r3
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008834:	0fdb      	lsrs	r3, r3, #31
 8008836:	b2da      	uxtb	r2, r3
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008840:	0f5b      	lsrs	r3, r3, #29
 8008842:	b2db      	uxtb	r3, r3
 8008844:	f003 0303 	and.w	r3, r3, #3
 8008848:	b2da      	uxtb	r2, r3
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008852:	0e9b      	lsrs	r3, r3, #26
 8008854:	b2db      	uxtb	r3, r3
 8008856:	f003 0307 	and.w	r3, r3, #7
 800885a:	b2da      	uxtb	r2, r3
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008864:	0d9b      	lsrs	r3, r3, #22
 8008866:	b2db      	uxtb	r3, r3
 8008868:	f003 030f 	and.w	r3, r3, #15
 800886c:	b2da      	uxtb	r2, r3
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008876:	0d5b      	lsrs	r3, r3, #21
 8008878:	b2db      	uxtb	r3, r3
 800887a:	f003 0301 	and.w	r3, r3, #1
 800887e:	b2da      	uxtb	r2, r3
 8008880:	683b      	ldr	r3, [r7, #0]
 8008882:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008886:	683b      	ldr	r3, [r7, #0]
 8008888:	2200      	movs	r2, #0
 800888a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008892:	0c1b      	lsrs	r3, r3, #16
 8008894:	b2db      	uxtb	r3, r3
 8008896:	f003 0301 	and.w	r3, r3, #1
 800889a:	b2da      	uxtb	r2, r3
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088a6:	0bdb      	lsrs	r3, r3, #15
 80088a8:	b2db      	uxtb	r3, r3
 80088aa:	f003 0301 	and.w	r3, r3, #1
 80088ae:	b2da      	uxtb	r2, r3
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088ba:	0b9b      	lsrs	r3, r3, #14
 80088bc:	b2db      	uxtb	r3, r3
 80088be:	f003 0301 	and.w	r3, r3, #1
 80088c2:	b2da      	uxtb	r2, r3
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088ce:	0b5b      	lsrs	r3, r3, #13
 80088d0:	b2db      	uxtb	r3, r3
 80088d2:	f003 0301 	and.w	r3, r3, #1
 80088d6:	b2da      	uxtb	r2, r3
 80088d8:	683b      	ldr	r3, [r7, #0]
 80088da:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088e2:	0b1b      	lsrs	r3, r3, #12
 80088e4:	b2db      	uxtb	r3, r3
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	b2da      	uxtb	r2, r3
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80088f6:	0a9b      	lsrs	r3, r3, #10
 80088f8:	b2db      	uxtb	r3, r3
 80088fa:	f003 0303 	and.w	r3, r3, #3
 80088fe:	b2da      	uxtb	r2, r3
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800890a:	0a1b      	lsrs	r3, r3, #8
 800890c:	b2db      	uxtb	r3, r3
 800890e:	f003 0303 	and.w	r3, r3, #3
 8008912:	b2da      	uxtb	r2, r3
 8008914:	683b      	ldr	r3, [r7, #0]
 8008916:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800891e:	085b      	lsrs	r3, r3, #1
 8008920:	b2db      	uxtb	r3, r3
 8008922:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008926:	b2da      	uxtb	r2, r3
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2201      	movs	r2, #1
 8008932:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8008936:	2300      	movs	r3, #0
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr
 8008942:	bf00      	nop
 8008944:	004005ff 	.word	0x004005ff

08008948 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8008948:	b480      	push	{r7}
 800894a:	b083      	sub	sp, #12
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
 8008950:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8008986:	683b      	ldr	r3, [r7, #0]
 8008988:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8008992:	2300      	movs	r3, #0
}
 8008994:	4618      	mov	r0, r3
 8008996:	370c      	adds	r7, #12
 8008998:	46bd      	mov	sp, r7
 800899a:	bc80      	pop	{r7}
 800899c:	4770      	bx	lr
	...

080089a0 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80089a0:	b5b0      	push	{r4, r5, r7, lr}
 80089a2:	b08e      	sub	sp, #56	; 0x38
 80089a4:	af04      	add	r7, sp, #16
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 80089aa:	2300      	movs	r3, #0
 80089ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	2203      	movs	r2, #3
 80089b4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089bc:	2b03      	cmp	r3, #3
 80089be:	d02e      	beq.n	8008a1e <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80089c0:	683b      	ldr	r3, [r7, #0]
 80089c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089c6:	d106      	bne.n	80089d6 <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089cc:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	639a      	str	r2, [r3, #56]	; 0x38
 80089d4:	e029      	b.n	8008a2a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80089d6:	683b      	ldr	r3, [r7, #0]
 80089d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80089dc:	d10a      	bne.n	80089f4 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 80089de:	6878      	ldr	r0, [r7, #4]
 80089e0:	f000 fa1c 	bl	8008e1c <SD_WideBus_Enable>
 80089e4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089ea:	6a3b      	ldr	r3, [r7, #32]
 80089ec:	431a      	orrs	r2, r3
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	639a      	str	r2, [r3, #56]	; 0x38
 80089f2:	e01a      	b.n	8008a2a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80089f4:	683b      	ldr	r3, [r7, #0]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d10a      	bne.n	8008a10 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fa59 	bl	8008eb2 <SD_WideBus_Disable>
 8008a00:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008a06:	6a3b      	ldr	r3, [r7, #32]
 8008a08:	431a      	orrs	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	639a      	str	r2, [r3, #56]	; 0x38
 8008a0e:	e00c      	b.n	8008a2a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a14:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	639a      	str	r2, [r3, #56]	; 0x38
 8008a1c:	e005      	b.n	8008a2a <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a22:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d00b      	beq.n	8008a4a <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4a26      	ldr	r2, [pc, #152]	; (8008ad0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008a38:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	2201      	movs	r2, #1
 8008a3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    status = HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8008a48:	e01f      	b.n	8008a8a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	685b      	ldr	r3, [r3, #4]
 8008a4e:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	689b      	ldr	r3, [r3, #8]
 8008a54:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	68db      	ldr	r3, [r3, #12]
 8008a5a:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 8008a5c:	683b      	ldr	r3, [r7, #0]
 8008a5e:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	695b      	ldr	r3, [r3, #20]
 8008a64:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	699b      	ldr	r3, [r3, #24]
 8008a6a:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681d      	ldr	r5, [r3, #0]
 8008a70:	466c      	mov	r4, sp
 8008a72:	f107 0314 	add.w	r3, r7, #20
 8008a76:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008a7a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008a7e:	f107 0308 	add.w	r3, r7, #8
 8008a82:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008a84:	4628      	mov	r0, r5
 8008a86:	f001 fb23 	bl	800a0d0 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008a92:	4618      	mov	r0, r3
 8008a94:	f001 fbee 	bl	800a274 <SDMMC_CmdBlockLength>
 8008a98:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008a9a:	6a3b      	ldr	r3, [r7, #32]
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d00c      	beq.n	8008aba <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	4a0a      	ldr	r2, [pc, #40]	; (8008ad0 <HAL_SD_ConfigWideBusOperation+0x130>)
 8008aa6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008aac:	6a3b      	ldr	r3, [r7, #32]
 8008aae:	431a      	orrs	r2, r3
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	639a      	str	r2, [r3, #56]	; 0x38
    status = HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2201      	movs	r2, #1
 8008abe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return status;
 8008ac2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008ac6:	4618      	mov	r0, r3
 8008ac8:	3728      	adds	r7, #40	; 0x28
 8008aca:	46bd      	mov	sp, r7
 8008acc:	bdb0      	pop	{r4, r5, r7, pc}
 8008ace:	bf00      	nop
 8008ad0:	004005ff 	.word	0x004005ff

08008ad4 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b086      	sub	sp, #24
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8008adc:	2300      	movs	r3, #0
 8008ade:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8008ae0:	f107 030c 	add.w	r3, r7, #12
 8008ae4:	4619      	mov	r1, r3
 8008ae6:	6878      	ldr	r0, [r7, #4]
 8008ae8:	f000 f970 	bl	8008dcc <SD_SendStatus>
 8008aec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008aee:	697b      	ldr	r3, [r7, #20]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	d005      	beq.n	8008b00 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af8:	697b      	ldr	r3, [r7, #20]
 8008afa:	431a      	orrs	r2, r3
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	0a5b      	lsrs	r3, r3, #9
 8008b04:	f003 030f 	and.w	r3, r3, #15
 8008b08:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8008b0a:	693b      	ldr	r3, [r7, #16]
}
 8008b0c:	4618      	mov	r0, r3
 8008b0e:	3718      	adds	r7, #24
 8008b10:	46bd      	mov	sp, r7
 8008b12:	bd80      	pop	{r7, pc}

08008b14 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008b14:	b5b0      	push	{r4, r5, r7, lr}
 8008b16:	b094      	sub	sp, #80	; 0x50
 8008b18:	af04      	add	r7, sp, #16
 8008b1a:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	4618      	mov	r0, r3
 8008b26:	f001 fb26 	bl	800a176 <SDIO_GetPowerState>
 8008b2a:	4603      	mov	r3, r0
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d102      	bne.n	8008b36 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008b30:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8008b34:	e0b8      	b.n	8008ca8 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008b3a:	2b03      	cmp	r3, #3
 8008b3c:	d02f      	beq.n	8008b9e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4618      	mov	r0, r3
 8008b44:	f001 fd4a 	bl	800a5dc <SDMMC_CmdSendCID>
 8008b48:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008b4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d001      	beq.n	8008b54 <SD_InitCard+0x40>
    {
      return errorstate;
 8008b50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b52:	e0a9      	b.n	8008ca8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	2100      	movs	r1, #0
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	f001 fb4d 	bl	800a1fa <SDIO_GetResponse>
 8008b60:	4602      	mov	r2, r0
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	2104      	movs	r1, #4
 8008b6c:	4618      	mov	r0, r3
 8008b6e:	f001 fb44 	bl	800a1fa <SDIO_GetResponse>
 8008b72:	4602      	mov	r2, r0
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2108      	movs	r1, #8
 8008b7e:	4618      	mov	r0, r3
 8008b80:	f001 fb3b 	bl	800a1fa <SDIO_GetResponse>
 8008b84:	4602      	mov	r2, r0
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	210c      	movs	r1, #12
 8008b90:	4618      	mov	r0, r3
 8008b92:	f001 fb32 	bl	800a1fa <SDIO_GetResponse>
 8008b96:	4602      	mov	r2, r0
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ba2:	2b03      	cmp	r3, #3
 8008ba4:	d00d      	beq.n	8008bc2 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f107 020e 	add.w	r2, r7, #14
 8008bae:	4611      	mov	r1, r2
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f001 fd50 	bl	800a656 <SDMMC_CmdSetRelAdd>
 8008bb6:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008bb8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bba:	2b00      	cmp	r3, #0
 8008bbc:	d001      	beq.n	8008bc2 <SD_InitCard+0xae>
    {
      return errorstate;
 8008bbe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bc0:	e072      	b.n	8008ca8 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008bc6:	2b03      	cmp	r3, #3
 8008bc8:	d036      	beq.n	8008c38 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 8008bca:	89fb      	ldrh	r3, [r7, #14]
 8008bcc:	461a      	mov	r2, r3
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681a      	ldr	r2, [r3, #0]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008bda:	041b      	lsls	r3, r3, #16
 8008bdc:	4619      	mov	r1, r3
 8008bde:	4610      	mov	r0, r2
 8008be0:	f001 fd1a 	bl	800a618 <SDMMC_CmdSendCSD>
 8008be4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8008be6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d001      	beq.n	8008bf0 <SD_InitCard+0xdc>
    {
      return errorstate;
 8008bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bee:	e05b      	b.n	8008ca8 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	2100      	movs	r1, #0
 8008bf6:	4618      	mov	r0, r3
 8008bf8:	f001 faff 	bl	800a1fa <SDIO_GetResponse>
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	2104      	movs	r1, #4
 8008c08:	4618      	mov	r0, r3
 8008c0a:	f001 faf6 	bl	800a1fa <SDIO_GetResponse>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	2108      	movs	r1, #8
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	f001 faed 	bl	800a1fa <SDIO_GetResponse>
 8008c20:	4602      	mov	r2, r0
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	210c      	movs	r1, #12
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f001 fae4 	bl	800a1fa <SDIO_GetResponse>
 8008c32:	4602      	mov	r2, r0
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	2104      	movs	r1, #4
 8008c3e:	4618      	mov	r0, r3
 8008c40:	f001 fadb 	bl	800a1fa <SDIO_GetResponse>
 8008c44:	4603      	mov	r3, r0
 8008c46:	0d1a      	lsrs	r2, r3, #20
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8008c4c:	f107 0310 	add.w	r3, r7, #16
 8008c50:	4619      	mov	r1, r3
 8008c52:	6878      	ldr	r0, [r7, #4]
 8008c54:	f7ff fcd4 	bl	8008600 <HAL_SD_GetCardCSD>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d002      	beq.n	8008c64 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008c5e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008c62:	e021      	b.n	8008ca8 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	6819      	ldr	r1, [r3, #0]
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008c6c:	041b      	lsls	r3, r3, #16
 8008c6e:	2200      	movs	r2, #0
 8008c70:	461c      	mov	r4, r3
 8008c72:	4615      	mov	r5, r2
 8008c74:	4622      	mov	r2, r4
 8008c76:	462b      	mov	r3, r5
 8008c78:	4608      	mov	r0, r1
 8008c7a:	f001 fbc7 	bl	800a40c <SDMMC_CmdSelDesel>
 8008c7e:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8008c80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d001      	beq.n	8008c8a <SD_InitCard+0x176>
  {
    return errorstate;
 8008c86:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c88:	e00e      	b.n	8008ca8 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	681d      	ldr	r5, [r3, #0]
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	466c      	mov	r4, sp
 8008c92:	f103 0210 	add.w	r2, r3, #16
 8008c96:	ca07      	ldmia	r2, {r0, r1, r2}
 8008c98:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008c9c:	3304      	adds	r3, #4
 8008c9e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	f001 fa15 	bl	800a0d0 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8008ca6:	2300      	movs	r3, #0
}
 8008ca8:	4618      	mov	r0, r3
 8008caa:	3740      	adds	r7, #64	; 0x40
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bdb0      	pop	{r4, r5, r7, pc}

08008cb0 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b086      	sub	sp, #24
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008cb8:	2300      	movs	r3, #0
 8008cba:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	617b      	str	r3, [r7, #20]
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	4618      	mov	r0, r3
 8008cca:	f001 fbc2 	bl	800a452 <SDMMC_CmdGoIdleState>
 8008cce:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d001      	beq.n	8008cda <SD_PowerON+0x2a>
  {
    return errorstate;
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	e072      	b.n	8008dc0 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f001 fbd5 	bl	800a48e <SDMMC_CmdOperCond>
 8008ce4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00d      	beq.n	8008d08 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4618      	mov	r0, r3
 8008cf8:	f001 fbab 	bl	800a452 <SDMMC_CmdGoIdleState>
 8008cfc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d004      	beq.n	8008d0e <SD_PowerON+0x5e>
    {
      return errorstate;
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	e05b      	b.n	8008dc0 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d137      	bne.n	8008d86 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	2100      	movs	r1, #0
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	f001 fbd5 	bl	800a4cc <SDMMC_CmdAppCommand>
 8008d22:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d02d      	beq.n	8008d86 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d2a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008d2e:	e047      	b.n	8008dc0 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2100      	movs	r1, #0
 8008d36:	4618      	mov	r0, r3
 8008d38:	f001 fbc8 	bl	800a4cc <SDMMC_CmdAppCommand>
 8008d3c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d001      	beq.n	8008d48 <SD_PowerON+0x98>
    {
      return errorstate;
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	e03b      	b.n	8008dc0 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	491e      	ldr	r1, [pc, #120]	; (8008dc8 <SD_PowerON+0x118>)
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f001 fbde 	bl	800a510 <SDMMC_CmdAppOperCommand>
 8008d54:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d002      	beq.n	8008d62 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008d5c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008d60:	e02e      	b.n	8008dc0 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2100      	movs	r1, #0
 8008d68:	4618      	mov	r0, r3
 8008d6a:	f001 fa46 	bl	800a1fa <SDIO_GetResponse>
 8008d6e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8008d70:	697b      	ldr	r3, [r7, #20]
 8008d72:	0fdb      	lsrs	r3, r3, #31
 8008d74:	2b01      	cmp	r3, #1
 8008d76:	d101      	bne.n	8008d7c <SD_PowerON+0xcc>
 8008d78:	2301      	movs	r3, #1
 8008d7a:	e000      	b.n	8008d7e <SD_PowerON+0xce>
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	613b      	str	r3, [r7, #16]

    count++;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	3301      	adds	r3, #1
 8008d84:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008d8c:	4293      	cmp	r3, r2
 8008d8e:	d802      	bhi.n	8008d96 <SD_PowerON+0xe6>
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d0cc      	beq.n	8008d30 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d902      	bls.n	8008da6 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8008da0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008da4:	e00c      	b.n	8008dc0 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8008da6:	697b      	ldr	r3, [r7, #20]
 8008da8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d003      	beq.n	8008db8 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2201      	movs	r2, #1
 8008db4:	645a      	str	r2, [r3, #68]	; 0x44
 8008db6:	e002      	b.n	8008dbe <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 8008dbe:	2300      	movs	r3, #0
}
 8008dc0:	4618      	mov	r0, r3
 8008dc2:	3718      	adds	r7, #24
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	c1100000 	.word	0xc1100000

08008dcc <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8008dcc:	b580      	push	{r7, lr}
 8008dce:	b084      	sub	sp, #16
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	6078      	str	r0, [r7, #4]
 8008dd4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8008dd6:	683b      	ldr	r3, [r7, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d102      	bne.n	8008de2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8008ddc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008de0:	e018      	b.n	8008e14 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681a      	ldr	r2, [r3, #0]
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008dea:	041b      	lsls	r3, r3, #16
 8008dec:	4619      	mov	r1, r3
 8008dee:	4610      	mov	r0, r2
 8008df0:	f001 fc52 	bl	800a698 <SDMMC_CmdSendStatus>
 8008df4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d001      	beq.n	8008e00 <SD_SendStatus+0x34>
  {
    return errorstate;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	e009      	b.n	8008e14 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2100      	movs	r1, #0
 8008e06:	4618      	mov	r0, r3
 8008e08:	f001 f9f7 	bl	800a1fa <SDIO_GetResponse>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8008e12:	2300      	movs	r3, #0
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b086      	sub	sp, #24
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008e24:	2300      	movs	r3, #0
 8008e26:	60fb      	str	r3, [r7, #12]
 8008e28:	2300      	movs	r3, #0
 8008e2a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	2100      	movs	r1, #0
 8008e32:	4618      	mov	r0, r3
 8008e34:	f001 f9e1 	bl	800a1fa <SDIO_GetResponse>
 8008e38:	4603      	mov	r3, r0
 8008e3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e3e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008e42:	d102      	bne.n	8008e4a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008e44:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008e48:	e02f      	b.n	8008eaa <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008e4a:	f107 030c 	add.w	r3, r7, #12
 8008e4e:	4619      	mov	r1, r3
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f879 	bl	8008f48 <SD_FindSCR>
 8008e56:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008e58:	697b      	ldr	r3, [r7, #20]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d001      	beq.n	8008e62 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	e023      	b.n	8008eaa <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008e62:	693b      	ldr	r3, [r7, #16]
 8008e64:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e68:	2b00      	cmp	r3, #0
 8008e6a:	d01c      	beq.n	8008ea6 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e74:	041b      	lsls	r3, r3, #16
 8008e76:	4619      	mov	r1, r3
 8008e78:	4610      	mov	r0, r2
 8008e7a:	f001 fb27 	bl	800a4cc <SDMMC_CmdAppCommand>
 8008e7e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	e00f      	b.n	8008eaa <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	2102      	movs	r1, #2
 8008e90:	4618      	mov	r0, r3
 8008e92:	f001 fb60 	bl	800a556 <SDMMC_CmdBusWidth>
 8008e96:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008e98:	697b      	ldr	r3, [r7, #20]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d001      	beq.n	8008ea2 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	e003      	b.n	8008eaa <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	e001      	b.n	8008eaa <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008ea6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008eaa:	4618      	mov	r0, r3
 8008eac:	3718      	adds	r7, #24
 8008eae:	46bd      	mov	sp, r7
 8008eb0:	bd80      	pop	{r7, pc}

08008eb2 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8008eb2:	b580      	push	{r7, lr}
 8008eb4:	b086      	sub	sp, #24
 8008eb6:	af00      	add	r7, sp, #0
 8008eb8:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8008eba:	2300      	movs	r3, #0
 8008ebc:	60fb      	str	r3, [r7, #12]
 8008ebe:	2300      	movs	r3, #0
 8008ec0:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	2100      	movs	r1, #0
 8008ec8:	4618      	mov	r0, r3
 8008eca:	f001 f996 	bl	800a1fa <SDIO_GetResponse>
 8008ece:	4603      	mov	r3, r0
 8008ed0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ed4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ed8:	d102      	bne.n	8008ee0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8008eda:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ede:	e02f      	b.n	8008f40 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8008ee0:	f107 030c 	add.w	r3, r7, #12
 8008ee4:	4619      	mov	r1, r3
 8008ee6:	6878      	ldr	r0, [r7, #4]
 8008ee8:	f000 f82e 	bl	8008f48 <SD_FindSCR>
 8008eec:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8008eee:	697b      	ldr	r3, [r7, #20]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d001      	beq.n	8008ef8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	e023      	b.n	8008f40 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8008ef8:	693b      	ldr	r3, [r7, #16]
 8008efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d01c      	beq.n	8008f3c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f0a:	041b      	lsls	r3, r3, #16
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	4610      	mov	r0, r2
 8008f10:	f001 fadc 	bl	800a4cc <SDMMC_CmdAppCommand>
 8008f14:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d001      	beq.n	8008f20 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8008f1c:	697b      	ldr	r3, [r7, #20]
 8008f1e:	e00f      	b.n	8008f40 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	2100      	movs	r1, #0
 8008f26:	4618      	mov	r0, r3
 8008f28:	f001 fb15 	bl	800a556 <SDMMC_CmdBusWidth>
 8008f2c:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d001      	beq.n	8008f38 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8008f34:	697b      	ldr	r3, [r7, #20]
 8008f36:	e003      	b.n	8008f40 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	e001      	b.n	8008f40 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8008f3c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8008f40:	4618      	mov	r0, r3
 8008f42:	3718      	adds	r7, #24
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8008f48:	b590      	push	{r4, r7, lr}
 8008f4a:	b08f      	sub	sp, #60	; 0x3c
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
 8008f50:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008f52:	f7fa fd87 	bl	8003a64 <HAL_GetTick>
 8008f56:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	60bb      	str	r3, [r7, #8]
 8008f60:	2300      	movs	r3, #0
 8008f62:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8008f64:	683b      	ldr	r3, [r7, #0]
 8008f66:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	2108      	movs	r1, #8
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f001 f980 	bl	800a274 <SDMMC_CmdBlockLength>
 8008f74:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d001      	beq.n	8008f80 <SD_FindSCR+0x38>
  {
    return errorstate;
 8008f7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f7e:	e0b2      	b.n	80090e6 <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681a      	ldr	r2, [r3, #0]
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f88:	041b      	lsls	r3, r3, #16
 8008f8a:	4619      	mov	r1, r3
 8008f8c:	4610      	mov	r0, r2
 8008f8e:	f001 fa9d 	bl	800a4cc <SDMMC_CmdAppCommand>
 8008f92:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008f94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d001      	beq.n	8008f9e <SD_FindSCR+0x56>
  {
    return errorstate;
 8008f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f9c:	e0a3      	b.n	80090e6 <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8008fa2:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8008fa4:	2308      	movs	r3, #8
 8008fa6:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8008fa8:	2330      	movs	r3, #48	; 0x30
 8008faa:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008fac:	2302      	movs	r3, #2
 8008fae:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8008fb4:	2301      	movs	r3, #1
 8008fb6:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f107 0210 	add.w	r2, r7, #16
 8008fc0:	4611      	mov	r1, r2
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f001 f92b 	bl	800a21e <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	4618      	mov	r0, r3
 8008fce:	f001 fae4 	bl	800a59a <SDMMC_CmdSendSCR>
 8008fd2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8008fd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d02a      	beq.n	8009030 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8008fda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008fdc:	e083      	b.n	80090e6 <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d00f      	beq.n	800900c <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6819      	ldr	r1, [r3, #0]
 8008ff0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	f107 0208 	add.w	r2, r7, #8
 8008ff8:	18d4      	adds	r4, r2, r3
 8008ffa:	4608      	mov	r0, r1
 8008ffc:	f001 f892 	bl	800a124 <SDIO_ReadFIFO>
 8009000:	4603      	mov	r3, r0
 8009002:	6023      	str	r3, [r4, #0]
      index++;
 8009004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009006:	3301      	adds	r3, #1
 8009008:	637b      	str	r3, [r7, #52]	; 0x34
 800900a:	e006      	b.n	800901a <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009012:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d012      	beq.n	8009040 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800901a:	f7fa fd23 	bl	8003a64 <HAL_GetTick>
 800901e:	4602      	mov	r2, r0
 8009020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009022:	1ad3      	subs	r3, r2, r3
 8009024:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009028:	d102      	bne.n	8009030 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800902a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800902e:	e05a      	b.n	80090e6 <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009036:	f003 032a 	and.w	r3, r3, #42	; 0x2a
 800903a:	2b00      	cmp	r3, #0
 800903c:	d0cf      	beq.n	8008fde <SD_FindSCR+0x96>
 800903e:	e000      	b.n	8009042 <SD_FindSCR+0xfa>
      break;
 8009040:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009048:	f003 0308 	and.w	r3, r3, #8
 800904c:	2b00      	cmp	r3, #0
 800904e:	d005      	beq.n	800905c <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	2208      	movs	r2, #8
 8009056:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009058:	2308      	movs	r3, #8
 800905a:	e044      	b.n	80090e6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009062:	f003 0302 	and.w	r3, r3, #2
 8009066:	2b00      	cmp	r3, #0
 8009068:	d005      	beq.n	8009076 <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	2202      	movs	r2, #2
 8009070:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009072:	2302      	movs	r3, #2
 8009074:	e037      	b.n	80090e6 <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009076:	687b      	ldr	r3, [r7, #4]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800907c:	f003 0320 	and.w	r3, r3, #32
 8009080:	2b00      	cmp	r3, #0
 8009082:	d005      	beq.n	8009090 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	2220      	movs	r2, #32
 800908a:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800908c:	2320      	movs	r3, #32
 800908e:	e02a      	b.n	80090e6 <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	f240 523a 	movw	r2, #1338	; 0x53a
 8009098:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	061a      	lsls	r2, r3, #24
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	021b      	lsls	r3, r3, #8
 80090a2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80090a6:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	0a1b      	lsrs	r3, r3, #8
 80090ac:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80090b0:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	0e1b      	lsrs	r3, r3, #24
 80090b6:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 80090b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ba:	601a      	str	r2, [r3, #0]
    scr++;
 80090bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090be:	3304      	adds	r3, #4
 80090c0:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80090c2:	68bb      	ldr	r3, [r7, #8]
 80090c4:	061a      	lsls	r2, r3, #24
 80090c6:	68bb      	ldr	r3, [r7, #8]
 80090c8:	021b      	lsls	r3, r3, #8
 80090ca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80090ce:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80090d0:	68bb      	ldr	r3, [r7, #8]
 80090d2:	0a1b      	lsrs	r3, r3, #8
 80090d4:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80090d8:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	0e1b      	lsrs	r3, r3, #24
 80090de:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80090e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090e2:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80090e4:	2300      	movs	r3, #0
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	373c      	adds	r7, #60	; 0x3c
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd90      	pop	{r4, r7, pc}

080090ee <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b082      	sub	sp, #8
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d101      	bne.n	8009100 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e076      	b.n	80091ee <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009104:	2b00      	cmp	r3, #0
 8009106:	d108      	bne.n	800911a <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	685b      	ldr	r3, [r3, #4]
 800910c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009110:	d009      	beq.n	8009126 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	2200      	movs	r2, #0
 8009116:	61da      	str	r2, [r3, #28]
 8009118:	e005      	b.n	8009126 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2200      	movs	r2, #0
 800911e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2200      	movs	r2, #0
 800912a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009132:	b2db      	uxtb	r3, r3
 8009134:	2b00      	cmp	r3, #0
 8009136:	d106      	bne.n	8009146 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009140:	6878      	ldr	r0, [r7, #4]
 8009142:	f7fa fa2b 	bl	800359c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	2202      	movs	r2, #2
 800914a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	681a      	ldr	r2, [r3, #0]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800915c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	689b      	ldr	r3, [r3, #8]
 800916a:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800916e:	431a      	orrs	r2, r3
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	68db      	ldr	r3, [r3, #12]
 8009174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009178:	431a      	orrs	r2, r3
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	f003 0302 	and.w	r3, r3, #2
 8009182:	431a      	orrs	r2, r3
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	695b      	ldr	r3, [r3, #20]
 8009188:	f003 0301 	and.w	r3, r3, #1
 800918c:	431a      	orrs	r2, r3
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	699b      	ldr	r3, [r3, #24]
 8009192:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009196:	431a      	orrs	r2, r3
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	69db      	ldr	r3, [r3, #28]
 800919c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80091a0:	431a      	orrs	r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a1b      	ldr	r3, [r3, #32]
 80091a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091aa:	ea42 0103 	orr.w	r1, r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091b2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	430a      	orrs	r2, r1
 80091bc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	699b      	ldr	r3, [r3, #24]
 80091c2:	0c1a      	lsrs	r2, r3, #16
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f002 0204 	and.w	r2, r2, #4
 80091cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	69da      	ldr	r2, [r3, #28]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	2200      	movs	r2, #0
 80091e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80091ec:	2300      	movs	r3, #0
}
 80091ee:	4618      	mov	r0, r3
 80091f0:	3708      	adds	r7, #8
 80091f2:	46bd      	mov	sp, r7
 80091f4:	bd80      	pop	{r7, pc}

080091f6 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091f6:	b580      	push	{r7, lr}
 80091f8:	b088      	sub	sp, #32
 80091fa:	af00      	add	r7, sp, #0
 80091fc:	60f8      	str	r0, [r7, #12]
 80091fe:	60b9      	str	r1, [r7, #8]
 8009200:	603b      	str	r3, [r7, #0]
 8009202:	4613      	mov	r3, r2
 8009204:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009206:	2300      	movs	r3, #0
 8009208:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800920a:	68fb      	ldr	r3, [r7, #12]
 800920c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009210:	2b01      	cmp	r3, #1
 8009212:	d101      	bne.n	8009218 <HAL_SPI_Transmit+0x22>
 8009214:	2302      	movs	r3, #2
 8009216:	e12d      	b.n	8009474 <HAL_SPI_Transmit+0x27e>
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	2201      	movs	r2, #1
 800921c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009220:	f7fa fc20 	bl	8003a64 <HAL_GetTick>
 8009224:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009226:	88fb      	ldrh	r3, [r7, #6]
 8009228:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009230:	b2db      	uxtb	r3, r3
 8009232:	2b01      	cmp	r3, #1
 8009234:	d002      	beq.n	800923c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8009236:	2302      	movs	r3, #2
 8009238:	77fb      	strb	r3, [r7, #31]
    goto error;
 800923a:	e116      	b.n	800946a <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 800923c:	68bb      	ldr	r3, [r7, #8]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d002      	beq.n	8009248 <HAL_SPI_Transmit+0x52>
 8009242:	88fb      	ldrh	r3, [r7, #6]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d102      	bne.n	800924e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8009248:	2301      	movs	r3, #1
 800924a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800924c:	e10d      	b.n	800946a <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2203      	movs	r2, #3
 8009252:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	2200      	movs	r2, #0
 800925a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	88fa      	ldrh	r2, [r7, #6]
 8009266:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	88fa      	ldrh	r2, [r7, #6]
 800926c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	2200      	movs	r2, #0
 8009272:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2200      	movs	r2, #0
 800927e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2200      	movs	r2, #0
 800928a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009294:	d10f      	bne.n	80092b6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	681a      	ldr	r2, [r3, #0]
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	681a      	ldr	r2, [r3, #0]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80092b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	681b      	ldr	r3, [r3, #0]
 80092bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c0:	2b40      	cmp	r3, #64	; 0x40
 80092c2:	d007      	beq.n	80092d4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092dc:	d14f      	bne.n	800937e <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d002      	beq.n	80092ec <HAL_SPI_Transmit+0xf6>
 80092e6:	8afb      	ldrh	r3, [r7, #22]
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d142      	bne.n	8009372 <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092f0:	881a      	ldrh	r2, [r3, #0]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092fc:	1c9a      	adds	r2, r3, #2
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009306:	b29b      	uxth	r3, r3
 8009308:	3b01      	subs	r3, #1
 800930a:	b29a      	uxth	r2, r3
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009310:	e02f      	b.n	8009372 <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	689b      	ldr	r3, [r3, #8]
 8009318:	f003 0302 	and.w	r3, r3, #2
 800931c:	2b02      	cmp	r3, #2
 800931e:	d112      	bne.n	8009346 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009324:	881a      	ldrh	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009330:	1c9a      	adds	r2, r3, #2
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800933a:	b29b      	uxth	r3, r3
 800933c:	3b01      	subs	r3, #1
 800933e:	b29a      	uxth	r2, r3
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	86da      	strh	r2, [r3, #54]	; 0x36
 8009344:	e015      	b.n	8009372 <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009346:	f7fa fb8d 	bl	8003a64 <HAL_GetTick>
 800934a:	4602      	mov	r2, r0
 800934c:	69bb      	ldr	r3, [r7, #24]
 800934e:	1ad3      	subs	r3, r2, r3
 8009350:	683a      	ldr	r2, [r7, #0]
 8009352:	429a      	cmp	r2, r3
 8009354:	d803      	bhi.n	800935e <HAL_SPI_Transmit+0x168>
 8009356:	683b      	ldr	r3, [r7, #0]
 8009358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800935c:	d102      	bne.n	8009364 <HAL_SPI_Transmit+0x16e>
 800935e:	683b      	ldr	r3, [r7, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d106      	bne.n	8009372 <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8009364:	2303      	movs	r3, #3
 8009366:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2201      	movs	r2, #1
 800936c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009370:	e07b      	b.n	800946a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009376:	b29b      	uxth	r3, r3
 8009378:	2b00      	cmp	r3, #0
 800937a:	d1ca      	bne.n	8009312 <HAL_SPI_Transmit+0x11c>
 800937c:	e050      	b.n	8009420 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d002      	beq.n	800938c <HAL_SPI_Transmit+0x196>
 8009386:	8afb      	ldrh	r3, [r7, #22]
 8009388:	2b01      	cmp	r3, #1
 800938a:	d144      	bne.n	8009416 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	330c      	adds	r3, #12
 8009396:	7812      	ldrb	r2, [r2, #0]
 8009398:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800939e:	1c5a      	adds	r2, r3, #1
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	3b01      	subs	r3, #1
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80093b2:	e030      	b.n	8009416 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	689b      	ldr	r3, [r3, #8]
 80093ba:	f003 0302 	and.w	r3, r3, #2
 80093be:	2b02      	cmp	r3, #2
 80093c0:	d113      	bne.n	80093ea <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093c2:	68fb      	ldr	r3, [r7, #12]
 80093c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	330c      	adds	r3, #12
 80093cc:	7812      	ldrb	r2, [r2, #0]
 80093ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d4:	1c5a      	adds	r2, r3, #1
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093de:	b29b      	uxth	r3, r3
 80093e0:	3b01      	subs	r3, #1
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	86da      	strh	r2, [r3, #54]	; 0x36
 80093e8:	e015      	b.n	8009416 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80093ea:	f7fa fb3b 	bl	8003a64 <HAL_GetTick>
 80093ee:	4602      	mov	r2, r0
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	1ad3      	subs	r3, r2, r3
 80093f4:	683a      	ldr	r2, [r7, #0]
 80093f6:	429a      	cmp	r2, r3
 80093f8:	d803      	bhi.n	8009402 <HAL_SPI_Transmit+0x20c>
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009400:	d102      	bne.n	8009408 <HAL_SPI_Transmit+0x212>
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d106      	bne.n	8009416 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8009408:	2303      	movs	r3, #3
 800940a:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	2201      	movs	r2, #1
 8009410:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
          goto error;
 8009414:	e029      	b.n	800946a <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8009416:	68fb      	ldr	r3, [r7, #12]
 8009418:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800941a:	b29b      	uxth	r3, r3
 800941c:	2b00      	cmp	r3, #0
 800941e:	d1c9      	bne.n	80093b4 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009420:	69ba      	ldr	r2, [r7, #24]
 8009422:	6839      	ldr	r1, [r7, #0]
 8009424:	68f8      	ldr	r0, [r7, #12]
 8009426:	f000 f8b1 	bl	800958c <SPI_EndRxTxTransaction>
 800942a:	4603      	mov	r3, r0
 800942c:	2b00      	cmp	r3, #0
 800942e:	d002      	beq.n	8009436 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009430:	68fb      	ldr	r3, [r7, #12]
 8009432:	2220      	movs	r2, #32
 8009434:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	689b      	ldr	r3, [r3, #8]
 800943a:	2b00      	cmp	r3, #0
 800943c:	d10a      	bne.n	8009454 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800943e:	2300      	movs	r3, #0
 8009440:	613b      	str	r3, [r7, #16]
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	613b      	str	r3, [r7, #16]
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	689b      	ldr	r3, [r3, #8]
 8009450:	613b      	str	r3, [r7, #16]
 8009452:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009458:	2b00      	cmp	r3, #0
 800945a:	d002      	beq.n	8009462 <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	77fb      	strb	r3, [r7, #31]
 8009460:	e003      	b.n	800946a <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2201      	movs	r2, #1
 8009466:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	2200      	movs	r2, #0
 800946e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009472:	7ffb      	ldrb	r3, [r7, #31]
}
 8009474:	4618      	mov	r0, r3
 8009476:	3720      	adds	r7, #32
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b088      	sub	sp, #32
 8009480:	af00      	add	r7, sp, #0
 8009482:	60f8      	str	r0, [r7, #12]
 8009484:	60b9      	str	r1, [r7, #8]
 8009486:	603b      	str	r3, [r7, #0]
 8009488:	4613      	mov	r3, r2
 800948a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800948c:	f7fa faea 	bl	8003a64 <HAL_GetTick>
 8009490:	4602      	mov	r2, r0
 8009492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009494:	1a9b      	subs	r3, r3, r2
 8009496:	683a      	ldr	r2, [r7, #0]
 8009498:	4413      	add	r3, r2
 800949a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800949c:	f7fa fae2 	bl	8003a64 <HAL_GetTick>
 80094a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80094a2:	4b39      	ldr	r3, [pc, #228]	; (8009588 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	015b      	lsls	r3, r3, #5
 80094a8:	0d1b      	lsrs	r3, r3, #20
 80094aa:	69fa      	ldr	r2, [r7, #28]
 80094ac:	fb02 f303 	mul.w	r3, r2, r3
 80094b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094b2:	e054      	b.n	800955e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094ba:	d050      	beq.n	800955e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80094bc:	f7fa fad2 	bl	8003a64 <HAL_GetTick>
 80094c0:	4602      	mov	r2, r0
 80094c2:	69bb      	ldr	r3, [r7, #24]
 80094c4:	1ad3      	subs	r3, r2, r3
 80094c6:	69fa      	ldr	r2, [r7, #28]
 80094c8:	429a      	cmp	r2, r3
 80094ca:	d902      	bls.n	80094d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80094cc:	69fb      	ldr	r3, [r7, #28]
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d13d      	bne.n	800954e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	685a      	ldr	r2, [r3, #4]
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094ea:	d111      	bne.n	8009510 <SPI_WaitFlagStateUntilTimeout+0x94>
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094f4:	d004      	beq.n	8009500 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	689b      	ldr	r3, [r3, #8]
 80094fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80094fe:	d107      	bne.n	8009510 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800950e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009514:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009518:	d10f      	bne.n	800953a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009528:	601a      	str	r2, [r3, #0]
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681a      	ldr	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009538:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2201      	movs	r2, #1
 800953e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	2200      	movs	r2, #0
 8009546:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800954a:	2303      	movs	r3, #3
 800954c:	e017      	b.n	800957e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800954e:	697b      	ldr	r3, [r7, #20]
 8009550:	2b00      	cmp	r3, #0
 8009552:	d101      	bne.n	8009558 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009554:	2300      	movs	r3, #0
 8009556:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	3b01      	subs	r3, #1
 800955c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	681b      	ldr	r3, [r3, #0]
 8009562:	689a      	ldr	r2, [r3, #8]
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	4013      	ands	r3, r2
 8009568:	68ba      	ldr	r2, [r7, #8]
 800956a:	429a      	cmp	r2, r3
 800956c:	bf0c      	ite	eq
 800956e:	2301      	moveq	r3, #1
 8009570:	2300      	movne	r3, #0
 8009572:	b2db      	uxtb	r3, r3
 8009574:	461a      	mov	r2, r3
 8009576:	79fb      	ldrb	r3, [r7, #7]
 8009578:	429a      	cmp	r2, r3
 800957a:	d19b      	bne.n	80094b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	3720      	adds	r7, #32
 8009582:	46bd      	mov	sp, r7
 8009584:	bd80      	pop	{r7, pc}
 8009586:	bf00      	nop
 8009588:	20000010 	.word	0x20000010

0800958c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800958c:	b580      	push	{r7, lr}
 800958e:	b086      	sub	sp, #24
 8009590:	af02      	add	r7, sp, #8
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	60b9      	str	r1, [r7, #8]
 8009596:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	9300      	str	r3, [sp, #0]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	2200      	movs	r2, #0
 80095a0:	2180      	movs	r1, #128	; 0x80
 80095a2:	68f8      	ldr	r0, [r7, #12]
 80095a4:	f7ff ff6a 	bl	800947c <SPI_WaitFlagStateUntilTimeout>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d007      	beq.n	80095be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095b2:	f043 0220 	orr.w	r2, r3, #32
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e000      	b.n	80095c0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80095be:	2300      	movs	r3, #0
}
 80095c0:	4618      	mov	r0, r3
 80095c2:	3710      	adds	r7, #16
 80095c4:	46bd      	mov	sp, r7
 80095c6:	bd80      	pop	{r7, pc}

080095c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b082      	sub	sp, #8
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d101      	bne.n	80095da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80095d6:	2301      	movs	r3, #1
 80095d8:	e041      	b.n	800965e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d106      	bne.n	80095f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f7fa f820 	bl	8003634 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	2202      	movs	r2, #2
 80095f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681a      	ldr	r2, [r3, #0]
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	3304      	adds	r3, #4
 8009604:	4619      	mov	r1, r3
 8009606:	4610      	mov	r0, r2
 8009608:	f000 fb42 	bl	8009c90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2201      	movs	r2, #1
 8009610:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2201      	movs	r2, #1
 8009618:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2201      	movs	r2, #1
 8009620:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2201      	movs	r2, #1
 8009628:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	2201      	movs	r2, #1
 8009630:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2201      	movs	r2, #1
 8009638:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	2201      	movs	r2, #1
 8009650:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	2201      	movs	r2, #1
 8009658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
	...

08009668 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009668:	b480      	push	{r7}
 800966a:	b085      	sub	sp, #20
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009676:	b2db      	uxtb	r3, r3
 8009678:	2b01      	cmp	r3, #1
 800967a:	d001      	beq.n	8009680 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e03c      	b.n	80096fa <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	2202      	movs	r2, #2
 8009684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	4a1d      	ldr	r2, [pc, #116]	; (8009704 <HAL_TIM_Base_Start+0x9c>)
 800968e:	4293      	cmp	r3, r2
 8009690:	d018      	beq.n	80096c4 <HAL_TIM_Base_Start+0x5c>
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	4a1c      	ldr	r2, [pc, #112]	; (8009708 <HAL_TIM_Base_Start+0xa0>)
 8009698:	4293      	cmp	r3, r2
 800969a:	d013      	beq.n	80096c4 <HAL_TIM_Base_Start+0x5c>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096a4:	d00e      	beq.n	80096c4 <HAL_TIM_Base_Start+0x5c>
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	4a18      	ldr	r2, [pc, #96]	; (800970c <HAL_TIM_Base_Start+0xa4>)
 80096ac:	4293      	cmp	r3, r2
 80096ae:	d009      	beq.n	80096c4 <HAL_TIM_Base_Start+0x5c>
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	681b      	ldr	r3, [r3, #0]
 80096b4:	4a16      	ldr	r2, [pc, #88]	; (8009710 <HAL_TIM_Base_Start+0xa8>)
 80096b6:	4293      	cmp	r3, r2
 80096b8:	d004      	beq.n	80096c4 <HAL_TIM_Base_Start+0x5c>
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	4a15      	ldr	r2, [pc, #84]	; (8009714 <HAL_TIM_Base_Start+0xac>)
 80096c0:	4293      	cmp	r3, r2
 80096c2:	d111      	bne.n	80096e8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	689b      	ldr	r3, [r3, #8]
 80096ca:	f003 0307 	and.w	r3, r3, #7
 80096ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	2b06      	cmp	r3, #6
 80096d4:	d010      	beq.n	80096f8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	681a      	ldr	r2, [r3, #0]
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f042 0201 	orr.w	r2, r2, #1
 80096e4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80096e6:	e007      	b.n	80096f8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	681a      	ldr	r2, [r3, #0]
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f042 0201 	orr.w	r2, r2, #1
 80096f6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	3714      	adds	r7, #20
 80096fe:	46bd      	mov	sp, r7
 8009700:	bc80      	pop	{r7}
 8009702:	4770      	bx	lr
 8009704:	40012c00 	.word	0x40012c00
 8009708:	40013400 	.word	0x40013400
 800970c:	40000400 	.word	0x40000400
 8009710:	40000800 	.word	0x40000800
 8009714:	40000c00 	.word	0x40000c00

08009718 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8009718:	b480      	push	{r7}
 800971a:	b083      	sub	sp, #12
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	6a1a      	ldr	r2, [r3, #32]
 8009726:	f241 1311 	movw	r3, #4369	; 0x1111
 800972a:	4013      	ands	r3, r2
 800972c:	2b00      	cmp	r3, #0
 800972e:	d10f      	bne.n	8009750 <HAL_TIM_Base_Stop+0x38>
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	6a1a      	ldr	r2, [r3, #32]
 8009736:	f240 4344 	movw	r3, #1092	; 0x444
 800973a:	4013      	ands	r3, r2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d107      	bne.n	8009750 <HAL_TIM_Base_Stop+0x38>
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	681a      	ldr	r2, [r3, #0]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	f022 0201 	bic.w	r2, r2, #1
 800974e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2201      	movs	r2, #1
 8009754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009758:	2300      	movs	r3, #0
}
 800975a:	4618      	mov	r0, r3
 800975c:	370c      	adds	r7, #12
 800975e:	46bd      	mov	sp, r7
 8009760:	bc80      	pop	{r7}
 8009762:	4770      	bx	lr

08009764 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009764:	b480      	push	{r7}
 8009766:	b085      	sub	sp, #20
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009772:	b2db      	uxtb	r3, r3
 8009774:	2b01      	cmp	r3, #1
 8009776:	d001      	beq.n	800977c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009778:	2301      	movs	r3, #1
 800977a:	e044      	b.n	8009806 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	2202      	movs	r2, #2
 8009780:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	68da      	ldr	r2, [r3, #12]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f042 0201 	orr.w	r2, r2, #1
 8009792:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	4a1d      	ldr	r2, [pc, #116]	; (8009810 <HAL_TIM_Base_Start_IT+0xac>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d018      	beq.n	80097d0 <HAL_TIM_Base_Start_IT+0x6c>
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	4a1c      	ldr	r2, [pc, #112]	; (8009814 <HAL_TIM_Base_Start_IT+0xb0>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d013      	beq.n	80097d0 <HAL_TIM_Base_Start_IT+0x6c>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097b0:	d00e      	beq.n	80097d0 <HAL_TIM_Base_Start_IT+0x6c>
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	4a18      	ldr	r2, [pc, #96]	; (8009818 <HAL_TIM_Base_Start_IT+0xb4>)
 80097b8:	4293      	cmp	r3, r2
 80097ba:	d009      	beq.n	80097d0 <HAL_TIM_Base_Start_IT+0x6c>
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	4a16      	ldr	r2, [pc, #88]	; (800981c <HAL_TIM_Base_Start_IT+0xb8>)
 80097c2:	4293      	cmp	r3, r2
 80097c4:	d004      	beq.n	80097d0 <HAL_TIM_Base_Start_IT+0x6c>
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	4a15      	ldr	r2, [pc, #84]	; (8009820 <HAL_TIM_Base_Start_IT+0xbc>)
 80097cc:	4293      	cmp	r3, r2
 80097ce:	d111      	bne.n	80097f4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	f003 0307 	and.w	r3, r3, #7
 80097da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2b06      	cmp	r3, #6
 80097e0:	d010      	beq.n	8009804 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f042 0201 	orr.w	r2, r2, #1
 80097f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097f2:	e007      	b.n	8009804 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681a      	ldr	r2, [r3, #0]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f042 0201 	orr.w	r2, r2, #1
 8009802:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009804:	2300      	movs	r3, #0
}
 8009806:	4618      	mov	r0, r3
 8009808:	3714      	adds	r7, #20
 800980a:	46bd      	mov	sp, r7
 800980c:	bc80      	pop	{r7}
 800980e:	4770      	bx	lr
 8009810:	40012c00 	.word	0x40012c00
 8009814:	40013400 	.word	0x40013400
 8009818:	40000400 	.word	0x40000400
 800981c:	40000800 	.word	0x40000800
 8009820:	40000c00 	.word	0x40000c00

08009824 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009824:	b580      	push	{r7, lr}
 8009826:	b082      	sub	sp, #8
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	691b      	ldr	r3, [r3, #16]
 8009832:	f003 0302 	and.w	r3, r3, #2
 8009836:	2b02      	cmp	r3, #2
 8009838:	d122      	bne.n	8009880 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68db      	ldr	r3, [r3, #12]
 8009840:	f003 0302 	and.w	r3, r3, #2
 8009844:	2b02      	cmp	r3, #2
 8009846:	d11b      	bne.n	8009880 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	f06f 0202 	mvn.w	r2, #2
 8009850:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	2201      	movs	r2, #1
 8009856:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	699b      	ldr	r3, [r3, #24]
 800985e:	f003 0303 	and.w	r3, r3, #3
 8009862:	2b00      	cmp	r3, #0
 8009864:	d003      	beq.n	800986e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 f9f6 	bl	8009c58 <HAL_TIM_IC_CaptureCallback>
 800986c:	e005      	b.n	800987a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f000 f9e9 	bl	8009c46 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009874:	6878      	ldr	r0, [r7, #4]
 8009876:	f000 f9f8 	bl	8009c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	2200      	movs	r2, #0
 800987e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	691b      	ldr	r3, [r3, #16]
 8009886:	f003 0304 	and.w	r3, r3, #4
 800988a:	2b04      	cmp	r3, #4
 800988c:	d122      	bne.n	80098d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	68db      	ldr	r3, [r3, #12]
 8009894:	f003 0304 	and.w	r3, r3, #4
 8009898:	2b04      	cmp	r3, #4
 800989a:	d11b      	bne.n	80098d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f06f 0204 	mvn.w	r2, #4
 80098a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	2202      	movs	r2, #2
 80098aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	699b      	ldr	r3, [r3, #24]
 80098b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d003      	beq.n	80098c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f9cc 	bl	8009c58 <HAL_TIM_IC_CaptureCallback>
 80098c0:	e005      	b.n	80098ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80098c2:	6878      	ldr	r0, [r7, #4]
 80098c4:	f000 f9bf 	bl	8009c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80098c8:	6878      	ldr	r0, [r7, #4]
 80098ca:	f000 f9ce 	bl	8009c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	2200      	movs	r2, #0
 80098d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	f003 0308 	and.w	r3, r3, #8
 80098de:	2b08      	cmp	r3, #8
 80098e0:	d122      	bne.n	8009928 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	68db      	ldr	r3, [r3, #12]
 80098e8:	f003 0308 	and.w	r3, r3, #8
 80098ec:	2b08      	cmp	r3, #8
 80098ee:	d11b      	bne.n	8009928 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f06f 0208 	mvn.w	r2, #8
 80098f8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	2204      	movs	r2, #4
 80098fe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	69db      	ldr	r3, [r3, #28]
 8009906:	f003 0303 	and.w	r3, r3, #3
 800990a:	2b00      	cmp	r3, #0
 800990c:	d003      	beq.n	8009916 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f000 f9a2 	bl	8009c58 <HAL_TIM_IC_CaptureCallback>
 8009914:	e005      	b.n	8009922 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f995 	bl	8009c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f000 f9a4 	bl	8009c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	2200      	movs	r2, #0
 8009926:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	691b      	ldr	r3, [r3, #16]
 800992e:	f003 0310 	and.w	r3, r3, #16
 8009932:	2b10      	cmp	r3, #16
 8009934:	d122      	bne.n	800997c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	68db      	ldr	r3, [r3, #12]
 800993c:	f003 0310 	and.w	r3, r3, #16
 8009940:	2b10      	cmp	r3, #16
 8009942:	d11b      	bne.n	800997c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	f06f 0210 	mvn.w	r2, #16
 800994c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	2208      	movs	r2, #8
 8009952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	69db      	ldr	r3, [r3, #28]
 800995a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800995e:	2b00      	cmp	r3, #0
 8009960:	d003      	beq.n	800996a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009962:	6878      	ldr	r0, [r7, #4]
 8009964:	f000 f978 	bl	8009c58 <HAL_TIM_IC_CaptureCallback>
 8009968:	e005      	b.n	8009976 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 f96b 	bl	8009c46 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009970:	6878      	ldr	r0, [r7, #4]
 8009972:	f000 f97a 	bl	8009c6a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	2200      	movs	r2, #0
 800997a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	691b      	ldr	r3, [r3, #16]
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b01      	cmp	r3, #1
 8009988:	d10e      	bne.n	80099a8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	68db      	ldr	r3, [r3, #12]
 8009990:	f003 0301 	and.w	r3, r3, #1
 8009994:	2b01      	cmp	r3, #1
 8009996:	d107      	bne.n	80099a8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f06f 0201 	mvn.w	r2, #1
 80099a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f7f8 ff4c 	bl	8002840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	691b      	ldr	r3, [r3, #16]
 80099ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099b2:	2b80      	cmp	r3, #128	; 0x80
 80099b4:	d10e      	bne.n	80099d4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68db      	ldr	r3, [r3, #12]
 80099bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80099c0:	2b80      	cmp	r3, #128	; 0x80
 80099c2:	d107      	bne.n	80099d4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80099cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80099ce:	6878      	ldr	r0, [r7, #4]
 80099d0:	f000 fb75 	bl	800a0be <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099de:	2b40      	cmp	r3, #64	; 0x40
 80099e0:	d10e      	bne.n	8009a00 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	68db      	ldr	r3, [r3, #12]
 80099e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099ec:	2b40      	cmp	r3, #64	; 0x40
 80099ee:	d107      	bne.n	8009a00 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80099f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80099fa:	6878      	ldr	r0, [r7, #4]
 80099fc:	f000 f93e 	bl	8009c7c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	691b      	ldr	r3, [r3, #16]
 8009a06:	f003 0320 	and.w	r3, r3, #32
 8009a0a:	2b20      	cmp	r3, #32
 8009a0c:	d10e      	bne.n	8009a2c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	68db      	ldr	r3, [r3, #12]
 8009a14:	f003 0320 	and.w	r3, r3, #32
 8009a18:	2b20      	cmp	r3, #32
 8009a1a:	d107      	bne.n	8009a2c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	f06f 0220 	mvn.w	r2, #32
 8009a24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009a26:	6878      	ldr	r0, [r7, #4]
 8009a28:	f000 fb40 	bl	800a0ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009a2c:	bf00      	nop
 8009a2e:	3708      	adds	r7, #8
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b084      	sub	sp, #16
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009a3e:	2300      	movs	r3, #0
 8009a40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a48:	2b01      	cmp	r3, #1
 8009a4a:	d101      	bne.n	8009a50 <HAL_TIM_ConfigClockSource+0x1c>
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	e0b4      	b.n	8009bba <HAL_TIM_ConfigClockSource+0x186>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	2201      	movs	r2, #1
 8009a54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2202      	movs	r2, #2
 8009a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	689b      	ldr	r3, [r3, #8]
 8009a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009a6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009a70:	68bb      	ldr	r3, [r7, #8]
 8009a72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009a76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	68ba      	ldr	r2, [r7, #8]
 8009a7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009a80:	683b      	ldr	r3, [r7, #0]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a88:	d03e      	beq.n	8009b08 <HAL_TIM_ConfigClockSource+0xd4>
 8009a8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009a8e:	f200 8087 	bhi.w	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a96:	f000 8086 	beq.w	8009ba6 <HAL_TIM_ConfigClockSource+0x172>
 8009a9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009a9e:	d87f      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009aa0:	2b70      	cmp	r3, #112	; 0x70
 8009aa2:	d01a      	beq.n	8009ada <HAL_TIM_ConfigClockSource+0xa6>
 8009aa4:	2b70      	cmp	r3, #112	; 0x70
 8009aa6:	d87b      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009aa8:	2b60      	cmp	r3, #96	; 0x60
 8009aaa:	d050      	beq.n	8009b4e <HAL_TIM_ConfigClockSource+0x11a>
 8009aac:	2b60      	cmp	r3, #96	; 0x60
 8009aae:	d877      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ab0:	2b50      	cmp	r3, #80	; 0x50
 8009ab2:	d03c      	beq.n	8009b2e <HAL_TIM_ConfigClockSource+0xfa>
 8009ab4:	2b50      	cmp	r3, #80	; 0x50
 8009ab6:	d873      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ab8:	2b40      	cmp	r3, #64	; 0x40
 8009aba:	d058      	beq.n	8009b6e <HAL_TIM_ConfigClockSource+0x13a>
 8009abc:	2b40      	cmp	r3, #64	; 0x40
 8009abe:	d86f      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ac0:	2b30      	cmp	r3, #48	; 0x30
 8009ac2:	d064      	beq.n	8009b8e <HAL_TIM_ConfigClockSource+0x15a>
 8009ac4:	2b30      	cmp	r3, #48	; 0x30
 8009ac6:	d86b      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ac8:	2b20      	cmp	r3, #32
 8009aca:	d060      	beq.n	8009b8e <HAL_TIM_ConfigClockSource+0x15a>
 8009acc:	2b20      	cmp	r3, #32
 8009ace:	d867      	bhi.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d05c      	beq.n	8009b8e <HAL_TIM_ConfigClockSource+0x15a>
 8009ad4:	2b10      	cmp	r3, #16
 8009ad6:	d05a      	beq.n	8009b8e <HAL_TIM_ConfigClockSource+0x15a>
 8009ad8:	e062      	b.n	8009ba0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6818      	ldr	r0, [r3, #0]
 8009ade:	683b      	ldr	r3, [r7, #0]
 8009ae0:	6899      	ldr	r1, [r3, #8]
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	685a      	ldr	r2, [r3, #4]
 8009ae6:	683b      	ldr	r3, [r7, #0]
 8009ae8:	68db      	ldr	r3, [r3, #12]
 8009aea:	f000 fa53 	bl	8009f94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8009afc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	68ba      	ldr	r2, [r7, #8]
 8009b04:	609a      	str	r2, [r3, #8]
      break;
 8009b06:	e04f      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6818      	ldr	r0, [r3, #0]
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	6899      	ldr	r1, [r3, #8]
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	685a      	ldr	r2, [r3, #4]
 8009b14:	683b      	ldr	r3, [r7, #0]
 8009b16:	68db      	ldr	r3, [r3, #12]
 8009b18:	f000 fa3c 	bl	8009f94 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	689a      	ldr	r2, [r3, #8]
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009b2a:	609a      	str	r2, [r3, #8]
      break;
 8009b2c:	e03c      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6818      	ldr	r0, [r3, #0]
 8009b32:	683b      	ldr	r3, [r7, #0]
 8009b34:	6859      	ldr	r1, [r3, #4]
 8009b36:	683b      	ldr	r3, [r7, #0]
 8009b38:	68db      	ldr	r3, [r3, #12]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f000 f9b3 	bl	8009ea6 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	2150      	movs	r1, #80	; 0x50
 8009b46:	4618      	mov	r0, r3
 8009b48:	f000 fa0a 	bl	8009f60 <TIM_ITRx_SetConfig>
      break;
 8009b4c:	e02c      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	6818      	ldr	r0, [r3, #0]
 8009b52:	683b      	ldr	r3, [r7, #0]
 8009b54:	6859      	ldr	r1, [r3, #4]
 8009b56:	683b      	ldr	r3, [r7, #0]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f000 f9d1 	bl	8009f02 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	2160      	movs	r1, #96	; 0x60
 8009b66:	4618      	mov	r0, r3
 8009b68:	f000 f9fa 	bl	8009f60 <TIM_ITRx_SetConfig>
      break;
 8009b6c:	e01c      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	6818      	ldr	r0, [r3, #0]
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	6859      	ldr	r1, [r3, #4]
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	68db      	ldr	r3, [r3, #12]
 8009b7a:	461a      	mov	r2, r3
 8009b7c:	f000 f993 	bl	8009ea6 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2140      	movs	r1, #64	; 0x40
 8009b86:	4618      	mov	r0, r3
 8009b88:	f000 f9ea 	bl	8009f60 <TIM_ITRx_SetConfig>
      break;
 8009b8c:	e00c      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681a      	ldr	r2, [r3, #0]
 8009b92:	683b      	ldr	r3, [r7, #0]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	4619      	mov	r1, r3
 8009b98:	4610      	mov	r0, r2
 8009b9a:	f000 f9e1 	bl	8009f60 <TIM_ITRx_SetConfig>
      break;
 8009b9e:	e003      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009ba0:	2301      	movs	r3, #1
 8009ba2:	73fb      	strb	r3, [r7, #15]
      break;
 8009ba4:	e000      	b.n	8009ba8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009ba6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	2201      	movs	r2, #1
 8009bac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009bb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009bba:	4618      	mov	r0, r3
 8009bbc:	3710      	adds	r7, #16
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}

08009bc2 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009bc2:	b580      	push	{r7, lr}
 8009bc4:	b082      	sub	sp, #8
 8009bc6:	af00      	add	r7, sp, #0
 8009bc8:	6078      	str	r0, [r7, #4]
 8009bca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009bd2:	2b01      	cmp	r3, #1
 8009bd4:	d101      	bne.n	8009bda <HAL_TIM_SlaveConfigSynchro+0x18>
 8009bd6:	2302      	movs	r3, #2
 8009bd8:	e031      	b.n	8009c3e <HAL_TIM_SlaveConfigSynchro+0x7c>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2201      	movs	r2, #1
 8009bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	2202      	movs	r2, #2
 8009be6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8009bea:	6839      	ldr	r1, [r7, #0]
 8009bec:	6878      	ldr	r0, [r7, #4]
 8009bee:	f000 f8c9 	bl	8009d84 <TIM_SlaveTimer_SetConfig>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d009      	beq.n	8009c0c <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8009c08:	2301      	movs	r3, #1
 8009c0a:	e018      	b.n	8009c3e <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68da      	ldr	r2, [r3, #12]
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c1a:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68da      	ldr	r2, [r3, #12]
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009c2a:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	2200      	movs	r2, #0
 8009c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009c3c:	2300      	movs	r3, #0
}
 8009c3e:	4618      	mov	r0, r3
 8009c40:	3708      	adds	r7, #8
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009c46:	b480      	push	{r7}
 8009c48:	b083      	sub	sp, #12
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009c4e:	bf00      	nop
 8009c50:	370c      	adds	r7, #12
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bc80      	pop	{r7}
 8009c56:	4770      	bx	lr

08009c58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009c58:	b480      	push	{r7}
 8009c5a:	b083      	sub	sp, #12
 8009c5c:	af00      	add	r7, sp, #0
 8009c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009c60:	bf00      	nop
 8009c62:	370c      	adds	r7, #12
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bc80      	pop	{r7}
 8009c68:	4770      	bx	lr

08009c6a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009c6a:	b480      	push	{r7}
 8009c6c:	b083      	sub	sp, #12
 8009c6e:	af00      	add	r7, sp, #0
 8009c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009c72:	bf00      	nop
 8009c74:	370c      	adds	r7, #12
 8009c76:	46bd      	mov	sp, r7
 8009c78:	bc80      	pop	{r7}
 8009c7a:	4770      	bx	lr

08009c7c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b083      	sub	sp, #12
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009c84:	bf00      	nop
 8009c86:	370c      	adds	r7, #12
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bc80      	pop	{r7}
 8009c8c:	4770      	bx	lr
	...

08009c90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009c90:	b480      	push	{r7}
 8009c92:	b085      	sub	sp, #20
 8009c94:	af00      	add	r7, sp, #0
 8009c96:	6078      	str	r0, [r7, #4]
 8009c98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	4a33      	ldr	r2, [pc, #204]	; (8009d70 <TIM_Base_SetConfig+0xe0>)
 8009ca4:	4293      	cmp	r3, r2
 8009ca6:	d013      	beq.n	8009cd0 <TIM_Base_SetConfig+0x40>
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	4a32      	ldr	r2, [pc, #200]	; (8009d74 <TIM_Base_SetConfig+0xe4>)
 8009cac:	4293      	cmp	r3, r2
 8009cae:	d00f      	beq.n	8009cd0 <TIM_Base_SetConfig+0x40>
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cb6:	d00b      	beq.n	8009cd0 <TIM_Base_SetConfig+0x40>
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	4a2f      	ldr	r2, [pc, #188]	; (8009d78 <TIM_Base_SetConfig+0xe8>)
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	d007      	beq.n	8009cd0 <TIM_Base_SetConfig+0x40>
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	4a2e      	ldr	r2, [pc, #184]	; (8009d7c <TIM_Base_SetConfig+0xec>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d003      	beq.n	8009cd0 <TIM_Base_SetConfig+0x40>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	4a2d      	ldr	r2, [pc, #180]	; (8009d80 <TIM_Base_SetConfig+0xf0>)
 8009ccc:	4293      	cmp	r3, r2
 8009cce:	d108      	bne.n	8009ce2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009cd8:	683b      	ldr	r3, [r7, #0]
 8009cda:	685b      	ldr	r3, [r3, #4]
 8009cdc:	68fa      	ldr	r2, [r7, #12]
 8009cde:	4313      	orrs	r3, r2
 8009ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	4a22      	ldr	r2, [pc, #136]	; (8009d70 <TIM_Base_SetConfig+0xe0>)
 8009ce6:	4293      	cmp	r3, r2
 8009ce8:	d013      	beq.n	8009d12 <TIM_Base_SetConfig+0x82>
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	4a21      	ldr	r2, [pc, #132]	; (8009d74 <TIM_Base_SetConfig+0xe4>)
 8009cee:	4293      	cmp	r3, r2
 8009cf0:	d00f      	beq.n	8009d12 <TIM_Base_SetConfig+0x82>
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009cf8:	d00b      	beq.n	8009d12 <TIM_Base_SetConfig+0x82>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	4a1e      	ldr	r2, [pc, #120]	; (8009d78 <TIM_Base_SetConfig+0xe8>)
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d007      	beq.n	8009d12 <TIM_Base_SetConfig+0x82>
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	4a1d      	ldr	r2, [pc, #116]	; (8009d7c <TIM_Base_SetConfig+0xec>)
 8009d06:	4293      	cmp	r3, r2
 8009d08:	d003      	beq.n	8009d12 <TIM_Base_SetConfig+0x82>
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	4a1c      	ldr	r2, [pc, #112]	; (8009d80 <TIM_Base_SetConfig+0xf0>)
 8009d0e:	4293      	cmp	r3, r2
 8009d10:	d108      	bne.n	8009d24 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009d18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009d1a:	683b      	ldr	r3, [r7, #0]
 8009d1c:	68db      	ldr	r3, [r3, #12]
 8009d1e:	68fa      	ldr	r2, [r7, #12]
 8009d20:	4313      	orrs	r3, r2
 8009d22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009d2a:	683b      	ldr	r3, [r7, #0]
 8009d2c:	695b      	ldr	r3, [r3, #20]
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	68fa      	ldr	r2, [r7, #12]
 8009d36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	689a      	ldr	r2, [r3, #8]
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	681a      	ldr	r2, [r3, #0]
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	4a09      	ldr	r2, [pc, #36]	; (8009d70 <TIM_Base_SetConfig+0xe0>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d003      	beq.n	8009d58 <TIM_Base_SetConfig+0xc8>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	4a08      	ldr	r2, [pc, #32]	; (8009d74 <TIM_Base_SetConfig+0xe4>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d103      	bne.n	8009d60 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009d58:	683b      	ldr	r3, [r7, #0]
 8009d5a:	691a      	ldr	r2, [r3, #16]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2201      	movs	r2, #1
 8009d64:	615a      	str	r2, [r3, #20]
}
 8009d66:	bf00      	nop
 8009d68:	3714      	adds	r7, #20
 8009d6a:	46bd      	mov	sp, r7
 8009d6c:	bc80      	pop	{r7}
 8009d6e:	4770      	bx	lr
 8009d70:	40012c00 	.word	0x40012c00
 8009d74:	40013400 	.word	0x40013400
 8009d78:	40000400 	.word	0x40000400
 8009d7c:	40000800 	.word	0x40000800
 8009d80:	40000c00 	.word	0x40000c00

08009d84 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b086      	sub	sp, #24
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
 8009d8c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	689b      	ldr	r3, [r3, #8]
 8009d98:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009d9a:	693b      	ldr	r3, [r7, #16]
 8009d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009da0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	685b      	ldr	r3, [r3, #4]
 8009da6:	693a      	ldr	r2, [r7, #16]
 8009da8:	4313      	orrs	r3, r2
 8009daa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8009dac:	693b      	ldr	r3, [r7, #16]
 8009dae:	f023 0307 	bic.w	r3, r3, #7
 8009db2:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8009db4:	683b      	ldr	r3, [r7, #0]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	693a      	ldr	r2, [r7, #16]
 8009dba:	4313      	orrs	r3, r2
 8009dbc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	693a      	ldr	r2, [r7, #16]
 8009dc4:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	2b70      	cmp	r3, #112	; 0x70
 8009dcc:	d01a      	beq.n	8009e04 <TIM_SlaveTimer_SetConfig+0x80>
 8009dce:	2b70      	cmp	r3, #112	; 0x70
 8009dd0:	d860      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009dd2:	2b60      	cmp	r3, #96	; 0x60
 8009dd4:	d054      	beq.n	8009e80 <TIM_SlaveTimer_SetConfig+0xfc>
 8009dd6:	2b60      	cmp	r3, #96	; 0x60
 8009dd8:	d85c      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009dda:	2b50      	cmp	r3, #80	; 0x50
 8009ddc:	d046      	beq.n	8009e6c <TIM_SlaveTimer_SetConfig+0xe8>
 8009dde:	2b50      	cmp	r3, #80	; 0x50
 8009de0:	d858      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009de2:	2b40      	cmp	r3, #64	; 0x40
 8009de4:	d019      	beq.n	8009e1a <TIM_SlaveTimer_SetConfig+0x96>
 8009de6:	2b40      	cmp	r3, #64	; 0x40
 8009de8:	d854      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009dea:	2b30      	cmp	r3, #48	; 0x30
 8009dec:	d055      	beq.n	8009e9a <TIM_SlaveTimer_SetConfig+0x116>
 8009dee:	2b30      	cmp	r3, #48	; 0x30
 8009df0:	d850      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009df2:	2b20      	cmp	r3, #32
 8009df4:	d051      	beq.n	8009e9a <TIM_SlaveTimer_SetConfig+0x116>
 8009df6:	2b20      	cmp	r3, #32
 8009df8:	d84c      	bhi.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d04d      	beq.n	8009e9a <TIM_SlaveTimer_SetConfig+0x116>
 8009dfe:	2b10      	cmp	r3, #16
 8009e00:	d04b      	beq.n	8009e9a <TIM_SlaveTimer_SetConfig+0x116>
 8009e02:	e047      	b.n	8009e94 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	6818      	ldr	r0, [r3, #0]
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	68d9      	ldr	r1, [r3, #12]
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	689a      	ldr	r2, [r3, #8]
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	f000 f8be 	bl	8009f94 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8009e18:	e040      	b.n	8009e9c <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	2b05      	cmp	r3, #5
 8009e20:	d101      	bne.n	8009e26 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8009e22:	2301      	movs	r3, #1
 8009e24:	e03b      	b.n	8009e9e <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	6a1b      	ldr	r3, [r3, #32]
 8009e2c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	6a1a      	ldr	r2, [r3, #32]
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f022 0201 	bic.w	r2, r2, #1
 8009e3c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e4c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8009e4e:	683b      	ldr	r3, [r7, #0]
 8009e50:	691b      	ldr	r3, [r3, #16]
 8009e52:	011b      	lsls	r3, r3, #4
 8009e54:	68ba      	ldr	r2, [r7, #8]
 8009e56:	4313      	orrs	r3, r2
 8009e58:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	68ba      	ldr	r2, [r7, #8]
 8009e60:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	68fa      	ldr	r2, [r7, #12]
 8009e68:	621a      	str	r2, [r3, #32]
      break;
 8009e6a:	e017      	b.n	8009e9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	6818      	ldr	r0, [r3, #0]
 8009e70:	683b      	ldr	r3, [r7, #0]
 8009e72:	6899      	ldr	r1, [r3, #8]
 8009e74:	683b      	ldr	r3, [r7, #0]
 8009e76:	691b      	ldr	r3, [r3, #16]
 8009e78:	461a      	mov	r2, r3
 8009e7a:	f000 f814 	bl	8009ea6 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009e7e:	e00d      	b.n	8009e9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6818      	ldr	r0, [r3, #0]
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	6899      	ldr	r1, [r3, #8]
 8009e88:	683b      	ldr	r3, [r7, #0]
 8009e8a:	691b      	ldr	r3, [r3, #16]
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	f000 f838 	bl	8009f02 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8009e92:	e003      	b.n	8009e9c <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8009e94:	2301      	movs	r3, #1
 8009e96:	75fb      	strb	r3, [r7, #23]
      break;
 8009e98:	e000      	b.n	8009e9c <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8009e9a:	bf00      	nop
  }

  return status;
 8009e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009ea6:	b480      	push	{r7}
 8009ea8:	b087      	sub	sp, #28
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	60f8      	str	r0, [r7, #12]
 8009eae:	60b9      	str	r1, [r7, #8]
 8009eb0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	6a1b      	ldr	r3, [r3, #32]
 8009eb6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009eb8:	68fb      	ldr	r3, [r7, #12]
 8009eba:	6a1b      	ldr	r3, [r3, #32]
 8009ebc:	f023 0201 	bic.w	r2, r3, #1
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	699b      	ldr	r3, [r3, #24]
 8009ec8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009eca:	693b      	ldr	r3, [r7, #16]
 8009ecc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009ed0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009ed2:	687b      	ldr	r3, [r7, #4]
 8009ed4:	011b      	lsls	r3, r3, #4
 8009ed6:	693a      	ldr	r2, [r7, #16]
 8009ed8:	4313      	orrs	r3, r2
 8009eda:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009edc:	697b      	ldr	r3, [r7, #20]
 8009ede:	f023 030a 	bic.w	r3, r3, #10
 8009ee2:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009ee4:	697a      	ldr	r2, [r7, #20]
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	693a      	ldr	r2, [r7, #16]
 8009ef0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009ef2:	68fb      	ldr	r3, [r7, #12]
 8009ef4:	697a      	ldr	r2, [r7, #20]
 8009ef6:	621a      	str	r2, [r3, #32]
}
 8009ef8:	bf00      	nop
 8009efa:	371c      	adds	r7, #28
 8009efc:	46bd      	mov	sp, r7
 8009efe:	bc80      	pop	{r7}
 8009f00:	4770      	bx	lr

08009f02 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009f02:	b480      	push	{r7}
 8009f04:	b087      	sub	sp, #28
 8009f06:	af00      	add	r7, sp, #0
 8009f08:	60f8      	str	r0, [r7, #12]
 8009f0a:	60b9      	str	r1, [r7, #8]
 8009f0c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	6a1b      	ldr	r3, [r3, #32]
 8009f12:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6a1b      	ldr	r3, [r3, #32]
 8009f18:	f023 0210 	bic.w	r2, r3, #16
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	699b      	ldr	r3, [r3, #24]
 8009f24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009f26:	693b      	ldr	r3, [r7, #16]
 8009f28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009f2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	031b      	lsls	r3, r3, #12
 8009f32:	693a      	ldr	r2, [r7, #16]
 8009f34:	4313      	orrs	r3, r2
 8009f36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009f38:	697b      	ldr	r3, [r7, #20]
 8009f3a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8009f3e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8009f40:	68bb      	ldr	r3, [r7, #8]
 8009f42:	011b      	lsls	r3, r3, #4
 8009f44:	697a      	ldr	r2, [r7, #20]
 8009f46:	4313      	orrs	r3, r2
 8009f48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	693a      	ldr	r2, [r7, #16]
 8009f4e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	697a      	ldr	r2, [r7, #20]
 8009f54:	621a      	str	r2, [r3, #32]
}
 8009f56:	bf00      	nop
 8009f58:	371c      	adds	r7, #28
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bc80      	pop	{r7}
 8009f5e:	4770      	bx	lr

08009f60 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009f60:	b480      	push	{r7}
 8009f62:	b085      	sub	sp, #20
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	689b      	ldr	r3, [r3, #8]
 8009f6e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009f76:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8009f78:	683a      	ldr	r2, [r7, #0]
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	4313      	orrs	r3, r2
 8009f7e:	f043 0307 	orr.w	r3, r3, #7
 8009f82:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	68fa      	ldr	r2, [r7, #12]
 8009f88:	609a      	str	r2, [r3, #8]
}
 8009f8a:	bf00      	nop
 8009f8c:	3714      	adds	r7, #20
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	bc80      	pop	{r7}
 8009f92:	4770      	bx	lr

08009f94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b087      	sub	sp, #28
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	60f8      	str	r0, [r7, #12]
 8009f9c:	60b9      	str	r1, [r7, #8]
 8009f9e:	607a      	str	r2, [r7, #4]
 8009fa0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	689b      	ldr	r3, [r3, #8]
 8009fa6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009fa8:	697b      	ldr	r3, [r7, #20]
 8009faa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009fae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009fb0:	683b      	ldr	r3, [r7, #0]
 8009fb2:	021a      	lsls	r2, r3, #8
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	431a      	orrs	r2, r3
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	697a      	ldr	r2, [r7, #20]
 8009fbe:	4313      	orrs	r3, r2
 8009fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009fc2:	68fb      	ldr	r3, [r7, #12]
 8009fc4:	697a      	ldr	r2, [r7, #20]
 8009fc6:	609a      	str	r2, [r3, #8]
}
 8009fc8:	bf00      	nop
 8009fca:	371c      	adds	r7, #28
 8009fcc:	46bd      	mov	sp, r7
 8009fce:	bc80      	pop	{r7}
 8009fd0:	4770      	bx	lr
	...

08009fd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b085      	sub	sp, #20
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
 8009fdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d101      	bne.n	8009fec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009fe8:	2302      	movs	r3, #2
 8009fea:	e050      	b.n	800a08e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2201      	movs	r2, #1
 8009ff0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	2202      	movs	r2, #2
 8009ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	685b      	ldr	r3, [r3, #4]
 800a002:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a004:	687b      	ldr	r3, [r7, #4]
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	689b      	ldr	r3, [r3, #8]
 800a00a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a012:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	68fa      	ldr	r2, [r7, #12]
 800a01a:	4313      	orrs	r3, r2
 800a01c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68fa      	ldr	r2, [r7, #12]
 800a024:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a1b      	ldr	r2, [pc, #108]	; (800a098 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 800a02c:	4293      	cmp	r3, r2
 800a02e:	d018      	beq.n	800a062 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a19      	ldr	r2, [pc, #100]	; (800a09c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d013      	beq.n	800a062 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a042:	d00e      	beq.n	800a062 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a15      	ldr	r2, [pc, #84]	; (800a0a0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d009      	beq.n	800a062 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a14      	ldr	r2, [pc, #80]	; (800a0a4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d004      	beq.n	800a062 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a12      	ldr	r2, [pc, #72]	; (800a0a8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d10c      	bne.n	800a07c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a068:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	68ba      	ldr	r2, [r7, #8]
 800a070:	4313      	orrs	r3, r2
 800a072:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	68ba      	ldr	r2, [r7, #8]
 800a07a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	2201      	movs	r2, #1
 800a080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a08c:	2300      	movs	r3, #0
}
 800a08e:	4618      	mov	r0, r3
 800a090:	3714      	adds	r7, #20
 800a092:	46bd      	mov	sp, r7
 800a094:	bc80      	pop	{r7}
 800a096:	4770      	bx	lr
 800a098:	40012c00 	.word	0x40012c00
 800a09c:	40013400 	.word	0x40013400
 800a0a0:	40000400 	.word	0x40000400
 800a0a4:	40000800 	.word	0x40000800
 800a0a8:	40000c00 	.word	0x40000c00

0800a0ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a0b4:	bf00      	nop
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bc80      	pop	{r7}
 800a0bc:	4770      	bx	lr

0800a0be <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a0be:	b480      	push	{r7}
 800a0c0:	b083      	sub	sp, #12
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a0c6:	bf00      	nop
 800a0c8:	370c      	adds	r7, #12
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bc80      	pop	{r7}
 800a0ce:	4770      	bx	lr

0800a0d0 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a0d0:	b084      	sub	sp, #16
 800a0d2:	b480      	push	{r7}
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	6078      	str	r0, [r7, #4]
 800a0da:	f107 001c 	add.w	r0, r7, #28
 800a0de:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a0e6:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a0e8:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a0ea:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a0ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a0ee:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a0f2:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a0f4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a0f6:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a0f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a0fa:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	4313      	orrs	r3, r2
 800a100:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a10a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a10e:	68fa      	ldr	r2, [r7, #12]
 800a110:	431a      	orrs	r2, r3
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a116:	2300      	movs	r3, #0
}
 800a118:	4618      	mov	r0, r3
 800a11a:	3714      	adds	r7, #20
 800a11c:	46bd      	mov	sp, r7
 800a11e:	bc80      	pop	{r7}
 800a120:	b004      	add	sp, #16
 800a122:	4770      	bx	lr

0800a124 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a124:	b480      	push	{r7}
 800a126:	b083      	sub	sp, #12
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a132:	4618      	mov	r0, r3
 800a134:	370c      	adds	r7, #12
 800a136:	46bd      	mov	sp, r7
 800a138:	bc80      	pop	{r7}
 800a13a:	4770      	bx	lr

0800a13c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a13c:	b480      	push	{r7}
 800a13e:	b083      	sub	sp, #12
 800a140:	af00      	add	r7, sp, #0
 800a142:	6078      	str	r0, [r7, #4]
 800a144:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a150:	2300      	movs	r3, #0
}
 800a152:	4618      	mov	r0, r3
 800a154:	370c      	adds	r7, #12
 800a156:	46bd      	mov	sp, r7
 800a158:	bc80      	pop	{r7}
 800a15a:	4770      	bx	lr

0800a15c <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a15c:	b480      	push	{r7}
 800a15e:	b083      	sub	sp, #12
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2203      	movs	r2, #3
 800a168:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a16a:	2300      	movs	r3, #0
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	370c      	adds	r7, #12
 800a170:	46bd      	mov	sp, r7
 800a172:	bc80      	pop	{r7}
 800a174:	4770      	bx	lr

0800a176 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a176:	b480      	push	{r7}
 800a178:	b083      	sub	sp, #12
 800a17a:	af00      	add	r7, sp, #0
 800a17c:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	f003 0303 	and.w	r3, r3, #3
}
 800a186:	4618      	mov	r0, r3
 800a188:	370c      	adds	r7, #12
 800a18a:	46bd      	mov	sp, r7
 800a18c:	bc80      	pop	{r7}
 800a18e:	4770      	bx	lr

0800a190 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a190:	b480      	push	{r7}
 800a192:	b085      	sub	sp, #20
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
 800a198:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a19a:	2300      	movs	r3, #0
 800a19c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a19e:	683b      	ldr	r3, [r7, #0]
 800a1a0:	681a      	ldr	r2, [r3, #0]
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a1aa:	683b      	ldr	r3, [r7, #0]
 800a1ac:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a1ae:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a1b0:	683b      	ldr	r3, [r7, #0]
 800a1b2:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a1b4:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a1ba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	68db      	ldr	r3, [r3, #12]
 800a1c6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800a1ca:	f023 030f 	bic.w	r3, r3, #15
 800a1ce:	68fa      	ldr	r2, [r7, #12]
 800a1d0:	431a      	orrs	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	3714      	adds	r7, #20
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	bc80      	pop	{r7}
 800a1e0:	4770      	bx	lr

0800a1e2 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800a1e2:	b480      	push	{r7}
 800a1e4:	b083      	sub	sp, #12
 800a1e6:	af00      	add	r7, sp, #0
 800a1e8:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	b2db      	uxtb	r3, r3
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bc80      	pop	{r7}
 800a1f8:	4770      	bx	lr

0800a1fa <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800a1fa:	b480      	push	{r7}
 800a1fc:	b085      	sub	sp, #20
 800a1fe:	af00      	add	r7, sp, #0
 800a200:	6078      	str	r0, [r7, #4]
 800a202:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	3314      	adds	r3, #20
 800a208:	461a      	mov	r2, r3
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	4413      	add	r3, r2
 800a20e:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
}  
 800a214:	4618      	mov	r0, r3
 800a216:	3714      	adds	r7, #20
 800a218:	46bd      	mov	sp, r7
 800a21a:	bc80      	pop	{r7}
 800a21c:	4770      	bx	lr

0800a21e <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800a21e:	b480      	push	{r7}
 800a220:	b085      	sub	sp, #20
 800a222:	af00      	add	r7, sp, #0
 800a224:	6078      	str	r0, [r7, #4]
 800a226:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a228:	2300      	movs	r3, #0
 800a22a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800a22c:	683b      	ldr	r3, [r7, #0]
 800a22e:	681a      	ldr	r2, [r3, #0]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	685a      	ldr	r2, [r3, #4]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a23c:	683b      	ldr	r3, [r7, #0]
 800a23e:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800a240:	683b      	ldr	r3, [r7, #0]
 800a242:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a244:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800a24a:	431a      	orrs	r2, r3
                       Data->DPSM);
 800a24c:	683b      	ldr	r3, [r7, #0]
 800a24e:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800a250:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800a252:	68fa      	ldr	r2, [r7, #12]
 800a254:	4313      	orrs	r3, r2
 800a256:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a25c:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	431a      	orrs	r2, r3
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a268:	2300      	movs	r3, #0

}
 800a26a:	4618      	mov	r0, r3
 800a26c:	3714      	adds	r7, #20
 800a26e:	46bd      	mov	sp, r7
 800a270:	bc80      	pop	{r7}
 800a272:	4770      	bx	lr

0800a274 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b088      	sub	sp, #32
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800a282:	2310      	movs	r3, #16
 800a284:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a286:	2340      	movs	r3, #64	; 0x40
 800a288:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a28a:	2300      	movs	r3, #0
 800a28c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a28e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a292:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a294:	f107 0308 	add.w	r3, r7, #8
 800a298:	4619      	mov	r1, r3
 800a29a:	6878      	ldr	r0, [r7, #4]
 800a29c:	f7ff ff78 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800a2a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2a4:	2110      	movs	r1, #16
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f000 fa18 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a2ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2ae:	69fb      	ldr	r3, [r7, #28]
}
 800a2b0:	4618      	mov	r0, r3
 800a2b2:	3720      	adds	r7, #32
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b088      	sub	sp, #32
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
 800a2c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a2c2:	683b      	ldr	r3, [r7, #0]
 800a2c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800a2c6:	2311      	movs	r3, #17
 800a2c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a2ca:	2340      	movs	r3, #64	; 0x40
 800a2cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a2ce:	2300      	movs	r3, #0
 800a2d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a2d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a2d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a2d8:	f107 0308 	add.w	r3, r7, #8
 800a2dc:	4619      	mov	r1, r3
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	f7ff ff56 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a2e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a2e8:	2111      	movs	r1, #17
 800a2ea:	6878      	ldr	r0, [r7, #4]
 800a2ec:	f000 f9f6 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a2f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a2f2:	69fb      	ldr	r3, [r7, #28]
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3720      	adds	r7, #32
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b088      	sub	sp, #32
 800a300:	af00      	add	r7, sp, #0
 800a302:	6078      	str	r0, [r7, #4]
 800a304:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800a306:	683b      	ldr	r3, [r7, #0]
 800a308:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800a30a:	2312      	movs	r3, #18
 800a30c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a30e:	2340      	movs	r3, #64	; 0x40
 800a310:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a312:	2300      	movs	r3, #0
 800a314:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a31a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a31c:	f107 0308 	add.w	r3, r7, #8
 800a320:	4619      	mov	r1, r3
 800a322:	6878      	ldr	r0, [r7, #4]
 800a324:	f7ff ff34 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a328:	f241 3288 	movw	r2, #5000	; 0x1388
 800a32c:	2112      	movs	r1, #18
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 f9d4 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a334:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a336:	69fb      	ldr	r3, [r7, #28]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3720      	adds	r7, #32
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}

0800a340 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b088      	sub	sp, #32
 800a344:	af00      	add	r7, sp, #0
 800a346:	6078      	str	r0, [r7, #4]
 800a348:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800a34e:	2318      	movs	r3, #24
 800a350:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a352:	2340      	movs	r3, #64	; 0x40
 800a354:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a356:	2300      	movs	r3, #0
 800a358:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a35a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a35e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a360:	f107 0308 	add.w	r3, r7, #8
 800a364:	4619      	mov	r1, r3
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f7ff ff12 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800a36c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a370:	2118      	movs	r1, #24
 800a372:	6878      	ldr	r0, [r7, #4]
 800a374:	f000 f9b2 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a378:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a37a:	69fb      	ldr	r3, [r7, #28]
}
 800a37c:	4618      	mov	r0, r3
 800a37e:	3720      	adds	r7, #32
 800a380:	46bd      	mov	sp, r7
 800a382:	bd80      	pop	{r7, pc}

0800a384 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800a384:	b580      	push	{r7, lr}
 800a386:	b088      	sub	sp, #32
 800a388:	af00      	add	r7, sp, #0
 800a38a:	6078      	str	r0, [r7, #4]
 800a38c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800a38e:	683b      	ldr	r3, [r7, #0]
 800a390:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800a392:	2319      	movs	r3, #25
 800a394:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a396:	2340      	movs	r3, #64	; 0x40
 800a398:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a39a:	2300      	movs	r3, #0
 800a39c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a39e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3a2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3a4:	f107 0308 	add.w	r3, r7, #8
 800a3a8:	4619      	mov	r1, r3
 800a3aa:	6878      	ldr	r0, [r7, #4]
 800a3ac:	f7ff fef0 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800a3b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3b4:	2119      	movs	r1, #25
 800a3b6:	6878      	ldr	r0, [r7, #4]
 800a3b8:	f000 f990 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a3bc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3be:	69fb      	ldr	r3, [r7, #28]
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3720      	adds	r7, #32
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b088      	sub	sp, #32
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800a3d0:	2300      	movs	r3, #0
 800a3d2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800a3d4:	230c      	movs	r3, #12
 800a3d6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a3d8:	2340      	movs	r3, #64	; 0x40
 800a3da:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a3e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a3e4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a3e6:	f107 0308 	add.w	r3, r7, #8
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f7ff fecf 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800a3f2:	4a05      	ldr	r2, [pc, #20]	; (800a408 <SDMMC_CmdStopTransfer+0x40>)
 800a3f4:	210c      	movs	r1, #12
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f970 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a3fc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a3fe:	69fb      	ldr	r3, [r7, #28]
}
 800a400:	4618      	mov	r0, r3
 800a402:	3720      	adds	r7, #32
 800a404:	46bd      	mov	sp, r7
 800a406:	bd80      	pop	{r7, pc}
 800a408:	05f5e100 	.word	0x05f5e100

0800a40c <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b08a      	sub	sp, #40	; 0x28
 800a410:	af00      	add	r7, sp, #0
 800a412:	60f8      	str	r0, [r7, #12]
 800a414:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800a41c:	2307      	movs	r3, #7
 800a41e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a420:	2340      	movs	r3, #64	; 0x40
 800a422:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a424:	2300      	movs	r3, #0
 800a426:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a428:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a42c:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a42e:	f107 0310 	add.w	r3, r7, #16
 800a432:	4619      	mov	r1, r3
 800a434:	68f8      	ldr	r0, [r7, #12]
 800a436:	f7ff feab 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800a43a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a43e:	2107      	movs	r1, #7
 800a440:	68f8      	ldr	r0, [r7, #12]
 800a442:	f000 f94b 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a446:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800a448:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a44a:	4618      	mov	r0, r3
 800a44c:	3728      	adds	r7, #40	; 0x28
 800a44e:	46bd      	mov	sp, r7
 800a450:	bd80      	pop	{r7, pc}

0800a452 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800a452:	b580      	push	{r7, lr}
 800a454:	b088      	sub	sp, #32
 800a456:	af00      	add	r7, sp, #0
 800a458:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800a45a:	2300      	movs	r3, #0
 800a45c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800a45e:	2300      	movs	r3, #0
 800a460:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800a462:	2300      	movs	r3, #0
 800a464:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a466:	2300      	movs	r3, #0
 800a468:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a46a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a46e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a470:	f107 0308 	add.w	r3, r7, #8
 800a474:	4619      	mov	r1, r3
 800a476:	6878      	ldr	r0, [r7, #4]
 800a478:	f7ff fe8a 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 fb63 	bl	800ab48 <SDMMC_GetCmdError>
 800a482:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a484:	69fb      	ldr	r3, [r7, #28]
}
 800a486:	4618      	mov	r0, r3
 800a488:	3720      	adds	r7, #32
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}

0800a48e <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800a48e:	b580      	push	{r7, lr}
 800a490:	b088      	sub	sp, #32
 800a492:	af00      	add	r7, sp, #0
 800a494:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800a496:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800a49a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800a49c:	2308      	movs	r3, #8
 800a49e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a4a0:	2340      	movs	r3, #64	; 0x40
 800a4a2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4ac:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a4ae:	f107 0308 	add.w	r3, r7, #8
 800a4b2:	4619      	mov	r1, r3
 800a4b4:	6878      	ldr	r0, [r7, #4]
 800a4b6:	f7ff fe6b 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 faf6 	bl	800aaac <SDMMC_GetCmdResp7>
 800a4c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a4c2:	69fb      	ldr	r3, [r7, #28]
}
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	3720      	adds	r7, #32
 800a4c8:	46bd      	mov	sp, r7
 800a4ca:	bd80      	pop	{r7, pc}

0800a4cc <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a4cc:	b580      	push	{r7, lr}
 800a4ce:	b088      	sub	sp, #32
 800a4d0:	af00      	add	r7, sp, #0
 800a4d2:	6078      	str	r0, [r7, #4]
 800a4d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800a4d6:	683b      	ldr	r3, [r7, #0]
 800a4d8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800a4da:	2337      	movs	r3, #55	; 0x37
 800a4dc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a4de:	2340      	movs	r3, #64	; 0x40
 800a4e0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a4e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4ea:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a4ec:	f107 0308 	add.w	r3, r7, #8
 800a4f0:	4619      	mov	r1, r3
 800a4f2:	6878      	ldr	r0, [r7, #4]
 800a4f4:	f7ff fe4c 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800a4f8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4fc:	2137      	movs	r1, #55	; 0x37
 800a4fe:	6878      	ldr	r0, [r7, #4]
 800a500:	f000 f8ec 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a504:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a506:	69fb      	ldr	r3, [r7, #28]
}
 800a508:	4618      	mov	r0, r3
 800a50a:	3720      	adds	r7, #32
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b088      	sub	sp, #32
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
 800a518:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800a51a:	683b      	ldr	r3, [r7, #0]
 800a51c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800a520:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a524:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800a526:	2329      	movs	r3, #41	; 0x29
 800a528:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a52a:	2340      	movs	r3, #64	; 0x40
 800a52c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a52e:	2300      	movs	r3, #0
 800a530:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a532:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a536:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a538:	f107 0308 	add.w	r3, r7, #8
 800a53c:	4619      	mov	r1, r3
 800a53e:	6878      	ldr	r0, [r7, #4]
 800a540:	f7ff fe26 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800a544:	6878      	ldr	r0, [r7, #4]
 800a546:	f000 f9ff 	bl	800a948 <SDMMC_GetCmdResp3>
 800a54a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a54c:	69fb      	ldr	r3, [r7, #28]
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3720      	adds	r7, #32
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}

0800a556 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800a556:	b580      	push	{r7, lr}
 800a558:	b088      	sub	sp, #32
 800a55a:	af00      	add	r7, sp, #0
 800a55c:	6078      	str	r0, [r7, #4]
 800a55e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800a560:	683b      	ldr	r3, [r7, #0]
 800a562:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800a564:	2306      	movs	r3, #6
 800a566:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a568:	2340      	movs	r3, #64	; 0x40
 800a56a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a56c:	2300      	movs	r3, #0
 800a56e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a570:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a574:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a576:	f107 0308 	add.w	r3, r7, #8
 800a57a:	4619      	mov	r1, r3
 800a57c:	6878      	ldr	r0, [r7, #4]
 800a57e:	f7ff fe07 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800a582:	f241 3288 	movw	r2, #5000	; 0x1388
 800a586:	2106      	movs	r1, #6
 800a588:	6878      	ldr	r0, [r7, #4]
 800a58a:	f000 f8a7 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a58e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a590:	69fb      	ldr	r3, [r7, #28]
}
 800a592:	4618      	mov	r0, r3
 800a594:	3720      	adds	r7, #32
 800a596:	46bd      	mov	sp, r7
 800a598:	bd80      	pop	{r7, pc}

0800a59a <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800a59a:	b580      	push	{r7, lr}
 800a59c:	b088      	sub	sp, #32
 800a59e:	af00      	add	r7, sp, #0
 800a5a0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800a5a2:	2300      	movs	r3, #0
 800a5a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800a5a6:	2333      	movs	r3, #51	; 0x33
 800a5a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a5aa:	2340      	movs	r3, #64	; 0x40
 800a5ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a5b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a5b8:	f107 0308 	add.w	r3, r7, #8
 800a5bc:	4619      	mov	r1, r3
 800a5be:	6878      	ldr	r0, [r7, #4]
 800a5c0:	f7ff fde6 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800a5c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5c8:	2133      	movs	r1, #51	; 0x33
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f886 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a5d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a5d2:	69fb      	ldr	r3, [r7, #28]
}
 800a5d4:	4618      	mov	r0, r3
 800a5d6:	3720      	adds	r7, #32
 800a5d8:	46bd      	mov	sp, r7
 800a5da:	bd80      	pop	{r7, pc}

0800a5dc <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b088      	sub	sp, #32
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800a5e4:	2300      	movs	r3, #0
 800a5e6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800a5e8:	2302      	movs	r3, #2
 800a5ea:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a5ec:	23c0      	movs	r3, #192	; 0xc0
 800a5ee:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a5f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a5f8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a5fa:	f107 0308 	add.w	r3, r7, #8
 800a5fe:	4619      	mov	r1, r3
 800a600:	6878      	ldr	r0, [r7, #4]
 800a602:	f7ff fdc5 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f000 f956 	bl	800a8b8 <SDMMC_GetCmdResp2>
 800a60c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a60e:	69fb      	ldr	r3, [r7, #28]
}
 800a610:	4618      	mov	r0, r3
 800a612:	3720      	adds	r7, #32
 800a614:	46bd      	mov	sp, r7
 800a616:	bd80      	pop	{r7, pc}

0800a618 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b088      	sub	sp, #32
 800a61c:	af00      	add	r7, sp, #0
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800a622:	683b      	ldr	r3, [r7, #0]
 800a624:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800a626:	2309      	movs	r3, #9
 800a628:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800a62a:	23c0      	movs	r3, #192	; 0xc0
 800a62c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a62e:	2300      	movs	r3, #0
 800a630:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a636:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a638:	f107 0308 	add.w	r3, r7, #8
 800a63c:	4619      	mov	r1, r3
 800a63e:	6878      	ldr	r0, [r7, #4]
 800a640:	f7ff fda6 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f000 f937 	bl	800a8b8 <SDMMC_GetCmdResp2>
 800a64a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a64c:	69fb      	ldr	r3, [r7, #28]
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3720      	adds	r7, #32
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}

0800a656 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b088      	sub	sp, #32
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800a660:	2300      	movs	r3, #0
 800a662:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800a664:	2303      	movs	r3, #3
 800a666:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a668:	2340      	movs	r3, #64	; 0x40
 800a66a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a66c:	2300      	movs	r3, #0
 800a66e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a670:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a674:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a676:	f107 0308 	add.w	r3, r7, #8
 800a67a:	4619      	mov	r1, r3
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f7ff fd87 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800a682:	683a      	ldr	r2, [r7, #0]
 800a684:	2103      	movs	r1, #3
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f99a 	bl	800a9c0 <SDMMC_GetCmdResp6>
 800a68c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a68e:	69fb      	ldr	r3, [r7, #28]
}
 800a690:	4618      	mov	r0, r3
 800a692:	3720      	adds	r7, #32
 800a694:	46bd      	mov	sp, r7
 800a696:	bd80      	pop	{r7, pc}

0800a698 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800a698:	b580      	push	{r7, lr}
 800a69a:	b088      	sub	sp, #32
 800a69c:	af00      	add	r7, sp, #0
 800a69e:	6078      	str	r0, [r7, #4]
 800a6a0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800a6a6:	230d      	movs	r3, #13
 800a6a8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800a6aa:	2340      	movs	r3, #64	; 0x40
 800a6ac:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800a6ae:	2300      	movs	r3, #0
 800a6b0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800a6b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a6b6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800a6b8:	f107 0308 	add.w	r3, r7, #8
 800a6bc:	4619      	mov	r1, r3
 800a6be:	6878      	ldr	r0, [r7, #4]
 800a6c0:	f7ff fd66 	bl	800a190 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800a6c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a6c8:	210d      	movs	r1, #13
 800a6ca:	6878      	ldr	r0, [r7, #4]
 800a6cc:	f000 f806 	bl	800a6dc <SDMMC_GetCmdResp1>
 800a6d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800a6d2:	69fb      	ldr	r3, [r7, #28]
}
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	3720      	adds	r7, #32
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}

0800a6dc <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b088      	sub	sp, #32
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	60f8      	str	r0, [r7, #12]
 800a6e4:	460b      	mov	r3, r1
 800a6e6:	607a      	str	r2, [r7, #4]
 800a6e8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800a6ea:	4b70      	ldr	r3, [pc, #448]	; (800a8ac <SDMMC_GetCmdResp1+0x1d0>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a70      	ldr	r2, [pc, #448]	; (800a8b0 <SDMMC_GetCmdResp1+0x1d4>)
 800a6f0:	fba2 2303 	umull	r2, r3, r2, r3
 800a6f4:	0a5a      	lsrs	r2, r3, #9
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	fb02 f303 	mul.w	r3, r2, r3
 800a6fc:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a6fe:	69fb      	ldr	r3, [r7, #28]
 800a700:	1e5a      	subs	r2, r3, #1
 800a702:	61fa      	str	r2, [r7, #28]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d102      	bne.n	800a70e <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a708:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a70c:	e0c9      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800a70e:	68fb      	ldr	r3, [r7, #12]
 800a710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a712:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a714:	69bb      	ldr	r3, [r7, #24]
 800a716:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d0ef      	beq.n	800a6fe <SDMMC_GetCmdResp1+0x22>
 800a71e:	69bb      	ldr	r3, [r7, #24]
 800a720:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a724:	2b00      	cmp	r3, #0
 800a726:	d1ea      	bne.n	800a6fe <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a72c:	f003 0304 	and.w	r3, r3, #4
 800a730:	2b00      	cmp	r3, #0
 800a732:	d004      	beq.n	800a73e <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	2204      	movs	r2, #4
 800a738:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a73a:	2304      	movs	r3, #4
 800a73c:	e0b1      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a742:	f003 0301 	and.w	r3, r3, #1
 800a746:	2b00      	cmp	r3, #0
 800a748:	d004      	beq.n	800a754 <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2201      	movs	r2, #1
 800a74e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a750:	2301      	movs	r3, #1
 800a752:	e0a6      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	22c5      	movs	r2, #197	; 0xc5
 800a758:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800a75a:	68f8      	ldr	r0, [r7, #12]
 800a75c:	f7ff fd41 	bl	800a1e2 <SDIO_GetCommandResponse>
 800a760:	4603      	mov	r3, r0
 800a762:	461a      	mov	r2, r3
 800a764:	7afb      	ldrb	r3, [r7, #11]
 800a766:	4293      	cmp	r3, r2
 800a768:	d001      	beq.n	800a76e <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a76a:	2301      	movs	r3, #1
 800a76c:	e099      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800a76e:	2100      	movs	r1, #0
 800a770:	68f8      	ldr	r0, [r7, #12]
 800a772:	f7ff fd42 	bl	800a1fa <SDIO_GetResponse>
 800a776:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800a778:	697a      	ldr	r2, [r7, #20]
 800a77a:	4b4e      	ldr	r3, [pc, #312]	; (800a8b4 <SDMMC_GetCmdResp1+0x1d8>)
 800a77c:	4013      	ands	r3, r2
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d101      	bne.n	800a786 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800a782:	2300      	movs	r3, #0
 800a784:	e08d      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800a786:	697b      	ldr	r3, [r7, #20]
 800a788:	2b00      	cmp	r3, #0
 800a78a:	da02      	bge.n	800a792 <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800a78c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800a790:	e087      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800a792:	697b      	ldr	r3, [r7, #20]
 800a794:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d001      	beq.n	800a7a0 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800a79c:	2340      	movs	r3, #64	; 0x40
 800a79e:	e080      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800a7a0:	697b      	ldr	r3, [r7, #20]
 800a7a2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d001      	beq.n	800a7ae <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800a7aa:	2380      	movs	r3, #128	; 0x80
 800a7ac:	e079      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800a7ae:	697b      	ldr	r3, [r7, #20]
 800a7b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d002      	beq.n	800a7be <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800a7b8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a7bc:	e071      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a7c4:	2b00      	cmp	r3, #0
 800a7c6:	d002      	beq.n	800a7ce <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800a7c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a7cc:	e069      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800a7ce:	697b      	ldr	r3, [r7, #20]
 800a7d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d002      	beq.n	800a7de <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800a7d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7dc:	e061      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800a7de:	697b      	ldr	r3, [r7, #20]
 800a7e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a7e4:	2b00      	cmp	r3, #0
 800a7e6:	d002      	beq.n	800a7ee <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800a7e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800a7ec:	e059      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800a7ee:	697b      	ldr	r3, [r7, #20]
 800a7f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a7f4:	2b00      	cmp	r3, #0
 800a7f6:	d002      	beq.n	800a7fe <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800a7f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a7fc:	e051      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800a7fe:	697b      	ldr	r3, [r7, #20]
 800a800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a804:	2b00      	cmp	r3, #0
 800a806:	d002      	beq.n	800a80e <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800a808:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a80c:	e049      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800a80e:	697b      	ldr	r3, [r7, #20]
 800a810:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800a814:	2b00      	cmp	r3, #0
 800a816:	d002      	beq.n	800a81e <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800a818:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a81c:	e041      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a824:	2b00      	cmp	r3, #0
 800a826:	d002      	beq.n	800a82e <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800a828:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a82c:	e039      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a834:	2b00      	cmp	r3, #0
 800a836:	d002      	beq.n	800a83e <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800a838:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a83c:	e031      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a844:	2b00      	cmp	r3, #0
 800a846:	d002      	beq.n	800a84e <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800a848:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a84c:	e029      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a854:	2b00      	cmp	r3, #0
 800a856:	d002      	beq.n	800a85e <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800a858:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a85c:	e021      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800a85e:	697b      	ldr	r3, [r7, #20]
 800a860:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a864:	2b00      	cmp	r3, #0
 800a866:	d002      	beq.n	800a86e <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800a868:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800a86c:	e019      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800a86e:	697b      	ldr	r3, [r7, #20]
 800a870:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a874:	2b00      	cmp	r3, #0
 800a876:	d002      	beq.n	800a87e <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800a878:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800a87c:	e011      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800a87e:	697b      	ldr	r3, [r7, #20]
 800a880:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a884:	2b00      	cmp	r3, #0
 800a886:	d002      	beq.n	800a88e <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800a888:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800a88c:	e009      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800a88e:	697b      	ldr	r3, [r7, #20]
 800a890:	f003 0308 	and.w	r3, r3, #8
 800a894:	2b00      	cmp	r3, #0
 800a896:	d002      	beq.n	800a89e <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800a898:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a89c:	e001      	b.n	800a8a2 <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800a89e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800a8a2:	4618      	mov	r0, r3
 800a8a4:	3720      	adds	r7, #32
 800a8a6:	46bd      	mov	sp, r7
 800a8a8:	bd80      	pop	{r7, pc}
 800a8aa:	bf00      	nop
 800a8ac:	20000010 	.word	0x20000010
 800a8b0:	10624dd3 	.word	0x10624dd3
 800a8b4:	fdffe008 	.word	0xfdffe008

0800a8b8 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800a8b8:	b480      	push	{r7}
 800a8ba:	b085      	sub	sp, #20
 800a8bc:	af00      	add	r7, sp, #0
 800a8be:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a8c0:	4b1f      	ldr	r3, [pc, #124]	; (800a940 <SDMMC_GetCmdResp2+0x88>)
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	4a1f      	ldr	r2, [pc, #124]	; (800a944 <SDMMC_GetCmdResp2+0x8c>)
 800a8c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ca:	0a5b      	lsrs	r3, r3, #9
 800a8cc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a8d0:	fb02 f303 	mul.w	r3, r2, r3
 800a8d4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a8d6:	68fb      	ldr	r3, [r7, #12]
 800a8d8:	1e5a      	subs	r2, r3, #1
 800a8da:	60fa      	str	r2, [r7, #12]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d102      	bne.n	800a8e6 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a8e0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a8e4:	e026      	b.n	800a934 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a8ea:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8ec:	68bb      	ldr	r3, [r7, #8]
 800a8ee:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d0ef      	beq.n	800a8d6 <SDMMC_GetCmdResp2+0x1e>
 800a8f6:	68bb      	ldr	r3, [r7, #8]
 800a8f8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d1ea      	bne.n	800a8d6 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a904:	f003 0304 	and.w	r3, r3, #4
 800a908:	2b00      	cmp	r3, #0
 800a90a:	d004      	beq.n	800a916 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2204      	movs	r2, #4
 800a910:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a912:	2304      	movs	r3, #4
 800a914:	e00e      	b.n	800a934 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a91a:	f003 0301 	and.w	r3, r3, #1
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d004      	beq.n	800a92c <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2201      	movs	r2, #1
 800a926:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a928:	2301      	movs	r3, #1
 800a92a:	e003      	b.n	800a934 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	22c5      	movs	r2, #197	; 0xc5
 800a930:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800a932:	2300      	movs	r3, #0
}
 800a934:	4618      	mov	r0, r3
 800a936:	3714      	adds	r7, #20
 800a938:	46bd      	mov	sp, r7
 800a93a:	bc80      	pop	{r7}
 800a93c:	4770      	bx	lr
 800a93e:	bf00      	nop
 800a940:	20000010 	.word	0x20000010
 800a944:	10624dd3 	.word	0x10624dd3

0800a948 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800a948:	b480      	push	{r7}
 800a94a:	b085      	sub	sp, #20
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a950:	4b19      	ldr	r3, [pc, #100]	; (800a9b8 <SDMMC_GetCmdResp3+0x70>)
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	4a19      	ldr	r2, [pc, #100]	; (800a9bc <SDMMC_GetCmdResp3+0x74>)
 800a956:	fba2 2303 	umull	r2, r3, r2, r3
 800a95a:	0a5b      	lsrs	r3, r3, #9
 800a95c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a960:	fb02 f303 	mul.w	r3, r2, r3
 800a964:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	1e5a      	subs	r2, r3, #1
 800a96a:	60fa      	str	r2, [r7, #12]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d102      	bne.n	800a976 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a970:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a974:	e01b      	b.n	800a9ae <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a97a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800a982:	2b00      	cmp	r3, #0
 800a984:	d0ef      	beq.n	800a966 <SDMMC_GetCmdResp3+0x1e>
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	d1ea      	bne.n	800a966 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a994:	f003 0304 	and.w	r3, r3, #4
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d004      	beq.n	800a9a6 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	2204      	movs	r2, #4
 800a9a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a9a2:	2304      	movs	r3, #4
 800a9a4:	e003      	b.n	800a9ae <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	22c5      	movs	r2, #197	; 0xc5
 800a9aa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a9ac:	2300      	movs	r3, #0
}
 800a9ae:	4618      	mov	r0, r3
 800a9b0:	3714      	adds	r7, #20
 800a9b2:	46bd      	mov	sp, r7
 800a9b4:	bc80      	pop	{r7}
 800a9b6:	4770      	bx	lr
 800a9b8:	20000010 	.word	0x20000010
 800a9bc:	10624dd3 	.word	0x10624dd3

0800a9c0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800a9c0:	b580      	push	{r7, lr}
 800a9c2:	b088      	sub	sp, #32
 800a9c4:	af00      	add	r7, sp, #0
 800a9c6:	60f8      	str	r0, [r7, #12]
 800a9c8:	460b      	mov	r3, r1
 800a9ca:	607a      	str	r2, [r7, #4]
 800a9cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800a9ce:	4b35      	ldr	r3, [pc, #212]	; (800aaa4 <SDMMC_GetCmdResp6+0xe4>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a35      	ldr	r2, [pc, #212]	; (800aaa8 <SDMMC_GetCmdResp6+0xe8>)
 800a9d4:	fba2 2303 	umull	r2, r3, r2, r3
 800a9d8:	0a5b      	lsrs	r3, r3, #9
 800a9da:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9de:	fb02 f303 	mul.w	r3, r2, r3
 800a9e2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800a9e4:	69fb      	ldr	r3, [r7, #28]
 800a9e6:	1e5a      	subs	r2, r3, #1
 800a9e8:	61fa      	str	r2, [r7, #28]
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d102      	bne.n	800a9f4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800a9ee:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a9f2:	e052      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800a9f4:	68fb      	ldr	r3, [r7, #12]
 800a9f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a9f8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a9fa:	69bb      	ldr	r3, [r7, #24]
 800a9fc:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d0ef      	beq.n	800a9e4 <SDMMC_GetCmdResp6+0x24>
 800aa04:	69bb      	ldr	r3, [r7, #24]
 800aa06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d1ea      	bne.n	800a9e4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa12:	f003 0304 	and.w	r3, r3, #4
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d004      	beq.n	800aa24 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	2204      	movs	r2, #4
 800aa1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800aa20:	2304      	movs	r3, #4
 800aa22:	e03a      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aa28:	f003 0301 	and.w	r3, r3, #1
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d004      	beq.n	800aa3a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	2201      	movs	r2, #1
 800aa34:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aa36:	2301      	movs	r3, #1
 800aa38:	e02f      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800aa3a:	68f8      	ldr	r0, [r7, #12]
 800aa3c:	f7ff fbd1 	bl	800a1e2 <SDIO_GetCommandResponse>
 800aa40:	4603      	mov	r3, r0
 800aa42:	461a      	mov	r2, r3
 800aa44:	7afb      	ldrb	r3, [r7, #11]
 800aa46:	4293      	cmp	r3, r2
 800aa48:	d001      	beq.n	800aa4e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	e025      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	22c5      	movs	r2, #197	; 0xc5
 800aa52:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800aa54:	2100      	movs	r1, #0
 800aa56:	68f8      	ldr	r0, [r7, #12]
 800aa58:	f7ff fbcf 	bl	800a1fa <SDIO_GetResponse>
 800aa5c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d106      	bne.n	800aa76 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800aa68:	697b      	ldr	r3, [r7, #20]
 800aa6a:	0c1b      	lsrs	r3, r3, #16
 800aa6c:	b29a      	uxth	r2, r3
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800aa72:	2300      	movs	r3, #0
 800aa74:	e011      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800aa76:	697b      	ldr	r3, [r7, #20]
 800aa78:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aa7c:	2b00      	cmp	r3, #0
 800aa7e:	d002      	beq.n	800aa86 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800aa80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800aa84:	e009      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800aa86:	697b      	ldr	r3, [r7, #20]
 800aa88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d002      	beq.n	800aa96 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800aa90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800aa94:	e001      	b.n	800aa9a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800aa96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800aa9a:	4618      	mov	r0, r3
 800aa9c:	3720      	adds	r7, #32
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	20000010 	.word	0x20000010
 800aaa8:	10624dd3 	.word	0x10624dd3

0800aaac <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800aaac:	b480      	push	{r7}
 800aaae:	b085      	sub	sp, #20
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800aab4:	4b22      	ldr	r3, [pc, #136]	; (800ab40 <SDMMC_GetCmdResp7+0x94>)
 800aab6:	681b      	ldr	r3, [r3, #0]
 800aab8:	4a22      	ldr	r2, [pc, #136]	; (800ab44 <SDMMC_GetCmdResp7+0x98>)
 800aaba:	fba2 2303 	umull	r2, r3, r2, r3
 800aabe:	0a5b      	lsrs	r3, r3, #9
 800aac0:	f241 3288 	movw	r2, #5000	; 0x1388
 800aac4:	fb02 f303 	mul.w	r3, r2, r3
 800aac8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	1e5a      	subs	r2, r3, #1
 800aace:	60fa      	str	r2, [r7, #12]
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	d102      	bne.n	800aada <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800aad4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800aad8:	e02c      	b.n	800ab34 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aade:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aae0:	68bb      	ldr	r3, [r7, #8]
 800aae2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d0ef      	beq.n	800aaca <SDMMC_GetCmdResp7+0x1e>
 800aaea:	68bb      	ldr	r3, [r7, #8]
 800aaec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d1ea      	bne.n	800aaca <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aaf8:	f003 0304 	and.w	r3, r3, #4
 800aafc:	2b00      	cmp	r3, #0
 800aafe:	d004      	beq.n	800ab0a <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2204      	movs	r2, #4
 800ab04:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800ab06:	2304      	movs	r3, #4
 800ab08:	e014      	b.n	800ab34 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab0e:	f003 0301 	and.w	r3, r3, #1
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d004      	beq.n	800ab20 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2201      	movs	r2, #1
 800ab1a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	e009      	b.n	800ab34 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800ab20:	687b      	ldr	r3, [r7, #4]
 800ab22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d002      	beq.n	800ab32 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2240      	movs	r2, #64	; 0x40
 800ab30:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800ab32:	2300      	movs	r3, #0
  
}
 800ab34:	4618      	mov	r0, r3
 800ab36:	3714      	adds	r7, #20
 800ab38:	46bd      	mov	sp, r7
 800ab3a:	bc80      	pop	{r7}
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	20000010 	.word	0x20000010
 800ab44:	10624dd3 	.word	0x10624dd3

0800ab48 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800ab50:	4b10      	ldr	r3, [pc, #64]	; (800ab94 <SDMMC_GetCmdError+0x4c>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	4a10      	ldr	r2, [pc, #64]	; (800ab98 <SDMMC_GetCmdError+0x50>)
 800ab56:	fba2 2303 	umull	r2, r3, r2, r3
 800ab5a:	0a5b      	lsrs	r3, r3, #9
 800ab5c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab60:	fb02 f303 	mul.w	r3, r2, r3
 800ab64:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	1e5a      	subs	r2, r3, #1
 800ab6a:	60fa      	str	r2, [r7, #12]
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	d102      	bne.n	800ab76 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800ab70:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800ab74:	e009      	b.n	800ab8a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ab7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d0f1      	beq.n	800ab66 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	22c5      	movs	r2, #197	; 0xc5
 800ab86:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800ab88:	2300      	movs	r3, #0
}
 800ab8a:	4618      	mov	r0, r3
 800ab8c:	3714      	adds	r7, #20
 800ab8e:	46bd      	mov	sp, r7
 800ab90:	bc80      	pop	{r7}
 800ab92:	4770      	bx	lr
 800ab94:	20000010 	.word	0x20000010
 800ab98:	10624dd3 	.word	0x10624dd3

0800ab9c <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ab9c:	b084      	sub	sp, #16
 800ab9e:	b480      	push	{r7}
 800aba0:	b083      	sub	sp, #12
 800aba2:	af00      	add	r7, sp, #0
 800aba4:	6078      	str	r0, [r7, #4]
 800aba6:	f107 0014 	add.w	r0, r7, #20
 800abaa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800abae:	2300      	movs	r3, #0
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	370c      	adds	r7, #12
 800abb4:	46bd      	mov	sp, r7
 800abb6:	bc80      	pop	{r7}
 800abb8:	b004      	add	sp, #16
 800abba:	4770      	bx	lr

0800abbc <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b085      	sub	sp, #20
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800abcc:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800abd0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	b29a      	uxth	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800abdc:	2300      	movs	r3, #0
}
 800abde:	4618      	mov	r0, r3
 800abe0:	3714      	adds	r7, #20
 800abe2:	46bd      	mov	sp, r7
 800abe4:	bc80      	pop	{r7}
 800abe6:	4770      	bx	lr

0800abe8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800abe8:	b480      	push	{r7}
 800abea:	b085      	sub	sp, #20
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800abf0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 800abf4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800abfc:	b29a      	uxth	r2, r3
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	b29b      	uxth	r3, r3
 800ac02:	43db      	mvns	r3, r3
 800ac04:	b29b      	uxth	r3, r3
 800ac06:	4013      	ands	r3, r2
 800ac08:	b29a      	uxth	r2, r3
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800ac10:	2300      	movs	r3, #0
}
 800ac12:	4618      	mov	r0, r3
 800ac14:	3714      	adds	r7, #20
 800ac16:	46bd      	mov	sp, r7
 800ac18:	bc80      	pop	{r7}
 800ac1a:	4770      	bx	lr

0800ac1c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
 800ac24:	460b      	mov	r3, r1
 800ac26:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800ac28:	2300      	movs	r3, #0
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	370c      	adds	r7, #12
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bc80      	pop	{r7}
 800ac32:	4770      	bx	lr

0800ac34 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800ac34:	b084      	sub	sp, #16
 800ac36:	b480      	push	{r7}
 800ac38:	b083      	sub	sp, #12
 800ac3a:	af00      	add	r7, sp, #0
 800ac3c:	6078      	str	r0, [r7, #4]
 800ac3e:	f107 0014 	add.w	r0, r7, #20
 800ac42:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	2201      	movs	r2, #1
 800ac4a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	2200      	movs	r2, #0
 800ac52:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	2200      	movs	r2, #0
 800ac62:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ac66:	2300      	movs	r3, #0
}
 800ac68:	4618      	mov	r0, r3
 800ac6a:	370c      	adds	r7, #12
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	bc80      	pop	{r7}
 800ac70:	b004      	add	sp, #16
 800ac72:	4770      	bx	lr

0800ac74 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ac74:	b480      	push	{r7}
 800ac76:	b09d      	sub	sp, #116	; 0x74
 800ac78:	af00      	add	r7, sp, #0
 800ac7a:	6078      	str	r0, [r7, #4]
 800ac7c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800ac84:	687a      	ldr	r2, [r7, #4]
 800ac86:	683b      	ldr	r3, [r7, #0]
 800ac88:	781b      	ldrb	r3, [r3, #0]
 800ac8a:	009b      	lsls	r3, r3, #2
 800ac8c:	4413      	add	r3, r2
 800ac8e:	881b      	ldrh	r3, [r3, #0]
 800ac90:	b29b      	uxth	r3, r3
 800ac92:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800ac96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ac9a:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	78db      	ldrb	r3, [r3, #3]
 800aca2:	2b03      	cmp	r3, #3
 800aca4:	d81f      	bhi.n	800ace6 <USB_ActivateEndpoint+0x72>
 800aca6:	a201      	add	r2, pc, #4	; (adr r2, 800acac <USB_ActivateEndpoint+0x38>)
 800aca8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acac:	0800acbd 	.word	0x0800acbd
 800acb0:	0800acd9 	.word	0x0800acd9
 800acb4:	0800acef 	.word	0x0800acef
 800acb8:	0800accb 	.word	0x0800accb
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800acbc:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800acc0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800acc4:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800acc8:	e012      	b.n	800acf0 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800acca:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800acce:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800acd2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800acd6:	e00b      	b.n	800acf0 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800acd8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800acdc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ace0:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
      break;
 800ace4:	e004      	b.n	800acf0 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
      break;
 800acec:	e000      	b.n	800acf0 <USB_ActivateEndpoint+0x7c>
      break;
 800acee:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	009b      	lsls	r3, r3, #2
 800acf8:	441a      	add	r2, r3
 800acfa:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800acfe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad02:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad0a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad0e:	b29b      	uxth	r3, r3
 800ad10:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800ad12:	687a      	ldr	r2, [r7, #4]
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	781b      	ldrb	r3, [r3, #0]
 800ad18:	009b      	lsls	r3, r3, #2
 800ad1a:	4413      	add	r3, r2
 800ad1c:	881b      	ldrh	r3, [r3, #0]
 800ad1e:	b29b      	uxth	r3, r3
 800ad20:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ad24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad28:	b29a      	uxth	r2, r3
 800ad2a:	683b      	ldr	r3, [r7, #0]
 800ad2c:	781b      	ldrb	r3, [r3, #0]
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	4313      	orrs	r3, r2
 800ad32:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 800ad36:	687a      	ldr	r2, [r7, #4]
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	781b      	ldrb	r3, [r3, #0]
 800ad3c:	009b      	lsls	r3, r3, #2
 800ad3e:	441a      	add	r2, r3
 800ad40:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 800ad44:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ad48:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ad4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ad50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad54:	b29b      	uxth	r3, r3
 800ad56:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800ad58:	683b      	ldr	r3, [r7, #0]
 800ad5a:	7b1b      	ldrb	r3, [r3, #12]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	f040 8178 	bne.w	800b052 <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	785b      	ldrb	r3, [r3, #1]
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	f000 8084 	beq.w	800ae74 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	61bb      	str	r3, [r7, #24]
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	461a      	mov	r2, r3
 800ad7a:	69bb      	ldr	r3, [r7, #24]
 800ad7c:	4413      	add	r3, r2
 800ad7e:	61bb      	str	r3, [r7, #24]
 800ad80:	683b      	ldr	r3, [r7, #0]
 800ad82:	781b      	ldrb	r3, [r3, #0]
 800ad84:	011a      	lsls	r2, r3, #4
 800ad86:	69bb      	ldr	r3, [r7, #24]
 800ad88:	4413      	add	r3, r2
 800ad8a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ad8e:	617b      	str	r3, [r7, #20]
 800ad90:	683b      	ldr	r3, [r7, #0]
 800ad92:	88db      	ldrh	r3, [r3, #6]
 800ad94:	085b      	lsrs	r3, r3, #1
 800ad96:	b29b      	uxth	r3, r3
 800ad98:	005b      	lsls	r3, r3, #1
 800ad9a:	b29a      	uxth	r2, r3
 800ad9c:	697b      	ldr	r3, [r7, #20]
 800ad9e:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ada0:	687a      	ldr	r2, [r7, #4]
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	781b      	ldrb	r3, [r3, #0]
 800ada6:	009b      	lsls	r3, r3, #2
 800ada8:	4413      	add	r3, r2
 800adaa:	881b      	ldrh	r3, [r3, #0]
 800adac:	827b      	strh	r3, [r7, #18]
 800adae:	8a7b      	ldrh	r3, [r7, #18]
 800adb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d01b      	beq.n	800adf0 <USB_ActivateEndpoint+0x17c>
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	781b      	ldrb	r3, [r3, #0]
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	4413      	add	r3, r2
 800adc2:	881b      	ldrh	r3, [r3, #0]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800adca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800adce:	823b      	strh	r3, [r7, #16]
 800add0:	687a      	ldr	r2, [r7, #4]
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	009b      	lsls	r3, r3, #2
 800add8:	441a      	add	r2, r3
 800adda:	8a3b      	ldrh	r3, [r7, #16]
 800addc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ade0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ade4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ade8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800adec:	b29b      	uxth	r3, r3
 800adee:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800adf0:	683b      	ldr	r3, [r7, #0]
 800adf2:	78db      	ldrb	r3, [r3, #3]
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d020      	beq.n	800ae3a <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800adf8:	687a      	ldr	r2, [r7, #4]
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	781b      	ldrb	r3, [r3, #0]
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	4413      	add	r3, r2
 800ae02:	881b      	ldrh	r3, [r3, #0]
 800ae04:	b29b      	uxth	r3, r3
 800ae06:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae0e:	81bb      	strh	r3, [r7, #12]
 800ae10:	89bb      	ldrh	r3, [r7, #12]
 800ae12:	f083 0320 	eor.w	r3, r3, #32
 800ae16:	81bb      	strh	r3, [r7, #12]
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	683b      	ldr	r3, [r7, #0]
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	009b      	lsls	r3, r3, #2
 800ae20:	441a      	add	r2, r3
 800ae22:	89bb      	ldrh	r3, [r7, #12]
 800ae24:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae28:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae34:	b29b      	uxth	r3, r3
 800ae36:	8013      	strh	r3, [r2, #0]
 800ae38:	e2d5      	b.n	800b3e6 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	683b      	ldr	r3, [r7, #0]
 800ae3e:	781b      	ldrb	r3, [r3, #0]
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	4413      	add	r3, r2
 800ae44:	881b      	ldrh	r3, [r3, #0]
 800ae46:	b29b      	uxth	r3, r3
 800ae48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ae4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ae50:	81fb      	strh	r3, [r7, #14]
 800ae52:	687a      	ldr	r2, [r7, #4]
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	781b      	ldrb	r3, [r3, #0]
 800ae58:	009b      	lsls	r3, r3, #2
 800ae5a:	441a      	add	r2, r3
 800ae5c:	89fb      	ldrh	r3, [r7, #14]
 800ae5e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800ae62:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800ae66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ae6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ae6e:	b29b      	uxth	r3, r3
 800ae70:	8013      	strh	r3, [r2, #0]
 800ae72:	e2b8      	b.n	800b3e6 <USB_ActivateEndpoint+0x772>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	633b      	str	r3, [r7, #48]	; 0x30
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ae7e:	b29b      	uxth	r3, r3
 800ae80:	461a      	mov	r2, r3
 800ae82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae84:	4413      	add	r3, r2
 800ae86:	633b      	str	r3, [r7, #48]	; 0x30
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	781b      	ldrb	r3, [r3, #0]
 800ae8c:	011a      	lsls	r2, r3, #4
 800ae8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae90:	4413      	add	r3, r2
 800ae92:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800ae96:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ae98:	683b      	ldr	r3, [r7, #0]
 800ae9a:	88db      	ldrh	r3, [r3, #6]
 800ae9c:	085b      	lsrs	r3, r3, #1
 800ae9e:	b29b      	uxth	r3, r3
 800aea0:	005b      	lsls	r3, r3, #1
 800aea2:	b29a      	uxth	r2, r3
 800aea4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800aea6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	62bb      	str	r3, [r7, #40]	; 0x28
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	461a      	mov	r2, r3
 800aeb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb8:	4413      	add	r3, r2
 800aeba:	62bb      	str	r3, [r7, #40]	; 0x28
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	011a      	lsls	r2, r3, #4
 800aec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec4:	4413      	add	r3, r2
 800aec6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800aeca:	627b      	str	r3, [r7, #36]	; 0x24
 800aecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aece:	881b      	ldrh	r3, [r3, #0]
 800aed0:	b29b      	uxth	r3, r3
 800aed2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800aed6:	b29a      	uxth	r2, r3
 800aed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeda:	801a      	strh	r2, [r3, #0]
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	691b      	ldr	r3, [r3, #16]
 800aee0:	2b3e      	cmp	r3, #62	; 0x3e
 800aee2:	d91d      	bls.n	800af20 <USB_ActivateEndpoint+0x2ac>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	095b      	lsrs	r3, r3, #5
 800aeea:	66bb      	str	r3, [r7, #104]	; 0x68
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	691b      	ldr	r3, [r3, #16]
 800aef0:	f003 031f 	and.w	r3, r3, #31
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	d102      	bne.n	800aefe <USB_ActivateEndpoint+0x28a>
 800aef8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aefa:	3b01      	subs	r3, #1
 800aefc:	66bb      	str	r3, [r7, #104]	; 0x68
 800aefe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af00:	881b      	ldrh	r3, [r3, #0]
 800af02:	b29a      	uxth	r2, r3
 800af04:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af06:	b29b      	uxth	r3, r3
 800af08:	029b      	lsls	r3, r3, #10
 800af0a:	b29b      	uxth	r3, r3
 800af0c:	4313      	orrs	r3, r2
 800af0e:	b29b      	uxth	r3, r3
 800af10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af18:	b29a      	uxth	r2, r3
 800af1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af1c:	801a      	strh	r2, [r3, #0]
 800af1e:	e026      	b.n	800af6e <USB_ActivateEndpoint+0x2fa>
 800af20:	683b      	ldr	r3, [r7, #0]
 800af22:	691b      	ldr	r3, [r3, #16]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d10a      	bne.n	800af3e <USB_ActivateEndpoint+0x2ca>
 800af28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af2a:	881b      	ldrh	r3, [r3, #0]
 800af2c:	b29b      	uxth	r3, r3
 800af2e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800af32:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800af36:	b29a      	uxth	r2, r3
 800af38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af3a:	801a      	strh	r2, [r3, #0]
 800af3c:	e017      	b.n	800af6e <USB_ActivateEndpoint+0x2fa>
 800af3e:	683b      	ldr	r3, [r7, #0]
 800af40:	691b      	ldr	r3, [r3, #16]
 800af42:	085b      	lsrs	r3, r3, #1
 800af44:	66bb      	str	r3, [r7, #104]	; 0x68
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	691b      	ldr	r3, [r3, #16]
 800af4a:	f003 0301 	and.w	r3, r3, #1
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d002      	beq.n	800af58 <USB_ActivateEndpoint+0x2e4>
 800af52:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af54:	3301      	adds	r3, #1
 800af56:	66bb      	str	r3, [r7, #104]	; 0x68
 800af58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af5a:	881b      	ldrh	r3, [r3, #0]
 800af5c:	b29a      	uxth	r2, r3
 800af5e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800af60:	b29b      	uxth	r3, r3
 800af62:	029b      	lsls	r3, r3, #10
 800af64:	b29b      	uxth	r3, r3
 800af66:	4313      	orrs	r3, r2
 800af68:	b29a      	uxth	r2, r3
 800af6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af6c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af6e:	687a      	ldr	r2, [r7, #4]
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	781b      	ldrb	r3, [r3, #0]
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	4413      	add	r3, r2
 800af78:	881b      	ldrh	r3, [r3, #0]
 800af7a:	847b      	strh	r3, [r7, #34]	; 0x22
 800af7c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800af7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800af82:	2b00      	cmp	r3, #0
 800af84:	d01b      	beq.n	800afbe <USB_ActivateEndpoint+0x34a>
 800af86:	687a      	ldr	r2, [r7, #4]
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	781b      	ldrb	r3, [r3, #0]
 800af8c:	009b      	lsls	r3, r3, #2
 800af8e:	4413      	add	r3, r2
 800af90:	881b      	ldrh	r3, [r3, #0]
 800af92:	b29b      	uxth	r3, r3
 800af94:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800af9c:	843b      	strh	r3, [r7, #32]
 800af9e:	687a      	ldr	r2, [r7, #4]
 800afa0:	683b      	ldr	r3, [r7, #0]
 800afa2:	781b      	ldrb	r3, [r3, #0]
 800afa4:	009b      	lsls	r3, r3, #2
 800afa6:	441a      	add	r2, r3
 800afa8:	8c3b      	ldrh	r3, [r7, #32]
 800afaa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800afae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800afb2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800afb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afba:	b29b      	uxth	r3, r3
 800afbc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d124      	bne.n	800b010 <USB_ActivateEndpoint+0x39c>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800afc6:	687a      	ldr	r2, [r7, #4]
 800afc8:	683b      	ldr	r3, [r7, #0]
 800afca:	781b      	ldrb	r3, [r3, #0]
 800afcc:	009b      	lsls	r3, r3, #2
 800afce:	4413      	add	r3, r2
 800afd0:	881b      	ldrh	r3, [r3, #0]
 800afd2:	b29b      	uxth	r3, r3
 800afd4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800afd8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800afdc:	83bb      	strh	r3, [r7, #28]
 800afde:	8bbb      	ldrh	r3, [r7, #28]
 800afe0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800afe4:	83bb      	strh	r3, [r7, #28]
 800afe6:	8bbb      	ldrh	r3, [r7, #28]
 800afe8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800afec:	83bb      	strh	r3, [r7, #28]
 800afee:	687a      	ldr	r2, [r7, #4]
 800aff0:	683b      	ldr	r3, [r7, #0]
 800aff2:	781b      	ldrb	r3, [r3, #0]
 800aff4:	009b      	lsls	r3, r3, #2
 800aff6:	441a      	add	r2, r3
 800aff8:	8bbb      	ldrh	r3, [r7, #28]
 800affa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800affe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b002:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b006:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b00a:	b29b      	uxth	r3, r3
 800b00c:	8013      	strh	r3, [r2, #0]
 800b00e:	e1ea      	b.n	800b3e6 <USB_ActivateEndpoint+0x772>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800b010:	687a      	ldr	r2, [r7, #4]
 800b012:	683b      	ldr	r3, [r7, #0]
 800b014:	781b      	ldrb	r3, [r3, #0]
 800b016:	009b      	lsls	r3, r3, #2
 800b018:	4413      	add	r3, r2
 800b01a:	881b      	ldrh	r3, [r3, #0]
 800b01c:	b29b      	uxth	r3, r3
 800b01e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b022:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b026:	83fb      	strh	r3, [r7, #30]
 800b028:	8bfb      	ldrh	r3, [r7, #30]
 800b02a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b02e:	83fb      	strh	r3, [r7, #30]
 800b030:	687a      	ldr	r2, [r7, #4]
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	781b      	ldrb	r3, [r3, #0]
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	441a      	add	r2, r3
 800b03a:	8bfb      	ldrh	r3, [r7, #30]
 800b03c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b040:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b044:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b04c:	b29b      	uxth	r3, r3
 800b04e:	8013      	strh	r3, [r2, #0]
 800b050:	e1c9      	b.n	800b3e6 <USB_ActivateEndpoint+0x772>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	78db      	ldrb	r3, [r3, #3]
 800b056:	2b02      	cmp	r3, #2
 800b058:	d11e      	bne.n	800b098 <USB_ActivateEndpoint+0x424>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b05a:	687a      	ldr	r2, [r7, #4]
 800b05c:	683b      	ldr	r3, [r7, #0]
 800b05e:	781b      	ldrb	r3, [r3, #0]
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	4413      	add	r3, r2
 800b064:	881b      	ldrh	r3, [r3, #0]
 800b066:	b29b      	uxth	r3, r3
 800b068:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b06c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b070:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800b074:	687a      	ldr	r2, [r7, #4]
 800b076:	683b      	ldr	r3, [r7, #0]
 800b078:	781b      	ldrb	r3, [r3, #0]
 800b07a:	009b      	lsls	r3, r3, #2
 800b07c:	441a      	add	r2, r3
 800b07e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800b082:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b086:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b08a:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b08e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b092:	b29b      	uxth	r3, r3
 800b094:	8013      	strh	r3, [r2, #0]
 800b096:	e01d      	b.n	800b0d4 <USB_ActivateEndpoint+0x460>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800b098:	687a      	ldr	r2, [r7, #4]
 800b09a:	683b      	ldr	r3, [r7, #0]
 800b09c:	781b      	ldrb	r3, [r3, #0]
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	4413      	add	r3, r2
 800b0a2:	881b      	ldrh	r3, [r3, #0]
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800b0aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0ae:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
 800b0b2:	687a      	ldr	r2, [r7, #4]
 800b0b4:	683b      	ldr	r3, [r7, #0]
 800b0b6:	781b      	ldrb	r3, [r3, #0]
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	441a      	add	r2, r3
 800b0bc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 800b0c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b0c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b0c8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b0cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b0d0:	b29b      	uxth	r3, r3
 800b0d2:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b0de:	b29b      	uxth	r3, r3
 800b0e0:	461a      	mov	r2, r3
 800b0e2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0e4:	4413      	add	r3, r2
 800b0e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	781b      	ldrb	r3, [r3, #0]
 800b0ec:	011a      	lsls	r2, r3, #4
 800b0ee:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b0f0:	4413      	add	r3, r2
 800b0f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800b0f6:	65bb      	str	r3, [r7, #88]	; 0x58
 800b0f8:	683b      	ldr	r3, [r7, #0]
 800b0fa:	891b      	ldrh	r3, [r3, #8]
 800b0fc:	085b      	lsrs	r3, r3, #1
 800b0fe:	b29b      	uxth	r3, r3
 800b100:	005b      	lsls	r3, r3, #1
 800b102:	b29a      	uxth	r2, r3
 800b104:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800b106:	801a      	strh	r2, [r3, #0]
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	657b      	str	r3, [r7, #84]	; 0x54
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b112:	b29b      	uxth	r3, r3
 800b114:	461a      	mov	r2, r3
 800b116:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b118:	4413      	add	r3, r2
 800b11a:	657b      	str	r3, [r7, #84]	; 0x54
 800b11c:	683b      	ldr	r3, [r7, #0]
 800b11e:	781b      	ldrb	r3, [r3, #0]
 800b120:	011a      	lsls	r2, r3, #4
 800b122:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800b124:	4413      	add	r3, r2
 800b126:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800b12a:	653b      	str	r3, [r7, #80]	; 0x50
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	895b      	ldrh	r3, [r3, #10]
 800b130:	085b      	lsrs	r3, r3, #1
 800b132:	b29b      	uxth	r3, r3
 800b134:	005b      	lsls	r3, r3, #1
 800b136:	b29a      	uxth	r2, r3
 800b138:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b13a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800b13c:	683b      	ldr	r3, [r7, #0]
 800b13e:	785b      	ldrb	r3, [r3, #1]
 800b140:	2b00      	cmp	r3, #0
 800b142:	f040 8093 	bne.w	800b26c <USB_ActivateEndpoint+0x5f8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b146:	687a      	ldr	r2, [r7, #4]
 800b148:	683b      	ldr	r3, [r7, #0]
 800b14a:	781b      	ldrb	r3, [r3, #0]
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	4413      	add	r3, r2
 800b150:	881b      	ldrh	r3, [r3, #0]
 800b152:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800b156:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800b15a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d01b      	beq.n	800b19a <USB_ActivateEndpoint+0x526>
 800b162:	687a      	ldr	r2, [r7, #4]
 800b164:	683b      	ldr	r3, [r7, #0]
 800b166:	781b      	ldrb	r3, [r3, #0]
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	4413      	add	r3, r2
 800b16c:	881b      	ldrh	r3, [r3, #0]
 800b16e:	b29b      	uxth	r3, r3
 800b170:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b178:	87fb      	strh	r3, [r7, #62]	; 0x3e
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	683b      	ldr	r3, [r7, #0]
 800b17e:	781b      	ldrb	r3, [r3, #0]
 800b180:	009b      	lsls	r3, r3, #2
 800b182:	441a      	add	r2, r3
 800b184:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 800b186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b18a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b18e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b196:	b29b      	uxth	r3, r3
 800b198:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b19a:	687a      	ldr	r2, [r7, #4]
 800b19c:	683b      	ldr	r3, [r7, #0]
 800b19e:	781b      	ldrb	r3, [r3, #0]
 800b1a0:	009b      	lsls	r3, r3, #2
 800b1a2:	4413      	add	r3, r2
 800b1a4:	881b      	ldrh	r3, [r3, #0]
 800b1a6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 800b1a8:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 800b1aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d01b      	beq.n	800b1ea <USB_ActivateEndpoint+0x576>
 800b1b2:	687a      	ldr	r2, [r7, #4]
 800b1b4:	683b      	ldr	r3, [r7, #0]
 800b1b6:	781b      	ldrb	r3, [r3, #0]
 800b1b8:	009b      	lsls	r3, r3, #2
 800b1ba:	4413      	add	r3, r2
 800b1bc:	881b      	ldrh	r3, [r3, #0]
 800b1be:	b29b      	uxth	r3, r3
 800b1c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1c8:	877b      	strh	r3, [r7, #58]	; 0x3a
 800b1ca:	687a      	ldr	r2, [r7, #4]
 800b1cc:	683b      	ldr	r3, [r7, #0]
 800b1ce:	781b      	ldrb	r3, [r3, #0]
 800b1d0:	009b      	lsls	r3, r3, #2
 800b1d2:	441a      	add	r2, r3
 800b1d4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800b1d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b1da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b1de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b1e2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b1ea:	687a      	ldr	r2, [r7, #4]
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	781b      	ldrb	r3, [r3, #0]
 800b1f0:	009b      	lsls	r3, r3, #2
 800b1f2:	4413      	add	r3, r2
 800b1f4:	881b      	ldrh	r3, [r3, #0]
 800b1f6:	b29b      	uxth	r3, r3
 800b1f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b1fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b200:	873b      	strh	r3, [r7, #56]	; 0x38
 800b202:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b204:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800b208:	873b      	strh	r3, [r7, #56]	; 0x38
 800b20a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b20c:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800b210:	873b      	strh	r3, [r7, #56]	; 0x38
 800b212:	687a      	ldr	r2, [r7, #4]
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	781b      	ldrb	r3, [r3, #0]
 800b218:	009b      	lsls	r3, r3, #2
 800b21a:	441a      	add	r2, r3
 800b21c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800b21e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b222:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b226:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b22a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b22e:	b29b      	uxth	r3, r3
 800b230:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	781b      	ldrb	r3, [r3, #0]
 800b238:	009b      	lsls	r3, r3, #2
 800b23a:	4413      	add	r3, r2
 800b23c:	881b      	ldrh	r3, [r3, #0]
 800b23e:	b29b      	uxth	r3, r3
 800b240:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b248:	86fb      	strh	r3, [r7, #54]	; 0x36
 800b24a:	687a      	ldr	r2, [r7, #4]
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	009b      	lsls	r3, r3, #2
 800b252:	441a      	add	r2, r3
 800b254:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800b256:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b25a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b25e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b262:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b266:	b29b      	uxth	r3, r3
 800b268:	8013      	strh	r3, [r2, #0]
 800b26a:	e0bc      	b.n	800b3e6 <USB_ActivateEndpoint+0x772>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b26c:	687a      	ldr	r2, [r7, #4]
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	781b      	ldrb	r3, [r3, #0]
 800b272:	009b      	lsls	r3, r3, #2
 800b274:	4413      	add	r3, r2
 800b276:	881b      	ldrh	r3, [r3, #0]
 800b278:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800b27c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 800b280:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b284:	2b00      	cmp	r3, #0
 800b286:	d01d      	beq.n	800b2c4 <USB_ActivateEndpoint+0x650>
 800b288:	687a      	ldr	r2, [r7, #4]
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	781b      	ldrb	r3, [r3, #0]
 800b28e:	009b      	lsls	r3, r3, #2
 800b290:	4413      	add	r3, r2
 800b292:	881b      	ldrh	r3, [r3, #0]
 800b294:	b29b      	uxth	r3, r3
 800b296:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b29a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b29e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800b2a2:	687a      	ldr	r2, [r7, #4]
 800b2a4:	683b      	ldr	r3, [r7, #0]
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	009b      	lsls	r3, r3, #2
 800b2aa:	441a      	add	r2, r3
 800b2ac:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800b2b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b2b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b2b8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b2bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b2c0:	b29b      	uxth	r3, r3
 800b2c2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b2c4:	687a      	ldr	r2, [r7, #4]
 800b2c6:	683b      	ldr	r3, [r7, #0]
 800b2c8:	781b      	ldrb	r3, [r3, #0]
 800b2ca:	009b      	lsls	r3, r3, #2
 800b2cc:	4413      	add	r3, r2
 800b2ce:	881b      	ldrh	r3, [r3, #0]
 800b2d0:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 800b2d4:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800b2d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2dc:	2b00      	cmp	r3, #0
 800b2de:	d01d      	beq.n	800b31c <USB_ActivateEndpoint+0x6a8>
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	683b      	ldr	r3, [r7, #0]
 800b2e4:	781b      	ldrb	r3, [r3, #0]
 800b2e6:	009b      	lsls	r3, r3, #2
 800b2e8:	4413      	add	r3, r2
 800b2ea:	881b      	ldrh	r3, [r3, #0]
 800b2ec:	b29b      	uxth	r3, r3
 800b2ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b2f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b2f6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 800b2fa:	687a      	ldr	r2, [r7, #4]
 800b2fc:	683b      	ldr	r3, [r7, #0]
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	009b      	lsls	r3, r3, #2
 800b302:	441a      	add	r2, r3
 800b304:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 800b308:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b30c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b310:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b314:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b318:	b29b      	uxth	r3, r3
 800b31a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b31c:	683b      	ldr	r3, [r7, #0]
 800b31e:	78db      	ldrb	r3, [r3, #3]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d024      	beq.n	800b36e <USB_ActivateEndpoint+0x6fa>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b324:	687a      	ldr	r2, [r7, #4]
 800b326:	683b      	ldr	r3, [r7, #0]
 800b328:	781b      	ldrb	r3, [r3, #0]
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	4413      	add	r3, r2
 800b32e:	881b      	ldrh	r3, [r3, #0]
 800b330:	b29b      	uxth	r3, r3
 800b332:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b336:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b33a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b33e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b342:	f083 0320 	eor.w	r3, r3, #32
 800b346:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 800b34a:	687a      	ldr	r2, [r7, #4]
 800b34c:	683b      	ldr	r3, [r7, #0]
 800b34e:	781b      	ldrb	r3, [r3, #0]
 800b350:	009b      	lsls	r3, r3, #2
 800b352:	441a      	add	r2, r3
 800b354:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 800b358:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b35c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b360:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b364:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b368:	b29b      	uxth	r3, r3
 800b36a:	8013      	strh	r3, [r2, #0]
 800b36c:	e01d      	b.n	800b3aa <USB_ActivateEndpoint+0x736>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b36e:	687a      	ldr	r2, [r7, #4]
 800b370:	683b      	ldr	r3, [r7, #0]
 800b372:	781b      	ldrb	r3, [r3, #0]
 800b374:	009b      	lsls	r3, r3, #2
 800b376:	4413      	add	r3, r2
 800b378:	881b      	ldrh	r3, [r3, #0]
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b380:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b384:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	441a      	add	r2, r3
 800b392:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800b396:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b39a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b39e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b3aa:	687a      	ldr	r2, [r7, #4]
 800b3ac:	683b      	ldr	r3, [r7, #0]
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	009b      	lsls	r3, r3, #2
 800b3b2:	4413      	add	r3, r2
 800b3b4:	881b      	ldrh	r3, [r3, #0]
 800b3b6:	b29b      	uxth	r3, r3
 800b3b8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b3bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b3c0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 800b3c4:	687a      	ldr	r2, [r7, #4]
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	781b      	ldrb	r3, [r3, #0]
 800b3ca:	009b      	lsls	r3, r3, #2
 800b3cc:	441a      	add	r2, r3
 800b3ce:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 800b3d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b3d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b3da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b3de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b3e6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	3774      	adds	r7, #116	; 0x74
 800b3ee:	46bd      	mov	sp, r7
 800b3f0:	bc80      	pop	{r7}
 800b3f2:	4770      	bx	lr

0800b3f4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3f4:	b480      	push	{r7}
 800b3f6:	b08d      	sub	sp, #52	; 0x34
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
 800b3fc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	7b1b      	ldrb	r3, [r3, #12]
 800b402:	2b00      	cmp	r3, #0
 800b404:	f040 808e 	bne.w	800b524 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b408:	683b      	ldr	r3, [r7, #0]
 800b40a:	785b      	ldrb	r3, [r3, #1]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d044      	beq.n	800b49a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	4413      	add	r3, r2
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	81bb      	strh	r3, [r7, #12]
 800b41e:	89bb      	ldrh	r3, [r7, #12]
 800b420:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b424:	2b00      	cmp	r3, #0
 800b426:	d01b      	beq.n	800b460 <USB_DeactivateEndpoint+0x6c>
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	4413      	add	r3, r2
 800b432:	881b      	ldrh	r3, [r3, #0]
 800b434:	b29b      	uxth	r3, r3
 800b436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b43a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b43e:	817b      	strh	r3, [r7, #10]
 800b440:	687a      	ldr	r2, [r7, #4]
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	781b      	ldrb	r3, [r3, #0]
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	441a      	add	r2, r3
 800b44a:	897b      	ldrh	r3, [r7, #10]
 800b44c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b450:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b454:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b458:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b45c:	b29b      	uxth	r3, r3
 800b45e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	009b      	lsls	r3, r3, #2
 800b468:	4413      	add	r3, r2
 800b46a:	881b      	ldrh	r3, [r3, #0]
 800b46c:	b29b      	uxth	r3, r3
 800b46e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b472:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b476:	813b      	strh	r3, [r7, #8]
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	009b      	lsls	r3, r3, #2
 800b480:	441a      	add	r2, r3
 800b482:	893b      	ldrh	r3, [r7, #8]
 800b484:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b488:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b48c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b490:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b494:	b29b      	uxth	r3, r3
 800b496:	8013      	strh	r3, [r2, #0]
 800b498:	e192      	b.n	800b7c0 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b49a:	687a      	ldr	r2, [r7, #4]
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	009b      	lsls	r3, r3, #2
 800b4a2:	4413      	add	r3, r2
 800b4a4:	881b      	ldrh	r3, [r3, #0]
 800b4a6:	827b      	strh	r3, [r7, #18]
 800b4a8:	8a7b      	ldrh	r3, [r7, #18]
 800b4aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d01b      	beq.n	800b4ea <USB_DeactivateEndpoint+0xf6>
 800b4b2:	687a      	ldr	r2, [r7, #4]
 800b4b4:	683b      	ldr	r3, [r7, #0]
 800b4b6:	781b      	ldrb	r3, [r3, #0]
 800b4b8:	009b      	lsls	r3, r3, #2
 800b4ba:	4413      	add	r3, r2
 800b4bc:	881b      	ldrh	r3, [r3, #0]
 800b4be:	b29b      	uxth	r3, r3
 800b4c0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b4c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b4c8:	823b      	strh	r3, [r7, #16]
 800b4ca:	687a      	ldr	r2, [r7, #4]
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	781b      	ldrb	r3, [r3, #0]
 800b4d0:	009b      	lsls	r3, r3, #2
 800b4d2:	441a      	add	r2, r3
 800b4d4:	8a3b      	ldrh	r3, [r7, #16]
 800b4d6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b4da:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b4de:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b4e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b4ea:	687a      	ldr	r2, [r7, #4]
 800b4ec:	683b      	ldr	r3, [r7, #0]
 800b4ee:	781b      	ldrb	r3, [r3, #0]
 800b4f0:	009b      	lsls	r3, r3, #2
 800b4f2:	4413      	add	r3, r2
 800b4f4:	881b      	ldrh	r3, [r3, #0]
 800b4f6:	b29b      	uxth	r3, r3
 800b4f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b4fc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b500:	81fb      	strh	r3, [r7, #14]
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	683b      	ldr	r3, [r7, #0]
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	009b      	lsls	r3, r3, #2
 800b50a:	441a      	add	r2, r3
 800b50c:	89fb      	ldrh	r3, [r7, #14]
 800b50e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b512:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b516:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b51a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b51e:	b29b      	uxth	r3, r3
 800b520:	8013      	strh	r3, [r2, #0]
 800b522:	e14d      	b.n	800b7c0 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b524:	683b      	ldr	r3, [r7, #0]
 800b526:	785b      	ldrb	r3, [r3, #1]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f040 80a5 	bne.w	800b678 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b52e:	687a      	ldr	r2, [r7, #4]
 800b530:	683b      	ldr	r3, [r7, #0]
 800b532:	781b      	ldrb	r3, [r3, #0]
 800b534:	009b      	lsls	r3, r3, #2
 800b536:	4413      	add	r3, r2
 800b538:	881b      	ldrh	r3, [r3, #0]
 800b53a:	843b      	strh	r3, [r7, #32]
 800b53c:	8c3b      	ldrh	r3, [r7, #32]
 800b53e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b542:	2b00      	cmp	r3, #0
 800b544:	d01b      	beq.n	800b57e <USB_DeactivateEndpoint+0x18a>
 800b546:	687a      	ldr	r2, [r7, #4]
 800b548:	683b      	ldr	r3, [r7, #0]
 800b54a:	781b      	ldrb	r3, [r3, #0]
 800b54c:	009b      	lsls	r3, r3, #2
 800b54e:	4413      	add	r3, r2
 800b550:	881b      	ldrh	r3, [r3, #0]
 800b552:	b29b      	uxth	r3, r3
 800b554:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b558:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b55c:	83fb      	strh	r3, [r7, #30]
 800b55e:	687a      	ldr	r2, [r7, #4]
 800b560:	683b      	ldr	r3, [r7, #0]
 800b562:	781b      	ldrb	r3, [r3, #0]
 800b564:	009b      	lsls	r3, r3, #2
 800b566:	441a      	add	r2, r3
 800b568:	8bfb      	ldrh	r3, [r7, #30]
 800b56a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b56e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b572:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b576:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b57a:	b29b      	uxth	r3, r3
 800b57c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b57e:	687a      	ldr	r2, [r7, #4]
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	781b      	ldrb	r3, [r3, #0]
 800b584:	009b      	lsls	r3, r3, #2
 800b586:	4413      	add	r3, r2
 800b588:	881b      	ldrh	r3, [r3, #0]
 800b58a:	83bb      	strh	r3, [r7, #28]
 800b58c:	8bbb      	ldrh	r3, [r7, #28]
 800b58e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b592:	2b00      	cmp	r3, #0
 800b594:	d01b      	beq.n	800b5ce <USB_DeactivateEndpoint+0x1da>
 800b596:	687a      	ldr	r2, [r7, #4]
 800b598:	683b      	ldr	r3, [r7, #0]
 800b59a:	781b      	ldrb	r3, [r3, #0]
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	4413      	add	r3, r2
 800b5a0:	881b      	ldrh	r3, [r3, #0]
 800b5a2:	b29b      	uxth	r3, r3
 800b5a4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5a8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5ac:	837b      	strh	r3, [r7, #26]
 800b5ae:	687a      	ldr	r2, [r7, #4]
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	781b      	ldrb	r3, [r3, #0]
 800b5b4:	009b      	lsls	r3, r3, #2
 800b5b6:	441a      	add	r2, r3
 800b5b8:	8b7b      	ldrh	r3, [r7, #26]
 800b5ba:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b5be:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b5c2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5c6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b5ca:	b29b      	uxth	r3, r3
 800b5cc:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b5ce:	687a      	ldr	r2, [r7, #4]
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	781b      	ldrb	r3, [r3, #0]
 800b5d4:	009b      	lsls	r3, r3, #2
 800b5d6:	4413      	add	r3, r2
 800b5d8:	881b      	ldrh	r3, [r3, #0]
 800b5da:	b29b      	uxth	r3, r3
 800b5dc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b5e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5e4:	833b      	strh	r3, [r7, #24]
 800b5e6:	687a      	ldr	r2, [r7, #4]
 800b5e8:	683b      	ldr	r3, [r7, #0]
 800b5ea:	781b      	ldrb	r3, [r3, #0]
 800b5ec:	009b      	lsls	r3, r3, #2
 800b5ee:	441a      	add	r2, r3
 800b5f0:	8b3b      	ldrh	r3, [r7, #24]
 800b5f2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b5f6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b5fa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b5fe:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b602:	b29b      	uxth	r3, r3
 800b604:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b606:	687a      	ldr	r2, [r7, #4]
 800b608:	683b      	ldr	r3, [r7, #0]
 800b60a:	781b      	ldrb	r3, [r3, #0]
 800b60c:	009b      	lsls	r3, r3, #2
 800b60e:	4413      	add	r3, r2
 800b610:	881b      	ldrh	r3, [r3, #0]
 800b612:	b29b      	uxth	r3, r3
 800b614:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b618:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b61c:	82fb      	strh	r3, [r7, #22]
 800b61e:	687a      	ldr	r2, [r7, #4]
 800b620:	683b      	ldr	r3, [r7, #0]
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	009b      	lsls	r3, r3, #2
 800b626:	441a      	add	r2, r3
 800b628:	8afb      	ldrh	r3, [r7, #22]
 800b62a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b62e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b632:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b636:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b63a:	b29b      	uxth	r3, r3
 800b63c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b63e:	687a      	ldr	r2, [r7, #4]
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	781b      	ldrb	r3, [r3, #0]
 800b644:	009b      	lsls	r3, r3, #2
 800b646:	4413      	add	r3, r2
 800b648:	881b      	ldrh	r3, [r3, #0]
 800b64a:	b29b      	uxth	r3, r3
 800b64c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b650:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b654:	82bb      	strh	r3, [r7, #20]
 800b656:	687a      	ldr	r2, [r7, #4]
 800b658:	683b      	ldr	r3, [r7, #0]
 800b65a:	781b      	ldrb	r3, [r3, #0]
 800b65c:	009b      	lsls	r3, r3, #2
 800b65e:	441a      	add	r2, r3
 800b660:	8abb      	ldrh	r3, [r7, #20]
 800b662:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b666:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b66a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b66e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b672:	b29b      	uxth	r3, r3
 800b674:	8013      	strh	r3, [r2, #0]
 800b676:	e0a3      	b.n	800b7c0 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b678:	687a      	ldr	r2, [r7, #4]
 800b67a:	683b      	ldr	r3, [r7, #0]
 800b67c:	781b      	ldrb	r3, [r3, #0]
 800b67e:	009b      	lsls	r3, r3, #2
 800b680:	4413      	add	r3, r2
 800b682:	881b      	ldrh	r3, [r3, #0]
 800b684:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800b686:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800b688:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d01b      	beq.n	800b6c8 <USB_DeactivateEndpoint+0x2d4>
 800b690:	687a      	ldr	r2, [r7, #4]
 800b692:	683b      	ldr	r3, [r7, #0]
 800b694:	781b      	ldrb	r3, [r3, #0]
 800b696:	009b      	lsls	r3, r3, #2
 800b698:	4413      	add	r3, r2
 800b69a:	881b      	ldrh	r3, [r3, #0]
 800b69c:	b29b      	uxth	r3, r3
 800b69e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b6a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6a6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800b6a8:	687a      	ldr	r2, [r7, #4]
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	781b      	ldrb	r3, [r3, #0]
 800b6ae:	009b      	lsls	r3, r3, #2
 800b6b0:	441a      	add	r2, r3
 800b6b2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800b6b4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b6b8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b6bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b6c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b6c4:	b29b      	uxth	r3, r3
 800b6c6:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b6c8:	687a      	ldr	r2, [r7, #4]
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	009b      	lsls	r3, r3, #2
 800b6d0:	4413      	add	r3, r2
 800b6d2:	881b      	ldrh	r3, [r3, #0]
 800b6d4:	857b      	strh	r3, [r7, #42]	; 0x2a
 800b6d6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800b6d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d01b      	beq.n	800b718 <USB_DeactivateEndpoint+0x324>
 800b6e0:	687a      	ldr	r2, [r7, #4]
 800b6e2:	683b      	ldr	r3, [r7, #0]
 800b6e4:	781b      	ldrb	r3, [r3, #0]
 800b6e6:	009b      	lsls	r3, r3, #2
 800b6e8:	4413      	add	r3, r2
 800b6ea:	881b      	ldrh	r3, [r3, #0]
 800b6ec:	b29b      	uxth	r3, r3
 800b6ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b6f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b6f6:	853b      	strh	r3, [r7, #40]	; 0x28
 800b6f8:	687a      	ldr	r2, [r7, #4]
 800b6fa:	683b      	ldr	r3, [r7, #0]
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	009b      	lsls	r3, r3, #2
 800b700:	441a      	add	r2, r3
 800b702:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b704:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b708:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b70c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b710:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800b714:	b29b      	uxth	r3, r3
 800b716:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b718:	687a      	ldr	r2, [r7, #4]
 800b71a:	683b      	ldr	r3, [r7, #0]
 800b71c:	781b      	ldrb	r3, [r3, #0]
 800b71e:	009b      	lsls	r3, r3, #2
 800b720:	4413      	add	r3, r2
 800b722:	881b      	ldrh	r3, [r3, #0]
 800b724:	b29b      	uxth	r3, r3
 800b726:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b72a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b72e:	84fb      	strh	r3, [r7, #38]	; 0x26
 800b730:	687a      	ldr	r2, [r7, #4]
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	781b      	ldrb	r3, [r3, #0]
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	441a      	add	r2, r3
 800b73a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800b73c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b740:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b744:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800b748:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b74c:	b29b      	uxth	r3, r3
 800b74e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b750:	687a      	ldr	r2, [r7, #4]
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	781b      	ldrb	r3, [r3, #0]
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	4413      	add	r3, r2
 800b75a:	881b      	ldrh	r3, [r3, #0]
 800b75c:	b29b      	uxth	r3, r3
 800b75e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b762:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b766:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	009b      	lsls	r3, r3, #2
 800b770:	441a      	add	r2, r3
 800b772:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b774:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b778:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b77c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b784:	b29b      	uxth	r3, r3
 800b786:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b788:	687a      	ldr	r2, [r7, #4]
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	781b      	ldrb	r3, [r3, #0]
 800b78e:	009b      	lsls	r3, r3, #2
 800b790:	4413      	add	r3, r2
 800b792:	881b      	ldrh	r3, [r3, #0]
 800b794:	b29b      	uxth	r3, r3
 800b796:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b79a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b79e:	847b      	strh	r3, [r7, #34]	; 0x22
 800b7a0:	687a      	ldr	r2, [r7, #4]
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	781b      	ldrb	r3, [r3, #0]
 800b7a6:	009b      	lsls	r3, r3, #2
 800b7a8:	441a      	add	r2, r3
 800b7aa:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800b7ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b7b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b7b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800b7b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b7c0:	2300      	movs	r3, #0
}
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	3734      	adds	r7, #52	; 0x34
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	bc80      	pop	{r7}
 800b7ca:	4770      	bx	lr

0800b7cc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b0c2      	sub	sp, #264	; 0x108
 800b7d0:	af00      	add	r7, sp, #0
 800b7d2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b7da:	6018      	str	r0, [r3, #0]
 800b7dc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7e0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7e4:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b7e6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	785b      	ldrb	r3, [r3, #1]
 800b7f2:	2b01      	cmp	r3, #1
 800b7f4:	f040 86b7 	bne.w	800c566 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800b7f8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b7fc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	699a      	ldr	r2, [r3, #24]
 800b804:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b808:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b80c:	681b      	ldr	r3, [r3, #0]
 800b80e:	691b      	ldr	r3, [r3, #16]
 800b810:	429a      	cmp	r2, r3
 800b812:	d908      	bls.n	800b826 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800b814:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b818:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b81c:	681b      	ldr	r3, [r3, #0]
 800b81e:	691b      	ldr	r3, [r3, #16]
 800b820:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800b824:	e007      	b.n	800b836 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800b826:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b82a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	699b      	ldr	r3, [r3, #24]
 800b832:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b836:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b83a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	7b1b      	ldrb	r3, [r3, #12]
 800b842:	2b00      	cmp	r3, #0
 800b844:	d13a      	bne.n	800b8bc <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b846:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b84a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	6959      	ldr	r1, [r3, #20]
 800b852:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b856:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	88da      	ldrh	r2, [r3, #6]
 800b85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b862:	b29b      	uxth	r3, r3
 800b864:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800b868:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800b86c:	6800      	ldr	r0, [r0, #0]
 800b86e:	f001 fc9c 	bl	800d1aa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b872:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b876:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	613b      	str	r3, [r7, #16]
 800b87e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b882:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b88c:	b29b      	uxth	r3, r3
 800b88e:	461a      	mov	r2, r3
 800b890:	693b      	ldr	r3, [r7, #16]
 800b892:	4413      	add	r3, r2
 800b894:	613b      	str	r3, [r7, #16]
 800b896:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b89a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	011a      	lsls	r2, r3, #4
 800b8a4:	693b      	ldr	r3, [r7, #16]
 800b8a6:	4413      	add	r3, r2
 800b8a8:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800b8ac:	60fb      	str	r3, [r7, #12]
 800b8ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b8b2:	b29a      	uxth	r2, r3
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	801a      	strh	r2, [r3, #0]
 800b8b8:	f000 be1f 	b.w	800c4fa <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b8bc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8c0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	78db      	ldrb	r3, [r3, #3]
 800b8c8:	2b02      	cmp	r3, #2
 800b8ca:	f040 8462 	bne.w	800c192 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b8ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8d6:	681b      	ldr	r3, [r3, #0]
 800b8d8:	6a1a      	ldr	r2, [r3, #32]
 800b8da:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8de:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	691b      	ldr	r3, [r3, #16]
 800b8e6:	429a      	cmp	r2, r3
 800b8e8:	f240 83df 	bls.w	800c0aa <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b8ec:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8f0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b8f4:	681a      	ldr	r2, [r3, #0]
 800b8f6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b8fa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	781b      	ldrb	r3, [r3, #0]
 800b902:	009b      	lsls	r3, r3, #2
 800b904:	4413      	add	r3, r2
 800b906:	881b      	ldrh	r3, [r3, #0]
 800b908:	b29b      	uxth	r3, r3
 800b90a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b90e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b912:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 800b916:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b91a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b91e:	681a      	ldr	r2, [r3, #0]
 800b920:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b924:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	009b      	lsls	r3, r3, #2
 800b92e:	441a      	add	r2, r3
 800b930:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800b934:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800b938:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800b93c:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 800b940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b944:	b29b      	uxth	r3, r3
 800b946:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b948:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b94c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	6a1a      	ldr	r2, [r3, #32]
 800b954:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b958:	1ad2      	subs	r2, r2, r3
 800b95a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b95e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b966:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b96a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b96e:	681a      	ldr	r2, [r3, #0]
 800b970:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b974:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	781b      	ldrb	r3, [r3, #0]
 800b97c:	009b      	lsls	r3, r3, #2
 800b97e:	4413      	add	r3, r2
 800b980:	881b      	ldrh	r3, [r3, #0]
 800b982:	b29b      	uxth	r3, r3
 800b984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b988:	2b00      	cmp	r3, #0
 800b98a:	f000 81c7 	beq.w	800bd1c <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b98e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b992:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	633b      	str	r3, [r7, #48]	; 0x30
 800b99a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b99e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	785b      	ldrb	r3, [r3, #1]
 800b9a6:	2b00      	cmp	r3, #0
 800b9a8:	d177      	bne.n	800ba9a <USB_EPStartXfer+0x2ce>
 800b9aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	461a      	mov	r2, r3
 800b9c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9ca:	4413      	add	r3, r2
 800b9cc:	62bb      	str	r3, [r7, #40]	; 0x28
 800b9ce:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800b9d2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	781b      	ldrb	r3, [r3, #0]
 800b9da:	011a      	lsls	r2, r3, #4
 800b9dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b9de:	4413      	add	r3, r2
 800b9e0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800b9e4:	627b      	str	r3, [r7, #36]	; 0x24
 800b9e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9e8:	881b      	ldrh	r3, [r3, #0]
 800b9ea:	b29b      	uxth	r3, r3
 800b9ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9f0:	b29a      	uxth	r2, r3
 800b9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9f4:	801a      	strh	r2, [r3, #0]
 800b9f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800b9fa:	2b3e      	cmp	r3, #62	; 0x3e
 800b9fc:	d921      	bls.n	800ba42 <USB_EPStartXfer+0x276>
 800b9fe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba02:	095b      	lsrs	r3, r3, #5
 800ba04:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ba08:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba0c:	f003 031f 	and.w	r3, r3, #31
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d104      	bne.n	800ba1e <USB_EPStartXfer+0x252>
 800ba14:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ba18:	3b01      	subs	r3, #1
 800ba1a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ba1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba20:	881b      	ldrh	r3, [r3, #0]
 800ba22:	b29a      	uxth	r2, r3
 800ba24:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	029b      	lsls	r3, r3, #10
 800ba2c:	b29b      	uxth	r3, r3
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	b29b      	uxth	r3, r3
 800ba32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba3a:	b29a      	uxth	r2, r3
 800ba3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba3e:	801a      	strh	r2, [r3, #0]
 800ba40:	e050      	b.n	800bae4 <USB_EPStartXfer+0x318>
 800ba42:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d10a      	bne.n	800ba60 <USB_EPStartXfer+0x294>
 800ba4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba4c:	881b      	ldrh	r3, [r3, #0]
 800ba4e:	b29b      	uxth	r3, r3
 800ba50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba58:	b29a      	uxth	r2, r3
 800ba5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba5c:	801a      	strh	r2, [r3, #0]
 800ba5e:	e041      	b.n	800bae4 <USB_EPStartXfer+0x318>
 800ba60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba64:	085b      	lsrs	r3, r3, #1
 800ba66:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ba6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ba6e:	f003 0301 	and.w	r3, r3, #1
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d004      	beq.n	800ba80 <USB_EPStartXfer+0x2b4>
 800ba76:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ba7a:	3301      	adds	r3, #1
 800ba7c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800ba80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba82:	881b      	ldrh	r3, [r3, #0]
 800ba84:	b29a      	uxth	r2, r3
 800ba86:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800ba8a:	b29b      	uxth	r3, r3
 800ba8c:	029b      	lsls	r3, r3, #10
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	4313      	orrs	r3, r2
 800ba92:	b29a      	uxth	r2, r3
 800ba94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba96:	801a      	strh	r2, [r3, #0]
 800ba98:	e024      	b.n	800bae4 <USB_EPStartXfer+0x318>
 800ba9a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ba9e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	785b      	ldrb	r3, [r3, #1]
 800baa6:	2b01      	cmp	r3, #1
 800baa8:	d11c      	bne.n	800bae4 <USB_EPStartXfer+0x318>
 800baaa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baae:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bab8:	b29b      	uxth	r3, r3
 800baba:	461a      	mov	r2, r3
 800babc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800babe:	4413      	add	r3, r2
 800bac0:	633b      	str	r3, [r7, #48]	; 0x30
 800bac2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bac6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800baca:	681b      	ldr	r3, [r3, #0]
 800bacc:	781b      	ldrb	r3, [r3, #0]
 800bace:	011a      	lsls	r2, r3, #4
 800bad0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800bad2:	4413      	add	r3, r2
 800bad4:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bad8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bada:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bade:	b29a      	uxth	r2, r3
 800bae0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bae2:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800bae4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bae8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	895b      	ldrh	r3, [r3, #10]
 800baf0:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800baf4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800baf8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	6959      	ldr	r1, [r3, #20]
 800bb00:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bb0a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bb0e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bb12:	6800      	ldr	r0, [r0, #0]
 800bb14:	f001 fb49 	bl	800d1aa <USB_WritePMA>
            ep->xfer_buff += len;
 800bb18:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb1c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb20:	681b      	ldr	r3, [r3, #0]
 800bb22:	695a      	ldr	r2, [r3, #20]
 800bb24:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb28:	441a      	add	r2, r3
 800bb2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bb36:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb3a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	6a1a      	ldr	r2, [r3, #32]
 800bb42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	691b      	ldr	r3, [r3, #16]
 800bb4e:	429a      	cmp	r2, r3
 800bb50:	d90f      	bls.n	800bb72 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800bb52:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb56:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	6a1a      	ldr	r2, [r3, #32]
 800bb5e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bb62:	1ad2      	subs	r2, r2, r3
 800bb64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb68:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	621a      	str	r2, [r3, #32]
 800bb70:	e00e      	b.n	800bb90 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800bb72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	6a1b      	ldr	r3, [r3, #32]
 800bb7e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800bb82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	2200      	movs	r2, #0
 800bb8e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bb90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bb94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	785b      	ldrb	r3, [r3, #1]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d177      	bne.n	800bc90 <USB_EPStartXfer+0x4c4>
 800bba0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bba4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	61bb      	str	r3, [r7, #24]
 800bbac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbb0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bbba:	b29b      	uxth	r3, r3
 800bbbc:	461a      	mov	r2, r3
 800bbbe:	69bb      	ldr	r3, [r7, #24]
 800bbc0:	4413      	add	r3, r2
 800bbc2:	61bb      	str	r3, [r7, #24]
 800bbc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bbc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bbcc:	681b      	ldr	r3, [r3, #0]
 800bbce:	781b      	ldrb	r3, [r3, #0]
 800bbd0:	011a      	lsls	r2, r3, #4
 800bbd2:	69bb      	ldr	r3, [r7, #24]
 800bbd4:	4413      	add	r3, r2
 800bbd6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bbda:	617b      	str	r3, [r7, #20]
 800bbdc:	697b      	ldr	r3, [r7, #20]
 800bbde:	881b      	ldrh	r3, [r3, #0]
 800bbe0:	b29b      	uxth	r3, r3
 800bbe2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbe6:	b29a      	uxth	r2, r3
 800bbe8:	697b      	ldr	r3, [r7, #20]
 800bbea:	801a      	strh	r2, [r3, #0]
 800bbec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbf0:	2b3e      	cmp	r3, #62	; 0x3e
 800bbf2:	d921      	bls.n	800bc38 <USB_EPStartXfer+0x46c>
 800bbf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bbf8:	095b      	lsrs	r3, r3, #5
 800bbfa:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bbfe:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc02:	f003 031f 	and.w	r3, r3, #31
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d104      	bne.n	800bc14 <USB_EPStartXfer+0x448>
 800bc0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc0e:	3b01      	subs	r3, #1
 800bc10:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bc14:	697b      	ldr	r3, [r7, #20]
 800bc16:	881b      	ldrh	r3, [r3, #0]
 800bc18:	b29a      	uxth	r2, r3
 800bc1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc1e:	b29b      	uxth	r3, r3
 800bc20:	029b      	lsls	r3, r3, #10
 800bc22:	b29b      	uxth	r3, r3
 800bc24:	4313      	orrs	r3, r2
 800bc26:	b29b      	uxth	r3, r3
 800bc28:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc2c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	697b      	ldr	r3, [r7, #20]
 800bc34:	801a      	strh	r2, [r3, #0]
 800bc36:	e056      	b.n	800bce6 <USB_EPStartXfer+0x51a>
 800bc38:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d10a      	bne.n	800bc56 <USB_EPStartXfer+0x48a>
 800bc40:	697b      	ldr	r3, [r7, #20]
 800bc42:	881b      	ldrh	r3, [r3, #0]
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc4e:	b29a      	uxth	r2, r3
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	801a      	strh	r2, [r3, #0]
 800bc54:	e047      	b.n	800bce6 <USB_EPStartXfer+0x51a>
 800bc56:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc5a:	085b      	lsrs	r3, r3, #1
 800bc5c:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bc60:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bc64:	f003 0301 	and.w	r3, r3, #1
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d004      	beq.n	800bc76 <USB_EPStartXfer+0x4aa>
 800bc6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc70:	3301      	adds	r3, #1
 800bc72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800bc76:	697b      	ldr	r3, [r7, #20]
 800bc78:	881b      	ldrh	r3, [r3, #0]
 800bc7a:	b29a      	uxth	r2, r3
 800bc7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bc80:	b29b      	uxth	r3, r3
 800bc82:	029b      	lsls	r3, r3, #10
 800bc84:	b29b      	uxth	r3, r3
 800bc86:	4313      	orrs	r3, r2
 800bc88:	b29a      	uxth	r2, r3
 800bc8a:	697b      	ldr	r3, [r7, #20]
 800bc8c:	801a      	strh	r2, [r3, #0]
 800bc8e:	e02a      	b.n	800bce6 <USB_EPStartXfer+0x51a>
 800bc90:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bc94:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	785b      	ldrb	r3, [r3, #1]
 800bc9c:	2b01      	cmp	r3, #1
 800bc9e:	d122      	bne.n	800bce6 <USB_EPStartXfer+0x51a>
 800bca0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bca4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bca8:	681b      	ldr	r3, [r3, #0]
 800bcaa:	623b      	str	r3, [r7, #32]
 800bcac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcb0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bcba:	b29b      	uxth	r3, r3
 800bcbc:	461a      	mov	r2, r3
 800bcbe:	6a3b      	ldr	r3, [r7, #32]
 800bcc0:	4413      	add	r3, r2
 800bcc2:	623b      	str	r3, [r7, #32]
 800bcc4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcc8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	781b      	ldrb	r3, [r3, #0]
 800bcd0:	011a      	lsls	r2, r3, #4
 800bcd2:	6a3b      	ldr	r3, [r7, #32]
 800bcd4:	4413      	add	r3, r2
 800bcd6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bcda:	61fb      	str	r3, [r7, #28]
 800bcdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bce0:	b29a      	uxth	r2, r3
 800bce2:	69fb      	ldr	r3, [r7, #28]
 800bce4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800bce6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	891b      	ldrh	r3, [r3, #8]
 800bcf2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bcf6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bcfa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bcfe:	681b      	ldr	r3, [r3, #0]
 800bd00:	6959      	ldr	r1, [r3, #20]
 800bd02:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd06:	b29b      	uxth	r3, r3
 800bd08:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800bd0c:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800bd10:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bd14:	6800      	ldr	r0, [r0, #0]
 800bd16:	f001 fa48 	bl	800d1aa <USB_WritePMA>
 800bd1a:	e3ee      	b.n	800c4fa <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bd1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	785b      	ldrb	r3, [r3, #1]
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d177      	bne.n	800be1c <USB_EPStartXfer+0x650>
 800bd2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	64bb      	str	r3, [r7, #72]	; 0x48
 800bd38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd3c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bd46:	b29b      	uxth	r3, r3
 800bd48:	461a      	mov	r2, r3
 800bd4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd4c:	4413      	add	r3, r2
 800bd4e:	64bb      	str	r3, [r7, #72]	; 0x48
 800bd50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bd54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	781b      	ldrb	r3, [r3, #0]
 800bd5c:	011a      	lsls	r2, r3, #4
 800bd5e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd60:	4413      	add	r3, r2
 800bd62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800bd66:	647b      	str	r3, [r7, #68]	; 0x44
 800bd68:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd6a:	881b      	ldrh	r3, [r3, #0]
 800bd6c:	b29b      	uxth	r3, r3
 800bd6e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bd72:	b29a      	uxth	r2, r3
 800bd74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bd76:	801a      	strh	r2, [r3, #0]
 800bd78:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd7c:	2b3e      	cmp	r3, #62	; 0x3e
 800bd7e:	d921      	bls.n	800bdc4 <USB_EPStartXfer+0x5f8>
 800bd80:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd84:	095b      	lsrs	r3, r3, #5
 800bd86:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bd8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bd8e:	f003 031f 	and.w	r3, r3, #31
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d104      	bne.n	800bda0 <USB_EPStartXfer+0x5d4>
 800bd96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bd9a:	3b01      	subs	r3, #1
 800bd9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bda0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bda2:	881b      	ldrh	r3, [r3, #0]
 800bda4:	b29a      	uxth	r2, r3
 800bda6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bdaa:	b29b      	uxth	r3, r3
 800bdac:	029b      	lsls	r3, r3, #10
 800bdae:	b29b      	uxth	r3, r3
 800bdb0:	4313      	orrs	r3, r2
 800bdb2:	b29b      	uxth	r3, r3
 800bdb4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdb8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdbc:	b29a      	uxth	r2, r3
 800bdbe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdc0:	801a      	strh	r2, [r3, #0]
 800bdc2:	e056      	b.n	800be72 <USB_EPStartXfer+0x6a6>
 800bdc4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d10a      	bne.n	800bde2 <USB_EPStartXfer+0x616>
 800bdcc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdce:	881b      	ldrh	r3, [r3, #0]
 800bdd0:	b29b      	uxth	r3, r3
 800bdd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bdd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bdda:	b29a      	uxth	r2, r3
 800bddc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800bdde:	801a      	strh	r2, [r3, #0]
 800bde0:	e047      	b.n	800be72 <USB_EPStartXfer+0x6a6>
 800bde2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bde6:	085b      	lsrs	r3, r3, #1
 800bde8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800bdec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bdf0:	f003 0301 	and.w	r3, r3, #1
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d004      	beq.n	800be02 <USB_EPStartXfer+0x636>
 800bdf8:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bdfc:	3301      	adds	r3, #1
 800bdfe:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800be02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be04:	881b      	ldrh	r3, [r3, #0]
 800be06:	b29a      	uxth	r2, r3
 800be08:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800be0c:	b29b      	uxth	r3, r3
 800be0e:	029b      	lsls	r3, r3, #10
 800be10:	b29b      	uxth	r3, r3
 800be12:	4313      	orrs	r3, r2
 800be14:	b29a      	uxth	r2, r3
 800be16:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be18:	801a      	strh	r2, [r3, #0]
 800be1a:	e02a      	b.n	800be72 <USB_EPStartXfer+0x6a6>
 800be1c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	785b      	ldrb	r3, [r3, #1]
 800be28:	2b01      	cmp	r3, #1
 800be2a:	d122      	bne.n	800be72 <USB_EPStartXfer+0x6a6>
 800be2c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be30:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	653b      	str	r3, [r7, #80]	; 0x50
 800be38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be3c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800be46:	b29b      	uxth	r3, r3
 800be48:	461a      	mov	r2, r3
 800be4a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be4c:	4413      	add	r3, r2
 800be4e:	653b      	str	r3, [r7, #80]	; 0x50
 800be50:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be54:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	781b      	ldrb	r3, [r3, #0]
 800be5c:	011a      	lsls	r2, r3, #4
 800be5e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800be60:	4413      	add	r3, r2
 800be62:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800be66:	64fb      	str	r3, [r7, #76]	; 0x4c
 800be68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be6c:	b29a      	uxth	r2, r3
 800be6e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be70:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800be72:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be76:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	891b      	ldrh	r3, [r3, #8]
 800be7e:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800be82:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800be86:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	6959      	ldr	r1, [r3, #20]
 800be8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800be92:	b29b      	uxth	r3, r3
 800be94:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800be98:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800be9c:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800bea0:	6800      	ldr	r0, [r0, #0]
 800bea2:	f001 f982 	bl	800d1aa <USB_WritePMA>
            ep->xfer_buff += len;
 800bea6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800beaa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	695a      	ldr	r2, [r3, #20]
 800beb2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800beb6:	441a      	add	r2, r3
 800beb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bebc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800bec4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bec8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	6a1a      	ldr	r2, [r3, #32]
 800bed0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bed4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	429a      	cmp	r2, r3
 800bede:	d90f      	bls.n	800bf00 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800bee0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bee4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	6a1a      	ldr	r2, [r3, #32]
 800beec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bef0:	1ad2      	subs	r2, r2, r3
 800bef2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bef6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	621a      	str	r2, [r3, #32]
 800befe:	e00e      	b.n	800bf1e <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800bf00:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf04:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf08:	681b      	ldr	r3, [r3, #0]
 800bf0a:	6a1b      	ldr	r3, [r3, #32]
 800bf0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
              ep->xfer_len_db = 0U;
 800bf10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	2200      	movs	r2, #0
 800bf1c:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bf1e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf22:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	643b      	str	r3, [r7, #64]	; 0x40
 800bf2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf2e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	785b      	ldrb	r3, [r3, #1]
 800bf36:	2b00      	cmp	r3, #0
 800bf38:	d177      	bne.n	800c02a <USB_EPStartXfer+0x85e>
 800bf3a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf3e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf46:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf4a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800bf54:	b29b      	uxth	r3, r3
 800bf56:	461a      	mov	r2, r3
 800bf58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf5a:	4413      	add	r3, r2
 800bf5c:	63bb      	str	r3, [r7, #56]	; 0x38
 800bf5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800bf62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	781b      	ldrb	r3, [r3, #0]
 800bf6a:	011a      	lsls	r2, r3, #4
 800bf6c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bf6e:	4413      	add	r3, r2
 800bf70:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800bf74:	637b      	str	r3, [r7, #52]	; 0x34
 800bf76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf78:	881b      	ldrh	r3, [r3, #0]
 800bf7a:	b29b      	uxth	r3, r3
 800bf7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bf80:	b29a      	uxth	r2, r3
 800bf82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bf84:	801a      	strh	r2, [r3, #0]
 800bf86:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf8a:	2b3e      	cmp	r3, #62	; 0x3e
 800bf8c:	d921      	bls.n	800bfd2 <USB_EPStartXfer+0x806>
 800bf8e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf92:	095b      	lsrs	r3, r3, #5
 800bf94:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bf98:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bf9c:	f003 031f 	and.w	r3, r3, #31
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d104      	bne.n	800bfae <USB_EPStartXfer+0x7e2>
 800bfa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bfae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfb0:	881b      	ldrh	r3, [r3, #0]
 800bfb2:	b29a      	uxth	r2, r3
 800bfb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfb8:	b29b      	uxth	r3, r3
 800bfba:	029b      	lsls	r3, r3, #10
 800bfbc:	b29b      	uxth	r3, r3
 800bfbe:	4313      	orrs	r3, r2
 800bfc0:	b29b      	uxth	r3, r3
 800bfc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfca:	b29a      	uxth	r2, r3
 800bfcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfce:	801a      	strh	r2, [r3, #0]
 800bfd0:	e050      	b.n	800c074 <USB_EPStartXfer+0x8a8>
 800bfd2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d10a      	bne.n	800bff0 <USB_EPStartXfer+0x824>
 800bfda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfdc:	881b      	ldrh	r3, [r3, #0]
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bfe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bfe8:	b29a      	uxth	r2, r3
 800bfea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800bfec:	801a      	strh	r2, [r3, #0]
 800bfee:	e041      	b.n	800c074 <USB_EPStartXfer+0x8a8>
 800bff0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bff4:	085b      	lsrs	r3, r3, #1
 800bff6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800bffa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800bffe:	f003 0301 	and.w	r3, r3, #1
 800c002:	2b00      	cmp	r3, #0
 800c004:	d004      	beq.n	800c010 <USB_EPStartXfer+0x844>
 800c006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c00a:	3301      	adds	r3, #1
 800c00c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800c010:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c012:	881b      	ldrh	r3, [r3, #0]
 800c014:	b29a      	uxth	r2, r3
 800c016:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c01a:	b29b      	uxth	r3, r3
 800c01c:	029b      	lsls	r3, r3, #10
 800c01e:	b29b      	uxth	r3, r3
 800c020:	4313      	orrs	r3, r2
 800c022:	b29a      	uxth	r2, r3
 800c024:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c026:	801a      	strh	r2, [r3, #0]
 800c028:	e024      	b.n	800c074 <USB_EPStartXfer+0x8a8>
 800c02a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c02e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	785b      	ldrb	r3, [r3, #1]
 800c036:	2b01      	cmp	r3, #1
 800c038:	d11c      	bne.n	800c074 <USB_EPStartXfer+0x8a8>
 800c03a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c03e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c048:	b29b      	uxth	r3, r3
 800c04a:	461a      	mov	r2, r3
 800c04c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c04e:	4413      	add	r3, r2
 800c050:	643b      	str	r3, [r7, #64]	; 0x40
 800c052:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c056:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	781b      	ldrb	r3, [r3, #0]
 800c05e:	011a      	lsls	r2, r3, #4
 800c060:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c062:	4413      	add	r3, r2
 800c064:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c068:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c06a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c06e:	b29a      	uxth	r2, r3
 800c070:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c072:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800c074:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c078:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c07c:	681b      	ldr	r3, [r3, #0]
 800c07e:	895b      	ldrh	r3, [r3, #10]
 800c080:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c084:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c088:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	6959      	ldr	r1, [r3, #20]
 800c090:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c094:	b29b      	uxth	r3, r3
 800c096:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c09a:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c09e:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c0a2:	6800      	ldr	r0, [r0, #0]
 800c0a4:	f001 f881 	bl	800d1aa <USB_WritePMA>
 800c0a8:	e227      	b.n	800c4fa <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800c0aa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0ae:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	6a1b      	ldr	r3, [r3, #32]
 800c0b6:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800c0ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0c2:	681a      	ldr	r2, [r3, #0]
 800c0c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0cc:	681b      	ldr	r3, [r3, #0]
 800c0ce:	781b      	ldrb	r3, [r3, #0]
 800c0d0:	009b      	lsls	r3, r3, #2
 800c0d2:	4413      	add	r3, r2
 800c0d4:	881b      	ldrh	r3, [r3, #0]
 800c0d6:	b29b      	uxth	r3, r3
 800c0d8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 800c0dc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c0e0:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 800c0e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c0ec:	681a      	ldr	r2, [r3, #0]
 800c0ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c0f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	009b      	lsls	r3, r3, #2
 800c0fc:	441a      	add	r2, r3
 800c0fe:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 800c102:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c106:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c10a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c10e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c112:	b29b      	uxth	r3, r3
 800c114:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800c116:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c11a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c122:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c126:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c130:	b29b      	uxth	r3, r3
 800c132:	461a      	mov	r2, r3
 800c134:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c136:	4413      	add	r3, r2
 800c138:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c13a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c13e:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	781b      	ldrb	r3, [r3, #0]
 800c146:	011a      	lsls	r2, r3, #4
 800c148:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c14a:	4413      	add	r3, r2
 800c14c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c150:	65bb      	str	r3, [r7, #88]	; 0x58
 800c152:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c156:	b29a      	uxth	r2, r3
 800c158:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800c15a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c15c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c160:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	891b      	ldrh	r3, [r3, #8]
 800c168:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c16c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c170:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	6959      	ldr	r1, [r3, #20]
 800c178:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c17c:	b29b      	uxth	r3, r3
 800c17e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c182:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c186:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c18a:	6800      	ldr	r0, [r0, #0]
 800c18c:	f001 f80d 	bl	800d1aa <USB_WritePMA>
 800c190:	e1b3      	b.n	800c4fa <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800c192:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c196:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	6a1a      	ldr	r2, [r3, #32]
 800c19e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c1a2:	1ad2      	subs	r2, r2, r3
 800c1a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800c1b0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1b4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1b8:	681a      	ldr	r2, [r3, #0]
 800c1ba:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1be:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	781b      	ldrb	r3, [r3, #0]
 800c1c6:	009b      	lsls	r3, r3, #2
 800c1c8:	4413      	add	r3, r2
 800c1ca:	881b      	ldrh	r3, [r3, #0]
 800c1cc:	b29b      	uxth	r3, r3
 800c1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	f000 80c6 	beq.w	800c364 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800c1d8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1dc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	673b      	str	r3, [r7, #112]	; 0x70
 800c1e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c1ec:	681b      	ldr	r3, [r3, #0]
 800c1ee:	785b      	ldrb	r3, [r3, #1]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d177      	bne.n	800c2e4 <USB_EPStartXfer+0xb18>
 800c1f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c1f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	66bb      	str	r3, [r7, #104]	; 0x68
 800c200:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c204:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c20e:	b29b      	uxth	r3, r3
 800c210:	461a      	mov	r2, r3
 800c212:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c214:	4413      	add	r3, r2
 800c216:	66bb      	str	r3, [r7, #104]	; 0x68
 800c218:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c21c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c220:	681b      	ldr	r3, [r3, #0]
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	011a      	lsls	r2, r3, #4
 800c226:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800c228:	4413      	add	r3, r2
 800c22a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c22e:	667b      	str	r3, [r7, #100]	; 0x64
 800c230:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c232:	881b      	ldrh	r3, [r3, #0]
 800c234:	b29b      	uxth	r3, r3
 800c236:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c23a:	b29a      	uxth	r2, r3
 800c23c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c23e:	801a      	strh	r2, [r3, #0]
 800c240:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c244:	2b3e      	cmp	r3, #62	; 0x3e
 800c246:	d921      	bls.n	800c28c <USB_EPStartXfer+0xac0>
 800c248:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c24c:	095b      	lsrs	r3, r3, #5
 800c24e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c252:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c256:	f003 031f 	and.w	r3, r3, #31
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d104      	bne.n	800c268 <USB_EPStartXfer+0xa9c>
 800c25e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c262:	3b01      	subs	r3, #1
 800c264:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c268:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c26a:	881b      	ldrh	r3, [r3, #0]
 800c26c:	b29a      	uxth	r2, r3
 800c26e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c272:	b29b      	uxth	r3, r3
 800c274:	029b      	lsls	r3, r3, #10
 800c276:	b29b      	uxth	r3, r3
 800c278:	4313      	orrs	r3, r2
 800c27a:	b29b      	uxth	r3, r3
 800c27c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c280:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c284:	b29a      	uxth	r2, r3
 800c286:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c288:	801a      	strh	r2, [r3, #0]
 800c28a:	e050      	b.n	800c32e <USB_EPStartXfer+0xb62>
 800c28c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c290:	2b00      	cmp	r3, #0
 800c292:	d10a      	bne.n	800c2aa <USB_EPStartXfer+0xade>
 800c294:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c296:	881b      	ldrh	r3, [r3, #0]
 800c298:	b29b      	uxth	r3, r3
 800c29a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c29e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c2a2:	b29a      	uxth	r2, r3
 800c2a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2a6:	801a      	strh	r2, [r3, #0]
 800c2a8:	e041      	b.n	800c32e <USB_EPStartXfer+0xb62>
 800c2aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2ae:	085b      	lsrs	r3, r3, #1
 800c2b0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c2b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c2b8:	f003 0301 	and.w	r3, r3, #1
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d004      	beq.n	800c2ca <USB_EPStartXfer+0xafe>
 800c2c0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c2c4:	3301      	adds	r3, #1
 800c2c6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800c2ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2cc:	881b      	ldrh	r3, [r3, #0]
 800c2ce:	b29a      	uxth	r2, r3
 800c2d0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800c2d4:	b29b      	uxth	r3, r3
 800c2d6:	029b      	lsls	r3, r3, #10
 800c2d8:	b29b      	uxth	r3, r3
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	b29a      	uxth	r2, r3
 800c2de:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c2e0:	801a      	strh	r2, [r3, #0]
 800c2e2:	e024      	b.n	800c32e <USB_EPStartXfer+0xb62>
 800c2e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2e8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c2ec:	681b      	ldr	r3, [r3, #0]
 800c2ee:	785b      	ldrb	r3, [r3, #1]
 800c2f0:	2b01      	cmp	r3, #1
 800c2f2:	d11c      	bne.n	800c32e <USB_EPStartXfer+0xb62>
 800c2f4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c2f8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c302:	b29b      	uxth	r3, r3
 800c304:	461a      	mov	r2, r3
 800c306:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c308:	4413      	add	r3, r2
 800c30a:	673b      	str	r3, [r7, #112]	; 0x70
 800c30c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c310:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	781b      	ldrb	r3, [r3, #0]
 800c318:	011a      	lsls	r2, r3, #4
 800c31a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c31c:	4413      	add	r3, r2
 800c31e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c322:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c324:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c328:	b29a      	uxth	r2, r3
 800c32a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800c32c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800c32e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c332:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	895b      	ldrh	r3, [r3, #10]
 800c33a:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c33e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c342:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	6959      	ldr	r1, [r3, #20]
 800c34a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c34e:	b29b      	uxth	r3, r3
 800c350:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c354:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c358:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c35c:	6800      	ldr	r0, [r0, #0]
 800c35e:	f000 ff24 	bl	800d1aa <USB_WritePMA>
 800c362:	e0ca      	b.n	800c4fa <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800c364:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c368:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	785b      	ldrb	r3, [r3, #1]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d177      	bne.n	800c464 <USB_EPStartXfer+0xc98>
 800c374:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c378:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c37c:	681b      	ldr	r3, [r3, #0]
 800c37e:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c380:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c384:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c38e:	b29b      	uxth	r3, r3
 800c390:	461a      	mov	r2, r3
 800c392:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c394:	4413      	add	r3, r2
 800c396:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c398:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c39c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	781b      	ldrb	r3, [r3, #0]
 800c3a4:	011a      	lsls	r2, r3, #4
 800c3a6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c3a8:	4413      	add	r3, r2
 800c3aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c3ae:	67bb      	str	r3, [r7, #120]	; 0x78
 800c3b0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3b2:	881b      	ldrh	r3, [r3, #0]
 800c3b4:	b29b      	uxth	r3, r3
 800c3b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c3ba:	b29a      	uxth	r2, r3
 800c3bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3be:	801a      	strh	r2, [r3, #0]
 800c3c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3c4:	2b3e      	cmp	r3, #62	; 0x3e
 800c3c6:	d921      	bls.n	800c40c <USB_EPStartXfer+0xc40>
 800c3c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3cc:	095b      	lsrs	r3, r3, #5
 800c3ce:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c3d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c3d6:	f003 031f 	and.w	r3, r3, #31
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d104      	bne.n	800c3e8 <USB_EPStartXfer+0xc1c>
 800c3de:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c3e2:	3b01      	subs	r3, #1
 800c3e4:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c3e8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c3ea:	881b      	ldrh	r3, [r3, #0]
 800c3ec:	b29a      	uxth	r2, r3
 800c3ee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c3f2:	b29b      	uxth	r3, r3
 800c3f4:	029b      	lsls	r3, r3, #10
 800c3f6:	b29b      	uxth	r3, r3
 800c3f8:	4313      	orrs	r3, r2
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c400:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c404:	b29a      	uxth	r2, r3
 800c406:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c408:	801a      	strh	r2, [r3, #0]
 800c40a:	e05c      	b.n	800c4c6 <USB_EPStartXfer+0xcfa>
 800c40c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c410:	2b00      	cmp	r3, #0
 800c412:	d10a      	bne.n	800c42a <USB_EPStartXfer+0xc5e>
 800c414:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c416:	881b      	ldrh	r3, [r3, #0]
 800c418:	b29b      	uxth	r3, r3
 800c41a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c41e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c422:	b29a      	uxth	r2, r3
 800c424:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c426:	801a      	strh	r2, [r3, #0]
 800c428:	e04d      	b.n	800c4c6 <USB_EPStartXfer+0xcfa>
 800c42a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c42e:	085b      	lsrs	r3, r3, #1
 800c430:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c434:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c438:	f003 0301 	and.w	r3, r3, #1
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d004      	beq.n	800c44a <USB_EPStartXfer+0xc7e>
 800c440:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c444:	3301      	adds	r3, #1
 800c446:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800c44a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c44c:	881b      	ldrh	r3, [r3, #0]
 800c44e:	b29a      	uxth	r2, r3
 800c450:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c454:	b29b      	uxth	r3, r3
 800c456:	029b      	lsls	r3, r3, #10
 800c458:	b29b      	uxth	r3, r3
 800c45a:	4313      	orrs	r3, r2
 800c45c:	b29a      	uxth	r2, r3
 800c45e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c460:	801a      	strh	r2, [r3, #0]
 800c462:	e030      	b.n	800c4c6 <USB_EPStartXfer+0xcfa>
 800c464:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c468:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	785b      	ldrb	r3, [r3, #1]
 800c470:	2b01      	cmp	r3, #1
 800c472:	d128      	bne.n	800c4c6 <USB_EPStartXfer+0xcfa>
 800c474:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c478:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c482:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c486:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c490:	b29b      	uxth	r3, r3
 800c492:	461a      	mov	r2, r3
 800c494:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c498:	4413      	add	r3, r2
 800c49a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c49e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4a2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	011a      	lsls	r2, r3, #4
 800c4ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c4b0:	4413      	add	r3, r2
 800c4b2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c4b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800c4ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4be:	b29a      	uxth	r2, r3
 800c4c0:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800c4c4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800c4c6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4ca:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4ce:	681b      	ldr	r3, [r3, #0]
 800c4d0:	891b      	ldrh	r3, [r3, #8]
 800c4d2:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800c4d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4da:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	6959      	ldr	r1, [r3, #20]
 800c4e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c4e6:	b29b      	uxth	r3, r3
 800c4e8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	; 0x76
 800c4ec:	f507 7084 	add.w	r0, r7, #264	; 0x108
 800c4f0:	f5a0 7082 	sub.w	r0, r0, #260	; 0x104
 800c4f4:	6800      	ldr	r0, [r0, #0]
 800c4f6:	f000 fe58 	bl	800d1aa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800c4fa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c4fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c502:	681a      	ldr	r2, [r3, #0]
 800c504:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c508:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	781b      	ldrb	r3, [r3, #0]
 800c510:	009b      	lsls	r3, r3, #2
 800c512:	4413      	add	r3, r2
 800c514:	881b      	ldrh	r3, [r3, #0]
 800c516:	b29b      	uxth	r3, r3
 800c518:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c51c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c520:	817b      	strh	r3, [r7, #10]
 800c522:	897b      	ldrh	r3, [r7, #10]
 800c524:	f083 0310 	eor.w	r3, r3, #16
 800c528:	817b      	strh	r3, [r7, #10]
 800c52a:	897b      	ldrh	r3, [r7, #10]
 800c52c:	f083 0320 	eor.w	r3, r3, #32
 800c530:	817b      	strh	r3, [r7, #10]
 800c532:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c536:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c53a:	681a      	ldr	r2, [r3, #0]
 800c53c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c540:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	781b      	ldrb	r3, [r3, #0]
 800c548:	009b      	lsls	r3, r3, #2
 800c54a:	441a      	add	r2, r3
 800c54c:	897b      	ldrh	r3, [r7, #10]
 800c54e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800c552:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800c556:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c55a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c55e:	b29b      	uxth	r3, r3
 800c560:	8013      	strh	r3, [r2, #0]
 800c562:	f000 bcde 	b.w	800cf22 <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800c566:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c56a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	7b1b      	ldrb	r3, [r3, #12]
 800c572:	2b00      	cmp	r3, #0
 800c574:	f040 80bb 	bne.w	800c6ee <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800c578:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c57c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c580:	681b      	ldr	r3, [r3, #0]
 800c582:	699a      	ldr	r2, [r3, #24]
 800c584:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c588:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	691b      	ldr	r3, [r3, #16]
 800c590:	429a      	cmp	r2, r3
 800c592:	d917      	bls.n	800c5c4 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800c594:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c598:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c59c:	681b      	ldr	r3, [r3, #0]
 800c59e:	691b      	ldr	r3, [r3, #16]
 800c5a0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len -= len;
 800c5a4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5a8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	699a      	ldr	r2, [r3, #24]
 800c5b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c5b4:	1ad2      	subs	r2, r2, r3
 800c5b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5ba:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	619a      	str	r2, [r3, #24]
 800c5c2:	e00e      	b.n	800c5e2 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800c5c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5cc:	681b      	ldr	r3, [r3, #0]
 800c5ce:	699b      	ldr	r3, [r3, #24]
 800c5d0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
        ep->xfer_len = 0U;
 800c5d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	2200      	movs	r2, #0
 800c5e0:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800c5e2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5e6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5ea:	681b      	ldr	r3, [r3, #0]
 800c5ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c5f0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c5f4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c5f8:	681b      	ldr	r3, [r3, #0]
 800c5fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c5fe:	b29b      	uxth	r3, r3
 800c600:	461a      	mov	r2, r3
 800c602:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c606:	4413      	add	r3, r2
 800c608:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800c60c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c610:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	781b      	ldrb	r3, [r3, #0]
 800c618:	011a      	lsls	r2, r3, #4
 800c61a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800c61e:	4413      	add	r3, r2
 800c620:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c624:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c628:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c62c:	881b      	ldrh	r3, [r3, #0]
 800c62e:	b29b      	uxth	r3, r3
 800c630:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c634:	b29a      	uxth	r2, r3
 800c636:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c63a:	801a      	strh	r2, [r3, #0]
 800c63c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c640:	2b3e      	cmp	r3, #62	; 0x3e
 800c642:	d924      	bls.n	800c68e <USB_EPStartXfer+0xec2>
 800c644:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c648:	095b      	lsrs	r3, r3, #5
 800c64a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c64e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c652:	f003 031f 	and.w	r3, r3, #31
 800c656:	2b00      	cmp	r3, #0
 800c658:	d104      	bne.n	800c664 <USB_EPStartXfer+0xe98>
 800c65a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c65e:	3b01      	subs	r3, #1
 800c660:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c664:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c668:	881b      	ldrh	r3, [r3, #0]
 800c66a:	b29a      	uxth	r2, r3
 800c66c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c670:	b29b      	uxth	r3, r3
 800c672:	029b      	lsls	r3, r3, #10
 800c674:	b29b      	uxth	r3, r3
 800c676:	4313      	orrs	r3, r2
 800c678:	b29b      	uxth	r3, r3
 800c67a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c67e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c682:	b29a      	uxth	r2, r3
 800c684:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c688:	801a      	strh	r2, [r3, #0]
 800c68a:	f000 bc10 	b.w	800ceae <USB_EPStartXfer+0x16e2>
 800c68e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c692:	2b00      	cmp	r3, #0
 800c694:	d10c      	bne.n	800c6b0 <USB_EPStartXfer+0xee4>
 800c696:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c69a:	881b      	ldrh	r3, [r3, #0]
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c6a2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c6a6:	b29a      	uxth	r2, r3
 800c6a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c6ac:	801a      	strh	r2, [r3, #0]
 800c6ae:	e3fe      	b.n	800ceae <USB_EPStartXfer+0x16e2>
 800c6b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6b4:	085b      	lsrs	r3, r3, #1
 800c6b6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c6ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800c6be:	f003 0301 	and.w	r3, r3, #1
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d004      	beq.n	800c6d0 <USB_EPStartXfer+0xf04>
 800c6c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c6ca:	3301      	adds	r3, #1
 800c6cc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800c6d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c6d4:	881b      	ldrh	r3, [r3, #0]
 800c6d6:	b29a      	uxth	r2, r3
 800c6d8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c6dc:	b29b      	uxth	r3, r3
 800c6de:	029b      	lsls	r3, r3, #10
 800c6e0:	b29b      	uxth	r3, r3
 800c6e2:	4313      	orrs	r3, r2
 800c6e4:	b29a      	uxth	r2, r3
 800c6e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c6ea:	801a      	strh	r2, [r3, #0]
 800c6ec:	e3df      	b.n	800ceae <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800c6ee:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c6f2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	78db      	ldrb	r3, [r3, #3]
 800c6fa:	2b02      	cmp	r3, #2
 800c6fc:	f040 8218 	bne.w	800cb30 <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800c700:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c704:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	785b      	ldrb	r3, [r3, #1]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	f040 809d 	bne.w	800c84c <USB_EPStartXfer+0x1080>
 800c712:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c716:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c720:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c724:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c728:	681b      	ldr	r3, [r3, #0]
 800c72a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c72e:	b29b      	uxth	r3, r3
 800c730:	461a      	mov	r2, r3
 800c732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c736:	4413      	add	r3, r2
 800c738:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c73c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c740:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c744:	681b      	ldr	r3, [r3, #0]
 800c746:	781b      	ldrb	r3, [r3, #0]
 800c748:	011a      	lsls	r2, r3, #4
 800c74a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c74e:	4413      	add	r3, r2
 800c750:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c754:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800c758:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c75c:	881b      	ldrh	r3, [r3, #0]
 800c75e:	b29b      	uxth	r3, r3
 800c760:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c764:	b29a      	uxth	r2, r3
 800c766:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c76a:	801a      	strh	r2, [r3, #0]
 800c76c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c770:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	691b      	ldr	r3, [r3, #16]
 800c778:	2b3e      	cmp	r3, #62	; 0x3e
 800c77a:	d92b      	bls.n	800c7d4 <USB_EPStartXfer+0x1008>
 800c77c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c780:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c784:	681b      	ldr	r3, [r3, #0]
 800c786:	691b      	ldr	r3, [r3, #16]
 800c788:	095b      	lsrs	r3, r3, #5
 800c78a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c78e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c792:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	691b      	ldr	r3, [r3, #16]
 800c79a:	f003 031f 	and.w	r3, r3, #31
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d104      	bne.n	800c7ac <USB_EPStartXfer+0xfe0>
 800c7a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c7a6:	3b01      	subs	r3, #1
 800c7a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c7ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7b0:	881b      	ldrh	r3, [r3, #0]
 800c7b2:	b29a      	uxth	r2, r3
 800c7b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c7b8:	b29b      	uxth	r3, r3
 800c7ba:	029b      	lsls	r3, r3, #10
 800c7bc:	b29b      	uxth	r3, r3
 800c7be:	4313      	orrs	r3, r2
 800c7c0:	b29b      	uxth	r3, r3
 800c7c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7ca:	b29a      	uxth	r2, r3
 800c7cc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7d0:	801a      	strh	r2, [r3, #0]
 800c7d2:	e070      	b.n	800c8b6 <USB_EPStartXfer+0x10ea>
 800c7d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c7d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d10c      	bne.n	800c7fe <USB_EPStartXfer+0x1032>
 800c7e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7e8:	881b      	ldrh	r3, [r3, #0]
 800c7ea:	b29b      	uxth	r3, r3
 800c7ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c7f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c7f4:	b29a      	uxth	r2, r3
 800c7f6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c7fa:	801a      	strh	r2, [r3, #0]
 800c7fc:	e05b      	b.n	800c8b6 <USB_EPStartXfer+0x10ea>
 800c7fe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c802:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	691b      	ldr	r3, [r3, #16]
 800c80a:	085b      	lsrs	r3, r3, #1
 800c80c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c810:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c814:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	691b      	ldr	r3, [r3, #16]
 800c81c:	f003 0301 	and.w	r3, r3, #1
 800c820:	2b00      	cmp	r3, #0
 800c822:	d004      	beq.n	800c82e <USB_EPStartXfer+0x1062>
 800c824:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c828:	3301      	adds	r3, #1
 800c82a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800c82e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c832:	881b      	ldrh	r3, [r3, #0]
 800c834:	b29a      	uxth	r2, r3
 800c836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c83a:	b29b      	uxth	r3, r3
 800c83c:	029b      	lsls	r3, r3, #10
 800c83e:	b29b      	uxth	r3, r3
 800c840:	4313      	orrs	r3, r2
 800c842:	b29a      	uxth	r2, r3
 800c844:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800c848:	801a      	strh	r2, [r3, #0]
 800c84a:	e034      	b.n	800c8b6 <USB_EPStartXfer+0x10ea>
 800c84c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c850:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	785b      	ldrb	r3, [r3, #1]
 800c858:	2b01      	cmp	r3, #1
 800c85a:	d12c      	bne.n	800c8b6 <USB_EPStartXfer+0x10ea>
 800c85c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c860:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c864:	681b      	ldr	r3, [r3, #0]
 800c866:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c86a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c86e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c878:	b29b      	uxth	r3, r3
 800c87a:	461a      	mov	r2, r3
 800c87c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c880:	4413      	add	r3, r2
 800c882:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c886:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c88a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	781b      	ldrb	r3, [r3, #0]
 800c892:	011a      	lsls	r2, r3, #4
 800c894:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800c898:	4413      	add	r3, r2
 800c89a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800c89e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c8a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8a6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	691b      	ldr	r3, [r3, #16]
 800c8ae:	b29a      	uxth	r2, r3
 800c8b0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800c8b4:	801a      	strh	r2, [r3, #0]
 800c8b6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8ba:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8be:	681b      	ldr	r3, [r3, #0]
 800c8c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c8c4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8c8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	785b      	ldrb	r3, [r3, #1]
 800c8d0:	2b00      	cmp	r3, #0
 800c8d2:	f040 809d 	bne.w	800ca10 <USB_EPStartXfer+0x1244>
 800c8d6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8da:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c8e4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c8e8:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c8fa:	4413      	add	r3, r2
 800c8fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c900:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c904:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c908:	681b      	ldr	r3, [r3, #0]
 800c90a:	781b      	ldrb	r3, [r3, #0]
 800c90c:	011a      	lsls	r2, r3, #4
 800c90e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c912:	4413      	add	r3, r2
 800c914:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800c918:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800c91c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c920:	881b      	ldrh	r3, [r3, #0]
 800c922:	b29b      	uxth	r3, r3
 800c924:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c928:	b29a      	uxth	r2, r3
 800c92a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c92e:	801a      	strh	r2, [r3, #0]
 800c930:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c934:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	691b      	ldr	r3, [r3, #16]
 800c93c:	2b3e      	cmp	r3, #62	; 0x3e
 800c93e:	d92b      	bls.n	800c998 <USB_EPStartXfer+0x11cc>
 800c940:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c944:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	691b      	ldr	r3, [r3, #16]
 800c94c:	095b      	lsrs	r3, r3, #5
 800c94e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c952:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c956:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	f003 031f 	and.w	r3, r3, #31
 800c962:	2b00      	cmp	r3, #0
 800c964:	d104      	bne.n	800c970 <USB_EPStartXfer+0x11a4>
 800c966:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c96a:	3b01      	subs	r3, #1
 800c96c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c970:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c974:	881b      	ldrh	r3, [r3, #0]
 800c976:	b29a      	uxth	r2, r3
 800c978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c97c:	b29b      	uxth	r3, r3
 800c97e:	029b      	lsls	r3, r3, #10
 800c980:	b29b      	uxth	r3, r3
 800c982:	4313      	orrs	r3, r2
 800c984:	b29b      	uxth	r3, r3
 800c986:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c98a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c98e:	b29a      	uxth	r2, r3
 800c990:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c994:	801a      	strh	r2, [r3, #0]
 800c996:	e069      	b.n	800ca6c <USB_EPStartXfer+0x12a0>
 800c998:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c99c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	691b      	ldr	r3, [r3, #16]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d10c      	bne.n	800c9c2 <USB_EPStartXfer+0x11f6>
 800c9a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c9ac:	881b      	ldrh	r3, [r3, #0]
 800c9ae:	b29b      	uxth	r3, r3
 800c9b0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c9b4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c9b8:	b29a      	uxth	r2, r3
 800c9ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c9be:	801a      	strh	r2, [r3, #0]
 800c9c0:	e054      	b.n	800ca6c <USB_EPStartXfer+0x12a0>
 800c9c2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	691b      	ldr	r3, [r3, #16]
 800c9ce:	085b      	lsrs	r3, r3, #1
 800c9d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c9d4:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800c9d8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	691b      	ldr	r3, [r3, #16]
 800c9e0:	f003 0301 	and.w	r3, r3, #1
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d004      	beq.n	800c9f2 <USB_EPStartXfer+0x1226>
 800c9e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9ec:	3301      	adds	r3, #1
 800c9ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800c9f2:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c9f6:	881b      	ldrh	r3, [r3, #0]
 800c9f8:	b29a      	uxth	r2, r3
 800c9fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c9fe:	b29b      	uxth	r3, r3
 800ca00:	029b      	lsls	r3, r3, #10
 800ca02:	b29b      	uxth	r3, r3
 800ca04:	4313      	orrs	r3, r2
 800ca06:	b29a      	uxth	r2, r3
 800ca08:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800ca0c:	801a      	strh	r2, [r3, #0]
 800ca0e:	e02d      	b.n	800ca6c <USB_EPStartXfer+0x12a0>
 800ca10:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca14:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	785b      	ldrb	r3, [r3, #1]
 800ca1c:	2b01      	cmp	r3, #1
 800ca1e:	d125      	bne.n	800ca6c <USB_EPStartXfer+0x12a0>
 800ca20:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca24:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ca2e:	b29b      	uxth	r3, r3
 800ca30:	461a      	mov	r2, r3
 800ca32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ca36:	4413      	add	r3, r2
 800ca38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ca3c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca40:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	781b      	ldrb	r3, [r3, #0]
 800ca48:	011a      	lsls	r2, r3, #4
 800ca4a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800ca4e:	4413      	add	r3, r2
 800ca50:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ca54:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800ca58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca5c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	691b      	ldr	r3, [r3, #16]
 800ca64:	b29a      	uxth	r2, r3
 800ca66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800ca6a:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800ca6c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca70:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca74:	681b      	ldr	r3, [r3, #0]
 800ca76:	69db      	ldr	r3, [r3, #28]
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	f000 8218 	beq.w	800ceae <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800ca7e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca82:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ca86:	681a      	ldr	r2, [r3, #0]
 800ca88:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ca8c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	781b      	ldrb	r3, [r3, #0]
 800ca94:	009b      	lsls	r3, r3, #2
 800ca96:	4413      	add	r3, r2
 800ca98:	881b      	ldrh	r3, [r3, #0]
 800ca9a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800ca9e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800caa2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d005      	beq.n	800cab6 <USB_EPStartXfer+0x12ea>
 800caaa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800caae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d10d      	bne.n	800cad2 <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800cab6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800caba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	f040 81f5 	bne.w	800ceae <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800cac4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 800cac8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cacc:	2b00      	cmp	r3, #0
 800cace:	f040 81ee 	bne.w	800ceae <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800cad2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cad6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cada:	681a      	ldr	r2, [r3, #0]
 800cadc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cae0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	781b      	ldrb	r3, [r3, #0]
 800cae8:	009b      	lsls	r3, r3, #2
 800caea:	4413      	add	r3, r2
 800caec:	881b      	ldrh	r3, [r3, #0]
 800caee:	b29b      	uxth	r3, r3
 800caf0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800caf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800caf8:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800cafc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb00:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cb04:	681a      	ldr	r2, [r3, #0]
 800cb06:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb0a:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	009b      	lsls	r3, r3, #2
 800cb14:	441a      	add	r2, r3
 800cb16:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800cb1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cb1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cb22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cb26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800cb2a:	b29b      	uxth	r3, r3
 800cb2c:	8013      	strh	r3, [r2, #0]
 800cb2e:	e1be      	b.n	800ceae <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800cb30:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb34:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	78db      	ldrb	r3, [r3, #3]
 800cb3c:	2b01      	cmp	r3, #1
 800cb3e:	f040 81b4 	bne.w	800ceaa <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800cb42:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb46:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	699a      	ldr	r2, [r3, #24]
 800cb4e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb52:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb56:	681b      	ldr	r3, [r3, #0]
 800cb58:	691b      	ldr	r3, [r3, #16]
 800cb5a:	429a      	cmp	r2, r3
 800cb5c:	d917      	bls.n	800cb8e <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800cb5e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb62:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	691b      	ldr	r3, [r3, #16]
 800cb6a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len -= len;
 800cb6e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb72:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb76:	681b      	ldr	r3, [r3, #0]
 800cb78:	699a      	ldr	r2, [r3, #24]
 800cb7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cb7e:	1ad2      	subs	r2, r2, r3
 800cb80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb88:	681b      	ldr	r3, [r3, #0]
 800cb8a:	619a      	str	r2, [r3, #24]
 800cb8c:	e00e      	b.n	800cbac <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800cb8e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cb92:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	699b      	ldr	r3, [r3, #24]
 800cb9a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
          ep->xfer_len = 0U;
 800cb9e:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cba2:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2200      	movs	r2, #0
 800cbaa:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800cbac:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbb0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	785b      	ldrb	r3, [r3, #1]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	f040 8085 	bne.w	800ccc8 <USB_EPStartXfer+0x14fc>
 800cbbe:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbc2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cbcc:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbd0:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cbda:	b29b      	uxth	r3, r3
 800cbdc:	461a      	mov	r2, r3
 800cbde:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800cbe2:	4413      	add	r3, r2
 800cbe4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800cbe8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cbec:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	781b      	ldrb	r3, [r3, #0]
 800cbf4:	011a      	lsls	r2, r3, #4
 800cbf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800cbfa:	4413      	add	r3, r2
 800cbfc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cc00:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800cc04:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc08:	881b      	ldrh	r3, [r3, #0]
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cc10:	b29a      	uxth	r2, r3
 800cc12:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc16:	801a      	strh	r2, [r3, #0]
 800cc18:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc1c:	2b3e      	cmp	r3, #62	; 0x3e
 800cc1e:	d923      	bls.n	800cc68 <USB_EPStartXfer+0x149c>
 800cc20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc24:	095b      	lsrs	r3, r3, #5
 800cc26:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc2a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc2e:	f003 031f 	and.w	r3, r3, #31
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d104      	bne.n	800cc40 <USB_EPStartXfer+0x1474>
 800cc36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc44:	881b      	ldrh	r3, [r3, #0]
 800cc46:	b29a      	uxth	r2, r3
 800cc48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cc4c:	b29b      	uxth	r3, r3
 800cc4e:	029b      	lsls	r3, r3, #10
 800cc50:	b29b      	uxth	r3, r3
 800cc52:	4313      	orrs	r3, r2
 800cc54:	b29b      	uxth	r3, r3
 800cc56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc5e:	b29a      	uxth	r2, r3
 800cc60:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc64:	801a      	strh	r2, [r3, #0]
 800cc66:	e060      	b.n	800cd2a <USB_EPStartXfer+0x155e>
 800cc68:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d10c      	bne.n	800cc8a <USB_EPStartXfer+0x14be>
 800cc70:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc74:	881b      	ldrh	r3, [r3, #0]
 800cc76:	b29b      	uxth	r3, r3
 800cc78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cc7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cc80:	b29a      	uxth	r2, r3
 800cc82:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800cc86:	801a      	strh	r2, [r3, #0]
 800cc88:	e04f      	b.n	800cd2a <USB_EPStartXfer+0x155e>
 800cc8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc8e:	085b      	lsrs	r3, r3, #1
 800cc90:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800cc94:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cc98:	f003 0301 	and.w	r3, r3, #1
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d004      	beq.n	800ccaa <USB_EPStartXfer+0x14de>
 800cca0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800cca4:	3301      	adds	r3, #1
 800cca6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800ccaa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ccae:	881b      	ldrh	r3, [r3, #0]
 800ccb0:	b29a      	uxth	r2, r3
 800ccb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ccb6:	b29b      	uxth	r3, r3
 800ccb8:	029b      	lsls	r3, r3, #10
 800ccba:	b29b      	uxth	r3, r3
 800ccbc:	4313      	orrs	r3, r2
 800ccbe:	b29a      	uxth	r2, r3
 800ccc0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800ccc4:	801a      	strh	r2, [r3, #0]
 800ccc6:	e030      	b.n	800cd2a <USB_EPStartXfer+0x155e>
 800ccc8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cccc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	785b      	ldrb	r3, [r3, #1]
 800ccd4:	2b01      	cmp	r3, #1
 800ccd6:	d128      	bne.n	800cd2a <USB_EPStartXfer+0x155e>
 800ccd8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccdc:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cce0:	681b      	ldr	r3, [r3, #0]
 800cce2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cce6:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ccea:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ccee:	681b      	ldr	r3, [r3, #0]
 800ccf0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	461a      	mov	r2, r3
 800ccf8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800ccfc:	4413      	add	r3, r2
 800ccfe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800cd02:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd06:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	781b      	ldrb	r3, [r3, #0]
 800cd0e:	011a      	lsls	r2, r3, #4
 800cd10:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800cd14:	4413      	add	r3, r2
 800cd16:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800cd1a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800cd1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cd22:	b29a      	uxth	r2, r3
 800cd24:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800cd28:	801a      	strh	r2, [r3, #0]
 800cd2a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd2e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd32:	681b      	ldr	r3, [r3, #0]
 800cd34:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800cd38:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd3c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd40:	681b      	ldr	r3, [r3, #0]
 800cd42:	785b      	ldrb	r3, [r3, #1]
 800cd44:	2b00      	cmp	r3, #0
 800cd46:	f040 8085 	bne.w	800ce54 <USB_EPStartXfer+0x1688>
 800cd4a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd4e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800cd58:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd5c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800cd66:	b29b      	uxth	r3, r3
 800cd68:	461a      	mov	r2, r3
 800cd6a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cd6e:	4413      	add	r3, r2
 800cd70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800cd74:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cd78:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	781b      	ldrb	r3, [r3, #0]
 800cd80:	011a      	lsls	r2, r3, #4
 800cd82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800cd86:	4413      	add	r3, r2
 800cd88:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800cd8c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800cd90:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cd94:	881b      	ldrh	r3, [r3, #0]
 800cd96:	b29b      	uxth	r3, r3
 800cd98:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800cd9c:	b29a      	uxth	r2, r3
 800cd9e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cda2:	801a      	strh	r2, [r3, #0]
 800cda4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cda8:	2b3e      	cmp	r3, #62	; 0x3e
 800cdaa:	d923      	bls.n	800cdf4 <USB_EPStartXfer+0x1628>
 800cdac:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdb0:	095b      	lsrs	r3, r3, #5
 800cdb2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cdb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdba:	f003 031f 	and.w	r3, r3, #31
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	d104      	bne.n	800cdcc <USB_EPStartXfer+0x1600>
 800cdc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cdc6:	3b01      	subs	r3, #1
 800cdc8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800cdcc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cdd0:	881b      	ldrh	r3, [r3, #0]
 800cdd2:	b29a      	uxth	r2, r3
 800cdd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800cdd8:	b29b      	uxth	r3, r3
 800cdda:	029b      	lsls	r3, r3, #10
 800cddc:	b29b      	uxth	r3, r3
 800cdde:	4313      	orrs	r3, r2
 800cde0:	b29b      	uxth	r3, r3
 800cde2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800cde6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800cdea:	b29a      	uxth	r2, r3
 800cdec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800cdf0:	801a      	strh	r2, [r3, #0]
 800cdf2:	e05c      	b.n	800ceae <USB_EPStartXfer+0x16e2>
 800cdf4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d10c      	bne.n	800ce16 <USB_EPStartXfer+0x164a>
 800cdfc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ce00:	881b      	ldrh	r3, [r3, #0]
 800ce02:	b29b      	uxth	r3, r3
 800ce04:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ce08:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ce0c:	b29a      	uxth	r2, r3
 800ce0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ce12:	801a      	strh	r2, [r3, #0]
 800ce14:	e04b      	b.n	800ceae <USB_EPStartXfer+0x16e2>
 800ce16:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce1a:	085b      	lsrs	r3, r3, #1
 800ce1c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ce20:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800ce24:	f003 0301 	and.w	r3, r3, #1
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d004      	beq.n	800ce36 <USB_EPStartXfer+0x166a>
 800ce2c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ce30:	3301      	adds	r3, #1
 800ce32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800ce36:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ce3a:	881b      	ldrh	r3, [r3, #0]
 800ce3c:	b29a      	uxth	r2, r3
 800ce3e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ce42:	b29b      	uxth	r3, r3
 800ce44:	029b      	lsls	r3, r3, #10
 800ce46:	b29b      	uxth	r3, r3
 800ce48:	4313      	orrs	r3, r2
 800ce4a:	b29a      	uxth	r2, r3
 800ce4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800ce50:	801a      	strh	r2, [r3, #0]
 800ce52:	e02c      	b.n	800ceae <USB_EPStartXfer+0x16e2>
 800ce54:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce58:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	785b      	ldrb	r3, [r3, #1]
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	d124      	bne.n	800ceae <USB_EPStartXfer+0x16e2>
 800ce64:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce68:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800ce72:	b29b      	uxth	r3, r3
 800ce74:	461a      	mov	r2, r3
 800ce76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ce7a:	4413      	add	r3, r2
 800ce7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ce80:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ce84:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	781b      	ldrb	r3, [r3, #0]
 800ce8c:	011a      	lsls	r2, r3, #4
 800ce8e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800ce92:	4413      	add	r3, r2
 800ce94:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800ce98:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800ce9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800cea0:	b29a      	uxth	r2, r3
 800cea2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800cea6:	801a      	strh	r2, [r3, #0]
 800cea8:	e001      	b.n	800ceae <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 800ceaa:	2301      	movs	r3, #1
 800ceac:	e03a      	b.n	800cf24 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ceae:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800ceb2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800ceb6:	681a      	ldr	r2, [r3, #0]
 800ceb8:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cebc:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	781b      	ldrb	r3, [r3, #0]
 800cec4:	009b      	lsls	r3, r3, #2
 800cec6:	4413      	add	r3, r2
 800cec8:	881b      	ldrh	r3, [r3, #0]
 800ceca:	b29b      	uxth	r3, r3
 800cecc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ced0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ced4:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800ced8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cedc:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cee0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800cee4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cee8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800ceec:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 800cef0:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cef4:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800cef8:	681a      	ldr	r2, [r3, #0]
 800cefa:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800cefe:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	781b      	ldrb	r3, [r3, #0]
 800cf06:	009b      	lsls	r3, r3, #2
 800cf08:	441a      	add	r2, r3
 800cf0a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800cf0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf1e:	b29b      	uxth	r3, r3
 800cf20:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800cf22:	2300      	movs	r3, #0
}
 800cf24:	4618      	mov	r0, r3
 800cf26:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800cf2a:	46bd      	mov	sp, r7
 800cf2c:	bd80      	pop	{r7, pc}

0800cf2e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cf2e:	b480      	push	{r7}
 800cf30:	b085      	sub	sp, #20
 800cf32:	af00      	add	r7, sp, #0
 800cf34:	6078      	str	r0, [r7, #4]
 800cf36:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	785b      	ldrb	r3, [r3, #1]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d020      	beq.n	800cf82 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800cf40:	687a      	ldr	r2, [r7, #4]
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	781b      	ldrb	r3, [r3, #0]
 800cf46:	009b      	lsls	r3, r3, #2
 800cf48:	4413      	add	r3, r2
 800cf4a:	881b      	ldrh	r3, [r3, #0]
 800cf4c:	b29b      	uxth	r3, r3
 800cf4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cf52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cf56:	81bb      	strh	r3, [r7, #12]
 800cf58:	89bb      	ldrh	r3, [r7, #12]
 800cf5a:	f083 0310 	eor.w	r3, r3, #16
 800cf5e:	81bb      	strh	r3, [r7, #12]
 800cf60:	687a      	ldr	r2, [r7, #4]
 800cf62:	683b      	ldr	r3, [r7, #0]
 800cf64:	781b      	ldrb	r3, [r3, #0]
 800cf66:	009b      	lsls	r3, r3, #2
 800cf68:	441a      	add	r2, r3
 800cf6a:	89bb      	ldrh	r3, [r7, #12]
 800cf6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cf70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cf74:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cf78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cf7c:	b29b      	uxth	r3, r3
 800cf7e:	8013      	strh	r3, [r2, #0]
 800cf80:	e01f      	b.n	800cfc2 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800cf82:	687a      	ldr	r2, [r7, #4]
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	781b      	ldrb	r3, [r3, #0]
 800cf88:	009b      	lsls	r3, r3, #2
 800cf8a:	4413      	add	r3, r2
 800cf8c:	881b      	ldrh	r3, [r3, #0]
 800cf8e:	b29b      	uxth	r3, r3
 800cf90:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cf94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf98:	81fb      	strh	r3, [r7, #14]
 800cf9a:	89fb      	ldrh	r3, [r7, #14]
 800cf9c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800cfa0:	81fb      	strh	r3, [r7, #14]
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	441a      	add	r2, r3
 800cfac:	89fb      	ldrh	r3, [r7, #14]
 800cfae:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800cfb2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800cfb6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cfba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800cfc2:	2300      	movs	r3, #0
}
 800cfc4:	4618      	mov	r0, r3
 800cfc6:	3714      	adds	r7, #20
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bc80      	pop	{r7}
 800cfcc:	4770      	bx	lr

0800cfce <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800cfce:	b480      	push	{r7}
 800cfd0:	b087      	sub	sp, #28
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	6078      	str	r0, [r7, #4]
 800cfd6:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	7b1b      	ldrb	r3, [r3, #12]
 800cfdc:	2b00      	cmp	r3, #0
 800cfde:	f040 809d 	bne.w	800d11c <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800cfe2:	683b      	ldr	r3, [r7, #0]
 800cfe4:	785b      	ldrb	r3, [r3, #1]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d04c      	beq.n	800d084 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cfea:	687a      	ldr	r2, [r7, #4]
 800cfec:	683b      	ldr	r3, [r7, #0]
 800cfee:	781b      	ldrb	r3, [r3, #0]
 800cff0:	009b      	lsls	r3, r3, #2
 800cff2:	4413      	add	r3, r2
 800cff4:	881b      	ldrh	r3, [r3, #0]
 800cff6:	823b      	strh	r3, [r7, #16]
 800cff8:	8a3b      	ldrh	r3, [r7, #16]
 800cffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d01b      	beq.n	800d03a <USB_EPClearStall+0x6c>
 800d002:	687a      	ldr	r2, [r7, #4]
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	781b      	ldrb	r3, [r3, #0]
 800d008:	009b      	lsls	r3, r3, #2
 800d00a:	4413      	add	r3, r2
 800d00c:	881b      	ldrh	r3, [r3, #0]
 800d00e:	b29b      	uxth	r3, r3
 800d010:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d014:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d018:	81fb      	strh	r3, [r7, #14]
 800d01a:	687a      	ldr	r2, [r7, #4]
 800d01c:	683b      	ldr	r3, [r7, #0]
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	009b      	lsls	r3, r3, #2
 800d022:	441a      	add	r2, r3
 800d024:	89fb      	ldrh	r3, [r7, #14]
 800d026:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d02a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d02e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d032:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800d036:	b29b      	uxth	r3, r3
 800d038:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800d03a:	683b      	ldr	r3, [r7, #0]
 800d03c:	78db      	ldrb	r3, [r3, #3]
 800d03e:	2b01      	cmp	r3, #1
 800d040:	d06c      	beq.n	800d11c <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800d042:	687a      	ldr	r2, [r7, #4]
 800d044:	683b      	ldr	r3, [r7, #0]
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	009b      	lsls	r3, r3, #2
 800d04a:	4413      	add	r3, r2
 800d04c:	881b      	ldrh	r3, [r3, #0]
 800d04e:	b29b      	uxth	r3, r3
 800d050:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d054:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d058:	81bb      	strh	r3, [r7, #12]
 800d05a:	89bb      	ldrh	r3, [r7, #12]
 800d05c:	f083 0320 	eor.w	r3, r3, #32
 800d060:	81bb      	strh	r3, [r7, #12]
 800d062:	687a      	ldr	r2, [r7, #4]
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	441a      	add	r2, r3
 800d06c:	89bb      	ldrh	r3, [r7, #12]
 800d06e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d072:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d07a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d07e:	b29b      	uxth	r3, r3
 800d080:	8013      	strh	r3, [r2, #0]
 800d082:	e04b      	b.n	800d11c <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d084:	687a      	ldr	r2, [r7, #4]
 800d086:	683b      	ldr	r3, [r7, #0]
 800d088:	781b      	ldrb	r3, [r3, #0]
 800d08a:	009b      	lsls	r3, r3, #2
 800d08c:	4413      	add	r3, r2
 800d08e:	881b      	ldrh	r3, [r3, #0]
 800d090:	82fb      	strh	r3, [r7, #22]
 800d092:	8afb      	ldrh	r3, [r7, #22]
 800d094:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d01b      	beq.n	800d0d4 <USB_EPClearStall+0x106>
 800d09c:	687a      	ldr	r2, [r7, #4]
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	781b      	ldrb	r3, [r3, #0]
 800d0a2:	009b      	lsls	r3, r3, #2
 800d0a4:	4413      	add	r3, r2
 800d0a6:	881b      	ldrh	r3, [r3, #0]
 800d0a8:	b29b      	uxth	r3, r3
 800d0aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d0ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d0b2:	82bb      	strh	r3, [r7, #20]
 800d0b4:	687a      	ldr	r2, [r7, #4]
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	781b      	ldrb	r3, [r3, #0]
 800d0ba:	009b      	lsls	r3, r3, #2
 800d0bc:	441a      	add	r2, r3
 800d0be:	8abb      	ldrh	r3, [r7, #20]
 800d0c0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d0c4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d0c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800d0cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d0d0:	b29b      	uxth	r3, r3
 800d0d2:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	009b      	lsls	r3, r3, #2
 800d0dc:	4413      	add	r3, r2
 800d0de:	881b      	ldrh	r3, [r3, #0]
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d0e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d0ea:	827b      	strh	r3, [r7, #18]
 800d0ec:	8a7b      	ldrh	r3, [r7, #18]
 800d0ee:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800d0f2:	827b      	strh	r3, [r7, #18]
 800d0f4:	8a7b      	ldrh	r3, [r7, #18]
 800d0f6:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800d0fa:	827b      	strh	r3, [r7, #18]
 800d0fc:	687a      	ldr	r2, [r7, #4]
 800d0fe:	683b      	ldr	r3, [r7, #0]
 800d100:	781b      	ldrb	r3, [r3, #0]
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	441a      	add	r2, r3
 800d106:	8a7b      	ldrh	r3, [r7, #18]
 800d108:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800d10c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800d110:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d114:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d118:	b29b      	uxth	r3, r3
 800d11a:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800d11c:	2300      	movs	r3, #0
}
 800d11e:	4618      	mov	r0, r3
 800d120:	371c      	adds	r7, #28
 800d122:	46bd      	mov	sp, r7
 800d124:	bc80      	pop	{r7}
 800d126:	4770      	bx	lr

0800d128 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	6078      	str	r0, [r7, #4]
 800d130:	460b      	mov	r3, r1
 800d132:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800d134:	78fb      	ldrb	r3, [r7, #3]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d103      	bne.n	800d142 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800d13a:	687b      	ldr	r3, [r7, #4]
 800d13c:	2280      	movs	r2, #128	; 0x80
 800d13e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	370c      	adds	r7, #12
 800d148:	46bd      	mov	sp, r7
 800d14a:	bc80      	pop	{r7}
 800d14c:	4770      	bx	lr

0800d14e <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800d14e:	b480      	push	{r7}
 800d150:	b083      	sub	sp, #12
 800d152:	af00      	add	r7, sp, #0
 800d154:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d156:	2300      	movs	r3, #0
}
 800d158:	4618      	mov	r0, r3
 800d15a:	370c      	adds	r7, #12
 800d15c:	46bd      	mov	sp, r7
 800d15e:	bc80      	pop	{r7}
 800d160:	4770      	bx	lr

0800d162 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800d162:	b480      	push	{r7}
 800d164:	b083      	sub	sp, #12
 800d166:	af00      	add	r7, sp, #0
 800d168:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800d16a:	2300      	movs	r3, #0
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	370c      	adds	r7, #12
 800d170:	46bd      	mov	sp, r7
 800d172:	bc80      	pop	{r7}
 800d174:	4770      	bx	lr

0800d176 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800d176:	b480      	push	{r7}
 800d178:	b085      	sub	sp, #20
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800d184:	b29b      	uxth	r3, r3
 800d186:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800d188:	68fb      	ldr	r3, [r7, #12]
}
 800d18a:	4618      	mov	r0, r3
 800d18c:	3714      	adds	r7, #20
 800d18e:	46bd      	mov	sp, r7
 800d190:	bc80      	pop	{r7}
 800d192:	4770      	bx	lr

0800d194 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800d194:	b480      	push	{r7}
 800d196:	b083      	sub	sp, #12
 800d198:	af00      	add	r7, sp, #0
 800d19a:	6078      	str	r0, [r7, #4]
 800d19c:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bc80      	pop	{r7}
 800d1a8:	4770      	bx	lr

0800d1aa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d1aa:	b480      	push	{r7}
 800d1ac:	b08b      	sub	sp, #44	; 0x2c
 800d1ae:	af00      	add	r7, sp, #0
 800d1b0:	60f8      	str	r0, [r7, #12]
 800d1b2:	60b9      	str	r1, [r7, #8]
 800d1b4:	4611      	mov	r1, r2
 800d1b6:	461a      	mov	r2, r3
 800d1b8:	460b      	mov	r3, r1
 800d1ba:	80fb      	strh	r3, [r7, #6]
 800d1bc:	4613      	mov	r3, r2
 800d1be:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800d1c0:	88bb      	ldrh	r3, [r7, #4]
 800d1c2:	3301      	adds	r3, #1
 800d1c4:	085b      	lsrs	r3, r3, #1
 800d1c6:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d1cc:	68bb      	ldr	r3, [r7, #8]
 800d1ce:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d1d0:	88fb      	ldrh	r3, [r7, #6]
 800d1d2:	005a      	lsls	r2, r3, #1
 800d1d4:	697b      	ldr	r3, [r7, #20]
 800d1d6:	4413      	add	r3, r2
 800d1d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d1dc:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d1de:	69bb      	ldr	r3, [r7, #24]
 800d1e0:	627b      	str	r3, [r7, #36]	; 0x24
 800d1e2:	e01e      	b.n	800d222 <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 800d1e4:	69fb      	ldr	r3, [r7, #28]
 800d1e6:	781b      	ldrb	r3, [r3, #0]
 800d1e8:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800d1ea:	69fb      	ldr	r3, [r7, #28]
 800d1ec:	3301      	adds	r3, #1
 800d1ee:	781b      	ldrb	r3, [r3, #0]
 800d1f0:	021b      	lsls	r3, r3, #8
 800d1f2:	b21a      	sxth	r2, r3
 800d1f4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800d1f8:	4313      	orrs	r3, r2
 800d1fa:	b21b      	sxth	r3, r3
 800d1fc:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800d1fe:	6a3b      	ldr	r3, [r7, #32]
 800d200:	8a7a      	ldrh	r2, [r7, #18]
 800d202:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800d204:	6a3b      	ldr	r3, [r7, #32]
 800d206:	3302      	adds	r3, #2
 800d208:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 800d20a:	6a3b      	ldr	r3, [r7, #32]
 800d20c:	3302      	adds	r3, #2
 800d20e:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 800d210:	69fb      	ldr	r3, [r7, #28]
 800d212:	3301      	adds	r3, #1
 800d214:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800d216:	69fb      	ldr	r3, [r7, #28]
 800d218:	3301      	adds	r3, #1
 800d21a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800d21c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d21e:	3b01      	subs	r3, #1
 800d220:	627b      	str	r3, [r7, #36]	; 0x24
 800d222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d224:	2b00      	cmp	r3, #0
 800d226:	d1dd      	bne.n	800d1e4 <USB_WritePMA+0x3a>
  }
}
 800d228:	bf00      	nop
 800d22a:	bf00      	nop
 800d22c:	372c      	adds	r7, #44	; 0x2c
 800d22e:	46bd      	mov	sp, r7
 800d230:	bc80      	pop	{r7}
 800d232:	4770      	bx	lr

0800d234 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800d234:	b480      	push	{r7}
 800d236:	b08b      	sub	sp, #44	; 0x2c
 800d238:	af00      	add	r7, sp, #0
 800d23a:	60f8      	str	r0, [r7, #12]
 800d23c:	60b9      	str	r1, [r7, #8]
 800d23e:	4611      	mov	r1, r2
 800d240:	461a      	mov	r2, r3
 800d242:	460b      	mov	r3, r1
 800d244:	80fb      	strh	r3, [r7, #6]
 800d246:	4613      	mov	r3, r2
 800d248:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800d24a:	88bb      	ldrh	r3, [r7, #4]
 800d24c:	085b      	lsrs	r3, r3, #1
 800d24e:	b29b      	uxth	r3, r3
 800d250:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800d25a:	88fb      	ldrh	r3, [r7, #6]
 800d25c:	005a      	lsls	r2, r3, #1
 800d25e:	697b      	ldr	r3, [r7, #20]
 800d260:	4413      	add	r3, r2
 800d262:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d266:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800d268:	69bb      	ldr	r3, [r7, #24]
 800d26a:	627b      	str	r3, [r7, #36]	; 0x24
 800d26c:	e01b      	b.n	800d2a6 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800d26e:	6a3b      	ldr	r3, [r7, #32]
 800d270:	881b      	ldrh	r3, [r3, #0]
 800d272:	b29b      	uxth	r3, r3
 800d274:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800d276:	6a3b      	ldr	r3, [r7, #32]
 800d278:	3302      	adds	r3, #2
 800d27a:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d27c:	693b      	ldr	r3, [r7, #16]
 800d27e:	b2da      	uxtb	r2, r3
 800d280:	69fb      	ldr	r3, [r7, #28]
 800d282:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d284:	69fb      	ldr	r3, [r7, #28]
 800d286:	3301      	adds	r3, #1
 800d288:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800d28a:	693b      	ldr	r3, [r7, #16]
 800d28c:	0a1b      	lsrs	r3, r3, #8
 800d28e:	b2da      	uxtb	r2, r3
 800d290:	69fb      	ldr	r3, [r7, #28]
 800d292:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800d294:	69fb      	ldr	r3, [r7, #28]
 800d296:	3301      	adds	r3, #1
 800d298:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800d29a:	6a3b      	ldr	r3, [r7, #32]
 800d29c:	3302      	adds	r3, #2
 800d29e:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800d2a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a2:	3b01      	subs	r3, #1
 800d2a4:	627b      	str	r3, [r7, #36]	; 0x24
 800d2a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2a8:	2b00      	cmp	r3, #0
 800d2aa:	d1e0      	bne.n	800d26e <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800d2ac:	88bb      	ldrh	r3, [r7, #4]
 800d2ae:	f003 0301 	and.w	r3, r3, #1
 800d2b2:	b29b      	uxth	r3, r3
 800d2b4:	2b00      	cmp	r3, #0
 800d2b6:	d007      	beq.n	800d2c8 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 800d2b8:	6a3b      	ldr	r3, [r7, #32]
 800d2ba:	881b      	ldrh	r3, [r3, #0]
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800d2c0:	693b      	ldr	r3, [r7, #16]
 800d2c2:	b2da      	uxtb	r2, r3
 800d2c4:	69fb      	ldr	r3, [r7, #28]
 800d2c6:	701a      	strb	r2, [r3, #0]
  }
}
 800d2c8:	bf00      	nop
 800d2ca:	372c      	adds	r7, #44	; 0x2c
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	bc80      	pop	{r7}
 800d2d0:	4770      	bx	lr
	...

0800d2d4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d2d4:	b580      	push	{r7, lr}
 800d2d6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800d2d8:	4904      	ldr	r1, [pc, #16]	; (800d2ec <MX_FATFS_Init+0x18>)
 800d2da:	4805      	ldr	r0, [pc, #20]	; (800d2f0 <MX_FATFS_Init+0x1c>)
 800d2dc:	f004 f866 	bl	80113ac <FATFS_LinkDriver>
 800d2e0:	4603      	mov	r3, r0
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	4b03      	ldr	r3, [pc, #12]	; (800d2f4 <MX_FATFS_Init+0x20>)
 800d2e6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d2e8:	bf00      	nop
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	20000e64 	.word	0x20000e64
 800d2f0:	0802e220 	.word	0x0802e220
 800d2f4:	20000e60 	.word	0x20000e60

0800d2f8 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d2f8:	b480      	push	{r7}
 800d2fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d2fc:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	46bd      	mov	sp, r7
 800d302:	bc80      	pop	{r7}
 800d304:	4770      	bx	lr
	...

0800d308 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800d308:	b580      	push	{r7, lr}
 800d30a:	b082      	sub	sp, #8
 800d30c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800d30e:	2300      	movs	r3, #0
 800d310:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800d312:	f000 f879 	bl	800d408 <BSP_SD_IsDetected>
 800d316:	4603      	mov	r3, r0
 800d318:	2b01      	cmp	r3, #1
 800d31a:	d001      	beq.n	800d320 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800d31c:	2301      	movs	r3, #1
 800d31e:	e012      	b.n	800d346 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800d320:	480b      	ldr	r0, [pc, #44]	; (800d350 <BSP_SD_Init+0x48>)
 800d322:	f7fa fd59 	bl	8007dd8 <HAL_SD_Init>
 800d326:	4603      	mov	r3, r0
 800d328:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800d32a:	79fb      	ldrb	r3, [r7, #7]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d109      	bne.n	800d344 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800d330:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800d334:	4806      	ldr	r0, [pc, #24]	; (800d350 <BSP_SD_Init+0x48>)
 800d336:	f7fb fb33 	bl	80089a0 <HAL_SD_ConfigWideBusOperation>
 800d33a:	4603      	mov	r3, r0
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d001      	beq.n	800d344 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800d340:	2301      	movs	r3, #1
 800d342:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800d344:	79fb      	ldrb	r3, [r7, #7]
}
 800d346:	4618      	mov	r0, r3
 800d348:	3708      	adds	r7, #8
 800d34a:	46bd      	mov	sp, r7
 800d34c:	bd80      	pop	{r7, pc}
 800d34e:	bf00      	nop
 800d350:	20000c88 	.word	0x20000c88

0800d354 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d354:	b580      	push	{r7, lr}
 800d356:	b088      	sub	sp, #32
 800d358:	af02      	add	r7, sp, #8
 800d35a:	60f8      	str	r0, [r7, #12]
 800d35c:	60b9      	str	r1, [r7, #8]
 800d35e:	607a      	str	r2, [r7, #4]
 800d360:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d362:	2300      	movs	r3, #0
 800d364:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d366:	683b      	ldr	r3, [r7, #0]
 800d368:	9300      	str	r3, [sp, #0]
 800d36a:	687b      	ldr	r3, [r7, #4]
 800d36c:	68ba      	ldr	r2, [r7, #8]
 800d36e:	68f9      	ldr	r1, [r7, #12]
 800d370:	4806      	ldr	r0, [pc, #24]	; (800d38c <BSP_SD_ReadBlocks+0x38>)
 800d372:	f7fa fde1 	bl	8007f38 <HAL_SD_ReadBlocks>
 800d376:	4603      	mov	r3, r0
 800d378:	2b00      	cmp	r3, #0
 800d37a:	d001      	beq.n	800d380 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d37c:	2301      	movs	r3, #1
 800d37e:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d380:	7dfb      	ldrb	r3, [r7, #23]
}
 800d382:	4618      	mov	r0, r3
 800d384:	3718      	adds	r7, #24
 800d386:	46bd      	mov	sp, r7
 800d388:	bd80      	pop	{r7, pc}
 800d38a:	bf00      	nop
 800d38c:	20000c88 	.word	0x20000c88

0800d390 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800d390:	b580      	push	{r7, lr}
 800d392:	b088      	sub	sp, #32
 800d394:	af02      	add	r7, sp, #8
 800d396:	60f8      	str	r0, [r7, #12]
 800d398:	60b9      	str	r1, [r7, #8]
 800d39a:	607a      	str	r2, [r7, #4]
 800d39c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800d3a2:	683b      	ldr	r3, [r7, #0]
 800d3a4:	9300      	str	r3, [sp, #0]
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	68ba      	ldr	r2, [r7, #8]
 800d3aa:	68f9      	ldr	r1, [r7, #12]
 800d3ac:	4806      	ldr	r0, [pc, #24]	; (800d3c8 <BSP_SD_WriteBlocks+0x38>)
 800d3ae:	f7fa ffa1 	bl	80082f4 <HAL_SD_WriteBlocks>
 800d3b2:	4603      	mov	r3, r0
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d001      	beq.n	800d3bc <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800d3b8:	2301      	movs	r3, #1
 800d3ba:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800d3bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800d3be:	4618      	mov	r0, r3
 800d3c0:	3718      	adds	r7, #24
 800d3c2:	46bd      	mov	sp, r7
 800d3c4:	bd80      	pop	{r7, pc}
 800d3c6:	bf00      	nop
 800d3c8:	20000c88 	.word	0x20000c88

0800d3cc <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800d3d0:	4805      	ldr	r0, [pc, #20]	; (800d3e8 <BSP_SD_GetCardState+0x1c>)
 800d3d2:	f7fb fb7f 	bl	8008ad4 <HAL_SD_GetCardState>
 800d3d6:	4603      	mov	r3, r0
 800d3d8:	2b04      	cmp	r3, #4
 800d3da:	bf14      	ite	ne
 800d3dc:	2301      	movne	r3, #1
 800d3de:	2300      	moveq	r3, #0
 800d3e0:	b2db      	uxtb	r3, r3
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	bd80      	pop	{r7, pc}
 800d3e6:	bf00      	nop
 800d3e8:	20000c88 	.word	0x20000c88

0800d3ec <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b082      	sub	sp, #8
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800d3f4:	6879      	ldr	r1, [r7, #4]
 800d3f6:	4803      	ldr	r0, [pc, #12]	; (800d404 <BSP_SD_GetCardInfo+0x18>)
 800d3f8:	f7fb faa6 	bl	8008948 <HAL_SD_GetCardInfo>
}
 800d3fc:	bf00      	nop
 800d3fe:	3708      	adds	r7, #8
 800d400:	46bd      	mov	sp, r7
 800d402:	bd80      	pop	{r7, pc}
 800d404:	20000c88 	.word	0x20000c88

0800d408 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800d408:	b480      	push	{r7}
 800d40a:	b083      	sub	sp, #12
 800d40c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800d40e:	2301      	movs	r3, #1
 800d410:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800d412:	79fb      	ldrb	r3, [r7, #7]
 800d414:	b2db      	uxtb	r3, r3
}
 800d416:	4618      	mov	r0, r3
 800d418:	370c      	adds	r7, #12
 800d41a:	46bd      	mov	sp, r7
 800d41c:	bc80      	pop	{r7}
 800d41e:	4770      	bx	lr

0800d420 <USBD_HID_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d420:	b580      	push	{r7, lr}
 800d422:	b082      	sub	sp, #8
 800d424:	af00      	add	r7, sp, #0
 800d426:	6078      	str	r0, [r7, #4]
 800d428:	460b      	mov	r3, r1
 800d42a:	70fb      	strb	r3, [r7, #3]
  /* Open EP IN */
  USBD_LL_OpenEP(pdev, HID_EPIN_ADDR, USBD_EP_TYPE_INTR, HID_EPIN_SIZE);
 800d42c:	2304      	movs	r3, #4
 800d42e:	2203      	movs	r2, #3
 800d430:	2181      	movs	r1, #129	; 0x81
 800d432:	6878      	ldr	r0, [r7, #4]
 800d434:	f004 fb11 	bl	8011a5a <USBD_LL_OpenEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 1U;
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	2201      	movs	r2, #1
 800d43c:	62da      	str	r2, [r3, #44]	; 0x2c

  pdev->pClassData = USBD_malloc(sizeof(USBD_HID_HandleTypeDef));
 800d43e:	2010      	movs	r0, #16
 800d440:	f004 fc20 	bl	8011c84 <USBD_static_malloc>
 800d444:	4602      	mov	r2, r0
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d452:	2b00      	cmp	r3, #0
 800d454:	d101      	bne.n	800d45a <USBD_HID_Init+0x3a>
  {
    return USBD_FAIL;
 800d456:	2302      	movs	r3, #2
 800d458:	e005      	b.n	800d466 <USBD_HID_Init+0x46>
  }

  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d460:	2200      	movs	r2, #0
 800d462:	731a      	strb	r2, [r3, #12]

  return USBD_OK;
 800d464:	2300      	movs	r3, #0
}
 800d466:	4618      	mov	r0, r3
 800d468:	3708      	adds	r7, #8
 800d46a:	46bd      	mov	sp, r7
 800d46c:	bd80      	pop	{r7, pc}

0800d46e <USBD_HID_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_HID_DeInit(USBD_HandleTypeDef *pdev,
                                uint8_t cfgidx)
{
 800d46e:	b580      	push	{r7, lr}
 800d470:	b082      	sub	sp, #8
 800d472:	af00      	add	r7, sp, #0
 800d474:	6078      	str	r0, [r7, #4]
 800d476:	460b      	mov	r3, r1
 800d478:	70fb      	strb	r3, [r7, #3]
  /* Close HID EPs */
  USBD_LL_CloseEP(pdev, HID_EPIN_ADDR);
 800d47a:	2181      	movs	r1, #129	; 0x81
 800d47c:	6878      	ldr	r0, [r7, #4]
 800d47e:	f004 fb12 	bl	8011aa6 <USBD_LL_CloseEP>
  pdev->ep_in[HID_EPIN_ADDR & 0xFU].is_used = 0U;
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	2200      	movs	r2, #0
 800d486:	62da      	str	r2, [r3, #44]	; 0x2c

  /* FRee allocated memory */
  if (pdev->pClassData != NULL)
 800d488:	687b      	ldr	r3, [r7, #4]
 800d48a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d48e:	2b00      	cmp	r3, #0
 800d490:	d009      	beq.n	800d4a6 <USBD_HID_DeInit+0x38>
  {
    USBD_free(pdev->pClassData);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d498:	4618      	mov	r0, r3
 800d49a:	f004 fbff 	bl	8011c9c <USBD_static_free>
    pdev->pClassData = NULL;
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	2200      	movs	r2, #0
 800d4a2:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return USBD_OK;
 800d4a6:	2300      	movs	r3, #0
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	3708      	adds	r7, #8
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	bd80      	pop	{r7, pc}

0800d4b0 <USBD_HID_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_HID_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d4b0:	b580      	push	{r7, lr}
 800d4b2:	b088      	sub	sp, #32
 800d4b4:	af00      	add	r7, sp, #0
 800d4b6:	6078      	str	r0, [r7, #4]
 800d4b8:	6039      	str	r1, [r7, #0]
  USBD_HID_HandleTypeDef *hhid = (USBD_HID_HandleTypeDef *) pdev->pClassData;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d4c0:	613b      	str	r3, [r7, #16]
  uint16_t len = 0U;
 800d4c2:	2300      	movs	r3, #0
 800d4c4:	83fb      	strh	r3, [r7, #30]
  uint8_t *pbuf = NULL;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	61bb      	str	r3, [r7, #24]
  uint16_t status_info = 0U;
 800d4ca:	2300      	movs	r3, #0
 800d4cc:	81fb      	strh	r3, [r7, #14]
  USBD_StatusTypeDef ret = USBD_OK;
 800d4ce:	2300      	movs	r3, #0
 800d4d0:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d4d2:	683b      	ldr	r3, [r7, #0]
 800d4d4:	781b      	ldrb	r3, [r3, #0]
 800d4d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d045      	beq.n	800d56a <USBD_HID_Setup+0xba>
 800d4de:	2b20      	cmp	r3, #32
 800d4e0:	f040 80d3 	bne.w	800d68a <USBD_HID_Setup+0x1da>
  {
    case USB_REQ_TYPE_CLASS :
      switch (req->bRequest)
 800d4e4:	683b      	ldr	r3, [r7, #0]
 800d4e6:	785b      	ldrb	r3, [r3, #1]
 800d4e8:	3b02      	subs	r3, #2
 800d4ea:	2b09      	cmp	r3, #9
 800d4ec:	d835      	bhi.n	800d55a <USBD_HID_Setup+0xaa>
 800d4ee:	a201      	add	r2, pc, #4	; (adr r2, 800d4f4 <USBD_HID_Setup+0x44>)
 800d4f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4f4:	0800d54b 	.word	0x0800d54b
 800d4f8:	0800d52b 	.word	0x0800d52b
 800d4fc:	0800d55b 	.word	0x0800d55b
 800d500:	0800d55b 	.word	0x0800d55b
 800d504:	0800d55b 	.word	0x0800d55b
 800d508:	0800d55b 	.word	0x0800d55b
 800d50c:	0800d55b 	.word	0x0800d55b
 800d510:	0800d55b 	.word	0x0800d55b
 800d514:	0800d539 	.word	0x0800d539
 800d518:	0800d51d 	.word	0x0800d51d
      {
        case HID_REQ_SET_PROTOCOL:
          hhid->Protocol = (uint8_t)(req->wValue);
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	885b      	ldrh	r3, [r3, #2]
 800d520:	b2db      	uxtb	r3, r3
 800d522:	461a      	mov	r2, r3
 800d524:	693b      	ldr	r3, [r7, #16]
 800d526:	601a      	str	r2, [r3, #0]
          break;
 800d528:	e01e      	b.n	800d568 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_PROTOCOL:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->Protocol, 1U);
 800d52a:	693b      	ldr	r3, [r7, #16]
 800d52c:	2201      	movs	r2, #1
 800d52e:	4619      	mov	r1, r3
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f001 f944 	bl	800e7be <USBD_CtlSendData>
          break;
 800d536:	e017      	b.n	800d568 <USBD_HID_Setup+0xb8>

        case HID_REQ_SET_IDLE:
          hhid->IdleState = (uint8_t)(req->wValue >> 8);
 800d538:	683b      	ldr	r3, [r7, #0]
 800d53a:	885b      	ldrh	r3, [r3, #2]
 800d53c:	0a1b      	lsrs	r3, r3, #8
 800d53e:	b29b      	uxth	r3, r3
 800d540:	b2db      	uxtb	r3, r3
 800d542:	461a      	mov	r2, r3
 800d544:	693b      	ldr	r3, [r7, #16]
 800d546:	605a      	str	r2, [r3, #4]
          break;
 800d548:	e00e      	b.n	800d568 <USBD_HID_Setup+0xb8>

        case HID_REQ_GET_IDLE:
          USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->IdleState, 1U);
 800d54a:	693b      	ldr	r3, [r7, #16]
 800d54c:	3304      	adds	r3, #4
 800d54e:	2201      	movs	r2, #1
 800d550:	4619      	mov	r1, r3
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f001 f933 	bl	800e7be <USBD_CtlSendData>
          break;
 800d558:	e006      	b.n	800d568 <USBD_HID_Setup+0xb8>

        default:
          USBD_CtlError(pdev, req);
 800d55a:	6839      	ldr	r1, [r7, #0]
 800d55c:	6878      	ldr	r0, [r7, #4]
 800d55e:	f001 f8c4 	bl	800e6ea <USBD_CtlError>
          ret = USBD_FAIL;
 800d562:	2302      	movs	r3, #2
 800d564:	75fb      	strb	r3, [r7, #23]
          break;
 800d566:	bf00      	nop
      }
      break;
 800d568:	e096      	b.n	800d698 <USBD_HID_Setup+0x1e8>
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	785b      	ldrb	r3, [r3, #1]
 800d56e:	2b0b      	cmp	r3, #11
 800d570:	f200 8083 	bhi.w	800d67a <USBD_HID_Setup+0x1ca>
 800d574:	a201      	add	r2, pc, #4	; (adr r2, 800d57c <USBD_HID_Setup+0xcc>)
 800d576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d57a:	bf00      	nop
 800d57c:	0800d5ad 	.word	0x0800d5ad
 800d580:	0800d67b 	.word	0x0800d67b
 800d584:	0800d67b 	.word	0x0800d67b
 800d588:	0800d67b 	.word	0x0800d67b
 800d58c:	0800d67b 	.word	0x0800d67b
 800d590:	0800d67b 	.word	0x0800d67b
 800d594:	0800d5d5 	.word	0x0800d5d5
 800d598:	0800d67b 	.word	0x0800d67b
 800d59c:	0800d67b 	.word	0x0800d67b
 800d5a0:	0800d67b 	.word	0x0800d67b
 800d5a4:	0800d62d 	.word	0x0800d62d
 800d5a8:	0800d655 	.word	0x0800d655
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d5b2:	2b03      	cmp	r3, #3
 800d5b4:	d107      	bne.n	800d5c6 <USBD_HID_Setup+0x116>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d5b6:	f107 030e 	add.w	r3, r7, #14
 800d5ba:	2202      	movs	r2, #2
 800d5bc:	4619      	mov	r1, r3
 800d5be:	6878      	ldr	r0, [r7, #4]
 800d5c0:	f001 f8fd 	bl	800e7be <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d5c4:	e060      	b.n	800d688 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800d5c6:	6839      	ldr	r1, [r7, #0]
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f001 f88e 	bl	800e6ea <USBD_CtlError>
            ret = USBD_FAIL;
 800d5ce:	2302      	movs	r3, #2
 800d5d0:	75fb      	strb	r3, [r7, #23]
          break;
 800d5d2:	e059      	b.n	800d688 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_DESCRIPTOR:
          if (req->wValue >> 8 == HID_REPORT_DESC)
 800d5d4:	683b      	ldr	r3, [r7, #0]
 800d5d6:	885b      	ldrh	r3, [r3, #2]
 800d5d8:	0a1b      	lsrs	r3, r3, #8
 800d5da:	b29b      	uxth	r3, r3
 800d5dc:	2b22      	cmp	r3, #34	; 0x22
 800d5de:	d108      	bne.n	800d5f2 <USBD_HID_Setup+0x142>
          {
            len = MIN(HID_MOUSE_REPORT_DESC_SIZE, req->wLength);
 800d5e0:	683b      	ldr	r3, [r7, #0]
 800d5e2:	88db      	ldrh	r3, [r3, #6]
 800d5e4:	2b3f      	cmp	r3, #63	; 0x3f
 800d5e6:	bf28      	it	cs
 800d5e8:	233f      	movcs	r3, #63	; 0x3f
 800d5ea:	83fb      	strh	r3, [r7, #30]
            pbuf = HID_MOUSE_ReportDesc;
 800d5ec:	4b2d      	ldr	r3, [pc, #180]	; (800d6a4 <USBD_HID_Setup+0x1f4>)
 800d5ee:	61bb      	str	r3, [r7, #24]
 800d5f0:	e015      	b.n	800d61e <USBD_HID_Setup+0x16e>
          }
          else if (req->wValue >> 8 == HID_DESCRIPTOR_TYPE)
 800d5f2:	683b      	ldr	r3, [r7, #0]
 800d5f4:	885b      	ldrh	r3, [r3, #2]
 800d5f6:	0a1b      	lsrs	r3, r3, #8
 800d5f8:	b29b      	uxth	r3, r3
 800d5fa:	2b21      	cmp	r3, #33	; 0x21
 800d5fc:	d108      	bne.n	800d610 <USBD_HID_Setup+0x160>
          {
            pbuf = USBD_HID_Desc;
 800d5fe:	4b2a      	ldr	r3, [pc, #168]	; (800d6a8 <USBD_HID_Setup+0x1f8>)
 800d600:	61bb      	str	r3, [r7, #24]
            len = MIN(USB_HID_DESC_SIZ, req->wLength);
 800d602:	683b      	ldr	r3, [r7, #0]
 800d604:	88db      	ldrh	r3, [r3, #6]
 800d606:	2b09      	cmp	r3, #9
 800d608:	bf28      	it	cs
 800d60a:	2309      	movcs	r3, #9
 800d60c:	83fb      	strh	r3, [r7, #30]
 800d60e:	e006      	b.n	800d61e <USBD_HID_Setup+0x16e>
          }
          else
          {
            USBD_CtlError(pdev, req);
 800d610:	6839      	ldr	r1, [r7, #0]
 800d612:	6878      	ldr	r0, [r7, #4]
 800d614:	f001 f869 	bl	800e6ea <USBD_CtlError>
            ret = USBD_FAIL;
 800d618:	2302      	movs	r3, #2
 800d61a:	75fb      	strb	r3, [r7, #23]
            break;
 800d61c:	e034      	b.n	800d688 <USBD_HID_Setup+0x1d8>
          }
          USBD_CtlSendData(pdev, pbuf, len);
 800d61e:	8bfb      	ldrh	r3, [r7, #30]
 800d620:	461a      	mov	r2, r3
 800d622:	69b9      	ldr	r1, [r7, #24]
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f001 f8ca 	bl	800e7be <USBD_CtlSendData>
          break;
 800d62a:	e02d      	b.n	800d688 <USBD_HID_Setup+0x1d8>

        case USB_REQ_GET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d632:	2b03      	cmp	r3, #3
 800d634:	d107      	bne.n	800d646 <USBD_HID_Setup+0x196>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&hhid->AltSetting, 1U);
 800d636:	693b      	ldr	r3, [r7, #16]
 800d638:	3308      	adds	r3, #8
 800d63a:	2201      	movs	r2, #1
 800d63c:	4619      	mov	r1, r3
 800d63e:	6878      	ldr	r0, [r7, #4]
 800d640:	f001 f8bd 	bl	800e7be <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d644:	e020      	b.n	800d688 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800d646:	6839      	ldr	r1, [r7, #0]
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f001 f84e 	bl	800e6ea <USBD_CtlError>
            ret = USBD_FAIL;
 800d64e:	2302      	movs	r3, #2
 800d650:	75fb      	strb	r3, [r7, #23]
          break;
 800d652:	e019      	b.n	800d688 <USBD_HID_Setup+0x1d8>

        case USB_REQ_SET_INTERFACE :
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d65a:	2b03      	cmp	r3, #3
 800d65c:	d106      	bne.n	800d66c <USBD_HID_Setup+0x1bc>
          {
            hhid->AltSetting = (uint8_t)(req->wValue);
 800d65e:	683b      	ldr	r3, [r7, #0]
 800d660:	885b      	ldrh	r3, [r3, #2]
 800d662:	b2db      	uxtb	r3, r3
 800d664:	461a      	mov	r2, r3
 800d666:	693b      	ldr	r3, [r7, #16]
 800d668:	609a      	str	r2, [r3, #8]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d66a:	e00d      	b.n	800d688 <USBD_HID_Setup+0x1d8>
            USBD_CtlError(pdev, req);
 800d66c:	6839      	ldr	r1, [r7, #0]
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f001 f83b 	bl	800e6ea <USBD_CtlError>
            ret = USBD_FAIL;
 800d674:	2302      	movs	r3, #2
 800d676:	75fb      	strb	r3, [r7, #23]
          break;
 800d678:	e006      	b.n	800d688 <USBD_HID_Setup+0x1d8>

        default:
          USBD_CtlError(pdev, req);
 800d67a:	6839      	ldr	r1, [r7, #0]
 800d67c:	6878      	ldr	r0, [r7, #4]
 800d67e:	f001 f834 	bl	800e6ea <USBD_CtlError>
          ret = USBD_FAIL;
 800d682:	2302      	movs	r3, #2
 800d684:	75fb      	strb	r3, [r7, #23]
          break;
 800d686:	bf00      	nop
      }
      break;
 800d688:	e006      	b.n	800d698 <USBD_HID_Setup+0x1e8>

    default:
      USBD_CtlError(pdev, req);
 800d68a:	6839      	ldr	r1, [r7, #0]
 800d68c:	6878      	ldr	r0, [r7, #4]
 800d68e:	f001 f82c 	bl	800e6ea <USBD_CtlError>
      ret = USBD_FAIL;
 800d692:	2302      	movs	r3, #2
 800d694:	75fb      	strb	r3, [r7, #23]
      break;
 800d696:	bf00      	nop
  }

  return ret;
 800d698:	7dfb      	ldrb	r3, [r7, #23]
}
 800d69a:	4618      	mov	r0, r3
 800d69c:	3720      	adds	r7, #32
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	200000d8 	.word	0x200000d8
 800d6a8:	200000c0 	.word	0x200000c0

0800d6ac <USBD_HID_SendReport>:
  * @retval status
  */
uint8_t USBD_HID_SendReport(USBD_HandleTypeDef  *pdev,
                            uint8_t *report,
                            uint16_t len)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b086      	sub	sp, #24
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	60b9      	str	r1, [r7, #8]
 800d6b6:	4613      	mov	r3, r2
 800d6b8:	80fb      	strh	r3, [r7, #6]
  USBD_HID_HandleTypeDef     *hhid = (USBD_HID_HandleTypeDef *)pdev->pClassData;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6c0:	617b      	str	r3, [r7, #20]

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d6c8:	2b03      	cmp	r3, #3
 800d6ca:	d10c      	bne.n	800d6e6 <USBD_HID_SendReport+0x3a>
  {
    if (hhid->state == HID_IDLE)
 800d6cc:	697b      	ldr	r3, [r7, #20]
 800d6ce:	7b1b      	ldrb	r3, [r3, #12]
 800d6d0:	2b00      	cmp	r3, #0
 800d6d2:	d108      	bne.n	800d6e6 <USBD_HID_SendReport+0x3a>
    {
      hhid->state = HID_BUSY;
 800d6d4:	697b      	ldr	r3, [r7, #20]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	731a      	strb	r2, [r3, #12]
      USBD_LL_Transmit(pdev,
 800d6da:	88fb      	ldrh	r3, [r7, #6]
 800d6dc:	68ba      	ldr	r2, [r7, #8]
 800d6de:	2181      	movs	r1, #129	; 0x81
 800d6e0:	68f8      	ldr	r0, [r7, #12]
 800d6e2:	f004 fa88 	bl	8011bf6 <USBD_LL_Transmit>
                       HID_EPIN_ADDR,
                       report,
                       len);
    }
  }
  return USBD_OK;
 800d6e6:	2300      	movs	r3, #0
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	3718      	adds	r7, #24
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	bd80      	pop	{r7, pc}

0800d6f0 <USBD_HID_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetFSCfgDesc(uint16_t *length)
{
 800d6f0:	b480      	push	{r7}
 800d6f2:	b083      	sub	sp, #12
 800d6f4:	af00      	add	r7, sp, #0
 800d6f6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgFSDesc);
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	2222      	movs	r2, #34	; 0x22
 800d6fc:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgFSDesc;
 800d6fe:	4b03      	ldr	r3, [pc, #12]	; (800d70c <USBD_HID_GetFSCfgDesc+0x1c>)
}
 800d700:	4618      	mov	r0, r3
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	bc80      	pop	{r7}
 800d708:	4770      	bx	lr
 800d70a:	bf00      	nop
 800d70c:	20000054 	.word	0x20000054

0800d710 <USBD_HID_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetHSCfgDesc(uint16_t *length)
{
 800d710:	b480      	push	{r7}
 800d712:	b083      	sub	sp, #12
 800d714:	af00      	add	r7, sp, #0
 800d716:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_CfgHSDesc);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	2222      	movs	r2, #34	; 0x22
 800d71c:	801a      	strh	r2, [r3, #0]
  return USBD_HID_CfgHSDesc;
 800d71e:	4b03      	ldr	r3, [pc, #12]	; (800d72c <USBD_HID_GetHSCfgDesc+0x1c>)
}
 800d720:	4618      	mov	r0, r3
 800d722:	370c      	adds	r7, #12
 800d724:	46bd      	mov	sp, r7
 800d726:	bc80      	pop	{r7}
 800d728:	4770      	bx	lr
 800d72a:	bf00      	nop
 800d72c:	20000078 	.word	0x20000078

0800d730 <USBD_HID_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_HID_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d730:	b480      	push	{r7}
 800d732:	b083      	sub	sp, #12
 800d734:	af00      	add	r7, sp, #0
 800d736:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_OtherSpeedCfgDesc);
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2222      	movs	r2, #34	; 0x22
 800d73c:	801a      	strh	r2, [r3, #0]
  return USBD_HID_OtherSpeedCfgDesc;
 800d73e:	4b03      	ldr	r3, [pc, #12]	; (800d74c <USBD_HID_GetOtherSpeedCfgDesc+0x1c>)
}
 800d740:	4618      	mov	r0, r3
 800d742:	370c      	adds	r7, #12
 800d744:	46bd      	mov	sp, r7
 800d746:	bc80      	pop	{r7}
 800d748:	4770      	bx	lr
 800d74a:	bf00      	nop
 800d74c:	2000009c 	.word	0x2000009c

0800d750 <USBD_HID_DataIn>:
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t  USBD_HID_DataIn(USBD_HandleTypeDef *pdev,
                                uint8_t epnum)
{
 800d750:	b480      	push	{r7}
 800d752:	b083      	sub	sp, #12
 800d754:	af00      	add	r7, sp, #0
 800d756:	6078      	str	r0, [r7, #4]
 800d758:	460b      	mov	r3, r1
 800d75a:	70fb      	strb	r3, [r7, #3]

  /* Ensure that the FIFO is empty before a new transfer, this condition could
  be caused by  a new transfer before the end of the previous transfer */
  ((USBD_HID_HandleTypeDef *)pdev->pClassData)->state = HID_IDLE;
 800d75c:	687b      	ldr	r3, [r7, #4]
 800d75e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d762:	2200      	movs	r2, #0
 800d764:	731a      	strb	r2, [r3, #12]
  return USBD_OK;
 800d766:	2300      	movs	r3, #0
}
 800d768:	4618      	mov	r0, r3
 800d76a:	370c      	adds	r7, #12
 800d76c:	46bd      	mov	sp, r7
 800d76e:	bc80      	pop	{r7}
 800d770:	4770      	bx	lr
	...

0800d774 <USBD_HID_GetDeviceQualifierDesc>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
static uint8_t  *USBD_HID_GetDeviceQualifierDesc(uint16_t *length)
{
 800d774:	b480      	push	{r7}
 800d776:	b083      	sub	sp, #12
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_HID_DeviceQualifierDesc);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	220a      	movs	r2, #10
 800d780:	801a      	strh	r2, [r3, #0]
  return USBD_HID_DeviceQualifierDesc;
 800d782:	4b03      	ldr	r3, [pc, #12]	; (800d790 <USBD_HID_GetDeviceQualifierDesc+0x1c>)
}
 800d784:	4618      	mov	r0, r3
 800d786:	370c      	adds	r7, #12
 800d788:	46bd      	mov	sp, r7
 800d78a:	bc80      	pop	{r7}
 800d78c:	4770      	bx	lr
 800d78e:	bf00      	nop
 800d790:	200000cc 	.word	0x200000cc

0800d794 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800d794:	b580      	push	{r7, lr}
 800d796:	b084      	sub	sp, #16
 800d798:	af00      	add	r7, sp, #0
 800d79a:	60f8      	str	r0, [r7, #12]
 800d79c:	60b9      	str	r1, [r7, #8]
 800d79e:	4613      	mov	r3, r2
 800d7a0:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800d7a2:	68fb      	ldr	r3, [r7, #12]
 800d7a4:	2b00      	cmp	r3, #0
 800d7a6:	d101      	bne.n	800d7ac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800d7a8:	2302      	movs	r3, #2
 800d7aa:	e01a      	b.n	800d7e2 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d003      	beq.n	800d7be <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800d7be:	68bb      	ldr	r3, [r7, #8]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d003      	beq.n	800d7cc <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	68ba      	ldr	r2, [r7, #8]
 800d7c8:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800d7cc:	68fb      	ldr	r3, [r7, #12]
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	79fa      	ldrb	r2, [r7, #7]
 800d7d8:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800d7da:	68f8      	ldr	r0, [r7, #12]
 800d7dc:	f004 f8da 	bl	8011994 <USBD_LL_Init>

  return USBD_OK;
 800d7e0:	2300      	movs	r3, #0
}
 800d7e2:	4618      	mov	r0, r3
 800d7e4:	3710      	adds	r7, #16
 800d7e6:	46bd      	mov	sp, r7
 800d7e8:	bd80      	pop	{r7, pc}

0800d7ea <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800d7ea:	b480      	push	{r7}
 800d7ec:	b085      	sub	sp, #20
 800d7ee:	af00      	add	r7, sp, #0
 800d7f0:	6078      	str	r0, [r7, #4]
 800d7f2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800d7f4:	2300      	movs	r3, #0
 800d7f6:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800d7f8:	683b      	ldr	r3, [r7, #0]
 800d7fa:	2b00      	cmp	r3, #0
 800d7fc:	d006      	beq.n	800d80c <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	683a      	ldr	r2, [r7, #0]
 800d802:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800d806:	2300      	movs	r3, #0
 800d808:	73fb      	strb	r3, [r7, #15]
 800d80a:	e001      	b.n	800d810 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800d80c:	2302      	movs	r3, #2
 800d80e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d810:	7bfb      	ldrb	r3, [r7, #15]
}
 800d812:	4618      	mov	r0, r3
 800d814:	3714      	adds	r7, #20
 800d816:	46bd      	mov	sp, r7
 800d818:	bc80      	pop	{r7}
 800d81a:	4770      	bx	lr

0800d81c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800d824:	6878      	ldr	r0, [r7, #4]
 800d826:	f004 f8fd 	bl	8011a24 <USBD_LL_Start>

  return USBD_OK;
 800d82a:	2300      	movs	r3, #0
}
 800d82c:	4618      	mov	r0, r3
 800d82e:	3708      	adds	r7, #8
 800d830:	46bd      	mov	sp, r7
 800d832:	bd80      	pop	{r7, pc}

0800d834 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800d834:	b480      	push	{r7}
 800d836:	b083      	sub	sp, #12
 800d838:	af00      	add	r7, sp, #0
 800d83a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800d83c:	2300      	movs	r3, #0
}
 800d83e:	4618      	mov	r0, r3
 800d840:	370c      	adds	r7, #12
 800d842:	46bd      	mov	sp, r7
 800d844:	bc80      	pop	{r7}
 800d846:	4770      	bx	lr

0800d848 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d848:	b580      	push	{r7, lr}
 800d84a:	b084      	sub	sp, #16
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
 800d850:	460b      	mov	r3, r1
 800d852:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800d854:	2302      	movs	r3, #2
 800d856:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d00c      	beq.n	800d87c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	78fa      	ldrb	r2, [r7, #3]
 800d86c:	4611      	mov	r1, r2
 800d86e:	6878      	ldr	r0, [r7, #4]
 800d870:	4798      	blx	r3
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d101      	bne.n	800d87c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800d878:	2300      	movs	r3, #0
 800d87a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800d87c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d87e:	4618      	mov	r0, r3
 800d880:	3710      	adds	r7, #16
 800d882:	46bd      	mov	sp, r7
 800d884:	bd80      	pop	{r7, pc}

0800d886 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800d886:	b580      	push	{r7, lr}
 800d888:	b082      	sub	sp, #8
 800d88a:	af00      	add	r7, sp, #0
 800d88c:	6078      	str	r0, [r7, #4]
 800d88e:	460b      	mov	r3, r1
 800d890:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800d892:	687b      	ldr	r3, [r7, #4]
 800d894:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d898:	685b      	ldr	r3, [r3, #4]
 800d89a:	78fa      	ldrb	r2, [r7, #3]
 800d89c:	4611      	mov	r1, r2
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	4798      	blx	r3

  return USBD_OK;
 800d8a2:	2300      	movs	r3, #0
}
 800d8a4:	4618      	mov	r0, r3
 800d8a6:	3708      	adds	r7, #8
 800d8a8:	46bd      	mov	sp, r7
 800d8aa:	bd80      	pop	{r7, pc}

0800d8ac <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800d8ac:	b580      	push	{r7, lr}
 800d8ae:	b082      	sub	sp, #8
 800d8b0:	af00      	add	r7, sp, #0
 800d8b2:	6078      	str	r0, [r7, #4]
 800d8b4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d8bc:	6839      	ldr	r1, [r7, #0]
 800d8be:	4618      	mov	r0, r3
 800d8c0:	f000 fed7 	bl	800e672 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	2201      	movs	r2, #1
 800d8c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800d8d2:	461a      	mov	r2, r3
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d8e0:	f003 031f 	and.w	r3, r3, #31
 800d8e4:	2b02      	cmp	r3, #2
 800d8e6:	d016      	beq.n	800d916 <USBD_LL_SetupStage+0x6a>
 800d8e8:	2b02      	cmp	r3, #2
 800d8ea:	d81c      	bhi.n	800d926 <USBD_LL_SetupStage+0x7a>
 800d8ec:	2b00      	cmp	r3, #0
 800d8ee:	d002      	beq.n	800d8f6 <USBD_LL_SetupStage+0x4a>
 800d8f0:	2b01      	cmp	r3, #1
 800d8f2:	d008      	beq.n	800d906 <USBD_LL_SetupStage+0x5a>
 800d8f4:	e017      	b.n	800d926 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800d8f6:	687b      	ldr	r3, [r7, #4]
 800d8f8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	6878      	ldr	r0, [r7, #4]
 800d900:	f000 f9ca 	bl	800dc98 <USBD_StdDevReq>
      break;
 800d904:	e01a      	b.n	800d93c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d90c:	4619      	mov	r1, r3
 800d90e:	6878      	ldr	r0, [r7, #4]
 800d910:	f000 fa2c 	bl	800dd6c <USBD_StdItfReq>
      break;
 800d914:	e012      	b.n	800d93c <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800d91c:	4619      	mov	r1, r3
 800d91e:	6878      	ldr	r0, [r7, #4]
 800d920:	f000 fa6c 	bl	800ddfc <USBD_StdEPReq>
      break;
 800d924:	e00a      	b.n	800d93c <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800d926:	687b      	ldr	r3, [r7, #4]
 800d928:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800d92c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800d930:	b2db      	uxtb	r3, r3
 800d932:	4619      	mov	r1, r3
 800d934:	6878      	ldr	r0, [r7, #4]
 800d936:	f004 f8d5 	bl	8011ae4 <USBD_LL_StallEP>
      break;
 800d93a:	bf00      	nop
  }

  return USBD_OK;
 800d93c:	2300      	movs	r3, #0
}
 800d93e:	4618      	mov	r0, r3
 800d940:	3708      	adds	r7, #8
 800d942:	46bd      	mov	sp, r7
 800d944:	bd80      	pop	{r7, pc}

0800d946 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800d946:	b580      	push	{r7, lr}
 800d948:	b086      	sub	sp, #24
 800d94a:	af00      	add	r7, sp, #0
 800d94c:	60f8      	str	r0, [r7, #12]
 800d94e:	460b      	mov	r3, r1
 800d950:	607a      	str	r2, [r7, #4]
 800d952:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800d954:	7afb      	ldrb	r3, [r7, #11]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d14b      	bne.n	800d9f2 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800d960:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d968:	2b03      	cmp	r3, #3
 800d96a:	d134      	bne.n	800d9d6 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800d96c:	697b      	ldr	r3, [r7, #20]
 800d96e:	68da      	ldr	r2, [r3, #12]
 800d970:	697b      	ldr	r3, [r7, #20]
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	429a      	cmp	r2, r3
 800d976:	d919      	bls.n	800d9ac <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800d978:	697b      	ldr	r3, [r7, #20]
 800d97a:	68da      	ldr	r2, [r3, #12]
 800d97c:	697b      	ldr	r3, [r7, #20]
 800d97e:	691b      	ldr	r3, [r3, #16]
 800d980:	1ad2      	subs	r2, r2, r3
 800d982:	697b      	ldr	r3, [r7, #20]
 800d984:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d986:	697b      	ldr	r3, [r7, #20]
 800d988:	68da      	ldr	r2, [r3, #12]
 800d98a:	697b      	ldr	r3, [r7, #20]
 800d98c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d98e:	429a      	cmp	r2, r3
 800d990:	d203      	bcs.n	800d99a <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d992:	697b      	ldr	r3, [r7, #20]
 800d994:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800d996:	b29b      	uxth	r3, r3
 800d998:	e002      	b.n	800d9a0 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800d99a:	697b      	ldr	r3, [r7, #20]
 800d99c:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800d99e:	b29b      	uxth	r3, r3
 800d9a0:	461a      	mov	r2, r3
 800d9a2:	6879      	ldr	r1, [r7, #4]
 800d9a4:	68f8      	ldr	r0, [r7, #12]
 800d9a6:	f000 ff38 	bl	800e81a <USBD_CtlContinueRx>
 800d9aa:	e038      	b.n	800da1e <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9b2:	691b      	ldr	r3, [r3, #16]
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d00a      	beq.n	800d9ce <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800d9be:	2b03      	cmp	r3, #3
 800d9c0:	d105      	bne.n	800d9ce <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9c8:	691b      	ldr	r3, [r3, #16]
 800d9ca:	68f8      	ldr	r0, [r7, #12]
 800d9cc:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800d9ce:	68f8      	ldr	r0, [r7, #12]
 800d9d0:	f000 ff35 	bl	800e83e <USBD_CtlSendStatus>
 800d9d4:	e023      	b.n	800da1e <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800d9d6:	68fb      	ldr	r3, [r7, #12]
 800d9d8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800d9dc:	2b05      	cmp	r3, #5
 800d9de:	d11e      	bne.n	800da1e <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800d9e0:	68fb      	ldr	r3, [r7, #12]
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800d9e8:	2100      	movs	r1, #0
 800d9ea:	68f8      	ldr	r0, [r7, #12]
 800d9ec:	f004 f87a 	bl	8011ae4 <USBD_LL_StallEP>
 800d9f0:	e015      	b.n	800da1e <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d9f8:	699b      	ldr	r3, [r3, #24]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d00d      	beq.n	800da1a <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800d9fe:	68fb      	ldr	r3, [r7, #12]
 800da00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800da04:	2b03      	cmp	r3, #3
 800da06:	d108      	bne.n	800da1a <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800da08:	68fb      	ldr	r3, [r7, #12]
 800da0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800da0e:	699b      	ldr	r3, [r3, #24]
 800da10:	7afa      	ldrb	r2, [r7, #11]
 800da12:	4611      	mov	r1, r2
 800da14:	68f8      	ldr	r0, [r7, #12]
 800da16:	4798      	blx	r3
 800da18:	e001      	b.n	800da1e <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800da1a:	2302      	movs	r3, #2
 800da1c:	e000      	b.n	800da20 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800da1e:	2300      	movs	r3, #0
}
 800da20:	4618      	mov	r0, r3
 800da22:	3718      	adds	r7, #24
 800da24:	46bd      	mov	sp, r7
 800da26:	bd80      	pop	{r7, pc}

0800da28 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b086      	sub	sp, #24
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	60f8      	str	r0, [r7, #12]
 800da30:	460b      	mov	r3, r1
 800da32:	607a      	str	r2, [r7, #4]
 800da34:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800da36:	7afb      	ldrb	r3, [r7, #11]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d17f      	bne.n	800db3c <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	3314      	adds	r3, #20
 800da40:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800da48:	2b02      	cmp	r3, #2
 800da4a:	d15c      	bne.n	800db06 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800da4c:	697b      	ldr	r3, [r7, #20]
 800da4e:	68da      	ldr	r2, [r3, #12]
 800da50:	697b      	ldr	r3, [r7, #20]
 800da52:	691b      	ldr	r3, [r3, #16]
 800da54:	429a      	cmp	r2, r3
 800da56:	d915      	bls.n	800da84 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800da58:	697b      	ldr	r3, [r7, #20]
 800da5a:	68da      	ldr	r2, [r3, #12]
 800da5c:	697b      	ldr	r3, [r7, #20]
 800da5e:	691b      	ldr	r3, [r3, #16]
 800da60:	1ad2      	subs	r2, r2, r3
 800da62:	697b      	ldr	r3, [r7, #20]
 800da64:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800da66:	697b      	ldr	r3, [r7, #20]
 800da68:	68db      	ldr	r3, [r3, #12]
 800da6a:	b29b      	uxth	r3, r3
 800da6c:	461a      	mov	r2, r3
 800da6e:	6879      	ldr	r1, [r7, #4]
 800da70:	68f8      	ldr	r0, [r7, #12]
 800da72:	f000 fec0 	bl	800e7f6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da76:	2300      	movs	r3, #0
 800da78:	2200      	movs	r2, #0
 800da7a:	2100      	movs	r1, #0
 800da7c:	68f8      	ldr	r0, [r7, #12]
 800da7e:	f004 f8dd 	bl	8011c3c <USBD_LL_PrepareReceive>
 800da82:	e04e      	b.n	800db22 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800da84:	697b      	ldr	r3, [r7, #20]
 800da86:	689b      	ldr	r3, [r3, #8]
 800da88:	697a      	ldr	r2, [r7, #20]
 800da8a:	6912      	ldr	r2, [r2, #16]
 800da8c:	fbb3 f1f2 	udiv	r1, r3, r2
 800da90:	fb01 f202 	mul.w	r2, r1, r2
 800da94:	1a9b      	subs	r3, r3, r2
 800da96:	2b00      	cmp	r3, #0
 800da98:	d11c      	bne.n	800dad4 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800da9a:	697b      	ldr	r3, [r7, #20]
 800da9c:	689a      	ldr	r2, [r3, #8]
 800da9e:	697b      	ldr	r3, [r7, #20]
 800daa0:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800daa2:	429a      	cmp	r2, r3
 800daa4:	d316      	bcc.n	800dad4 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800daa6:	697b      	ldr	r3, [r7, #20]
 800daa8:	689a      	ldr	r2, [r3, #8]
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d20f      	bcs.n	800dad4 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800dab4:	2200      	movs	r2, #0
 800dab6:	2100      	movs	r1, #0
 800dab8:	68f8      	ldr	r0, [r7, #12]
 800daba:	f000 fe9c 	bl	800e7f6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	2200      	movs	r2, #0
 800dac2:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dac6:	2300      	movs	r3, #0
 800dac8:	2200      	movs	r2, #0
 800daca:	2100      	movs	r1, #0
 800dacc:	68f8      	ldr	r0, [r7, #12]
 800dace:	f004 f8b5 	bl	8011c3c <USBD_LL_PrepareReceive>
 800dad2:	e026      	b.n	800db22 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dada:	68db      	ldr	r3, [r3, #12]
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d00a      	beq.n	800daf6 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800dae6:	2b03      	cmp	r3, #3
 800dae8:	d105      	bne.n	800daf6 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800daf0:	68db      	ldr	r3, [r3, #12]
 800daf2:	68f8      	ldr	r0, [r7, #12]
 800daf4:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800daf6:	2180      	movs	r1, #128	; 0x80
 800daf8:	68f8      	ldr	r0, [r7, #12]
 800dafa:	f003 fff3 	bl	8011ae4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800dafe:	68f8      	ldr	r0, [r7, #12]
 800db00:	f000 feb0 	bl	800e864 <USBD_CtlReceiveStatus>
 800db04:	e00d      	b.n	800db22 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800db0c:	2b04      	cmp	r3, #4
 800db0e:	d004      	beq.n	800db1a <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800db10:	68fb      	ldr	r3, [r7, #12]
 800db12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800db16:	2b00      	cmp	r3, #0
 800db18:	d103      	bne.n	800db22 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800db1a:	2180      	movs	r1, #128	; 0x80
 800db1c:	68f8      	ldr	r0, [r7, #12]
 800db1e:	f003 ffe1 	bl	8011ae4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800db28:	2b01      	cmp	r3, #1
 800db2a:	d11d      	bne.n	800db68 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800db2c:	68f8      	ldr	r0, [r7, #12]
 800db2e:	f7ff fe81 	bl	800d834 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	2200      	movs	r2, #0
 800db36:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800db3a:	e015      	b.n	800db68 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800db3c:	68fb      	ldr	r3, [r7, #12]
 800db3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db42:	695b      	ldr	r3, [r3, #20]
 800db44:	2b00      	cmp	r3, #0
 800db46:	d00d      	beq.n	800db64 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800db48:	68fb      	ldr	r3, [r7, #12]
 800db4a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800db4e:	2b03      	cmp	r3, #3
 800db50:	d108      	bne.n	800db64 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db58:	695b      	ldr	r3, [r3, #20]
 800db5a:	7afa      	ldrb	r2, [r7, #11]
 800db5c:	4611      	mov	r1, r2
 800db5e:	68f8      	ldr	r0, [r7, #12]
 800db60:	4798      	blx	r3
 800db62:	e001      	b.n	800db68 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800db64:	2302      	movs	r3, #2
 800db66:	e000      	b.n	800db6a <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800db68:	2300      	movs	r3, #0
}
 800db6a:	4618      	mov	r0, r3
 800db6c:	3718      	adds	r7, #24
 800db6e:	46bd      	mov	sp, r7
 800db70:	bd80      	pop	{r7, pc}

0800db72 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800db72:	b580      	push	{r7, lr}
 800db74:	b082      	sub	sp, #8
 800db76:	af00      	add	r7, sp, #0
 800db78:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800db7a:	2340      	movs	r3, #64	; 0x40
 800db7c:	2200      	movs	r2, #0
 800db7e:	2100      	movs	r1, #0
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f003 ff6a 	bl	8011a5a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	2201      	movs	r2, #1
 800db8a:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800db8e:	687b      	ldr	r3, [r7, #4]
 800db90:	2240      	movs	r2, #64	; 0x40
 800db92:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800db96:	2340      	movs	r3, #64	; 0x40
 800db98:	2200      	movs	r2, #0
 800db9a:	2180      	movs	r1, #128	; 0x80
 800db9c:	6878      	ldr	r0, [r7, #4]
 800db9e:	f003 ff5c 	bl	8011a5a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	2201      	movs	r2, #1
 800dba6:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2240      	movs	r2, #64	; 0x40
 800dbac:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	2201      	movs	r2, #1
 800dbb2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2200      	movs	r2, #0
 800dbba:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800dbbe:	687b      	ldr	r3, [r7, #4]
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dbd2:	2b00      	cmp	r3, #0
 800dbd4:	d009      	beq.n	800dbea <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	687a      	ldr	r2, [r7, #4]
 800dbe0:	6852      	ldr	r2, [r2, #4]
 800dbe2:	b2d2      	uxtb	r2, r2
 800dbe4:	4611      	mov	r1, r2
 800dbe6:	6878      	ldr	r0, [r7, #4]
 800dbe8:	4798      	blx	r3
  }

  return USBD_OK;
 800dbea:	2300      	movs	r3, #0
}
 800dbec:	4618      	mov	r0, r3
 800dbee:	3708      	adds	r7, #8
 800dbf0:	46bd      	mov	sp, r7
 800dbf2:	bd80      	pop	{r7, pc}

0800dbf4 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800dbf4:	b480      	push	{r7}
 800dbf6:	b083      	sub	sp, #12
 800dbf8:	af00      	add	r7, sp, #0
 800dbfa:	6078      	str	r0, [r7, #4]
 800dbfc:	460b      	mov	r3, r1
 800dbfe:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	78fa      	ldrb	r2, [r7, #3]
 800dc04:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800dc06:	2300      	movs	r3, #0
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	370c      	adds	r7, #12
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bc80      	pop	{r7}
 800dc10:	4770      	bx	lr

0800dc12 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800dc12:	b480      	push	{r7}
 800dc14:	b083      	sub	sp, #12
 800dc16:	af00      	add	r7, sp, #0
 800dc18:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	2204      	movs	r2, #4
 800dc2a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800dc2e:	2300      	movs	r3, #0
}
 800dc30:	4618      	mov	r0, r3
 800dc32:	370c      	adds	r7, #12
 800dc34:	46bd      	mov	sp, r7
 800dc36:	bc80      	pop	{r7}
 800dc38:	4770      	bx	lr

0800dc3a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dc3a:	b480      	push	{r7}
 800dc3c:	b083      	sub	sp, #12
 800dc3e:	af00      	add	r7, sp, #0
 800dc40:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dc42:	687b      	ldr	r3, [r7, #4]
 800dc44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc48:	2b04      	cmp	r3, #4
 800dc4a:	d105      	bne.n	800dc58 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dc58:	2300      	movs	r3, #0
}
 800dc5a:	4618      	mov	r0, r3
 800dc5c:	370c      	adds	r7, #12
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	bc80      	pop	{r7}
 800dc62:	4770      	bx	lr

0800dc64 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b082      	sub	sp, #8
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dc72:	2b03      	cmp	r3, #3
 800dc74:	d10b      	bne.n	800dc8e <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc7c:	69db      	ldr	r3, [r3, #28]
 800dc7e:	2b00      	cmp	r3, #0
 800dc80:	d005      	beq.n	800dc8e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc88:	69db      	ldr	r3, [r3, #28]
 800dc8a:	6878      	ldr	r0, [r7, #4]
 800dc8c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800dc8e:	2300      	movs	r3, #0
}
 800dc90:	4618      	mov	r0, r3
 800dc92:	3708      	adds	r7, #8
 800dc94:	46bd      	mov	sp, r7
 800dc96:	bd80      	pop	{r7, pc}

0800dc98 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800dc98:	b580      	push	{r7, lr}
 800dc9a:	b084      	sub	sp, #16
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
 800dca0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dca2:	2300      	movs	r3, #0
 800dca4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dca6:	683b      	ldr	r3, [r7, #0]
 800dca8:	781b      	ldrb	r3, [r3, #0]
 800dcaa:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dcae:	2b40      	cmp	r3, #64	; 0x40
 800dcb0:	d005      	beq.n	800dcbe <USBD_StdDevReq+0x26>
 800dcb2:	2b40      	cmp	r3, #64	; 0x40
 800dcb4:	d84f      	bhi.n	800dd56 <USBD_StdDevReq+0xbe>
 800dcb6:	2b00      	cmp	r3, #0
 800dcb8:	d009      	beq.n	800dcce <USBD_StdDevReq+0x36>
 800dcba:	2b20      	cmp	r3, #32
 800dcbc:	d14b      	bne.n	800dd56 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800dcbe:	687b      	ldr	r3, [r7, #4]
 800dcc0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dcc4:	689b      	ldr	r3, [r3, #8]
 800dcc6:	6839      	ldr	r1, [r7, #0]
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	4798      	blx	r3
      break;
 800dccc:	e048      	b.n	800dd60 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800dcce:	683b      	ldr	r3, [r7, #0]
 800dcd0:	785b      	ldrb	r3, [r3, #1]
 800dcd2:	2b09      	cmp	r3, #9
 800dcd4:	d839      	bhi.n	800dd4a <USBD_StdDevReq+0xb2>
 800dcd6:	a201      	add	r2, pc, #4	; (adr r2, 800dcdc <USBD_StdDevReq+0x44>)
 800dcd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcdc:	0800dd2d 	.word	0x0800dd2d
 800dce0:	0800dd41 	.word	0x0800dd41
 800dce4:	0800dd4b 	.word	0x0800dd4b
 800dce8:	0800dd37 	.word	0x0800dd37
 800dcec:	0800dd4b 	.word	0x0800dd4b
 800dcf0:	0800dd0f 	.word	0x0800dd0f
 800dcf4:	0800dd05 	.word	0x0800dd05
 800dcf8:	0800dd4b 	.word	0x0800dd4b
 800dcfc:	0800dd23 	.word	0x0800dd23
 800dd00:	0800dd19 	.word	0x0800dd19
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800dd04:	6839      	ldr	r1, [r7, #0]
 800dd06:	6878      	ldr	r0, [r7, #4]
 800dd08:	f000 f9dc 	bl	800e0c4 <USBD_GetDescriptor>
          break;
 800dd0c:	e022      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800dd0e:	6839      	ldr	r1, [r7, #0]
 800dd10:	6878      	ldr	r0, [r7, #4]
 800dd12:	f000 fb3f 	bl	800e394 <USBD_SetAddress>
          break;
 800dd16:	e01d      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800dd18:	6839      	ldr	r1, [r7, #0]
 800dd1a:	6878      	ldr	r0, [r7, #4]
 800dd1c:	f000 fb7e 	bl	800e41c <USBD_SetConfig>
          break;
 800dd20:	e018      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800dd22:	6839      	ldr	r1, [r7, #0]
 800dd24:	6878      	ldr	r0, [r7, #4]
 800dd26:	f000 fc07 	bl	800e538 <USBD_GetConfig>
          break;
 800dd2a:	e013      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800dd2c:	6839      	ldr	r1, [r7, #0]
 800dd2e:	6878      	ldr	r0, [r7, #4]
 800dd30:	f000 fc37 	bl	800e5a2 <USBD_GetStatus>
          break;
 800dd34:	e00e      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800dd36:	6839      	ldr	r1, [r7, #0]
 800dd38:	6878      	ldr	r0, [r7, #4]
 800dd3a:	f000 fc65 	bl	800e608 <USBD_SetFeature>
          break;
 800dd3e:	e009      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800dd40:	6839      	ldr	r1, [r7, #0]
 800dd42:	6878      	ldr	r0, [r7, #4]
 800dd44:	f000 fc74 	bl	800e630 <USBD_ClrFeature>
          break;
 800dd48:	e004      	b.n	800dd54 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800dd4a:	6839      	ldr	r1, [r7, #0]
 800dd4c:	6878      	ldr	r0, [r7, #4]
 800dd4e:	f000 fccc 	bl	800e6ea <USBD_CtlError>
          break;
 800dd52:	bf00      	nop
      }
      break;
 800dd54:	e004      	b.n	800dd60 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800dd56:	6839      	ldr	r1, [r7, #0]
 800dd58:	6878      	ldr	r0, [r7, #4]
 800dd5a:	f000 fcc6 	bl	800e6ea <USBD_CtlError>
      break;
 800dd5e:	bf00      	nop
  }

  return ret;
 800dd60:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3710      	adds	r7, #16
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd80      	pop	{r7, pc}
 800dd6a:	bf00      	nop

0800dd6c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800dd6c:	b580      	push	{r7, lr}
 800dd6e:	b084      	sub	sp, #16
 800dd70:	af00      	add	r7, sp, #0
 800dd72:	6078      	str	r0, [r7, #4]
 800dd74:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800dd76:	2300      	movs	r3, #0
 800dd78:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800dd7a:	683b      	ldr	r3, [r7, #0]
 800dd7c:	781b      	ldrb	r3, [r3, #0]
 800dd7e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800dd82:	2b40      	cmp	r3, #64	; 0x40
 800dd84:	d005      	beq.n	800dd92 <USBD_StdItfReq+0x26>
 800dd86:	2b40      	cmp	r3, #64	; 0x40
 800dd88:	d82e      	bhi.n	800dde8 <USBD_StdItfReq+0x7c>
 800dd8a:	2b00      	cmp	r3, #0
 800dd8c:	d001      	beq.n	800dd92 <USBD_StdItfReq+0x26>
 800dd8e:	2b20      	cmp	r3, #32
 800dd90:	d12a      	bne.n	800dde8 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dd98:	3b01      	subs	r3, #1
 800dd9a:	2b02      	cmp	r3, #2
 800dd9c:	d81d      	bhi.n	800ddda <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800dd9e:	683b      	ldr	r3, [r7, #0]
 800dda0:	889b      	ldrh	r3, [r3, #4]
 800dda2:	b2db      	uxtb	r3, r3
 800dda4:	2b01      	cmp	r3, #1
 800dda6:	d813      	bhi.n	800ddd0 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ddae:	689b      	ldr	r3, [r3, #8]
 800ddb0:	6839      	ldr	r1, [r7, #0]
 800ddb2:	6878      	ldr	r0, [r7, #4]
 800ddb4:	4798      	blx	r3
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ddba:	683b      	ldr	r3, [r7, #0]
 800ddbc:	88db      	ldrh	r3, [r3, #6]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d110      	bne.n	800dde4 <USBD_StdItfReq+0x78>
 800ddc2:	7bfb      	ldrb	r3, [r7, #15]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d10d      	bne.n	800dde4 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f000 fd38 	bl	800e83e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ddce:	e009      	b.n	800dde4 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 800ddd0:	6839      	ldr	r1, [r7, #0]
 800ddd2:	6878      	ldr	r0, [r7, #4]
 800ddd4:	f000 fc89 	bl	800e6ea <USBD_CtlError>
          break;
 800ddd8:	e004      	b.n	800dde4 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800ddda:	6839      	ldr	r1, [r7, #0]
 800dddc:	6878      	ldr	r0, [r7, #4]
 800ddde:	f000 fc84 	bl	800e6ea <USBD_CtlError>
          break;
 800dde2:	e000      	b.n	800dde6 <USBD_StdItfReq+0x7a>
          break;
 800dde4:	bf00      	nop
      }
      break;
 800dde6:	e004      	b.n	800ddf2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 800dde8:	6839      	ldr	r1, [r7, #0]
 800ddea:	6878      	ldr	r0, [r7, #4]
 800ddec:	f000 fc7d 	bl	800e6ea <USBD_CtlError>
      break;
 800ddf0:	bf00      	nop
  }

  return USBD_OK;
 800ddf2:	2300      	movs	r3, #0
}
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	3710      	adds	r7, #16
 800ddf8:	46bd      	mov	sp, r7
 800ddfa:	bd80      	pop	{r7, pc}

0800ddfc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800ddfc:	b580      	push	{r7, lr}
 800ddfe:	b084      	sub	sp, #16
 800de00:	af00      	add	r7, sp, #0
 800de02:	6078      	str	r0, [r7, #4]
 800de04:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800de06:	2300      	movs	r3, #0
 800de08:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800de0a:	683b      	ldr	r3, [r7, #0]
 800de0c:	889b      	ldrh	r3, [r3, #4]
 800de0e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800de10:	683b      	ldr	r3, [r7, #0]
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800de18:	2b40      	cmp	r3, #64	; 0x40
 800de1a:	d007      	beq.n	800de2c <USBD_StdEPReq+0x30>
 800de1c:	2b40      	cmp	r3, #64	; 0x40
 800de1e:	f200 8146 	bhi.w	800e0ae <USBD_StdEPReq+0x2b2>
 800de22:	2b00      	cmp	r3, #0
 800de24:	d00a      	beq.n	800de3c <USBD_StdEPReq+0x40>
 800de26:	2b20      	cmp	r3, #32
 800de28:	f040 8141 	bne.w	800e0ae <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de32:	689b      	ldr	r3, [r3, #8]
 800de34:	6839      	ldr	r1, [r7, #0]
 800de36:	6878      	ldr	r0, [r7, #4]
 800de38:	4798      	blx	r3
      break;
 800de3a:	e13d      	b.n	800e0b8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800de3c:	683b      	ldr	r3, [r7, #0]
 800de3e:	781b      	ldrb	r3, [r3, #0]
 800de40:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800de44:	2b20      	cmp	r3, #32
 800de46:	d10a      	bne.n	800de5e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de4e:	689b      	ldr	r3, [r3, #8]
 800de50:	6839      	ldr	r1, [r7, #0]
 800de52:	6878      	ldr	r0, [r7, #4]
 800de54:	4798      	blx	r3
 800de56:	4603      	mov	r3, r0
 800de58:	73fb      	strb	r3, [r7, #15]

        return ret;
 800de5a:	7bfb      	ldrb	r3, [r7, #15]
 800de5c:	e12d      	b.n	800e0ba <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800de5e:	683b      	ldr	r3, [r7, #0]
 800de60:	785b      	ldrb	r3, [r3, #1]
 800de62:	2b03      	cmp	r3, #3
 800de64:	d007      	beq.n	800de76 <USBD_StdEPReq+0x7a>
 800de66:	2b03      	cmp	r3, #3
 800de68:	f300 811b 	bgt.w	800e0a2 <USBD_StdEPReq+0x2a6>
 800de6c:	2b00      	cmp	r3, #0
 800de6e:	d072      	beq.n	800df56 <USBD_StdEPReq+0x15a>
 800de70:	2b01      	cmp	r3, #1
 800de72:	d03a      	beq.n	800deea <USBD_StdEPReq+0xee>
 800de74:	e115      	b.n	800e0a2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800de7c:	2b02      	cmp	r3, #2
 800de7e:	d002      	beq.n	800de86 <USBD_StdEPReq+0x8a>
 800de80:	2b03      	cmp	r3, #3
 800de82:	d015      	beq.n	800deb0 <USBD_StdEPReq+0xb4>
 800de84:	e02b      	b.n	800dede <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800de86:	7bbb      	ldrb	r3, [r7, #14]
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d00c      	beq.n	800dea6 <USBD_StdEPReq+0xaa>
 800de8c:	7bbb      	ldrb	r3, [r7, #14]
 800de8e:	2b80      	cmp	r3, #128	; 0x80
 800de90:	d009      	beq.n	800dea6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800de92:	7bbb      	ldrb	r3, [r7, #14]
 800de94:	4619      	mov	r1, r3
 800de96:	6878      	ldr	r0, [r7, #4]
 800de98:	f003 fe24 	bl	8011ae4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800de9c:	2180      	movs	r1, #128	; 0x80
 800de9e:	6878      	ldr	r0, [r7, #4]
 800dea0:	f003 fe20 	bl	8011ae4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800dea4:	e020      	b.n	800dee8 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800dea6:	6839      	ldr	r1, [r7, #0]
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f000 fc1e 	bl	800e6ea <USBD_CtlError>
              break;
 800deae:	e01b      	b.n	800dee8 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800deb0:	683b      	ldr	r3, [r7, #0]
 800deb2:	885b      	ldrh	r3, [r3, #2]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d10e      	bne.n	800ded6 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800deb8:	7bbb      	ldrb	r3, [r7, #14]
 800deba:	2b00      	cmp	r3, #0
 800debc:	d00b      	beq.n	800ded6 <USBD_StdEPReq+0xda>
 800debe:	7bbb      	ldrb	r3, [r7, #14]
 800dec0:	2b80      	cmp	r3, #128	; 0x80
 800dec2:	d008      	beq.n	800ded6 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800dec4:	683b      	ldr	r3, [r7, #0]
 800dec6:	88db      	ldrh	r3, [r3, #6]
 800dec8:	2b00      	cmp	r3, #0
 800deca:	d104      	bne.n	800ded6 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800decc:	7bbb      	ldrb	r3, [r7, #14]
 800dece:	4619      	mov	r1, r3
 800ded0:	6878      	ldr	r0, [r7, #4]
 800ded2:	f003 fe07 	bl	8011ae4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800ded6:	6878      	ldr	r0, [r7, #4]
 800ded8:	f000 fcb1 	bl	800e83e <USBD_CtlSendStatus>

              break;
 800dedc:	e004      	b.n	800dee8 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800dede:	6839      	ldr	r1, [r7, #0]
 800dee0:	6878      	ldr	r0, [r7, #4]
 800dee2:	f000 fc02 	bl	800e6ea <USBD_CtlError>
              break;
 800dee6:	bf00      	nop
          }
          break;
 800dee8:	e0e0      	b.n	800e0ac <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800def0:	2b02      	cmp	r3, #2
 800def2:	d002      	beq.n	800defa <USBD_StdEPReq+0xfe>
 800def4:	2b03      	cmp	r3, #3
 800def6:	d015      	beq.n	800df24 <USBD_StdEPReq+0x128>
 800def8:	e026      	b.n	800df48 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800defa:	7bbb      	ldrb	r3, [r7, #14]
 800defc:	2b00      	cmp	r3, #0
 800defe:	d00c      	beq.n	800df1a <USBD_StdEPReq+0x11e>
 800df00:	7bbb      	ldrb	r3, [r7, #14]
 800df02:	2b80      	cmp	r3, #128	; 0x80
 800df04:	d009      	beq.n	800df1a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800df06:	7bbb      	ldrb	r3, [r7, #14]
 800df08:	4619      	mov	r1, r3
 800df0a:	6878      	ldr	r0, [r7, #4]
 800df0c:	f003 fdea 	bl	8011ae4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800df10:	2180      	movs	r1, #128	; 0x80
 800df12:	6878      	ldr	r0, [r7, #4]
 800df14:	f003 fde6 	bl	8011ae4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800df18:	e01c      	b.n	800df54 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800df1a:	6839      	ldr	r1, [r7, #0]
 800df1c:	6878      	ldr	r0, [r7, #4]
 800df1e:	f000 fbe4 	bl	800e6ea <USBD_CtlError>
              break;
 800df22:	e017      	b.n	800df54 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	885b      	ldrh	r3, [r3, #2]
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d112      	bne.n	800df52 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800df2c:	7bbb      	ldrb	r3, [r7, #14]
 800df2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800df32:	2b00      	cmp	r3, #0
 800df34:	d004      	beq.n	800df40 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800df36:	7bbb      	ldrb	r3, [r7, #14]
 800df38:	4619      	mov	r1, r3
 800df3a:	6878      	ldr	r0, [r7, #4]
 800df3c:	f003 fdf1 	bl	8011b22 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f000 fc7c 	bl	800e83e <USBD_CtlSendStatus>
              }
              break;
 800df46:	e004      	b.n	800df52 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800df48:	6839      	ldr	r1, [r7, #0]
 800df4a:	6878      	ldr	r0, [r7, #4]
 800df4c:	f000 fbcd 	bl	800e6ea <USBD_CtlError>
              break;
 800df50:	e000      	b.n	800df54 <USBD_StdEPReq+0x158>
              break;
 800df52:	bf00      	nop
          }
          break;
 800df54:	e0aa      	b.n	800e0ac <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800df5c:	2b02      	cmp	r3, #2
 800df5e:	d002      	beq.n	800df66 <USBD_StdEPReq+0x16a>
 800df60:	2b03      	cmp	r3, #3
 800df62:	d032      	beq.n	800dfca <USBD_StdEPReq+0x1ce>
 800df64:	e097      	b.n	800e096 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800df66:	7bbb      	ldrb	r3, [r7, #14]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d007      	beq.n	800df7c <USBD_StdEPReq+0x180>
 800df6c:	7bbb      	ldrb	r3, [r7, #14]
 800df6e:	2b80      	cmp	r3, #128	; 0x80
 800df70:	d004      	beq.n	800df7c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 800df72:	6839      	ldr	r1, [r7, #0]
 800df74:	6878      	ldr	r0, [r7, #4]
 800df76:	f000 fbb8 	bl	800e6ea <USBD_CtlError>
                break;
 800df7a:	e091      	b.n	800e0a0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800df7c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800df80:	2b00      	cmp	r3, #0
 800df82:	da0b      	bge.n	800df9c <USBD_StdEPReq+0x1a0>
 800df84:	7bbb      	ldrb	r3, [r7, #14]
 800df86:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800df8a:	4613      	mov	r3, r2
 800df8c:	009b      	lsls	r3, r3, #2
 800df8e:	4413      	add	r3, r2
 800df90:	009b      	lsls	r3, r3, #2
 800df92:	3310      	adds	r3, #16
 800df94:	687a      	ldr	r2, [r7, #4]
 800df96:	4413      	add	r3, r2
 800df98:	3304      	adds	r3, #4
 800df9a:	e00b      	b.n	800dfb4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800df9c:	7bbb      	ldrb	r3, [r7, #14]
 800df9e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800dfa2:	4613      	mov	r3, r2
 800dfa4:	009b      	lsls	r3, r3, #2
 800dfa6:	4413      	add	r3, r2
 800dfa8:	009b      	lsls	r3, r3, #2
 800dfaa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800dfae:	687a      	ldr	r2, [r7, #4]
 800dfb0:	4413      	add	r3, r2
 800dfb2:	3304      	adds	r3, #4
 800dfb4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800dfb6:	68bb      	ldr	r3, [r7, #8]
 800dfb8:	2200      	movs	r2, #0
 800dfba:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800dfbc:	68bb      	ldr	r3, [r7, #8]
 800dfbe:	2202      	movs	r2, #2
 800dfc0:	4619      	mov	r1, r3
 800dfc2:	6878      	ldr	r0, [r7, #4]
 800dfc4:	f000 fbfb 	bl	800e7be <USBD_CtlSendData>
              break;
 800dfc8:	e06a      	b.n	800e0a0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800dfca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dfce:	2b00      	cmp	r3, #0
 800dfd0:	da11      	bge.n	800dff6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800dfd2:	7bbb      	ldrb	r3, [r7, #14]
 800dfd4:	f003 020f 	and.w	r2, r3, #15
 800dfd8:	6879      	ldr	r1, [r7, #4]
 800dfda:	4613      	mov	r3, r2
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	4413      	add	r3, r2
 800dfe0:	009b      	lsls	r3, r3, #2
 800dfe2:	440b      	add	r3, r1
 800dfe4:	3318      	adds	r3, #24
 800dfe6:	681b      	ldr	r3, [r3, #0]
 800dfe8:	2b00      	cmp	r3, #0
 800dfea:	d117      	bne.n	800e01c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800dfec:	6839      	ldr	r1, [r7, #0]
 800dfee:	6878      	ldr	r0, [r7, #4]
 800dff0:	f000 fb7b 	bl	800e6ea <USBD_CtlError>
                  break;
 800dff4:	e054      	b.n	800e0a0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800dff6:	7bbb      	ldrb	r3, [r7, #14]
 800dff8:	f003 020f 	and.w	r2, r3, #15
 800dffc:	6879      	ldr	r1, [r7, #4]
 800dffe:	4613      	mov	r3, r2
 800e000:	009b      	lsls	r3, r3, #2
 800e002:	4413      	add	r3, r2
 800e004:	009b      	lsls	r3, r3, #2
 800e006:	440b      	add	r3, r1
 800e008:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	2b00      	cmp	r3, #0
 800e010:	d104      	bne.n	800e01c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800e012:	6839      	ldr	r1, [r7, #0]
 800e014:	6878      	ldr	r0, [r7, #4]
 800e016:	f000 fb68 	bl	800e6ea <USBD_CtlError>
                  break;
 800e01a:	e041      	b.n	800e0a0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e01c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e020:	2b00      	cmp	r3, #0
 800e022:	da0b      	bge.n	800e03c <USBD_StdEPReq+0x240>
 800e024:	7bbb      	ldrb	r3, [r7, #14]
 800e026:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e02a:	4613      	mov	r3, r2
 800e02c:	009b      	lsls	r3, r3, #2
 800e02e:	4413      	add	r3, r2
 800e030:	009b      	lsls	r3, r3, #2
 800e032:	3310      	adds	r3, #16
 800e034:	687a      	ldr	r2, [r7, #4]
 800e036:	4413      	add	r3, r2
 800e038:	3304      	adds	r3, #4
 800e03a:	e00b      	b.n	800e054 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e03c:	7bbb      	ldrb	r3, [r7, #14]
 800e03e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e042:	4613      	mov	r3, r2
 800e044:	009b      	lsls	r3, r3, #2
 800e046:	4413      	add	r3, r2
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e04e:	687a      	ldr	r2, [r7, #4]
 800e050:	4413      	add	r3, r2
 800e052:	3304      	adds	r3, #4
 800e054:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e056:	7bbb      	ldrb	r3, [r7, #14]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d002      	beq.n	800e062 <USBD_StdEPReq+0x266>
 800e05c:	7bbb      	ldrb	r3, [r7, #14]
 800e05e:	2b80      	cmp	r3, #128	; 0x80
 800e060:	d103      	bne.n	800e06a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 800e062:	68bb      	ldr	r3, [r7, #8]
 800e064:	2200      	movs	r2, #0
 800e066:	601a      	str	r2, [r3, #0]
 800e068:	e00e      	b.n	800e088 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800e06a:	7bbb      	ldrb	r3, [r7, #14]
 800e06c:	4619      	mov	r1, r3
 800e06e:	6878      	ldr	r0, [r7, #4]
 800e070:	f003 fd76 	bl	8011b60 <USBD_LL_IsStallEP>
 800e074:	4603      	mov	r3, r0
 800e076:	2b00      	cmp	r3, #0
 800e078:	d003      	beq.n	800e082 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800e07a:	68bb      	ldr	r3, [r7, #8]
 800e07c:	2201      	movs	r2, #1
 800e07e:	601a      	str	r2, [r3, #0]
 800e080:	e002      	b.n	800e088 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 800e082:	68bb      	ldr	r3, [r7, #8]
 800e084:	2200      	movs	r2, #0
 800e086:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e088:	68bb      	ldr	r3, [r7, #8]
 800e08a:	2202      	movs	r2, #2
 800e08c:	4619      	mov	r1, r3
 800e08e:	6878      	ldr	r0, [r7, #4]
 800e090:	f000 fb95 	bl	800e7be <USBD_CtlSendData>
              break;
 800e094:	e004      	b.n	800e0a0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800e096:	6839      	ldr	r1, [r7, #0]
 800e098:	6878      	ldr	r0, [r7, #4]
 800e09a:	f000 fb26 	bl	800e6ea <USBD_CtlError>
              break;
 800e09e:	bf00      	nop
          }
          break;
 800e0a0:	e004      	b.n	800e0ac <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 800e0a2:	6839      	ldr	r1, [r7, #0]
 800e0a4:	6878      	ldr	r0, [r7, #4]
 800e0a6:	f000 fb20 	bl	800e6ea <USBD_CtlError>
          break;
 800e0aa:	bf00      	nop
      }
      break;
 800e0ac:	e004      	b.n	800e0b8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800e0ae:	6839      	ldr	r1, [r7, #0]
 800e0b0:	6878      	ldr	r0, [r7, #4]
 800e0b2:	f000 fb1a 	bl	800e6ea <USBD_CtlError>
      break;
 800e0b6:	bf00      	nop
  }

  return ret;
 800e0b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0ba:	4618      	mov	r0, r3
 800e0bc:	3710      	adds	r7, #16
 800e0be:	46bd      	mov	sp, r7
 800e0c0:	bd80      	pop	{r7, pc}
	...

0800e0c4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e0c4:	b580      	push	{r7, lr}
 800e0c6:	b084      	sub	sp, #16
 800e0c8:	af00      	add	r7, sp, #0
 800e0ca:	6078      	str	r0, [r7, #4]
 800e0cc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e0ce:	2300      	movs	r3, #0
 800e0d0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e0d2:	2300      	movs	r3, #0
 800e0d4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e0d6:	2300      	movs	r3, #0
 800e0d8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e0da:	683b      	ldr	r3, [r7, #0]
 800e0dc:	885b      	ldrh	r3, [r3, #2]
 800e0de:	0a1b      	lsrs	r3, r3, #8
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	3b01      	subs	r3, #1
 800e0e4:	2b06      	cmp	r3, #6
 800e0e6:	f200 8128 	bhi.w	800e33a <USBD_GetDescriptor+0x276>
 800e0ea:	a201      	add	r2, pc, #4	; (adr r2, 800e0f0 <USBD_GetDescriptor+0x2c>)
 800e0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0f0:	0800e10d 	.word	0x0800e10d
 800e0f4:	0800e125 	.word	0x0800e125
 800e0f8:	0800e165 	.word	0x0800e165
 800e0fc:	0800e33b 	.word	0x0800e33b
 800e100:	0800e33b 	.word	0x0800e33b
 800e104:	0800e2db 	.word	0x0800e2db
 800e108:	0800e307 	.word	0x0800e307
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	687a      	ldr	r2, [r7, #4]
 800e116:	7c12      	ldrb	r2, [r2, #16]
 800e118:	f107 0108 	add.w	r1, r7, #8
 800e11c:	4610      	mov	r0, r2
 800e11e:	4798      	blx	r3
 800e120:	60f8      	str	r0, [r7, #12]
      break;
 800e122:	e112      	b.n	800e34a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	7c1b      	ldrb	r3, [r3, #16]
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d10d      	bne.n	800e148 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e134:	f107 0208 	add.w	r2, r7, #8
 800e138:	4610      	mov	r0, r2
 800e13a:	4798      	blx	r3
 800e13c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	3301      	adds	r3, #1
 800e142:	2202      	movs	r2, #2
 800e144:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e146:	e100      	b.n	800e34a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e14e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e150:	f107 0208 	add.w	r2, r7, #8
 800e154:	4610      	mov	r0, r2
 800e156:	4798      	blx	r3
 800e158:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e15a:	68fb      	ldr	r3, [r7, #12]
 800e15c:	3301      	adds	r3, #1
 800e15e:	2202      	movs	r2, #2
 800e160:	701a      	strb	r2, [r3, #0]
      break;
 800e162:	e0f2      	b.n	800e34a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	885b      	ldrh	r3, [r3, #2]
 800e168:	b2db      	uxtb	r3, r3
 800e16a:	2b05      	cmp	r3, #5
 800e16c:	f200 80ac 	bhi.w	800e2c8 <USBD_GetDescriptor+0x204>
 800e170:	a201      	add	r2, pc, #4	; (adr r2, 800e178 <USBD_GetDescriptor+0xb4>)
 800e172:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e176:	bf00      	nop
 800e178:	0800e191 	.word	0x0800e191
 800e17c:	0800e1c5 	.word	0x0800e1c5
 800e180:	0800e1f9 	.word	0x0800e1f9
 800e184:	0800e22d 	.word	0x0800e22d
 800e188:	0800e261 	.word	0x0800e261
 800e18c:	0800e295 	.word	0x0800e295
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e190:	687b      	ldr	r3, [r7, #4]
 800e192:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e196:	685b      	ldr	r3, [r3, #4]
 800e198:	2b00      	cmp	r3, #0
 800e19a:	d00b      	beq.n	800e1b4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	687a      	ldr	r2, [r7, #4]
 800e1a6:	7c12      	ldrb	r2, [r2, #16]
 800e1a8:	f107 0108 	add.w	r1, r7, #8
 800e1ac:	4610      	mov	r0, r2
 800e1ae:	4798      	blx	r3
 800e1b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1b2:	e091      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e1b4:	6839      	ldr	r1, [r7, #0]
 800e1b6:	6878      	ldr	r0, [r7, #4]
 800e1b8:	f000 fa97 	bl	800e6ea <USBD_CtlError>
            err++;
 800e1bc:	7afb      	ldrb	r3, [r7, #11]
 800e1be:	3301      	adds	r3, #1
 800e1c0:	72fb      	strb	r3, [r7, #11]
          break;
 800e1c2:	e089      	b.n	800e2d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e1ca:	689b      	ldr	r3, [r3, #8]
 800e1cc:	2b00      	cmp	r3, #0
 800e1ce:	d00b      	beq.n	800e1e8 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e1d0:	687b      	ldr	r3, [r7, #4]
 800e1d2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e1d6:	689b      	ldr	r3, [r3, #8]
 800e1d8:	687a      	ldr	r2, [r7, #4]
 800e1da:	7c12      	ldrb	r2, [r2, #16]
 800e1dc:	f107 0108 	add.w	r1, r7, #8
 800e1e0:	4610      	mov	r0, r2
 800e1e2:	4798      	blx	r3
 800e1e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e1e6:	e077      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e1e8:	6839      	ldr	r1, [r7, #0]
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	f000 fa7d 	bl	800e6ea <USBD_CtlError>
            err++;
 800e1f0:	7afb      	ldrb	r3, [r7, #11]
 800e1f2:	3301      	adds	r3, #1
 800e1f4:	72fb      	strb	r3, [r7, #11]
          break;
 800e1f6:	e06f      	b.n	800e2d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e1fe:	68db      	ldr	r3, [r3, #12]
 800e200:	2b00      	cmp	r3, #0
 800e202:	d00b      	beq.n	800e21c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e20a:	68db      	ldr	r3, [r3, #12]
 800e20c:	687a      	ldr	r2, [r7, #4]
 800e20e:	7c12      	ldrb	r2, [r2, #16]
 800e210:	f107 0108 	add.w	r1, r7, #8
 800e214:	4610      	mov	r0, r2
 800e216:	4798      	blx	r3
 800e218:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e21a:	e05d      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e21c:	6839      	ldr	r1, [r7, #0]
 800e21e:	6878      	ldr	r0, [r7, #4]
 800e220:	f000 fa63 	bl	800e6ea <USBD_CtlError>
            err++;
 800e224:	7afb      	ldrb	r3, [r7, #11]
 800e226:	3301      	adds	r3, #1
 800e228:	72fb      	strb	r3, [r7, #11]
          break;
 800e22a:	e055      	b.n	800e2d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e22c:	687b      	ldr	r3, [r7, #4]
 800e22e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e232:	691b      	ldr	r3, [r3, #16]
 800e234:	2b00      	cmp	r3, #0
 800e236:	d00b      	beq.n	800e250 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e238:	687b      	ldr	r3, [r7, #4]
 800e23a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e23e:	691b      	ldr	r3, [r3, #16]
 800e240:	687a      	ldr	r2, [r7, #4]
 800e242:	7c12      	ldrb	r2, [r2, #16]
 800e244:	f107 0108 	add.w	r1, r7, #8
 800e248:	4610      	mov	r0, r2
 800e24a:	4798      	blx	r3
 800e24c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e24e:	e043      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e250:	6839      	ldr	r1, [r7, #0]
 800e252:	6878      	ldr	r0, [r7, #4]
 800e254:	f000 fa49 	bl	800e6ea <USBD_CtlError>
            err++;
 800e258:	7afb      	ldrb	r3, [r7, #11]
 800e25a:	3301      	adds	r3, #1
 800e25c:	72fb      	strb	r3, [r7, #11]
          break;
 800e25e:	e03b      	b.n	800e2d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e266:	695b      	ldr	r3, [r3, #20]
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00b      	beq.n	800e284 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e272:	695b      	ldr	r3, [r3, #20]
 800e274:	687a      	ldr	r2, [r7, #4]
 800e276:	7c12      	ldrb	r2, [r2, #16]
 800e278:	f107 0108 	add.w	r1, r7, #8
 800e27c:	4610      	mov	r0, r2
 800e27e:	4798      	blx	r3
 800e280:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e282:	e029      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e284:	6839      	ldr	r1, [r7, #0]
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f000 fa2f 	bl	800e6ea <USBD_CtlError>
            err++;
 800e28c:	7afb      	ldrb	r3, [r7, #11]
 800e28e:	3301      	adds	r3, #1
 800e290:	72fb      	strb	r3, [r7, #11]
          break;
 800e292:	e021      	b.n	800e2d8 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e29a:	699b      	ldr	r3, [r3, #24]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d00b      	beq.n	800e2b8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e2a6:	699b      	ldr	r3, [r3, #24]
 800e2a8:	687a      	ldr	r2, [r7, #4]
 800e2aa:	7c12      	ldrb	r2, [r2, #16]
 800e2ac:	f107 0108 	add.w	r1, r7, #8
 800e2b0:	4610      	mov	r0, r2
 800e2b2:	4798      	blx	r3
 800e2b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e2b6:	e00f      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e2b8:	6839      	ldr	r1, [r7, #0]
 800e2ba:	6878      	ldr	r0, [r7, #4]
 800e2bc:	f000 fa15 	bl	800e6ea <USBD_CtlError>
            err++;
 800e2c0:	7afb      	ldrb	r3, [r7, #11]
 800e2c2:	3301      	adds	r3, #1
 800e2c4:	72fb      	strb	r3, [r7, #11]
          break;
 800e2c6:	e007      	b.n	800e2d8 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e2c8:	6839      	ldr	r1, [r7, #0]
 800e2ca:	6878      	ldr	r0, [r7, #4]
 800e2cc:	f000 fa0d 	bl	800e6ea <USBD_CtlError>
          err++;
 800e2d0:	7afb      	ldrb	r3, [r7, #11]
 800e2d2:	3301      	adds	r3, #1
 800e2d4:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800e2d6:	e038      	b.n	800e34a <USBD_GetDescriptor+0x286>
 800e2d8:	e037      	b.n	800e34a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	7c1b      	ldrb	r3, [r3, #16]
 800e2de:	2b00      	cmp	r3, #0
 800e2e0:	d109      	bne.n	800e2f6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e2e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e2ea:	f107 0208 	add.w	r2, r7, #8
 800e2ee:	4610      	mov	r0, r2
 800e2f0:	4798      	blx	r3
 800e2f2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e2f4:	e029      	b.n	800e34a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e2f6:	6839      	ldr	r1, [r7, #0]
 800e2f8:	6878      	ldr	r0, [r7, #4]
 800e2fa:	f000 f9f6 	bl	800e6ea <USBD_CtlError>
        err++;
 800e2fe:	7afb      	ldrb	r3, [r7, #11]
 800e300:	3301      	adds	r3, #1
 800e302:	72fb      	strb	r3, [r7, #11]
      break;
 800e304:	e021      	b.n	800e34a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	7c1b      	ldrb	r3, [r3, #16]
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d10d      	bne.n	800e32a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e316:	f107 0208 	add.w	r2, r7, #8
 800e31a:	4610      	mov	r0, r2
 800e31c:	4798      	blx	r3
 800e31e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	3301      	adds	r3, #1
 800e324:	2207      	movs	r2, #7
 800e326:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e328:	e00f      	b.n	800e34a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e32a:	6839      	ldr	r1, [r7, #0]
 800e32c:	6878      	ldr	r0, [r7, #4]
 800e32e:	f000 f9dc 	bl	800e6ea <USBD_CtlError>
        err++;
 800e332:	7afb      	ldrb	r3, [r7, #11]
 800e334:	3301      	adds	r3, #1
 800e336:	72fb      	strb	r3, [r7, #11]
      break;
 800e338:	e007      	b.n	800e34a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e33a:	6839      	ldr	r1, [r7, #0]
 800e33c:	6878      	ldr	r0, [r7, #4]
 800e33e:	f000 f9d4 	bl	800e6ea <USBD_CtlError>
      err++;
 800e342:	7afb      	ldrb	r3, [r7, #11]
 800e344:	3301      	adds	r3, #1
 800e346:	72fb      	strb	r3, [r7, #11]
      break;
 800e348:	bf00      	nop
  }

  if (err != 0U)
 800e34a:	7afb      	ldrb	r3, [r7, #11]
 800e34c:	2b00      	cmp	r3, #0
 800e34e:	d11c      	bne.n	800e38a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e350:	893b      	ldrh	r3, [r7, #8]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d011      	beq.n	800e37a <USBD_GetDescriptor+0x2b6>
 800e356:	683b      	ldr	r3, [r7, #0]
 800e358:	88db      	ldrh	r3, [r3, #6]
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	d00d      	beq.n	800e37a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800e35e:	683b      	ldr	r3, [r7, #0]
 800e360:	88da      	ldrh	r2, [r3, #6]
 800e362:	893b      	ldrh	r3, [r7, #8]
 800e364:	4293      	cmp	r3, r2
 800e366:	bf28      	it	cs
 800e368:	4613      	movcs	r3, r2
 800e36a:	b29b      	uxth	r3, r3
 800e36c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e36e:	893b      	ldrh	r3, [r7, #8]
 800e370:	461a      	mov	r2, r3
 800e372:	68f9      	ldr	r1, [r7, #12]
 800e374:	6878      	ldr	r0, [r7, #4]
 800e376:	f000 fa22 	bl	800e7be <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	88db      	ldrh	r3, [r3, #6]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d104      	bne.n	800e38c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f000 fa5b 	bl	800e83e <USBD_CtlSendStatus>
 800e388:	e000      	b.n	800e38c <USBD_GetDescriptor+0x2c8>
    return;
 800e38a:	bf00      	nop
    }
  }
}
 800e38c:	3710      	adds	r7, #16
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}
 800e392:	bf00      	nop

0800e394 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e394:	b580      	push	{r7, lr}
 800e396:	b084      	sub	sp, #16
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
 800e39c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e39e:	683b      	ldr	r3, [r7, #0]
 800e3a0:	889b      	ldrh	r3, [r3, #4]
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d130      	bne.n	800e408 <USBD_SetAddress+0x74>
 800e3a6:	683b      	ldr	r3, [r7, #0]
 800e3a8:	88db      	ldrh	r3, [r3, #6]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	d12c      	bne.n	800e408 <USBD_SetAddress+0x74>
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	885b      	ldrh	r3, [r3, #2]
 800e3b2:	2b7f      	cmp	r3, #127	; 0x7f
 800e3b4:	d828      	bhi.n	800e408 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	885b      	ldrh	r3, [r3, #2]
 800e3ba:	b2db      	uxtb	r3, r3
 800e3bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e3c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e3c8:	2b03      	cmp	r3, #3
 800e3ca:	d104      	bne.n	800e3d6 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e3cc:	6839      	ldr	r1, [r7, #0]
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f000 f98b 	bl	800e6ea <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3d4:	e01d      	b.n	800e412 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	7bfa      	ldrb	r2, [r7, #15]
 800e3da:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e3de:	7bfb      	ldrb	r3, [r7, #15]
 800e3e0:	4619      	mov	r1, r3
 800e3e2:	6878      	ldr	r0, [r7, #4]
 800e3e4:	f003 fbe8 	bl	8011bb8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e3e8:	6878      	ldr	r0, [r7, #4]
 800e3ea:	f000 fa28 	bl	800e83e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e3ee:	7bfb      	ldrb	r3, [r7, #15]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d004      	beq.n	800e3fe <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	2202      	movs	r2, #2
 800e3f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e3fc:	e009      	b.n	800e412 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	2201      	movs	r2, #1
 800e402:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e406:	e004      	b.n	800e412 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e408:	6839      	ldr	r1, [r7, #0]
 800e40a:	6878      	ldr	r0, [r7, #4]
 800e40c:	f000 f96d 	bl	800e6ea <USBD_CtlError>
  }
}
 800e410:	bf00      	nop
 800e412:	bf00      	nop
 800e414:	3710      	adds	r7, #16
 800e416:	46bd      	mov	sp, r7
 800e418:	bd80      	pop	{r7, pc}
	...

0800e41c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b082      	sub	sp, #8
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
 800e424:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	885b      	ldrh	r3, [r3, #2]
 800e42a:	b2da      	uxtb	r2, r3
 800e42c:	4b41      	ldr	r3, [pc, #260]	; (800e534 <USBD_SetConfig+0x118>)
 800e42e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e430:	4b40      	ldr	r3, [pc, #256]	; (800e534 <USBD_SetConfig+0x118>)
 800e432:	781b      	ldrb	r3, [r3, #0]
 800e434:	2b01      	cmp	r3, #1
 800e436:	d904      	bls.n	800e442 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e438:	6839      	ldr	r1, [r7, #0]
 800e43a:	6878      	ldr	r0, [r7, #4]
 800e43c:	f000 f955 	bl	800e6ea <USBD_CtlError>
 800e440:	e075      	b.n	800e52e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e442:	687b      	ldr	r3, [r7, #4]
 800e444:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e448:	2b02      	cmp	r3, #2
 800e44a:	d002      	beq.n	800e452 <USBD_SetConfig+0x36>
 800e44c:	2b03      	cmp	r3, #3
 800e44e:	d023      	beq.n	800e498 <USBD_SetConfig+0x7c>
 800e450:	e062      	b.n	800e518 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e452:	4b38      	ldr	r3, [pc, #224]	; (800e534 <USBD_SetConfig+0x118>)
 800e454:	781b      	ldrb	r3, [r3, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d01a      	beq.n	800e490 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800e45a:	4b36      	ldr	r3, [pc, #216]	; (800e534 <USBD_SetConfig+0x118>)
 800e45c:	781b      	ldrb	r3, [r3, #0]
 800e45e:	461a      	mov	r2, r3
 800e460:	687b      	ldr	r3, [r7, #4]
 800e462:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	2203      	movs	r2, #3
 800e468:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e46c:	4b31      	ldr	r3, [pc, #196]	; (800e534 <USBD_SetConfig+0x118>)
 800e46e:	781b      	ldrb	r3, [r3, #0]
 800e470:	4619      	mov	r1, r3
 800e472:	6878      	ldr	r0, [r7, #4]
 800e474:	f7ff f9e8 	bl	800d848 <USBD_SetClassConfig>
 800e478:	4603      	mov	r3, r0
 800e47a:	2b02      	cmp	r3, #2
 800e47c:	d104      	bne.n	800e488 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800e47e:	6839      	ldr	r1, [r7, #0]
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f000 f932 	bl	800e6ea <USBD_CtlError>
            return;
 800e486:	e052      	b.n	800e52e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f000 f9d8 	bl	800e83e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e48e:	e04e      	b.n	800e52e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e490:	6878      	ldr	r0, [r7, #4]
 800e492:	f000 f9d4 	bl	800e83e <USBD_CtlSendStatus>
        break;
 800e496:	e04a      	b.n	800e52e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e498:	4b26      	ldr	r3, [pc, #152]	; (800e534 <USBD_SetConfig+0x118>)
 800e49a:	781b      	ldrb	r3, [r3, #0]
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d112      	bne.n	800e4c6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	2202      	movs	r2, #2
 800e4a4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800e4a8:	4b22      	ldr	r3, [pc, #136]	; (800e534 <USBD_SetConfig+0x118>)
 800e4aa:	781b      	ldrb	r3, [r3, #0]
 800e4ac:	461a      	mov	r2, r3
 800e4ae:	687b      	ldr	r3, [r7, #4]
 800e4b0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e4b2:	4b20      	ldr	r3, [pc, #128]	; (800e534 <USBD_SetConfig+0x118>)
 800e4b4:	781b      	ldrb	r3, [r3, #0]
 800e4b6:	4619      	mov	r1, r3
 800e4b8:	6878      	ldr	r0, [r7, #4]
 800e4ba:	f7ff f9e4 	bl	800d886 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e4be:	6878      	ldr	r0, [r7, #4]
 800e4c0:	f000 f9bd 	bl	800e83e <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e4c4:	e033      	b.n	800e52e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800e4c6:	4b1b      	ldr	r3, [pc, #108]	; (800e534 <USBD_SetConfig+0x118>)
 800e4c8:	781b      	ldrb	r3, [r3, #0]
 800e4ca:	461a      	mov	r2, r3
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	685b      	ldr	r3, [r3, #4]
 800e4d0:	429a      	cmp	r2, r3
 800e4d2:	d01d      	beq.n	800e510 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	685b      	ldr	r3, [r3, #4]
 800e4d8:	b2db      	uxtb	r3, r3
 800e4da:	4619      	mov	r1, r3
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f7ff f9d2 	bl	800d886 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e4e2:	4b14      	ldr	r3, [pc, #80]	; (800e534 <USBD_SetConfig+0x118>)
 800e4e4:	781b      	ldrb	r3, [r3, #0]
 800e4e6:	461a      	mov	r2, r3
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e4ec:	4b11      	ldr	r3, [pc, #68]	; (800e534 <USBD_SetConfig+0x118>)
 800e4ee:	781b      	ldrb	r3, [r3, #0]
 800e4f0:	4619      	mov	r1, r3
 800e4f2:	6878      	ldr	r0, [r7, #4]
 800e4f4:	f7ff f9a8 	bl	800d848 <USBD_SetClassConfig>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	2b02      	cmp	r3, #2
 800e4fc:	d104      	bne.n	800e508 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800e4fe:	6839      	ldr	r1, [r7, #0]
 800e500:	6878      	ldr	r0, [r7, #4]
 800e502:	f000 f8f2 	bl	800e6ea <USBD_CtlError>
            return;
 800e506:	e012      	b.n	800e52e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e508:	6878      	ldr	r0, [r7, #4]
 800e50a:	f000 f998 	bl	800e83e <USBD_CtlSendStatus>
        break;
 800e50e:	e00e      	b.n	800e52e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e510:	6878      	ldr	r0, [r7, #4]
 800e512:	f000 f994 	bl	800e83e <USBD_CtlSendStatus>
        break;
 800e516:	e00a      	b.n	800e52e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800e518:	6839      	ldr	r1, [r7, #0]
 800e51a:	6878      	ldr	r0, [r7, #4]
 800e51c:	f000 f8e5 	bl	800e6ea <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e520:	4b04      	ldr	r3, [pc, #16]	; (800e534 <USBD_SetConfig+0x118>)
 800e522:	781b      	ldrb	r3, [r3, #0]
 800e524:	4619      	mov	r1, r3
 800e526:	6878      	ldr	r0, [r7, #4]
 800e528:	f7ff f9ad 	bl	800d886 <USBD_ClrClassConfig>
        break;
 800e52c:	bf00      	nop
    }
  }
}
 800e52e:	3708      	adds	r7, #8
 800e530:	46bd      	mov	sp, r7
 800e532:	bd80      	pop	{r7, pc}
 800e534:	20000e68 	.word	0x20000e68

0800e538 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e538:	b580      	push	{r7, lr}
 800e53a:	b082      	sub	sp, #8
 800e53c:	af00      	add	r7, sp, #0
 800e53e:	6078      	str	r0, [r7, #4]
 800e540:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	88db      	ldrh	r3, [r3, #6]
 800e546:	2b01      	cmp	r3, #1
 800e548:	d004      	beq.n	800e554 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e54a:	6839      	ldr	r1, [r7, #0]
 800e54c:	6878      	ldr	r0, [r7, #4]
 800e54e:	f000 f8cc 	bl	800e6ea <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e552:	e022      	b.n	800e59a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e55a:	2b02      	cmp	r3, #2
 800e55c:	dc02      	bgt.n	800e564 <USBD_GetConfig+0x2c>
 800e55e:	2b00      	cmp	r3, #0
 800e560:	dc03      	bgt.n	800e56a <USBD_GetConfig+0x32>
 800e562:	e015      	b.n	800e590 <USBD_GetConfig+0x58>
 800e564:	2b03      	cmp	r3, #3
 800e566:	d00b      	beq.n	800e580 <USBD_GetConfig+0x48>
 800e568:	e012      	b.n	800e590 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	2200      	movs	r2, #0
 800e56e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	3308      	adds	r3, #8
 800e574:	2201      	movs	r2, #1
 800e576:	4619      	mov	r1, r3
 800e578:	6878      	ldr	r0, [r7, #4]
 800e57a:	f000 f920 	bl	800e7be <USBD_CtlSendData>
        break;
 800e57e:	e00c      	b.n	800e59a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	3304      	adds	r3, #4
 800e584:	2201      	movs	r2, #1
 800e586:	4619      	mov	r1, r3
 800e588:	6878      	ldr	r0, [r7, #4]
 800e58a:	f000 f918 	bl	800e7be <USBD_CtlSendData>
        break;
 800e58e:	e004      	b.n	800e59a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 800e590:	6839      	ldr	r1, [r7, #0]
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 f8a9 	bl	800e6ea <USBD_CtlError>
        break;
 800e598:	bf00      	nop
}
 800e59a:	bf00      	nop
 800e59c:	3708      	adds	r7, #8
 800e59e:	46bd      	mov	sp, r7
 800e5a0:	bd80      	pop	{r7, pc}

0800e5a2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e5a2:	b580      	push	{r7, lr}
 800e5a4:	b082      	sub	sp, #8
 800e5a6:	af00      	add	r7, sp, #0
 800e5a8:	6078      	str	r0, [r7, #4]
 800e5aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e5b2:	3b01      	subs	r3, #1
 800e5b4:	2b02      	cmp	r3, #2
 800e5b6:	d81e      	bhi.n	800e5f6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e5b8:	683b      	ldr	r3, [r7, #0]
 800e5ba:	88db      	ldrh	r3, [r3, #6]
 800e5bc:	2b02      	cmp	r3, #2
 800e5be:	d004      	beq.n	800e5ca <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800e5c0:	6839      	ldr	r1, [r7, #0]
 800e5c2:	6878      	ldr	r0, [r7, #4]
 800e5c4:	f000 f891 	bl	800e6ea <USBD_CtlError>
        break;
 800e5c8:	e01a      	b.n	800e600 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e5ca:	687b      	ldr	r3, [r7, #4]
 800e5cc:	2201      	movs	r2, #1
 800e5ce:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	d005      	beq.n	800e5e6 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	68db      	ldr	r3, [r3, #12]
 800e5de:	f043 0202 	orr.w	r2, r3, #2
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	330c      	adds	r3, #12
 800e5ea:	2202      	movs	r2, #2
 800e5ec:	4619      	mov	r1, r3
 800e5ee:	6878      	ldr	r0, [r7, #4]
 800e5f0:	f000 f8e5 	bl	800e7be <USBD_CtlSendData>
      break;
 800e5f4:	e004      	b.n	800e600 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800e5f6:	6839      	ldr	r1, [r7, #0]
 800e5f8:	6878      	ldr	r0, [r7, #4]
 800e5fa:	f000 f876 	bl	800e6ea <USBD_CtlError>
      break;
 800e5fe:	bf00      	nop
  }
}
 800e600:	bf00      	nop
 800e602:	3708      	adds	r7, #8
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}

0800e608 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e608:	b580      	push	{r7, lr}
 800e60a:	b082      	sub	sp, #8
 800e60c:	af00      	add	r7, sp, #0
 800e60e:	6078      	str	r0, [r7, #4]
 800e610:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e612:	683b      	ldr	r3, [r7, #0]
 800e614:	885b      	ldrh	r3, [r3, #2]
 800e616:	2b01      	cmp	r3, #1
 800e618:	d106      	bne.n	800e628 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	2201      	movs	r2, #1
 800e61e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800e622:	6878      	ldr	r0, [r7, #4]
 800e624:	f000 f90b 	bl	800e83e <USBD_CtlSendStatus>
  }
}
 800e628:	bf00      	nop
 800e62a:	3708      	adds	r7, #8
 800e62c:	46bd      	mov	sp, r7
 800e62e:	bd80      	pop	{r7, pc}

0800e630 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b082      	sub	sp, #8
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
 800e638:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e640:	3b01      	subs	r3, #1
 800e642:	2b02      	cmp	r3, #2
 800e644:	d80b      	bhi.n	800e65e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e646:	683b      	ldr	r3, [r7, #0]
 800e648:	885b      	ldrh	r3, [r3, #2]
 800e64a:	2b01      	cmp	r3, #1
 800e64c:	d10c      	bne.n	800e668 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2200      	movs	r2, #0
 800e652:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800e656:	6878      	ldr	r0, [r7, #4]
 800e658:	f000 f8f1 	bl	800e83e <USBD_CtlSendStatus>
      }
      break;
 800e65c:	e004      	b.n	800e668 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800e65e:	6839      	ldr	r1, [r7, #0]
 800e660:	6878      	ldr	r0, [r7, #4]
 800e662:	f000 f842 	bl	800e6ea <USBD_CtlError>
      break;
 800e666:	e000      	b.n	800e66a <USBD_ClrFeature+0x3a>
      break;
 800e668:	bf00      	nop
  }
}
 800e66a:	bf00      	nop
 800e66c:	3708      	adds	r7, #8
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}

0800e672 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800e672:	b480      	push	{r7}
 800e674:	b083      	sub	sp, #12
 800e676:	af00      	add	r7, sp, #0
 800e678:	6078      	str	r0, [r7, #4]
 800e67a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800e67c:	683b      	ldr	r3, [r7, #0]
 800e67e:	781a      	ldrb	r2, [r3, #0]
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800e684:	683b      	ldr	r3, [r7, #0]
 800e686:	785a      	ldrb	r2, [r3, #1]
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	3302      	adds	r3, #2
 800e690:	781b      	ldrb	r3, [r3, #0]
 800e692:	b29a      	uxth	r2, r3
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	3303      	adds	r3, #3
 800e698:	781b      	ldrb	r3, [r3, #0]
 800e69a:	b29b      	uxth	r3, r3
 800e69c:	021b      	lsls	r3, r3, #8
 800e69e:	b29b      	uxth	r3, r3
 800e6a0:	4413      	add	r3, r2
 800e6a2:	b29a      	uxth	r2, r3
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800e6a8:	683b      	ldr	r3, [r7, #0]
 800e6aa:	3304      	adds	r3, #4
 800e6ac:	781b      	ldrb	r3, [r3, #0]
 800e6ae:	b29a      	uxth	r2, r3
 800e6b0:	683b      	ldr	r3, [r7, #0]
 800e6b2:	3305      	adds	r3, #5
 800e6b4:	781b      	ldrb	r3, [r3, #0]
 800e6b6:	b29b      	uxth	r3, r3
 800e6b8:	021b      	lsls	r3, r3, #8
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	4413      	add	r3, r2
 800e6be:	b29a      	uxth	r2, r3
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800e6c4:	683b      	ldr	r3, [r7, #0]
 800e6c6:	3306      	adds	r3, #6
 800e6c8:	781b      	ldrb	r3, [r3, #0]
 800e6ca:	b29a      	uxth	r2, r3
 800e6cc:	683b      	ldr	r3, [r7, #0]
 800e6ce:	3307      	adds	r3, #7
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	b29b      	uxth	r3, r3
 800e6d4:	021b      	lsls	r3, r3, #8
 800e6d6:	b29b      	uxth	r3, r3
 800e6d8:	4413      	add	r3, r2
 800e6da:	b29a      	uxth	r2, r3
 800e6dc:	687b      	ldr	r3, [r7, #4]
 800e6de:	80da      	strh	r2, [r3, #6]

}
 800e6e0:	bf00      	nop
 800e6e2:	370c      	adds	r7, #12
 800e6e4:	46bd      	mov	sp, r7
 800e6e6:	bc80      	pop	{r7}
 800e6e8:	4770      	bx	lr

0800e6ea <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800e6ea:	b580      	push	{r7, lr}
 800e6ec:	b082      	sub	sp, #8
 800e6ee:	af00      	add	r7, sp, #0
 800e6f0:	6078      	str	r0, [r7, #4]
 800e6f2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800e6f4:	2180      	movs	r1, #128	; 0x80
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f003 f9f4 	bl	8011ae4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800e6fc:	2100      	movs	r1, #0
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f003 f9f0 	bl	8011ae4 <USBD_LL_StallEP>
}
 800e704:	bf00      	nop
 800e706:	3708      	adds	r7, #8
 800e708:	46bd      	mov	sp, r7
 800e70a:	bd80      	pop	{r7, pc}

0800e70c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800e70c:	b580      	push	{r7, lr}
 800e70e:	b086      	sub	sp, #24
 800e710:	af00      	add	r7, sp, #0
 800e712:	60f8      	str	r0, [r7, #12]
 800e714:	60b9      	str	r1, [r7, #8]
 800e716:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800e718:	2300      	movs	r3, #0
 800e71a:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	2b00      	cmp	r3, #0
 800e720:	d032      	beq.n	800e788 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800e722:	68f8      	ldr	r0, [r7, #12]
 800e724:	f000 f834 	bl	800e790 <USBD_GetLen>
 800e728:	4603      	mov	r3, r0
 800e72a:	3301      	adds	r3, #1
 800e72c:	b29b      	uxth	r3, r3
 800e72e:	005b      	lsls	r3, r3, #1
 800e730:	b29a      	uxth	r2, r3
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800e736:	7dfb      	ldrb	r3, [r7, #23]
 800e738:	1c5a      	adds	r2, r3, #1
 800e73a:	75fa      	strb	r2, [r7, #23]
 800e73c:	461a      	mov	r2, r3
 800e73e:	68bb      	ldr	r3, [r7, #8]
 800e740:	4413      	add	r3, r2
 800e742:	687a      	ldr	r2, [r7, #4]
 800e744:	7812      	ldrb	r2, [r2, #0]
 800e746:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800e748:	7dfb      	ldrb	r3, [r7, #23]
 800e74a:	1c5a      	adds	r2, r3, #1
 800e74c:	75fa      	strb	r2, [r7, #23]
 800e74e:	461a      	mov	r2, r3
 800e750:	68bb      	ldr	r3, [r7, #8]
 800e752:	4413      	add	r3, r2
 800e754:	2203      	movs	r2, #3
 800e756:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800e758:	e012      	b.n	800e780 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800e75a:	68fb      	ldr	r3, [r7, #12]
 800e75c:	1c5a      	adds	r2, r3, #1
 800e75e:	60fa      	str	r2, [r7, #12]
 800e760:	7dfa      	ldrb	r2, [r7, #23]
 800e762:	1c51      	adds	r1, r2, #1
 800e764:	75f9      	strb	r1, [r7, #23]
 800e766:	4611      	mov	r1, r2
 800e768:	68ba      	ldr	r2, [r7, #8]
 800e76a:	440a      	add	r2, r1
 800e76c:	781b      	ldrb	r3, [r3, #0]
 800e76e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800e770:	7dfb      	ldrb	r3, [r7, #23]
 800e772:	1c5a      	adds	r2, r3, #1
 800e774:	75fa      	strb	r2, [r7, #23]
 800e776:	461a      	mov	r2, r3
 800e778:	68bb      	ldr	r3, [r7, #8]
 800e77a:	4413      	add	r3, r2
 800e77c:	2200      	movs	r2, #0
 800e77e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800e780:	68fb      	ldr	r3, [r7, #12]
 800e782:	781b      	ldrb	r3, [r3, #0]
 800e784:	2b00      	cmp	r3, #0
 800e786:	d1e8      	bne.n	800e75a <USBD_GetString+0x4e>
    }
  }
}
 800e788:	bf00      	nop
 800e78a:	3718      	adds	r7, #24
 800e78c:	46bd      	mov	sp, r7
 800e78e:	bd80      	pop	{r7, pc}

0800e790 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800e790:	b480      	push	{r7}
 800e792:	b085      	sub	sp, #20
 800e794:	af00      	add	r7, sp, #0
 800e796:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800e798:	2300      	movs	r3, #0
 800e79a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800e79c:	e005      	b.n	800e7aa <USBD_GetLen+0x1a>
  {
    len++;
 800e79e:	7bfb      	ldrb	r3, [r7, #15]
 800e7a0:	3301      	adds	r3, #1
 800e7a2:	73fb      	strb	r3, [r7, #15]
    buf++;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	3301      	adds	r3, #1
 800e7a8:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	781b      	ldrb	r3, [r3, #0]
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d1f5      	bne.n	800e79e <USBD_GetLen+0xe>
  }

  return len;
 800e7b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e7b4:	4618      	mov	r0, r3
 800e7b6:	3714      	adds	r7, #20
 800e7b8:	46bd      	mov	sp, r7
 800e7ba:	bc80      	pop	{r7}
 800e7bc:	4770      	bx	lr

0800e7be <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800e7be:	b580      	push	{r7, lr}
 800e7c0:	b084      	sub	sp, #16
 800e7c2:	af00      	add	r7, sp, #0
 800e7c4:	60f8      	str	r0, [r7, #12]
 800e7c6:	60b9      	str	r1, [r7, #8]
 800e7c8:	4613      	mov	r3, r2
 800e7ca:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	2202      	movs	r2, #2
 800e7d0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800e7d4:	88fa      	ldrh	r2, [r7, #6]
 800e7d6:	68fb      	ldr	r3, [r7, #12]
 800e7d8:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800e7da:	88fa      	ldrh	r2, [r7, #6]
 800e7dc:	68fb      	ldr	r3, [r7, #12]
 800e7de:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e7e0:	88fb      	ldrh	r3, [r7, #6]
 800e7e2:	68ba      	ldr	r2, [r7, #8]
 800e7e4:	2100      	movs	r1, #0
 800e7e6:	68f8      	ldr	r0, [r7, #12]
 800e7e8:	f003 fa05 	bl	8011bf6 <USBD_LL_Transmit>

  return USBD_OK;
 800e7ec:	2300      	movs	r3, #0
}
 800e7ee:	4618      	mov	r0, r3
 800e7f0:	3710      	adds	r7, #16
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bd80      	pop	{r7, pc}

0800e7f6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800e7f6:	b580      	push	{r7, lr}
 800e7f8:	b084      	sub	sp, #16
 800e7fa:	af00      	add	r7, sp, #0
 800e7fc:	60f8      	str	r0, [r7, #12]
 800e7fe:	60b9      	str	r1, [r7, #8]
 800e800:	4613      	mov	r3, r2
 800e802:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800e804:	88fb      	ldrh	r3, [r7, #6]
 800e806:	68ba      	ldr	r2, [r7, #8]
 800e808:	2100      	movs	r1, #0
 800e80a:	68f8      	ldr	r0, [r7, #12]
 800e80c:	f003 f9f3 	bl	8011bf6 <USBD_LL_Transmit>

  return USBD_OK;
 800e810:	2300      	movs	r3, #0
}
 800e812:	4618      	mov	r0, r3
 800e814:	3710      	adds	r7, #16
 800e816:	46bd      	mov	sp, r7
 800e818:	bd80      	pop	{r7, pc}

0800e81a <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800e81a:	b580      	push	{r7, lr}
 800e81c:	b084      	sub	sp, #16
 800e81e:	af00      	add	r7, sp, #0
 800e820:	60f8      	str	r0, [r7, #12]
 800e822:	60b9      	str	r1, [r7, #8]
 800e824:	4613      	mov	r3, r2
 800e826:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800e828:	88fb      	ldrh	r3, [r7, #6]
 800e82a:	68ba      	ldr	r2, [r7, #8]
 800e82c:	2100      	movs	r1, #0
 800e82e:	68f8      	ldr	r0, [r7, #12]
 800e830:	f003 fa04 	bl	8011c3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e834:	2300      	movs	r3, #0
}
 800e836:	4618      	mov	r0, r3
 800e838:	3710      	adds	r7, #16
 800e83a:	46bd      	mov	sp, r7
 800e83c:	bd80      	pop	{r7, pc}

0800e83e <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800e83e:	b580      	push	{r7, lr}
 800e840:	b082      	sub	sp, #8
 800e842:	af00      	add	r7, sp, #0
 800e844:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800e846:	687b      	ldr	r3, [r7, #4]
 800e848:	2204      	movs	r2, #4
 800e84a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800e84e:	2300      	movs	r3, #0
 800e850:	2200      	movs	r2, #0
 800e852:	2100      	movs	r1, #0
 800e854:	6878      	ldr	r0, [r7, #4]
 800e856:	f003 f9ce 	bl	8011bf6 <USBD_LL_Transmit>

  return USBD_OK;
 800e85a:	2300      	movs	r3, #0
}
 800e85c:	4618      	mov	r0, r3
 800e85e:	3708      	adds	r7, #8
 800e860:	46bd      	mov	sp, r7
 800e862:	bd80      	pop	{r7, pc}

0800e864 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b082      	sub	sp, #8
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2205      	movs	r2, #5
 800e870:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800e874:	2300      	movs	r3, #0
 800e876:	2200      	movs	r2, #0
 800e878:	2100      	movs	r1, #0
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f003 f9de 	bl	8011c3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800e880:	2300      	movs	r3, #0
}
 800e882:	4618      	mov	r0, r3
 800e884:	3708      	adds	r7, #8
 800e886:	46bd      	mov	sp, r7
 800e888:	bd80      	pop	{r7, pc}
	...

0800e88c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b084      	sub	sp, #16
 800e890:	af00      	add	r7, sp, #0
 800e892:	4603      	mov	r3, r0
 800e894:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800e896:	79fb      	ldrb	r3, [r7, #7]
 800e898:	4a08      	ldr	r2, [pc, #32]	; (800e8bc <disk_status+0x30>)
 800e89a:	009b      	lsls	r3, r3, #2
 800e89c:	4413      	add	r3, r2
 800e89e:	685b      	ldr	r3, [r3, #4]
 800e8a0:	685b      	ldr	r3, [r3, #4]
 800e8a2:	79fa      	ldrb	r2, [r7, #7]
 800e8a4:	4905      	ldr	r1, [pc, #20]	; (800e8bc <disk_status+0x30>)
 800e8a6:	440a      	add	r2, r1
 800e8a8:	7a12      	ldrb	r2, [r2, #8]
 800e8aa:	4610      	mov	r0, r2
 800e8ac:	4798      	blx	r3
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e8b2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8b4:	4618      	mov	r0, r3
 800e8b6:	3710      	adds	r7, #16
 800e8b8:	46bd      	mov	sp, r7
 800e8ba:	bd80      	pop	{r7, pc}
 800e8bc:	20000e8c 	.word	0x20000e8c

0800e8c0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e8c0:	b580      	push	{r7, lr}
 800e8c2:	b084      	sub	sp, #16
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	4603      	mov	r3, r0
 800e8c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e8ca:	2300      	movs	r3, #0
 800e8cc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 800e8ce:	79fb      	ldrb	r3, [r7, #7]
 800e8d0:	4a0d      	ldr	r2, [pc, #52]	; (800e908 <disk_initialize+0x48>)
 800e8d2:	5cd3      	ldrb	r3, [r2, r3]
 800e8d4:	2b00      	cmp	r3, #0
 800e8d6:	d111      	bne.n	800e8fc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 800e8d8:	79fb      	ldrb	r3, [r7, #7]
 800e8da:	4a0b      	ldr	r2, [pc, #44]	; (800e908 <disk_initialize+0x48>)
 800e8dc:	2101      	movs	r1, #1
 800e8de:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e8e0:	79fb      	ldrb	r3, [r7, #7]
 800e8e2:	4a09      	ldr	r2, [pc, #36]	; (800e908 <disk_initialize+0x48>)
 800e8e4:	009b      	lsls	r3, r3, #2
 800e8e6:	4413      	add	r3, r2
 800e8e8:	685b      	ldr	r3, [r3, #4]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	79fa      	ldrb	r2, [r7, #7]
 800e8ee:	4906      	ldr	r1, [pc, #24]	; (800e908 <disk_initialize+0x48>)
 800e8f0:	440a      	add	r2, r1
 800e8f2:	7a12      	ldrb	r2, [r2, #8]
 800e8f4:	4610      	mov	r0, r2
 800e8f6:	4798      	blx	r3
 800e8f8:	4603      	mov	r3, r0
 800e8fa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e8fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e8fe:	4618      	mov	r0, r3
 800e900:	3710      	adds	r7, #16
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}
 800e906:	bf00      	nop
 800e908:	20000e8c 	.word	0x20000e8c

0800e90c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e90c:	b590      	push	{r4, r7, lr}
 800e90e:	b087      	sub	sp, #28
 800e910:	af00      	add	r7, sp, #0
 800e912:	60b9      	str	r1, [r7, #8]
 800e914:	607a      	str	r2, [r7, #4]
 800e916:	603b      	str	r3, [r7, #0]
 800e918:	4603      	mov	r3, r0
 800e91a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e91c:	7bfb      	ldrb	r3, [r7, #15]
 800e91e:	4a0a      	ldr	r2, [pc, #40]	; (800e948 <disk_read+0x3c>)
 800e920:	009b      	lsls	r3, r3, #2
 800e922:	4413      	add	r3, r2
 800e924:	685b      	ldr	r3, [r3, #4]
 800e926:	689c      	ldr	r4, [r3, #8]
 800e928:	7bfb      	ldrb	r3, [r7, #15]
 800e92a:	4a07      	ldr	r2, [pc, #28]	; (800e948 <disk_read+0x3c>)
 800e92c:	4413      	add	r3, r2
 800e92e:	7a18      	ldrb	r0, [r3, #8]
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	687a      	ldr	r2, [r7, #4]
 800e934:	68b9      	ldr	r1, [r7, #8]
 800e936:	47a0      	blx	r4
 800e938:	4603      	mov	r3, r0
 800e93a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e93c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e93e:	4618      	mov	r0, r3
 800e940:	371c      	adds	r7, #28
 800e942:	46bd      	mov	sp, r7
 800e944:	bd90      	pop	{r4, r7, pc}
 800e946:	bf00      	nop
 800e948:	20000e8c 	.word	0x20000e8c

0800e94c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e94c:	b590      	push	{r4, r7, lr}
 800e94e:	b087      	sub	sp, #28
 800e950:	af00      	add	r7, sp, #0
 800e952:	60b9      	str	r1, [r7, #8]
 800e954:	607a      	str	r2, [r7, #4]
 800e956:	603b      	str	r3, [r7, #0]
 800e958:	4603      	mov	r3, r0
 800e95a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e95c:	7bfb      	ldrb	r3, [r7, #15]
 800e95e:	4a0a      	ldr	r2, [pc, #40]	; (800e988 <disk_write+0x3c>)
 800e960:	009b      	lsls	r3, r3, #2
 800e962:	4413      	add	r3, r2
 800e964:	685b      	ldr	r3, [r3, #4]
 800e966:	68dc      	ldr	r4, [r3, #12]
 800e968:	7bfb      	ldrb	r3, [r7, #15]
 800e96a:	4a07      	ldr	r2, [pc, #28]	; (800e988 <disk_write+0x3c>)
 800e96c:	4413      	add	r3, r2
 800e96e:	7a18      	ldrb	r0, [r3, #8]
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	687a      	ldr	r2, [r7, #4]
 800e974:	68b9      	ldr	r1, [r7, #8]
 800e976:	47a0      	blx	r4
 800e978:	4603      	mov	r3, r0
 800e97a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e97c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e97e:	4618      	mov	r0, r3
 800e980:	371c      	adds	r7, #28
 800e982:	46bd      	mov	sp, r7
 800e984:	bd90      	pop	{r4, r7, pc}
 800e986:	bf00      	nop
 800e988:	20000e8c 	.word	0x20000e8c

0800e98c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e98c:	b580      	push	{r7, lr}
 800e98e:	b084      	sub	sp, #16
 800e990:	af00      	add	r7, sp, #0
 800e992:	4603      	mov	r3, r0
 800e994:	603a      	str	r2, [r7, #0]
 800e996:	71fb      	strb	r3, [r7, #7]
 800e998:	460b      	mov	r3, r1
 800e99a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e99c:	79fb      	ldrb	r3, [r7, #7]
 800e99e:	4a09      	ldr	r2, [pc, #36]	; (800e9c4 <disk_ioctl+0x38>)
 800e9a0:	009b      	lsls	r3, r3, #2
 800e9a2:	4413      	add	r3, r2
 800e9a4:	685b      	ldr	r3, [r3, #4]
 800e9a6:	691b      	ldr	r3, [r3, #16]
 800e9a8:	79fa      	ldrb	r2, [r7, #7]
 800e9aa:	4906      	ldr	r1, [pc, #24]	; (800e9c4 <disk_ioctl+0x38>)
 800e9ac:	440a      	add	r2, r1
 800e9ae:	7a10      	ldrb	r0, [r2, #8]
 800e9b0:	79b9      	ldrb	r1, [r7, #6]
 800e9b2:	683a      	ldr	r2, [r7, #0]
 800e9b4:	4798      	blx	r3
 800e9b6:	4603      	mov	r3, r0
 800e9b8:	73fb      	strb	r3, [r7, #15]
  return res;
 800e9ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800e9bc:	4618      	mov	r0, r3
 800e9be:	3710      	adds	r7, #16
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd80      	pop	{r7, pc}
 800e9c4:	20000e8c 	.word	0x20000e8c

0800e9c8 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e9c8:	b480      	push	{r7}
 800e9ca:	b087      	sub	sp, #28
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	60f8      	str	r0, [r7, #12]
 800e9d0:	60b9      	str	r1, [r7, #8]
 800e9d2:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e9d4:	68fb      	ldr	r3, [r7, #12]
 800e9d6:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e9d8:	68bb      	ldr	r3, [r7, #8]
 800e9da:	613b      	str	r3, [r7, #16]
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 800e9dc:	e007      	b.n	800e9ee <mem_cpy+0x26>
		*d++ = *s++;
 800e9de:	693a      	ldr	r2, [r7, #16]
 800e9e0:	1c53      	adds	r3, r2, #1
 800e9e2:	613b      	str	r3, [r7, #16]
 800e9e4:	697b      	ldr	r3, [r7, #20]
 800e9e6:	1c59      	adds	r1, r3, #1
 800e9e8:	6179      	str	r1, [r7, #20]
 800e9ea:	7812      	ldrb	r2, [r2, #0]
 800e9ec:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800e9ee:	687b      	ldr	r3, [r7, #4]
 800e9f0:	1e5a      	subs	r2, r3, #1
 800e9f2:	607a      	str	r2, [r7, #4]
 800e9f4:	2b00      	cmp	r3, #0
 800e9f6:	d1f2      	bne.n	800e9de <mem_cpy+0x16>
}
 800e9f8:	bf00      	nop
 800e9fa:	bf00      	nop
 800e9fc:	371c      	adds	r7, #28
 800e9fe:	46bd      	mov	sp, r7
 800ea00:	bc80      	pop	{r7}
 800ea02:	4770      	bx	lr

0800ea04 <mem_set>:

/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
 800ea04:	b480      	push	{r7}
 800ea06:	b087      	sub	sp, #28
 800ea08:	af00      	add	r7, sp, #0
 800ea0a:	60f8      	str	r0, [r7, #12]
 800ea0c:	60b9      	str	r1, [r7, #8]
 800ea0e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ea10:	68fb      	ldr	r3, [r7, #12]
 800ea12:	617b      	str	r3, [r7, #20]

	while (cnt--)
 800ea14:	e005      	b.n	800ea22 <mem_set+0x1e>
		*d++ = (BYTE)val;
 800ea16:	697b      	ldr	r3, [r7, #20]
 800ea18:	1c5a      	adds	r2, r3, #1
 800ea1a:	617a      	str	r2, [r7, #20]
 800ea1c:	68ba      	ldr	r2, [r7, #8]
 800ea1e:	b2d2      	uxtb	r2, r2
 800ea20:	701a      	strb	r2, [r3, #0]
	while (cnt--)
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	1e5a      	subs	r2, r3, #1
 800ea26:	607a      	str	r2, [r7, #4]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d1f4      	bne.n	800ea16 <mem_set+0x12>
}
 800ea2c:	bf00      	nop
 800ea2e:	bf00      	nop
 800ea30:	371c      	adds	r7, #28
 800ea32:	46bd      	mov	sp, r7
 800ea34:	bc80      	pop	{r7}
 800ea36:	4770      	bx	lr

0800ea38 <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 800ea38:	b480      	push	{r7}
 800ea3a:	b089      	sub	sp, #36	; 0x24
 800ea3c:	af00      	add	r7, sp, #0
 800ea3e:	60f8      	str	r0, [r7, #12]
 800ea40:	60b9      	str	r1, [r7, #8]
 800ea42:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800ea44:	68fb      	ldr	r3, [r7, #12]
 800ea46:	61fb      	str	r3, [r7, #28]
 800ea48:	68bb      	ldr	r3, [r7, #8]
 800ea4a:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	617b      	str	r3, [r7, #20]

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 800ea50:	bf00      	nop
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	1e5a      	subs	r2, r3, #1
 800ea56:	607a      	str	r2, [r7, #4]
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d00d      	beq.n	800ea78 <mem_cmp+0x40>
 800ea5c:	69fb      	ldr	r3, [r7, #28]
 800ea5e:	1c5a      	adds	r2, r3, #1
 800ea60:	61fa      	str	r2, [r7, #28]
 800ea62:	781b      	ldrb	r3, [r3, #0]
 800ea64:	4619      	mov	r1, r3
 800ea66:	69bb      	ldr	r3, [r7, #24]
 800ea68:	1c5a      	adds	r2, r3, #1
 800ea6a:	61ba      	str	r2, [r7, #24]
 800ea6c:	781b      	ldrb	r3, [r3, #0]
 800ea6e:	1acb      	subs	r3, r1, r3
 800ea70:	617b      	str	r3, [r7, #20]
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d0ec      	beq.n	800ea52 <mem_cmp+0x1a>
	return r;
 800ea78:	697b      	ldr	r3, [r7, #20]
}
 800ea7a:	4618      	mov	r0, r3
 800ea7c:	3724      	adds	r7, #36	; 0x24
 800ea7e:	46bd      	mov	sp, r7
 800ea80:	bc80      	pop	{r7}
 800ea82:	4770      	bx	lr

0800ea84 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
 800ea84:	b480      	push	{r7}
 800ea86:	b083      	sub	sp, #12
 800ea88:	af00      	add	r7, sp, #0
 800ea8a:	6078      	str	r0, [r7, #4]
 800ea8c:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800ea8e:	e002      	b.n	800ea96 <chk_chr+0x12>
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	3301      	adds	r3, #1
 800ea94:	607b      	str	r3, [r7, #4]
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	781b      	ldrb	r3, [r3, #0]
 800ea9a:	2b00      	cmp	r3, #0
 800ea9c:	d005      	beq.n	800eaaa <chk_chr+0x26>
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	781b      	ldrb	r3, [r3, #0]
 800eaa2:	461a      	mov	r2, r3
 800eaa4:	683b      	ldr	r3, [r7, #0]
 800eaa6:	4293      	cmp	r3, r2
 800eaa8:	d1f2      	bne.n	800ea90 <chk_chr+0xc>
	return *str;
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	781b      	ldrb	r3, [r3, #0]
}
 800eaae:	4618      	mov	r0, r3
 800eab0:	370c      	adds	r7, #12
 800eab2:	46bd      	mov	sp, r7
 800eab4:	bc80      	pop	{r7}
 800eab6:	4770      	bx	lr

0800eab8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800eab8:	b480      	push	{r7}
 800eaba:	b085      	sub	sp, #20
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	6078      	str	r0, [r7, #4]
 800eac0:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eac2:	2300      	movs	r3, #0
 800eac4:	60bb      	str	r3, [r7, #8]
 800eac6:	68bb      	ldr	r3, [r7, #8]
 800eac8:	60fb      	str	r3, [r7, #12]
 800eaca:	e038      	b.n	800eb3e <chk_lock+0x86>
		if (Files[i].fs) {	/* Existing entry */
 800eacc:	492f      	ldr	r1, [pc, #188]	; (800eb8c <chk_lock+0xd4>)
 800eace:	68fa      	ldr	r2, [r7, #12]
 800ead0:	4613      	mov	r3, r2
 800ead2:	005b      	lsls	r3, r3, #1
 800ead4:	4413      	add	r3, r2
 800ead6:	009b      	lsls	r3, r3, #2
 800ead8:	440b      	add	r3, r1
 800eada:	681b      	ldr	r3, [r3, #0]
 800eadc:	2b00      	cmp	r3, #0
 800eade:	d029      	beq.n	800eb34 <chk_lock+0x7c>
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800eae0:	492a      	ldr	r1, [pc, #168]	; (800eb8c <chk_lock+0xd4>)
 800eae2:	68fa      	ldr	r2, [r7, #12]
 800eae4:	4613      	mov	r3, r2
 800eae6:	005b      	lsls	r3, r3, #1
 800eae8:	4413      	add	r3, r2
 800eaea:	009b      	lsls	r3, r3, #2
 800eaec:	440b      	add	r3, r1
 800eaee:	681a      	ldr	r2, [r3, #0]
 800eaf0:	687b      	ldr	r3, [r7, #4]
 800eaf2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d11e      	bne.n	800eb38 <chk_lock+0x80>
				Files[i].clu == dp->sclust &&
 800eafa:	4924      	ldr	r1, [pc, #144]	; (800eb8c <chk_lock+0xd4>)
 800eafc:	68fa      	ldr	r2, [r7, #12]
 800eafe:	4613      	mov	r3, r2
 800eb00:	005b      	lsls	r3, r3, #1
 800eb02:	4413      	add	r3, r2
 800eb04:	009b      	lsls	r3, r3, #2
 800eb06:	440b      	add	r3, r1
 800eb08:	3304      	adds	r3, #4
 800eb0a:	681a      	ldr	r2, [r3, #0]
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
			if (Files[i].fs == dp->fs &&	 	/* Check if the object matched with an open object */
 800eb12:	429a      	cmp	r2, r3
 800eb14:	d110      	bne.n	800eb38 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800eb16:	491d      	ldr	r1, [pc, #116]	; (800eb8c <chk_lock+0xd4>)
 800eb18:	68fa      	ldr	r2, [r7, #12]
 800eb1a:	4613      	mov	r3, r2
 800eb1c:	005b      	lsls	r3, r3, #1
 800eb1e:	4413      	add	r3, r2
 800eb20:	009b      	lsls	r3, r3, #2
 800eb22:	440b      	add	r3, r1
 800eb24:	3308      	adds	r3, #8
 800eb26:	881a      	ldrh	r2, [r3, #0]
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
				Files[i].clu == dp->sclust &&
 800eb2e:	429a      	cmp	r2, r3
 800eb30:	d102      	bne.n	800eb38 <chk_lock+0x80>
				Files[i].idx == dp->index) break;
 800eb32:	e007      	b.n	800eb44 <chk_lock+0x8c>
		} else {			/* Blank entry */
			be = 1;
 800eb34:	2301      	movs	r3, #1
 800eb36:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	3301      	adds	r3, #1
 800eb3c:	60fb      	str	r3, [r7, #12]
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	2b01      	cmp	r3, #1
 800eb42:	d9c3      	bls.n	800eacc <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK)	/* The object is not opened */
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	2b02      	cmp	r3, #2
 800eb48:	d109      	bne.n	800eb5e <chk_lock+0xa6>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800eb4a:	68bb      	ldr	r3, [r7, #8]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d102      	bne.n	800eb56 <chk_lock+0x9e>
 800eb50:	683b      	ldr	r3, [r7, #0]
 800eb52:	2b02      	cmp	r3, #2
 800eb54:	d101      	bne.n	800eb5a <chk_lock+0xa2>
 800eb56:	2300      	movs	r3, #0
 800eb58:	e013      	b.n	800eb82 <chk_lock+0xca>
 800eb5a:	2312      	movs	r3, #18
 800eb5c:	e011      	b.n	800eb82 <chk_lock+0xca>

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	2b00      	cmp	r3, #0
 800eb62:	d10b      	bne.n	800eb7c <chk_lock+0xc4>
 800eb64:	4909      	ldr	r1, [pc, #36]	; (800eb8c <chk_lock+0xd4>)
 800eb66:	68fa      	ldr	r2, [r7, #12]
 800eb68:	4613      	mov	r3, r2
 800eb6a:	005b      	lsls	r3, r3, #1
 800eb6c:	4413      	add	r3, r2
 800eb6e:	009b      	lsls	r3, r3, #2
 800eb70:	440b      	add	r3, r1
 800eb72:	330a      	adds	r3, #10
 800eb74:	881b      	ldrh	r3, [r3, #0]
 800eb76:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800eb7a:	d101      	bne.n	800eb80 <chk_lock+0xc8>
 800eb7c:	2310      	movs	r3, #16
 800eb7e:	e000      	b.n	800eb82 <chk_lock+0xca>
 800eb80:	2300      	movs	r3, #0
}
 800eb82:	4618      	mov	r0, r3
 800eb84:	3714      	adds	r7, #20
 800eb86:	46bd      	mov	sp, r7
 800eb88:	bc80      	pop	{r7}
 800eb8a:	4770      	bx	lr
 800eb8c:	20000e74 	.word	0x20000e74

0800eb90 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800eb90:	b480      	push	{r7}
 800eb92:	b083      	sub	sp, #12
 800eb94:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800eb96:	2300      	movs	r3, #0
 800eb98:	607b      	str	r3, [r7, #4]
 800eb9a:	e002      	b.n	800eba2 <enq_lock+0x12>
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	3301      	adds	r3, #1
 800eba0:	607b      	str	r3, [r7, #4]
 800eba2:	687b      	ldr	r3, [r7, #4]
 800eba4:	2b01      	cmp	r3, #1
 800eba6:	d809      	bhi.n	800ebbc <enq_lock+0x2c>
 800eba8:	490a      	ldr	r1, [pc, #40]	; (800ebd4 <enq_lock+0x44>)
 800ebaa:	687a      	ldr	r2, [r7, #4]
 800ebac:	4613      	mov	r3, r2
 800ebae:	005b      	lsls	r3, r3, #1
 800ebb0:	4413      	add	r3, r2
 800ebb2:	009b      	lsls	r3, r3, #2
 800ebb4:	440b      	add	r3, r1
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	2b00      	cmp	r3, #0
 800ebba:	d1ef      	bne.n	800eb9c <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	2b02      	cmp	r3, #2
 800ebc0:	bf14      	ite	ne
 800ebc2:	2301      	movne	r3, #1
 800ebc4:	2300      	moveq	r3, #0
 800ebc6:	b2db      	uxtb	r3, r3
}
 800ebc8:	4618      	mov	r0, r3
 800ebca:	370c      	adds	r7, #12
 800ebcc:	46bd      	mov	sp, r7
 800ebce:	bc80      	pop	{r7}
 800ebd0:	4770      	bx	lr
 800ebd2:	bf00      	nop
 800ebd4:	20000e74 	.word	0x20000e74

0800ebd8 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ebd8:	b480      	push	{r7}
 800ebda:	b085      	sub	sp, #20
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	6078      	str	r0, [r7, #4]
 800ebe0:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	60fb      	str	r3, [r7, #12]
 800ebe6:	e02b      	b.n	800ec40 <inc_lock+0x68>
		if (Files[i].fs == dp->fs &&
 800ebe8:	4955      	ldr	r1, [pc, #340]	; (800ed40 <inc_lock+0x168>)
 800ebea:	68fa      	ldr	r2, [r7, #12]
 800ebec:	4613      	mov	r3, r2
 800ebee:	005b      	lsls	r3, r3, #1
 800ebf0:	4413      	add	r3, r2
 800ebf2:	009b      	lsls	r3, r3, #2
 800ebf4:	440b      	add	r3, r1
 800ebf6:	681a      	ldr	r2, [r3, #0]
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800ebfe:	429a      	cmp	r2, r3
 800ec00:	d11b      	bne.n	800ec3a <inc_lock+0x62>
			Files[i].clu == dp->sclust &&
 800ec02:	494f      	ldr	r1, [pc, #316]	; (800ed40 <inc_lock+0x168>)
 800ec04:	68fa      	ldr	r2, [r7, #12]
 800ec06:	4613      	mov	r3, r2
 800ec08:	005b      	lsls	r3, r3, #1
 800ec0a:	4413      	add	r3, r2
 800ec0c:	009b      	lsls	r3, r3, #2
 800ec0e:	440b      	add	r3, r1
 800ec10:	3304      	adds	r3, #4
 800ec12:	681a      	ldr	r2, [r3, #0]
 800ec14:	687b      	ldr	r3, [r7, #4]
 800ec16:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
		if (Files[i].fs == dp->fs &&
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	d10d      	bne.n	800ec3a <inc_lock+0x62>
			Files[i].idx == dp->index) break;
 800ec1e:	4948      	ldr	r1, [pc, #288]	; (800ed40 <inc_lock+0x168>)
 800ec20:	68fa      	ldr	r2, [r7, #12]
 800ec22:	4613      	mov	r3, r2
 800ec24:	005b      	lsls	r3, r3, #1
 800ec26:	4413      	add	r3, r2
 800ec28:	009b      	lsls	r3, r3, #2
 800ec2a:	440b      	add	r3, r1
 800ec2c:	3308      	adds	r3, #8
 800ec2e:	881a      	ldrh	r2, [r3, #0]
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
			Files[i].clu == dp->sclust &&
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d006      	beq.n	800ec48 <inc_lock+0x70>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800ec3a:	68fb      	ldr	r3, [r7, #12]
 800ec3c:	3301      	adds	r3, #1
 800ec3e:	60fb      	str	r3, [r7, #12]
 800ec40:	68fb      	ldr	r3, [r7, #12]
 800ec42:	2b01      	cmp	r3, #1
 800ec44:	d9d0      	bls.n	800ebe8 <inc_lock+0x10>
 800ec46:	e000      	b.n	800ec4a <inc_lock+0x72>
			Files[i].idx == dp->index) break;
 800ec48:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	2b02      	cmp	r3, #2
 800ec4e:	d145      	bne.n	800ecdc <inc_lock+0x104>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800ec50:	2300      	movs	r3, #0
 800ec52:	60fb      	str	r3, [r7, #12]
 800ec54:	e002      	b.n	800ec5c <inc_lock+0x84>
 800ec56:	68fb      	ldr	r3, [r7, #12]
 800ec58:	3301      	adds	r3, #1
 800ec5a:	60fb      	str	r3, [r7, #12]
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	2b01      	cmp	r3, #1
 800ec60:	d809      	bhi.n	800ec76 <inc_lock+0x9e>
 800ec62:	4937      	ldr	r1, [pc, #220]	; (800ed40 <inc_lock+0x168>)
 800ec64:	68fa      	ldr	r2, [r7, #12]
 800ec66:	4613      	mov	r3, r2
 800ec68:	005b      	lsls	r3, r3, #1
 800ec6a:	4413      	add	r3, r2
 800ec6c:	009b      	lsls	r3, r3, #2
 800ec6e:	440b      	add	r3, r1
 800ec70:	681b      	ldr	r3, [r3, #0]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d1ef      	bne.n	800ec56 <inc_lock+0x7e>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	2b02      	cmp	r3, #2
 800ec7a:	d101      	bne.n	800ec80 <inc_lock+0xa8>
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	e05a      	b.n	800ed36 <inc_lock+0x15e>
		Files[i].fs = dp->fs;
 800ec80:	687b      	ldr	r3, [r7, #4]
 800ec82:	f8d3 1200 	ldr.w	r1, [r3, #512]	; 0x200
 800ec86:	482e      	ldr	r0, [pc, #184]	; (800ed40 <inc_lock+0x168>)
 800ec88:	68fa      	ldr	r2, [r7, #12]
 800ec8a:	4613      	mov	r3, r2
 800ec8c:	005b      	lsls	r3, r3, #1
 800ec8e:	4413      	add	r3, r2
 800ec90:	009b      	lsls	r3, r3, #2
 800ec92:	4403      	add	r3, r0
 800ec94:	6019      	str	r1, [r3, #0]
		Files[i].clu = dp->sclust;
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	f8d3 1208 	ldr.w	r1, [r3, #520]	; 0x208
 800ec9c:	4828      	ldr	r0, [pc, #160]	; (800ed40 <inc_lock+0x168>)
 800ec9e:	68fa      	ldr	r2, [r7, #12]
 800eca0:	4613      	mov	r3, r2
 800eca2:	005b      	lsls	r3, r3, #1
 800eca4:	4413      	add	r3, r2
 800eca6:	009b      	lsls	r3, r3, #2
 800eca8:	4403      	add	r3, r0
 800ecaa:	3304      	adds	r3, #4
 800ecac:	6019      	str	r1, [r3, #0]
		Files[i].idx = dp->index;
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	f8b3 0206 	ldrh.w	r0, [r3, #518]	; 0x206
 800ecb4:	4922      	ldr	r1, [pc, #136]	; (800ed40 <inc_lock+0x168>)
 800ecb6:	68fa      	ldr	r2, [r7, #12]
 800ecb8:	4613      	mov	r3, r2
 800ecba:	005b      	lsls	r3, r3, #1
 800ecbc:	4413      	add	r3, r2
 800ecbe:	009b      	lsls	r3, r3, #2
 800ecc0:	440b      	add	r3, r1
 800ecc2:	3308      	adds	r3, #8
 800ecc4:	4602      	mov	r2, r0
 800ecc6:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = 0;
 800ecc8:	491d      	ldr	r1, [pc, #116]	; (800ed40 <inc_lock+0x168>)
 800ecca:	68fa      	ldr	r2, [r7, #12]
 800eccc:	4613      	mov	r3, r2
 800ecce:	005b      	lsls	r3, r3, #1
 800ecd0:	4413      	add	r3, r2
 800ecd2:	009b      	lsls	r3, r3, #2
 800ecd4:	440b      	add	r3, r1
 800ecd6:	330a      	adds	r3, #10
 800ecd8:	2200      	movs	r2, #0
 800ecda:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	2b00      	cmp	r3, #0
 800ece0:	d00c      	beq.n	800ecfc <inc_lock+0x124>
 800ece2:	4917      	ldr	r1, [pc, #92]	; (800ed40 <inc_lock+0x168>)
 800ece4:	68fa      	ldr	r2, [r7, #12]
 800ece6:	4613      	mov	r3, r2
 800ece8:	005b      	lsls	r3, r3, #1
 800ecea:	4413      	add	r3, r2
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	440b      	add	r3, r1
 800ecf0:	330a      	adds	r3, #10
 800ecf2:	881b      	ldrh	r3, [r3, #0]
 800ecf4:	2b00      	cmp	r3, #0
 800ecf6:	d001      	beq.n	800ecfc <inc_lock+0x124>
 800ecf8:	2300      	movs	r3, #0
 800ecfa:	e01c      	b.n	800ed36 <inc_lock+0x15e>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800ecfc:	683b      	ldr	r3, [r7, #0]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d10b      	bne.n	800ed1a <inc_lock+0x142>
 800ed02:	490f      	ldr	r1, [pc, #60]	; (800ed40 <inc_lock+0x168>)
 800ed04:	68fa      	ldr	r2, [r7, #12]
 800ed06:	4613      	mov	r3, r2
 800ed08:	005b      	lsls	r3, r3, #1
 800ed0a:	4413      	add	r3, r2
 800ed0c:	009b      	lsls	r3, r3, #2
 800ed0e:	440b      	add	r3, r1
 800ed10:	330a      	adds	r3, #10
 800ed12:	881b      	ldrh	r3, [r3, #0]
 800ed14:	3301      	adds	r3, #1
 800ed16:	b299      	uxth	r1, r3
 800ed18:	e001      	b.n	800ed1e <inc_lock+0x146>
 800ed1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800ed1e:	4808      	ldr	r0, [pc, #32]	; (800ed40 <inc_lock+0x168>)
 800ed20:	68fa      	ldr	r2, [r7, #12]
 800ed22:	4613      	mov	r3, r2
 800ed24:	005b      	lsls	r3, r3, #1
 800ed26:	4413      	add	r3, r2
 800ed28:	009b      	lsls	r3, r3, #2
 800ed2a:	4403      	add	r3, r0
 800ed2c:	330a      	adds	r3, #10
 800ed2e:	460a      	mov	r2, r1
 800ed30:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800ed32:	68fb      	ldr	r3, [r7, #12]
 800ed34:	3301      	adds	r3, #1
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	3714      	adds	r7, #20
 800ed3a:	46bd      	mov	sp, r7
 800ed3c:	bc80      	pop	{r7}
 800ed3e:	4770      	bx	lr
 800ed40:	20000e74 	.word	0x20000e74

0800ed44 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800ed44:	b480      	push	{r7}
 800ed46:	b085      	sub	sp, #20
 800ed48:	af00      	add	r7, sp, #0
 800ed4a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	3b01      	subs	r3, #1
 800ed50:	607b      	str	r3, [r7, #4]
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	2b01      	cmp	r3, #1
 800ed56:	d82e      	bhi.n	800edb6 <dec_lock+0x72>
		n = Files[i].ctr;
 800ed58:	491b      	ldr	r1, [pc, #108]	; (800edc8 <dec_lock+0x84>)
 800ed5a:	687a      	ldr	r2, [r7, #4]
 800ed5c:	4613      	mov	r3, r2
 800ed5e:	005b      	lsls	r3, r3, #1
 800ed60:	4413      	add	r3, r2
 800ed62:	009b      	lsls	r3, r3, #2
 800ed64:	440b      	add	r3, r1
 800ed66:	330a      	adds	r3, #10
 800ed68:	881b      	ldrh	r3, [r3, #0]
 800ed6a:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800ed6c:	89fb      	ldrh	r3, [r7, #14]
 800ed6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed72:	d101      	bne.n	800ed78 <dec_lock+0x34>
 800ed74:	2300      	movs	r3, #0
 800ed76:	81fb      	strh	r3, [r7, #14]
		if (n) n--;					/* Decrement read mode open count */
 800ed78:	89fb      	ldrh	r3, [r7, #14]
 800ed7a:	2b00      	cmp	r3, #0
 800ed7c:	d002      	beq.n	800ed84 <dec_lock+0x40>
 800ed7e:	89fb      	ldrh	r3, [r7, #14]
 800ed80:	3b01      	subs	r3, #1
 800ed82:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800ed84:	4910      	ldr	r1, [pc, #64]	; (800edc8 <dec_lock+0x84>)
 800ed86:	687a      	ldr	r2, [r7, #4]
 800ed88:	4613      	mov	r3, r2
 800ed8a:	005b      	lsls	r3, r3, #1
 800ed8c:	4413      	add	r3, r2
 800ed8e:	009b      	lsls	r3, r3, #2
 800ed90:	440b      	add	r3, r1
 800ed92:	330a      	adds	r3, #10
 800ed94:	89fa      	ldrh	r2, [r7, #14]
 800ed96:	801a      	strh	r2, [r3, #0]
		if (!n) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800ed98:	89fb      	ldrh	r3, [r7, #14]
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d108      	bne.n	800edb0 <dec_lock+0x6c>
 800ed9e:	490a      	ldr	r1, [pc, #40]	; (800edc8 <dec_lock+0x84>)
 800eda0:	687a      	ldr	r2, [r7, #4]
 800eda2:	4613      	mov	r3, r2
 800eda4:	005b      	lsls	r3, r3, #1
 800eda6:	4413      	add	r3, r2
 800eda8:	009b      	lsls	r3, r3, #2
 800edaa:	440b      	add	r3, r1
 800edac:	2200      	movs	r2, #0
 800edae:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800edb0:	2300      	movs	r3, #0
 800edb2:	737b      	strb	r3, [r7, #13]
 800edb4:	e001      	b.n	800edba <dec_lock+0x76>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800edb6:	2302      	movs	r3, #2
 800edb8:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800edba:	7b7b      	ldrb	r3, [r7, #13]
}
 800edbc:	4618      	mov	r0, r3
 800edbe:	3714      	adds	r7, #20
 800edc0:	46bd      	mov	sp, r7
 800edc2:	bc80      	pop	{r7}
 800edc4:	4770      	bx	lr
 800edc6:	bf00      	nop
 800edc8:	20000e74 	.word	0x20000e74

0800edcc <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800edcc:	b480      	push	{r7}
 800edce:	b085      	sub	sp, #20
 800edd0:	af00      	add	r7, sp, #0
 800edd2:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800edd4:	2300      	movs	r3, #0
 800edd6:	60fb      	str	r3, [r7, #12]
 800edd8:	e016      	b.n	800ee08 <clear_lock+0x3c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800edda:	4910      	ldr	r1, [pc, #64]	; (800ee1c <clear_lock+0x50>)
 800eddc:	68fa      	ldr	r2, [r7, #12]
 800edde:	4613      	mov	r3, r2
 800ede0:	005b      	lsls	r3, r3, #1
 800ede2:	4413      	add	r3, r2
 800ede4:	009b      	lsls	r3, r3, #2
 800ede6:	440b      	add	r3, r1
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	687a      	ldr	r2, [r7, #4]
 800edec:	429a      	cmp	r2, r3
 800edee:	d108      	bne.n	800ee02 <clear_lock+0x36>
 800edf0:	490a      	ldr	r1, [pc, #40]	; (800ee1c <clear_lock+0x50>)
 800edf2:	68fa      	ldr	r2, [r7, #12]
 800edf4:	4613      	mov	r3, r2
 800edf6:	005b      	lsls	r3, r3, #1
 800edf8:	4413      	add	r3, r2
 800edfa:	009b      	lsls	r3, r3, #2
 800edfc:	440b      	add	r3, r1
 800edfe:	2200      	movs	r2, #0
 800ee00:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	3301      	adds	r3, #1
 800ee06:	60fb      	str	r3, [r7, #12]
 800ee08:	68fb      	ldr	r3, [r7, #12]
 800ee0a:	2b01      	cmp	r3, #1
 800ee0c:	d9e5      	bls.n	800edda <clear_lock+0xe>
	}
}
 800ee0e:	bf00      	nop
 800ee10:	bf00      	nop
 800ee12:	3714      	adds	r7, #20
 800ee14:	46bd      	mov	sp, r7
 800ee16:	bc80      	pop	{r7}
 800ee18:	4770      	bx	lr
 800ee1a:	bf00      	nop
 800ee1c:	20000e74 	.word	0x20000e74

0800ee20 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (
	FATFS* fs		/* File system object */
)
{
 800ee20:	b580      	push	{r7, lr}
 800ee22:	b086      	sub	sp, #24
 800ee24:	af00      	add	r7, sp, #0
 800ee26:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800ee28:	2300      	movs	r3, #0
 800ee2a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	f893 3204 	ldrb.w	r3, [r3, #516]	; 0x204
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	d038      	beq.n	800eea8 <sync_window+0x88>
		wsect = fs->winsect;	/* Current sector number */
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800ee3c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win.d8, wsect, 1) != RES_OK) {
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ee44:	6879      	ldr	r1, [r7, #4]
 800ee46:	2301      	movs	r3, #1
 800ee48:	697a      	ldr	r2, [r7, #20]
 800ee4a:	f7ff fd7f 	bl	800e94c <disk_write>
 800ee4e:	4603      	mov	r3, r0
 800ee50:	2b00      	cmp	r3, #0
 800ee52:	d002      	beq.n	800ee5a <sync_window+0x3a>
			res = FR_DISK_ERR;
 800ee54:	2301      	movs	r3, #1
 800ee56:	73fb      	strb	r3, [r7, #15]
 800ee58:	e026      	b.n	800eea8 <sync_window+0x88>
		} else {
			fs->wflag = 0;
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	2200      	movs	r2, #0
 800ee5e:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800ee68:	697a      	ldr	r2, [r7, #20]
 800ee6a:	1ad2      	subs	r2, r2, r3
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ee72:	429a      	cmp	r2, r3
 800ee74:	d218      	bcs.n	800eea8 <sync_window+0x88>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 800ee7c:	613b      	str	r3, [r7, #16]
 800ee7e:	e010      	b.n	800eea2 <sync_window+0x82>
					wsect += fs->fsize;
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800ee86:	697a      	ldr	r2, [r7, #20]
 800ee88:	4413      	add	r3, r2
 800ee8a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win.d8, wsect, 1);
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800ee92:	6879      	ldr	r1, [r7, #4]
 800ee94:	2301      	movs	r3, #1
 800ee96:	697a      	ldr	r2, [r7, #20]
 800ee98:	f7ff fd58 	bl	800e94c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800ee9c:	693b      	ldr	r3, [r7, #16]
 800ee9e:	3b01      	subs	r3, #1
 800eea0:	613b      	str	r3, [r7, #16]
 800eea2:	693b      	ldr	r3, [r7, #16]
 800eea4:	2b01      	cmp	r3, #1
 800eea6:	d8eb      	bhi.n	800ee80 <sync_window+0x60>
				}
			}
		}
	}
	return res;
 800eea8:	7bfb      	ldrb	r3, [r7, #15]
}
 800eeaa:	4618      	mov	r0, r3
 800eeac:	3718      	adds	r7, #24
 800eeae:	46bd      	mov	sp, r7
 800eeb0:	bd80      	pop	{r7, pc}

0800eeb2 <move_window>:
static
FRESULT move_window (
	FATFS* fs,		/* File system object */
	DWORD sector	/* Sector number to make appearance in the fs->win[].d8 */
)
{
 800eeb2:	b580      	push	{r7, lr}
 800eeb4:	b084      	sub	sp, #16
 800eeb6:	af00      	add	r7, sp, #0
 800eeb8:	6078      	str	r0, [r7, #4]
 800eeba:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800eebc:	2300      	movs	r3, #0
 800eebe:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 800eec6:	683a      	ldr	r2, [r7, #0]
 800eec8:	429a      	cmp	r2, r3
 800eeca:	d01b      	beq.n	800ef04 <move_window+0x52>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800eecc:	6878      	ldr	r0, [r7, #4]
 800eece:	f7ff ffa7 	bl	800ee20 <sync_window>
 800eed2:	4603      	mov	r3, r0
 800eed4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800eed6:	7bfb      	ldrb	r3, [r7, #15]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d113      	bne.n	800ef04 <move_window+0x52>
			if (disk_read(fs->drv, fs->win.d8, sector, 1) != RES_OK) {
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800eee2:	6879      	ldr	r1, [r7, #4]
 800eee4:	2301      	movs	r3, #1
 800eee6:	683a      	ldr	r2, [r7, #0]
 800eee8:	f7ff fd10 	bl	800e90c <disk_read>
 800eeec:	4603      	mov	r3, r0
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d004      	beq.n	800eefc <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800eef2:	f04f 33ff 	mov.w	r3, #4294967295
 800eef6:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800eef8:	2301      	movs	r3, #1
 800eefa:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	683a      	ldr	r2, [r7, #0]
 800ef00:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
		}
	}
	return res;
 800ef04:	7bfb      	ldrb	r3, [r7, #15]
}
 800ef06:	4618      	mov	r0, r3
 800ef08:	3710      	adds	r7, #16
 800ef0a:	46bd      	mov	sp, r7
 800ef0c:	bd80      	pop	{r7, pc}

0800ef0e <sync_fs>:
#if !_FS_READONLY
static
FRESULT sync_fs (	/* FR_OK: successful, FR_DISK_ERR: failed */
	FATFS* fs		/* File system object */
)
{
 800ef0e:	b580      	push	{r7, lr}
 800ef10:	b084      	sub	sp, #16
 800ef12:	af00      	add	r7, sp, #0
 800ef14:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800ef16:	6878      	ldr	r0, [r7, #4]
 800ef18:	f7ff ff82 	bl	800ee20 <sync_window>
 800ef1c:	4603      	mov	r3, r0
 800ef1e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800ef20:	7bfb      	ldrb	r3, [r7, #15]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	f040 809b 	bne.w	800f05e <sync_fs+0x150>
		/* Update FSINFO sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ef2e:	2b03      	cmp	r3, #3
 800ef30:	f040 8088 	bne.w	800f044 <sync_fs+0x136>
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800ef3a:	2b01      	cmp	r3, #1
 800ef3c:	f040 8082 	bne.w	800f044 <sync_fs+0x136>
			/* Create FSINFO structure */
			mem_set(fs->win.d8, 0, SS(fs));
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ef46:	2100      	movs	r1, #0
 800ef48:	4618      	mov	r0, r3
 800ef4a:	f7ff fd5b 	bl	800ea04 <mem_set>
			ST_WORD(fs->win.d8 + BS_55AA, 0xAA55);
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	2255      	movs	r2, #85	; 0x55
 800ef52:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	22aa      	movs	r2, #170	; 0xaa
 800ef5a:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
			ST_DWORD(fs->win.d8 + FSI_LeadSig, 0x41615252);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2252      	movs	r2, #82	; 0x52
 800ef62:	701a      	strb	r2, [r3, #0]
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2252      	movs	r2, #82	; 0x52
 800ef68:	705a      	strb	r2, [r3, #1]
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2261      	movs	r2, #97	; 0x61
 800ef6e:	709a      	strb	r2, [r3, #2]
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	2241      	movs	r2, #65	; 0x41
 800ef74:	70da      	strb	r2, [r3, #3]
			ST_DWORD(fs->win.d8 + FSI_StrucSig, 0x61417272);
 800ef76:	687b      	ldr	r3, [r7, #4]
 800ef78:	2272      	movs	r2, #114	; 0x72
 800ef7a:	f883 21e4 	strb.w	r2, [r3, #484]	; 0x1e4
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	2272      	movs	r2, #114	; 0x72
 800ef82:	f883 21e5 	strb.w	r2, [r3, #485]	; 0x1e5
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	2241      	movs	r2, #65	; 0x41
 800ef8a:	f883 21e6 	strb.w	r2, [r3, #486]	; 0x1e6
 800ef8e:	687b      	ldr	r3, [r7, #4]
 800ef90:	2261      	movs	r2, #97	; 0x61
 800ef92:	f883 21e7 	strb.w	r2, [r3, #487]	; 0x1e7
			ST_DWORD(fs->win.d8 + FSI_Free_Count, fs->free_clust);
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ef9c:	b2da      	uxtb	r2, r3
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	f883 21e8 	strb.w	r2, [r3, #488]	; 0x1e8
 800efa4:	687b      	ldr	r3, [r7, #4]
 800efa6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800efaa:	b29b      	uxth	r3, r3
 800efac:	0a1b      	lsrs	r3, r3, #8
 800efae:	b29b      	uxth	r3, r3
 800efb0:	b2da      	uxtb	r2, r3
 800efb2:	687b      	ldr	r3, [r7, #4]
 800efb4:	f883 21e9 	strb.w	r2, [r3, #489]	; 0x1e9
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800efbe:	0c1b      	lsrs	r3, r3, #16
 800efc0:	b2da      	uxtb	r2, r3
 800efc2:	687b      	ldr	r3, [r7, #4]
 800efc4:	f883 21ea 	strb.w	r2, [r3, #490]	; 0x1ea
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800efce:	0e1b      	lsrs	r3, r3, #24
 800efd0:	b2da      	uxtb	r2, r3
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	f883 21eb 	strb.w	r2, [r3, #491]	; 0x1eb
			ST_DWORD(fs->win.d8 + FSI_Nxt_Free, fs->last_clust);
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800efde:	b2da      	uxtb	r2, r3
 800efe0:	687b      	ldr	r3, [r7, #4]
 800efe2:	f883 21ec 	strb.w	r2, [r3, #492]	; 0x1ec
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800efec:	b29b      	uxth	r3, r3
 800efee:	0a1b      	lsrs	r3, r3, #8
 800eff0:	b29b      	uxth	r3, r3
 800eff2:	b2da      	uxtb	r2, r3
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	f883 21ed 	strb.w	r2, [r3, #493]	; 0x1ed
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f000:	0c1b      	lsrs	r3, r3, #16
 800f002:	b2da      	uxtb	r2, r3
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	f883 21ee 	strb.w	r2, [r3, #494]	; 0x1ee
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f010:	0e1b      	lsrs	r3, r3, #24
 800f012:	b2da      	uxtb	r2, r3
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f883 21ef 	strb.w	r2, [r3, #495]	; 0x1ef
			/* Write it into the FSINFO sector */
			fs->winsect = fs->volbase + 1;
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 800f020:	1c5a      	adds	r2, r3, #1
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
			disk_write(fs->drv, fs->win.d8, fs->winsect, 1);
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 800f02e:	6879      	ldr	r1, [r7, #4]
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800f036:	2301      	movs	r3, #1
 800f038:	f7ff fc88 	bl	800e94c <disk_write>
			fs->fsi_flag = 0;
 800f03c:	687b      	ldr	r3, [r7, #4]
 800f03e:	2200      	movs	r2, #0
 800f040:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800f04a:	2200      	movs	r2, #0
 800f04c:	2100      	movs	r1, #0
 800f04e:	4618      	mov	r0, r3
 800f050:	f7ff fc9c 	bl	800e98c <disk_ioctl>
 800f054:	4603      	mov	r3, r0
 800f056:	2b00      	cmp	r3, #0
 800f058:	d001      	beq.n	800f05e <sync_fs+0x150>
			res = FR_DISK_ERR;
 800f05a:	2301      	movs	r3, #1
 800f05c:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800f05e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f060:	4618      	mov	r0, r3
 800f062:	3710      	adds	r7, #16
 800f064:	46bd      	mov	sp, r7
 800f066:	bd80      	pop	{r7, pc}

0800f068 <clust2sect>:

DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800f068:	b480      	push	{r7}
 800f06a:	b083      	sub	sp, #12
 800f06c:	af00      	add	r7, sp, #0
 800f06e:	6078      	str	r0, [r7, #4]
 800f070:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800f072:	683b      	ldr	r3, [r7, #0]
 800f074:	3b02      	subs	r3, #2
 800f076:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f07e:	3b02      	subs	r3, #2
 800f080:	683a      	ldr	r2, [r7, #0]
 800f082:	429a      	cmp	r2, r3
 800f084:	d301      	bcc.n	800f08a <clust2sect+0x22>
 800f086:	2300      	movs	r3, #0
 800f088:	e00a      	b.n	800f0a0 <clust2sect+0x38>
	return clst * fs->csize + fs->database;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f090:	461a      	mov	r2, r3
 800f092:	683b      	ldr	r3, [r7, #0]
 800f094:	fb03 f202 	mul.w	r2, r3, r2
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 800f09e:	4413      	add	r3, r2
}
 800f0a0:	4618      	mov	r0, r3
 800f0a2:	370c      	adds	r7, #12
 800f0a4:	46bd      	mov	sp, r7
 800f0a6:	bc80      	pop	{r7}
 800f0a8:	4770      	bx	lr

0800f0aa <get_fat>:

DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x0FFFFFFF:Cluster status */
	FATFS* fs,	/* File system object */
	DWORD clst	/* FAT index number (cluster number) to get the value */
)
{
 800f0aa:	b580      	push	{r7, lr}
 800f0ac:	b086      	sub	sp, #24
 800f0ae:	af00      	add	r7, sp, #0
 800f0b0:	6078      	str	r0, [r7, #4]
 800f0b2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	BYTE *p;
	DWORD val;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	2b01      	cmp	r3, #1
 800f0b8:	d905      	bls.n	800f0c6 <get_fat+0x1c>
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f0c0:	683a      	ldr	r2, [r7, #0]
 800f0c2:	429a      	cmp	r2, r3
 800f0c4:	d302      	bcc.n	800f0cc <get_fat+0x22>
		val = 1;	/* Internal error */
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	617b      	str	r3, [r7, #20]
 800f0ca:	e0a3      	b.n	800f214 <get_fat+0x16a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800f0cc:	f04f 33ff 	mov.w	r3, #4294967295
 800f0d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800f0d2:	687b      	ldr	r3, [r7, #4]
 800f0d4:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f0d8:	2b03      	cmp	r3, #3
 800f0da:	d068      	beq.n	800f1ae <get_fat+0x104>
 800f0dc:	2b03      	cmp	r3, #3
 800f0de:	f300 808f 	bgt.w	800f200 <get_fat+0x156>
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d002      	beq.n	800f0ec <get_fat+0x42>
 800f0e6:	2b02      	cmp	r3, #2
 800f0e8:	d040      	beq.n	800f16c <get_fat+0xc2>
 800f0ea:	e089      	b.n	800f200 <get_fat+0x156>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f0ec:	683b      	ldr	r3, [r7, #0]
 800f0ee:	60fb      	str	r3, [r7, #12]
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	085b      	lsrs	r3, r3, #1
 800f0f4:	68fa      	ldr	r2, [r7, #12]
 800f0f6:	4413      	add	r3, r2
 800f0f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f0fa:	687b      	ldr	r3, [r7, #4]
 800f0fc:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	0a5b      	lsrs	r3, r3, #9
 800f104:	4413      	add	r3, r2
 800f106:	4619      	mov	r1, r3
 800f108:	6878      	ldr	r0, [r7, #4]
 800f10a:	f7ff fed2 	bl	800eeb2 <move_window>
 800f10e:	4603      	mov	r3, r0
 800f110:	2b00      	cmp	r3, #0
 800f112:	d178      	bne.n	800f206 <get_fat+0x15c>
			wc = fs->win.d8[bc++ % SS(fs)];
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	1c5a      	adds	r2, r3, #1
 800f118:	60fa      	str	r2, [r7, #12]
 800f11a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f11e:	687a      	ldr	r2, [r7, #4]
 800f120:	5cd3      	ldrb	r3, [r2, r3]
 800f122:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f12a:	68fb      	ldr	r3, [r7, #12]
 800f12c:	0a5b      	lsrs	r3, r3, #9
 800f12e:	4413      	add	r3, r2
 800f130:	4619      	mov	r1, r3
 800f132:	6878      	ldr	r0, [r7, #4]
 800f134:	f7ff febd 	bl	800eeb2 <move_window>
 800f138:	4603      	mov	r3, r0
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d165      	bne.n	800f20a <get_fat+0x160>
			wc |= fs->win.d8[bc % SS(fs)] << 8;
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f144:	687a      	ldr	r2, [r7, #4]
 800f146:	5cd3      	ldrb	r3, [r2, r3]
 800f148:	021b      	lsls	r3, r3, #8
 800f14a:	461a      	mov	r2, r3
 800f14c:	68bb      	ldr	r3, [r7, #8]
 800f14e:	4313      	orrs	r3, r2
 800f150:	60bb      	str	r3, [r7, #8]
			val = clst & 1 ? wc >> 4 : (wc & 0xFFF);
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	f003 0301 	and.w	r3, r3, #1
 800f158:	2b00      	cmp	r3, #0
 800f15a:	d002      	beq.n	800f162 <get_fat+0xb8>
 800f15c:	68bb      	ldr	r3, [r7, #8]
 800f15e:	091b      	lsrs	r3, r3, #4
 800f160:	e002      	b.n	800f168 <get_fat+0xbe>
 800f162:	68bb      	ldr	r3, [r7, #8]
 800f164:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800f168:	617b      	str	r3, [r7, #20]
			break;
 800f16a:	e053      	b.n	800f214 <get_fat+0x16a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f16c:	687b      	ldr	r3, [r7, #4]
 800f16e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f172:	683b      	ldr	r3, [r7, #0]
 800f174:	0a1b      	lsrs	r3, r3, #8
 800f176:	4413      	add	r3, r2
 800f178:	4619      	mov	r1, r3
 800f17a:	6878      	ldr	r0, [r7, #4]
 800f17c:	f7ff fe99 	bl	800eeb2 <move_window>
 800f180:	4603      	mov	r3, r0
 800f182:	2b00      	cmp	r3, #0
 800f184:	d143      	bne.n	800f20e <get_fat+0x164>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	005b      	lsls	r3, r3, #1
 800f18a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f18e:	687a      	ldr	r2, [r7, #4]
 800f190:	4413      	add	r3, r2
 800f192:	613b      	str	r3, [r7, #16]
			val = LD_WORD(p);
 800f194:	693b      	ldr	r3, [r7, #16]
 800f196:	3301      	adds	r3, #1
 800f198:	781b      	ldrb	r3, [r3, #0]
 800f19a:	021b      	lsls	r3, r3, #8
 800f19c:	b21a      	sxth	r2, r3
 800f19e:	693b      	ldr	r3, [r7, #16]
 800f1a0:	781b      	ldrb	r3, [r3, #0]
 800f1a2:	b21b      	sxth	r3, r3
 800f1a4:	4313      	orrs	r3, r2
 800f1a6:	b21b      	sxth	r3, r3
 800f1a8:	b29b      	uxth	r3, r3
 800f1aa:	617b      	str	r3, [r7, #20]
			break;
 800f1ac:	e032      	b.n	800f214 <get_fat+0x16a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f1b4:	683b      	ldr	r3, [r7, #0]
 800f1b6:	09db      	lsrs	r3, r3, #7
 800f1b8:	4413      	add	r3, r2
 800f1ba:	4619      	mov	r1, r3
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f7ff fe78 	bl	800eeb2 <move_window>
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d124      	bne.n	800f212 <get_fat+0x168>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f1c8:	683b      	ldr	r3, [r7, #0]
 800f1ca:	009b      	lsls	r3, r3, #2
 800f1cc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f1d0:	687a      	ldr	r2, [r7, #4]
 800f1d2:	4413      	add	r3, r2
 800f1d4:	613b      	str	r3, [r7, #16]
			val = LD_DWORD(p) & 0x0FFFFFFF;
 800f1d6:	693b      	ldr	r3, [r7, #16]
 800f1d8:	3303      	adds	r3, #3
 800f1da:	781b      	ldrb	r3, [r3, #0]
 800f1dc:	061a      	lsls	r2, r3, #24
 800f1de:	693b      	ldr	r3, [r7, #16]
 800f1e0:	3302      	adds	r3, #2
 800f1e2:	781b      	ldrb	r3, [r3, #0]
 800f1e4:	041b      	lsls	r3, r3, #16
 800f1e6:	4313      	orrs	r3, r2
 800f1e8:	693a      	ldr	r2, [r7, #16]
 800f1ea:	3201      	adds	r2, #1
 800f1ec:	7812      	ldrb	r2, [r2, #0]
 800f1ee:	0212      	lsls	r2, r2, #8
 800f1f0:	4313      	orrs	r3, r2
 800f1f2:	693a      	ldr	r2, [r7, #16]
 800f1f4:	7812      	ldrb	r2, [r2, #0]
 800f1f6:	4313      	orrs	r3, r2
 800f1f8:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800f1fc:	617b      	str	r3, [r7, #20]
			break;
 800f1fe:	e009      	b.n	800f214 <get_fat+0x16a>

		default:
			val = 1;	/* Internal error */
 800f200:	2301      	movs	r3, #1
 800f202:	617b      	str	r3, [r7, #20]
 800f204:	e006      	b.n	800f214 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f206:	bf00      	nop
 800f208:	e004      	b.n	800f214 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800f20a:	bf00      	nop
 800f20c:	e002      	b.n	800f214 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800f20e:	bf00      	nop
 800f210:	e000      	b.n	800f214 <get_fat+0x16a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800f212:	bf00      	nop
		}
	}

	return val;
 800f214:	697b      	ldr	r3, [r7, #20]
}
 800f216:	4618      	mov	r0, r3
 800f218:	3718      	adds	r7, #24
 800f21a:	46bd      	mov	sp, r7
 800f21c:	bd80      	pop	{r7, pc}

0800f21e <put_fat>:
FRESULT put_fat (
	FATFS* fs,	/* File system object */
	DWORD clst,	/* FAT index number (cluster number) to be changed */
	DWORD val	/* New value to be set to the entry */
)
{
 800f21e:	b580      	push	{r7, lr}
 800f220:	b088      	sub	sp, #32
 800f222:	af00      	add	r7, sp, #0
 800f224:	60f8      	str	r0, [r7, #12]
 800f226:	60b9      	str	r1, [r7, #8]
 800f228:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res;


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f22a:	68bb      	ldr	r3, [r7, #8]
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d905      	bls.n	800f23c <put_fat+0x1e>
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f236:	68ba      	ldr	r2, [r7, #8]
 800f238:	429a      	cmp	r2, r3
 800f23a:	d302      	bcc.n	800f242 <put_fat+0x24>
		res = FR_INT_ERR;
 800f23c:	2302      	movs	r3, #2
 800f23e:	77fb      	strb	r3, [r7, #31]
 800f240:	e0f6      	b.n	800f430 <put_fat+0x212>

	} else {
		switch (fs->fs_type) {
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f248:	2b03      	cmp	r3, #3
 800f24a:	f000 809e 	beq.w	800f38a <put_fat+0x16c>
 800f24e:	2b03      	cmp	r3, #3
 800f250:	f300 80e4 	bgt.w	800f41c <put_fat+0x1fe>
 800f254:	2b01      	cmp	r3, #1
 800f256:	d002      	beq.n	800f25e <put_fat+0x40>
 800f258:	2b02      	cmp	r3, #2
 800f25a:	d06f      	beq.n	800f33c <put_fat+0x11e>
 800f25c:	e0de      	b.n	800f41c <put_fat+0x1fe>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	617b      	str	r3, [r7, #20]
 800f262:	697b      	ldr	r3, [r7, #20]
 800f264:	085b      	lsrs	r3, r3, #1
 800f266:	697a      	ldr	r2, [r7, #20]
 800f268:	4413      	add	r3, r2
 800f26a:	617b      	str	r3, [r7, #20]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f26c:	68fb      	ldr	r3, [r7, #12]
 800f26e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f272:	697b      	ldr	r3, [r7, #20]
 800f274:	0a5b      	lsrs	r3, r3, #9
 800f276:	4413      	add	r3, r2
 800f278:	4619      	mov	r1, r3
 800f27a:	68f8      	ldr	r0, [r7, #12]
 800f27c:	f7ff fe19 	bl	800eeb2 <move_window>
 800f280:	4603      	mov	r3, r0
 800f282:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f284:	7ffb      	ldrb	r3, [r7, #31]
 800f286:	2b00      	cmp	r3, #0
 800f288:	f040 80cb 	bne.w	800f422 <put_fat+0x204>
			p = &fs->win.d8[bc++ % SS(fs)];
 800f28c:	697b      	ldr	r3, [r7, #20]
 800f28e:	1c5a      	adds	r2, r3, #1
 800f290:	617a      	str	r2, [r7, #20]
 800f292:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f296:	68fa      	ldr	r2, [r7, #12]
 800f298:	4413      	add	r3, r2
 800f29a:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800f29c:	68bb      	ldr	r3, [r7, #8]
 800f29e:	f003 0301 	and.w	r3, r3, #1
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d00d      	beq.n	800f2c2 <put_fat+0xa4>
 800f2a6:	69bb      	ldr	r3, [r7, #24]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	b25b      	sxtb	r3, r3
 800f2ac:	f003 030f 	and.w	r3, r3, #15
 800f2b0:	b25a      	sxtb	r2, r3
 800f2b2:	687b      	ldr	r3, [r7, #4]
 800f2b4:	b2db      	uxtb	r3, r3
 800f2b6:	011b      	lsls	r3, r3, #4
 800f2b8:	b25b      	sxtb	r3, r3
 800f2ba:	4313      	orrs	r3, r2
 800f2bc:	b25b      	sxtb	r3, r3
 800f2be:	b2db      	uxtb	r3, r3
 800f2c0:	e001      	b.n	800f2c6 <put_fat+0xa8>
 800f2c2:	687b      	ldr	r3, [r7, #4]
 800f2c4:	b2db      	uxtb	r3, r3
 800f2c6:	69ba      	ldr	r2, [r7, #24]
 800f2c8:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	2201      	movs	r2, #1
 800f2ce:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f2d8:	697b      	ldr	r3, [r7, #20]
 800f2da:	0a5b      	lsrs	r3, r3, #9
 800f2dc:	4413      	add	r3, r2
 800f2de:	4619      	mov	r1, r3
 800f2e0:	68f8      	ldr	r0, [r7, #12]
 800f2e2:	f7ff fde6 	bl	800eeb2 <move_window>
 800f2e6:	4603      	mov	r3, r0
 800f2e8:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f2ea:	7ffb      	ldrb	r3, [r7, #31]
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	f040 809a 	bne.w	800f426 <put_fat+0x208>
			p = &fs->win.d8[bc % SS(fs)];
 800f2f2:	697b      	ldr	r3, [r7, #20]
 800f2f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f2f8:	68fa      	ldr	r2, [r7, #12]
 800f2fa:	4413      	add	r3, r2
 800f2fc:	61bb      	str	r3, [r7, #24]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800f2fe:	68bb      	ldr	r3, [r7, #8]
 800f300:	f003 0301 	and.w	r3, r3, #1
 800f304:	2b00      	cmp	r3, #0
 800f306:	d003      	beq.n	800f310 <put_fat+0xf2>
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	091b      	lsrs	r3, r3, #4
 800f30c:	b2db      	uxtb	r3, r3
 800f30e:	e00e      	b.n	800f32e <put_fat+0x110>
 800f310:	69bb      	ldr	r3, [r7, #24]
 800f312:	781b      	ldrb	r3, [r3, #0]
 800f314:	b25b      	sxtb	r3, r3
 800f316:	f023 030f 	bic.w	r3, r3, #15
 800f31a:	b25a      	sxtb	r2, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	0a1b      	lsrs	r3, r3, #8
 800f320:	b25b      	sxtb	r3, r3
 800f322:	f003 030f 	and.w	r3, r3, #15
 800f326:	b25b      	sxtb	r3, r3
 800f328:	4313      	orrs	r3, r2
 800f32a:	b25b      	sxtb	r3, r3
 800f32c:	b2db      	uxtb	r3, r3
 800f32e:	69ba      	ldr	r2, [r7, #24]
 800f330:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	2201      	movs	r2, #1
 800f336:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f33a:	e079      	b.n	800f430 <put_fat+0x212>

		case FS_FAT16 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f342:	68bb      	ldr	r3, [r7, #8]
 800f344:	0a1b      	lsrs	r3, r3, #8
 800f346:	4413      	add	r3, r2
 800f348:	4619      	mov	r1, r3
 800f34a:	68f8      	ldr	r0, [r7, #12]
 800f34c:	f7ff fdb1 	bl	800eeb2 <move_window>
 800f350:	4603      	mov	r3, r0
 800f352:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f354:	7ffb      	ldrb	r3, [r7, #31]
 800f356:	2b00      	cmp	r3, #0
 800f358:	d167      	bne.n	800f42a <put_fat+0x20c>
			p = &fs->win.d8[clst * 2 % SS(fs)];
 800f35a:	68bb      	ldr	r3, [r7, #8]
 800f35c:	005b      	lsls	r3, r3, #1
 800f35e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800f362:	68fa      	ldr	r2, [r7, #12]
 800f364:	4413      	add	r3, r2
 800f366:	61bb      	str	r3, [r7, #24]
			ST_WORD(p, (WORD)val);
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	b2da      	uxtb	r2, r3
 800f36c:	69bb      	ldr	r3, [r7, #24]
 800f36e:	701a      	strb	r2, [r3, #0]
 800f370:	687b      	ldr	r3, [r7, #4]
 800f372:	b29b      	uxth	r3, r3
 800f374:	0a1b      	lsrs	r3, r3, #8
 800f376:	b29a      	uxth	r2, r3
 800f378:	69bb      	ldr	r3, [r7, #24]
 800f37a:	3301      	adds	r3, #1
 800f37c:	b2d2      	uxtb	r2, r2
 800f37e:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	2201      	movs	r2, #1
 800f384:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f388:	e052      	b.n	800f430 <put_fat+0x212>

		case FS_FAT32 :
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 800f390:	68bb      	ldr	r3, [r7, #8]
 800f392:	09db      	lsrs	r3, r3, #7
 800f394:	4413      	add	r3, r2
 800f396:	4619      	mov	r1, r3
 800f398:	68f8      	ldr	r0, [r7, #12]
 800f39a:	f7ff fd8a 	bl	800eeb2 <move_window>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800f3a2:	7ffb      	ldrb	r3, [r7, #31]
 800f3a4:	2b00      	cmp	r3, #0
 800f3a6:	d142      	bne.n	800f42e <put_fat+0x210>
			p = &fs->win.d8[clst * 4 % SS(fs)];
 800f3a8:	68bb      	ldr	r3, [r7, #8]
 800f3aa:	009b      	lsls	r3, r3, #2
 800f3ac:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800f3b0:	68fa      	ldr	r2, [r7, #12]
 800f3b2:	4413      	add	r3, r2
 800f3b4:	61bb      	str	r3, [r7, #24]
			val |= LD_DWORD(p) & 0xF0000000;
 800f3b6:	69bb      	ldr	r3, [r7, #24]
 800f3b8:	3303      	adds	r3, #3
 800f3ba:	781b      	ldrb	r3, [r3, #0]
 800f3bc:	061a      	lsls	r2, r3, #24
 800f3be:	69bb      	ldr	r3, [r7, #24]
 800f3c0:	3302      	adds	r3, #2
 800f3c2:	781b      	ldrb	r3, [r3, #0]
 800f3c4:	041b      	lsls	r3, r3, #16
 800f3c6:	4313      	orrs	r3, r2
 800f3c8:	69ba      	ldr	r2, [r7, #24]
 800f3ca:	3201      	adds	r2, #1
 800f3cc:	7812      	ldrb	r2, [r2, #0]
 800f3ce:	0212      	lsls	r2, r2, #8
 800f3d0:	4313      	orrs	r3, r2
 800f3d2:	69ba      	ldr	r2, [r7, #24]
 800f3d4:	7812      	ldrb	r2, [r2, #0]
 800f3d6:	4313      	orrs	r3, r2
 800f3d8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800f3dc:	687a      	ldr	r2, [r7, #4]
 800f3de:	4313      	orrs	r3, r2
 800f3e0:	607b      	str	r3, [r7, #4]
			ST_DWORD(p, val);
 800f3e2:	687b      	ldr	r3, [r7, #4]
 800f3e4:	b2da      	uxtb	r2, r3
 800f3e6:	69bb      	ldr	r3, [r7, #24]
 800f3e8:	701a      	strb	r2, [r3, #0]
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	b29b      	uxth	r3, r3
 800f3ee:	0a1b      	lsrs	r3, r3, #8
 800f3f0:	b29a      	uxth	r2, r3
 800f3f2:	69bb      	ldr	r3, [r7, #24]
 800f3f4:	3301      	adds	r3, #1
 800f3f6:	b2d2      	uxtb	r2, r2
 800f3f8:	701a      	strb	r2, [r3, #0]
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	0c1a      	lsrs	r2, r3, #16
 800f3fe:	69bb      	ldr	r3, [r7, #24]
 800f400:	3302      	adds	r3, #2
 800f402:	b2d2      	uxtb	r2, r2
 800f404:	701a      	strb	r2, [r3, #0]
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	0e1a      	lsrs	r2, r3, #24
 800f40a:	69bb      	ldr	r3, [r7, #24]
 800f40c:	3303      	adds	r3, #3
 800f40e:	b2d2      	uxtb	r2, r2
 800f410:	701a      	strb	r2, [r3, #0]
			fs->wflag = 1;
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	2201      	movs	r2, #1
 800f416:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
			break;
 800f41a:	e009      	b.n	800f430 <put_fat+0x212>

		default :
			res = FR_INT_ERR;
 800f41c:	2302      	movs	r3, #2
 800f41e:	77fb      	strb	r3, [r7, #31]
 800f420:	e006      	b.n	800f430 <put_fat+0x212>
			if (res != FR_OK) break;
 800f422:	bf00      	nop
 800f424:	e004      	b.n	800f430 <put_fat+0x212>
			if (res != FR_OK) break;
 800f426:	bf00      	nop
 800f428:	e002      	b.n	800f430 <put_fat+0x212>
			if (res != FR_OK) break;
 800f42a:	bf00      	nop
 800f42c:	e000      	b.n	800f430 <put_fat+0x212>
			if (res != FR_OK) break;
 800f42e:	bf00      	nop
		}
	}

	return res;
 800f430:	7ffb      	ldrb	r3, [r7, #31]
}
 800f432:	4618      	mov	r0, r3
 800f434:	3720      	adds	r7, #32
 800f436:	46bd      	mov	sp, r7
 800f438:	bd80      	pop	{r7, pc}

0800f43a <remove_chain>:
static
FRESULT remove_chain (
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to remove a chain from */
)
{
 800f43a:	b580      	push	{r7, lr}
 800f43c:	b084      	sub	sp, #16
 800f43e:	af00      	add	r7, sp, #0
 800f440:	6078      	str	r0, [r7, #4]
 800f442:	6039      	str	r1, [r7, #0]
	DWORD nxt;
#if _USE_TRIM
	DWORD scl = clst, ecl = clst, rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	2b01      	cmp	r3, #1
 800f448:	d905      	bls.n	800f456 <remove_chain+0x1c>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f450:	683a      	ldr	r2, [r7, #0]
 800f452:	429a      	cmp	r2, r3
 800f454:	d302      	bcc.n	800f45c <remove_chain+0x22>
		res = FR_INT_ERR;
 800f456:	2302      	movs	r3, #2
 800f458:	73fb      	strb	r3, [r7, #15]
 800f45a:	e043      	b.n	800f4e4 <remove_chain+0xaa>

	} else {
		res = FR_OK;
 800f45c:	2300      	movs	r3, #0
 800f45e:	73fb      	strb	r3, [r7, #15]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f460:	e036      	b.n	800f4d0 <remove_chain+0x96>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 800f462:	6839      	ldr	r1, [r7, #0]
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f7ff fe20 	bl	800f0aa <get_fat>
 800f46a:	60b8      	str	r0, [r7, #8]
			if (nxt == 0) break;				/* Empty cluster? */
 800f46c:	68bb      	ldr	r3, [r7, #8]
 800f46e:	2b00      	cmp	r3, #0
 800f470:	d035      	beq.n	800f4de <remove_chain+0xa4>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800f472:	68bb      	ldr	r3, [r7, #8]
 800f474:	2b01      	cmp	r3, #1
 800f476:	d102      	bne.n	800f47e <remove_chain+0x44>
 800f478:	2302      	movs	r3, #2
 800f47a:	73fb      	strb	r3, [r7, #15]
 800f47c:	e032      	b.n	800f4e4 <remove_chain+0xaa>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 800f47e:	68bb      	ldr	r3, [r7, #8]
 800f480:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f484:	d102      	bne.n	800f48c <remove_chain+0x52>
 800f486:	2301      	movs	r3, #1
 800f488:	73fb      	strb	r3, [r7, #15]
 800f48a:	e02b      	b.n	800f4e4 <remove_chain+0xaa>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 800f48c:	2200      	movs	r2, #0
 800f48e:	6839      	ldr	r1, [r7, #0]
 800f490:	6878      	ldr	r0, [r7, #4]
 800f492:	f7ff fec4 	bl	800f21e <put_fat>
 800f496:	4603      	mov	r3, r0
 800f498:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f49a:	7bfb      	ldrb	r3, [r7, #15]
 800f49c:	2b00      	cmp	r3, #0
 800f49e:	d120      	bne.n	800f4e2 <remove_chain+0xa8>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSINFO */
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f4a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f4aa:	d00f      	beq.n	800f4cc <remove_chain+0x92>
				fs->free_clust++;
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f4b2:	1c5a      	adds	r2, r3, #1
 800f4b4:	687b      	ldr	r3, [r7, #4]
 800f4b6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
				fs->fsi_flag |= 1;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800f4c0:	f043 0301 	orr.w	r3, r3, #1
 800f4c4:	b2da      	uxtb	r2, r3
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
				rt[1] = clust2sect(fs, ecl) + fs->csize - 1;	/* End sector */
				disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Erase the block */
				scl = ecl = nxt;
			}
#endif
			clst = nxt;	/* Next cluster */
 800f4cc:	68bb      	ldr	r3, [r7, #8]
 800f4ce:	603b      	str	r3, [r7, #0]
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f4d6:	683a      	ldr	r2, [r7, #0]
 800f4d8:	429a      	cmp	r2, r3
 800f4da:	d3c2      	bcc.n	800f462 <remove_chain+0x28>
 800f4dc:	e002      	b.n	800f4e4 <remove_chain+0xaa>
			if (nxt == 0) break;				/* Empty cluster? */
 800f4de:	bf00      	nop
 800f4e0:	e000      	b.n	800f4e4 <remove_chain+0xaa>
			if (res != FR_OK) break;
 800f4e2:	bf00      	nop
		}
	}

	return res;
 800f4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f4e6:	4618      	mov	r0, r3
 800f4e8:	3710      	adds	r7, #16
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	bd80      	pop	{r7, pc}

0800f4ee <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FATFS* fs,			/* File system object */
	DWORD clst			/* Cluster# to stretch. 0 means create a new chain. */
)
{
 800f4ee:	b580      	push	{r7, lr}
 800f4f0:	b086      	sub	sp, #24
 800f4f2:	af00      	add	r7, sp, #0
 800f4f4:	6078      	str	r0, [r7, #4]
 800f4f6:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;


	if (clst == 0) {		/* Create a new chain */
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d10f      	bne.n	800f51e <create_chain+0x30>
		scl = fs->last_clust;			/* Get suggested start point */
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f504:	613b      	str	r3, [r7, #16]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 800f506:	693b      	ldr	r3, [r7, #16]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d005      	beq.n	800f518 <create_chain+0x2a>
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f512:	693a      	ldr	r2, [r7, #16]
 800f514:	429a      	cmp	r2, r3
 800f516:	d31c      	bcc.n	800f552 <create_chain+0x64>
 800f518:	2301      	movs	r3, #1
 800f51a:	613b      	str	r3, [r7, #16]
 800f51c:	e019      	b.n	800f552 <create_chain+0x64>
	}
	else {					/* Stretch the current chain */
		cs = get_fat(fs, clst);			/* Check the cluster status */
 800f51e:	6839      	ldr	r1, [r7, #0]
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f7ff fdc2 	bl	800f0aa <get_fat>
 800f526:	60b8      	str	r0, [r7, #8]
		if (cs < 2) return 1;			/* Invalid value */
 800f528:	68bb      	ldr	r3, [r7, #8]
 800f52a:	2b01      	cmp	r3, #1
 800f52c:	d801      	bhi.n	800f532 <create_chain+0x44>
 800f52e:	2301      	movs	r3, #1
 800f530:	e076      	b.n	800f620 <create_chain+0x132>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800f532:	68bb      	ldr	r3, [r7, #8]
 800f534:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f538:	d101      	bne.n	800f53e <create_chain+0x50>
 800f53a:	68bb      	ldr	r3, [r7, #8]
 800f53c:	e070      	b.n	800f620 <create_chain+0x132>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f544:	68ba      	ldr	r2, [r7, #8]
 800f546:	429a      	cmp	r2, r3
 800f548:	d201      	bcs.n	800f54e <create_chain+0x60>
 800f54a:	68bb      	ldr	r3, [r7, #8]
 800f54c:	e068      	b.n	800f620 <create_chain+0x132>
		scl = clst;
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	613b      	str	r3, [r7, #16]
	}

	ncl = scl;				/* Start cluster */
 800f552:	693b      	ldr	r3, [r7, #16]
 800f554:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl++;							/* Next cluster */
 800f556:	697b      	ldr	r3, [r7, #20]
 800f558:	3301      	adds	r3, #1
 800f55a:	617b      	str	r3, [r7, #20]
		if (ncl >= fs->n_fatent) {		/* Check wrap around */
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f562:	697a      	ldr	r2, [r7, #20]
 800f564:	429a      	cmp	r2, r3
 800f566:	d307      	bcc.n	800f578 <create_chain+0x8a>
			ncl = 2;
 800f568:	2302      	movs	r3, #2
 800f56a:	617b      	str	r3, [r7, #20]
			if (ncl > scl) return 0;	/* No free cluster */
 800f56c:	697a      	ldr	r2, [r7, #20]
 800f56e:	693b      	ldr	r3, [r7, #16]
 800f570:	429a      	cmp	r2, r3
 800f572:	d901      	bls.n	800f578 <create_chain+0x8a>
 800f574:	2300      	movs	r3, #0
 800f576:	e053      	b.n	800f620 <create_chain+0x132>
		}
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800f578:	6979      	ldr	r1, [r7, #20]
 800f57a:	6878      	ldr	r0, [r7, #4]
 800f57c:	f7ff fd95 	bl	800f0aa <get_fat>
 800f580:	60b8      	str	r0, [r7, #8]
		if (cs == 0) break;				/* Found a free cluster */
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d00e      	beq.n	800f5a6 <create_chain+0xb8>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 800f588:	68bb      	ldr	r3, [r7, #8]
 800f58a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f58e:	d002      	beq.n	800f596 <create_chain+0xa8>
 800f590:	68bb      	ldr	r3, [r7, #8]
 800f592:	2b01      	cmp	r3, #1
 800f594:	d101      	bne.n	800f59a <create_chain+0xac>
			return cs;
 800f596:	68bb      	ldr	r3, [r7, #8]
 800f598:	e042      	b.n	800f620 <create_chain+0x132>
		if (ncl == scl) return 0;		/* No free cluster */
 800f59a:	697a      	ldr	r2, [r7, #20]
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	429a      	cmp	r2, r3
 800f5a0:	d1d9      	bne.n	800f556 <create_chain+0x68>
 800f5a2:	2300      	movs	r3, #0
 800f5a4:	e03c      	b.n	800f620 <create_chain+0x132>
		if (cs == 0) break;				/* Found a free cluster */
 800f5a6:	bf00      	nop
	}

	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 800f5a8:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 800f5ac:	6979      	ldr	r1, [r7, #20]
 800f5ae:	6878      	ldr	r0, [r7, #4]
 800f5b0:	f7ff fe35 	bl	800f21e <put_fat>
 800f5b4:	4603      	mov	r3, r0
 800f5b6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK && clst != 0) {
 800f5b8:	7bfb      	ldrb	r3, [r7, #15]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	d109      	bne.n	800f5d2 <create_chain+0xe4>
 800f5be:	683b      	ldr	r3, [r7, #0]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d006      	beq.n	800f5d2 <create_chain+0xe4>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 800f5c4:	697a      	ldr	r2, [r7, #20]
 800f5c6:	6839      	ldr	r1, [r7, #0]
 800f5c8:	6878      	ldr	r0, [r7, #4]
 800f5ca:	f7ff fe28 	bl	800f21e <put_fat>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	73fb      	strb	r3, [r7, #15]
	}
	if (res == FR_OK) {
 800f5d2:	7bfb      	ldrb	r3, [r7, #15]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d11a      	bne.n	800f60e <create_chain+0x120>
		fs->last_clust = ncl;			/* Update FSINFO */
 800f5d8:	687b      	ldr	r3, [r7, #4]
 800f5da:	697a      	ldr	r2, [r7, #20]
 800f5dc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
		if (fs->free_clust != 0xFFFFFFFF) {
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f5e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5ea:	d018      	beq.n	800f61e <create_chain+0x130>
			fs->free_clust--;
 800f5ec:	687b      	ldr	r3, [r7, #4]
 800f5ee:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f5f2:	1e5a      	subs	r2, r3, #1
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fs->fsi_flag |= 1;
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	f893 3205 	ldrb.w	r3, [r3, #517]	; 0x205
 800f600:	f043 0301 	orr.w	r3, r3, #1
 800f604:	b2da      	uxtb	r2, r3
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
 800f60c:	e007      	b.n	800f61e <create_chain+0x130>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 800f60e:	7bfb      	ldrb	r3, [r7, #15]
 800f610:	2b01      	cmp	r3, #1
 800f612:	d102      	bne.n	800f61a <create_chain+0x12c>
 800f614:	f04f 33ff 	mov.w	r3, #4294967295
 800f618:	e000      	b.n	800f61c <create_chain+0x12e>
 800f61a:	2301      	movs	r3, #1
 800f61c:	617b      	str	r3, [r7, #20]
	}

	return ncl;		/* Return new cluster number or error code */
 800f61e:	697b      	ldr	r3, [r7, #20]
}
 800f620:	4618      	mov	r0, r3
 800f622:	3718      	adds	r7, #24
 800f624:	46bd      	mov	sp, r7
 800f626:	bd80      	pop	{r7, pc}

0800f628 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	DWORD ofs		/* File offset to be converted to cluster# */
)
{
 800f628:	b480      	push	{r7}
 800f62a:	b087      	sub	sp, #28
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	6078      	str	r0, [r7, #4]
 800f630:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800f638:	3304      	adds	r3, #4
 800f63a:	613b      	str	r3, [r7, #16]
	cl = ofs / SS(fp->fs) / fp->fs->csize;	/* Cluster order from top of the file */
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	0a5b      	lsrs	r3, r3, #9
 800f640:	687a      	ldr	r2, [r7, #4]
 800f642:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800f646:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800f64a:	fbb3 f3f2 	udiv	r3, r3, r2
 800f64e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f650:	693b      	ldr	r3, [r7, #16]
 800f652:	1d1a      	adds	r2, r3, #4
 800f654:	613a      	str	r2, [r7, #16]
 800f656:	681b      	ldr	r3, [r3, #0]
 800f658:	60fb      	str	r3, [r7, #12]
		if (!ncl) return 0;		/* End of table? (error) */
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d101      	bne.n	800f664 <clmt_clust+0x3c>
 800f660:	2300      	movs	r3, #0
 800f662:	e010      	b.n	800f686 <clmt_clust+0x5e>
		if (cl < ncl) break;	/* In this fragment? */
 800f664:	697a      	ldr	r2, [r7, #20]
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	429a      	cmp	r2, r3
 800f66a:	d307      	bcc.n	800f67c <clmt_clust+0x54>
		cl -= ncl; tbl++;		/* Next fragment */
 800f66c:	697a      	ldr	r2, [r7, #20]
 800f66e:	68fb      	ldr	r3, [r7, #12]
 800f670:	1ad3      	subs	r3, r2, r3
 800f672:	617b      	str	r3, [r7, #20]
 800f674:	693b      	ldr	r3, [r7, #16]
 800f676:	3304      	adds	r3, #4
 800f678:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800f67a:	e7e9      	b.n	800f650 <clmt_clust+0x28>
		if (cl < ncl) break;	/* In this fragment? */
 800f67c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800f67e:	693b      	ldr	r3, [r7, #16]
 800f680:	681a      	ldr	r2, [r3, #0]
 800f682:	697b      	ldr	r3, [r7, #20]
 800f684:	4413      	add	r3, r2
}
 800f686:	4618      	mov	r0, r3
 800f688:	371c      	adds	r7, #28
 800f68a:	46bd      	mov	sp, r7
 800f68c:	bc80      	pop	{r7}
 800f68e:	4770      	bx	lr

0800f690 <dir_sdi>:
static
FRESULT dir_sdi (
	DIR* dp,		/* Pointer to directory object */
	UINT idx		/* Index of directory table */
)
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b086      	sub	sp, #24
 800f694:	af00      	add	r7, sp, #0
 800f696:	6078      	str	r0, [r7, #4]
 800f698:	6039      	str	r1, [r7, #0]
	DWORD clst, sect;
	UINT ic;


	dp->index = (WORD)idx;	/* Current index */
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	b29a      	uxth	r2, r3
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	clst = dp->sclust;		/* Table start cluster (0:root) */
 800f6a4:	687b      	ldr	r3, [r7, #4]
 800f6a6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 800f6aa:	617b      	str	r3, [r7, #20]
	if (clst == 1 || clst >= dp->fs->n_fatent)	/* Check start cluster range */
 800f6ac:	697b      	ldr	r3, [r7, #20]
 800f6ae:	2b01      	cmp	r3, #1
 800f6b0:	d007      	beq.n	800f6c2 <dir_sdi+0x32>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f6b8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f6bc:	697a      	ldr	r2, [r7, #20]
 800f6be:	429a      	cmp	r2, r3
 800f6c0:	d301      	bcc.n	800f6c6 <dir_sdi+0x36>
		return FR_INT_ERR;
 800f6c2:	2302      	movs	r3, #2
 800f6c4:	e074      	b.n	800f7b0 <dir_sdi+0x120>
	if (!clst && dp->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 800f6c6:	697b      	ldr	r3, [r7, #20]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	d10c      	bne.n	800f6e6 <dir_sdi+0x56>
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f6d2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f6d6:	2b03      	cmp	r3, #3
 800f6d8:	d105      	bne.n	800f6e6 <dir_sdi+0x56>
		clst = dp->fs->dirbase;
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f6e0:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800f6e4:	617b      	str	r3, [r7, #20]

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800f6e6:	697b      	ldr	r3, [r7, #20]
 800f6e8:	2b00      	cmp	r3, #0
 800f6ea:	d111      	bne.n	800f710 <dir_sdi+0x80>
		if (idx >= dp->fs->n_rootdir)	/* Is index out of range? */
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f6f2:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800f6f6:	461a      	mov	r2, r3
 800f6f8:	683b      	ldr	r3, [r7, #0]
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d301      	bcc.n	800f702 <dir_sdi+0x72>
			return FR_INT_ERR;
 800f6fe:	2302      	movs	r3, #2
 800f700:	e056      	b.n	800f7b0 <dir_sdi+0x120>
		sect = dp->fs->dirbase;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f708:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 800f70c:	613b      	str	r3, [r7, #16]
 800f70e:	e032      	b.n	800f776 <dir_sdi+0xe6>
	}
	else {				/* Dynamic table (root-directory in FAT32 or sub-directory) */
		ic = SS(dp->fs) / SZ_DIRE * dp->fs->csize;	/* Entries per cluster */
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f716:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f71a:	011b      	lsls	r3, r3, #4
 800f71c:	60fb      	str	r3, [r7, #12]
		while (idx >= ic) {	/* Follow cluster chain */
 800f71e:	e01e      	b.n	800f75e <dir_sdi+0xce>
			clst = get_fat(dp->fs, clst);				/* Get next cluster */
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f726:	6979      	ldr	r1, [r7, #20]
 800f728:	4618      	mov	r0, r3
 800f72a:	f7ff fcbe 	bl	800f0aa <get_fat>
 800f72e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800f730:	697b      	ldr	r3, [r7, #20]
 800f732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f736:	d101      	bne.n	800f73c <dir_sdi+0xac>
 800f738:	2301      	movs	r3, #1
 800f73a:	e039      	b.n	800f7b0 <dir_sdi+0x120>
			if (clst < 2 || clst >= dp->fs->n_fatent)	/* Reached to end of table or internal error */
 800f73c:	697b      	ldr	r3, [r7, #20]
 800f73e:	2b01      	cmp	r3, #1
 800f740:	d907      	bls.n	800f752 <dir_sdi+0xc2>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f748:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f74c:	697a      	ldr	r2, [r7, #20]
 800f74e:	429a      	cmp	r2, r3
 800f750:	d301      	bcc.n	800f756 <dir_sdi+0xc6>
				return FR_INT_ERR;
 800f752:	2302      	movs	r3, #2
 800f754:	e02c      	b.n	800f7b0 <dir_sdi+0x120>
			idx -= ic;
 800f756:	683a      	ldr	r2, [r7, #0]
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	1ad3      	subs	r3, r2, r3
 800f75c:	603b      	str	r3, [r7, #0]
		while (idx >= ic) {	/* Follow cluster chain */
 800f75e:	683a      	ldr	r2, [r7, #0]
 800f760:	68fb      	ldr	r3, [r7, #12]
 800f762:	429a      	cmp	r2, r3
 800f764:	d2dc      	bcs.n	800f720 <dir_sdi+0x90>
		}
		sect = clust2sect(dp->fs, clst);
 800f766:	687b      	ldr	r3, [r7, #4]
 800f768:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f76c:	6979      	ldr	r1, [r7, #20]
 800f76e:	4618      	mov	r0, r3
 800f770:	f7ff fc7a 	bl	800f068 <clust2sect>
 800f774:	6138      	str	r0, [r7, #16]
	}
	dp->clust = clst;	/* Current cluster# */
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	697a      	ldr	r2, [r7, #20]
 800f77a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	if (!sect) return FR_INT_ERR;
 800f77e:	693b      	ldr	r3, [r7, #16]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d101      	bne.n	800f788 <dir_sdi+0xf8>
 800f784:	2302      	movs	r3, #2
 800f786:	e013      	b.n	800f7b0 <dir_sdi+0x120>
	dp->sect = sect + idx / (SS(dp->fs) / SZ_DIRE);					/* Sector# of the directory entry */
 800f788:	683b      	ldr	r3, [r7, #0]
 800f78a:	091a      	lsrs	r2, r3, #4
 800f78c:	693b      	ldr	r3, [r7, #16]
 800f78e:	441a      	add	r2, r3
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	dp->dir = dp->fs->win.d8 + (idx % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Ptr to the entry in the sector */
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f79c:	461a      	mov	r2, r3
 800f79e:	683b      	ldr	r3, [r7, #0]
 800f7a0:	f003 030f 	and.w	r3, r3, #15
 800f7a4:	015b      	lsls	r3, r3, #5
 800f7a6:	441a      	add	r2, r3
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800f7ae:	2300      	movs	r3, #0
}
 800f7b0:	4618      	mov	r0, r3
 800f7b2:	3718      	adds	r7, #24
 800f7b4:	46bd      	mov	sp, r7
 800f7b6:	bd80      	pop	{r7, pc}

0800f7b8 <dir_next>:
static
FRESULT dir_next (	/* FR_OK:Succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800f7b8:	b590      	push	{r4, r7, lr}
 800f7ba:	b087      	sub	sp, #28
 800f7bc:	af00      	add	r7, sp, #0
 800f7be:	6078      	str	r0, [r7, #4]
 800f7c0:	6039      	str	r1, [r7, #0]
#if !_FS_READONLY
	UINT c;
#endif


	i = dp->index + 1;
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	f8b3 3206 	ldrh.w	r3, [r3, #518]	; 0x206
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	60fb      	str	r3, [r7, #12]
	if (!(i & 0xFFFF) || !dp->sect)	/* Report EOT when index has reached 65535 */
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	b29b      	uxth	r3, r3
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d004      	beq.n	800f7de <dir_next+0x26>
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f7da:	2b00      	cmp	r3, #0
 800f7dc:	d101      	bne.n	800f7e2 <dir_next+0x2a>
		return FR_NO_FILE;
 800f7de:	2304      	movs	r3, #4
 800f7e0:	e0dd      	b.n	800f99e <dir_next+0x1e6>

	if (!(i % (SS(dp->fs) / SZ_DIRE))) {	/* Sector changed? */
 800f7e2:	68fb      	ldr	r3, [r7, #12]
 800f7e4:	f003 030f 	and.w	r3, r3, #15
 800f7e8:	2b00      	cmp	r3, #0
 800f7ea:	f040 80c6 	bne.w	800f97a <dir_next+0x1c2>
		dp->sect++;					/* Next sector */
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f7f4:	1c5a      	adds	r2, r3, #1
 800f7f6:	687b      	ldr	r3, [r7, #4]
 800f7f8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

		if (!dp->clust) {		/* Static table */
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f802:	2b00      	cmp	r3, #0
 800f804:	d10b      	bne.n	800f81e <dir_next+0x66>
			if (i >= dp->fs->n_rootdir)	/* Report EOT if it reached end of static table */
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f80c:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 800f810:	461a      	mov	r2, r3
 800f812:	68fb      	ldr	r3, [r7, #12]
 800f814:	4293      	cmp	r3, r2
 800f816:	f0c0 80b0 	bcc.w	800f97a <dir_next+0x1c2>
				return FR_NO_FILE;
 800f81a:	2304      	movs	r3, #4
 800f81c:	e0bf      	b.n	800f99e <dir_next+0x1e6>
		}
		else {					/* Dynamic table */
			if (((i / (SS(dp->fs) / SZ_DIRE)) & (dp->fs->csize - 1)) == 0) {	/* Cluster changed? */
 800f81e:	68fb      	ldr	r3, [r7, #12]
 800f820:	091b      	lsrs	r3, r3, #4
 800f822:	687a      	ldr	r2, [r7, #4]
 800f824:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 800f828:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 800f82c:	3a01      	subs	r2, #1
 800f82e:	4013      	ands	r3, r2
 800f830:	2b00      	cmp	r3, #0
 800f832:	f040 80a2 	bne.w	800f97a <dir_next+0x1c2>
				clst = get_fat(dp->fs, dp->clust);				/* Get next cluster */
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f842:	4619      	mov	r1, r3
 800f844:	4610      	mov	r0, r2
 800f846:	f7ff fc30 	bl	800f0aa <get_fat>
 800f84a:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;
 800f84c:	697b      	ldr	r3, [r7, #20]
 800f84e:	2b01      	cmp	r3, #1
 800f850:	d801      	bhi.n	800f856 <dir_next+0x9e>
 800f852:	2302      	movs	r3, #2
 800f854:	e0a3      	b.n	800f99e <dir_next+0x1e6>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800f856:	697b      	ldr	r3, [r7, #20]
 800f858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f85c:	d101      	bne.n	800f862 <dir_next+0xaa>
 800f85e:	2301      	movs	r3, #1
 800f860:	e09d      	b.n	800f99e <dir_next+0x1e6>
				if (clst >= dp->fs->n_fatent) {					/* If it reached end of dynamic table, */
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f868:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f86c:	697a      	ldr	r2, [r7, #20]
 800f86e:	429a      	cmp	r2, r3
 800f870:	d374      	bcc.n	800f95c <dir_next+0x1a4>
#if !_FS_READONLY
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT */
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d101      	bne.n	800f87c <dir_next+0xc4>
 800f878:	2304      	movs	r3, #4
 800f87a:	e090      	b.n	800f99e <dir_next+0x1e6>
					clst = create_chain(dp->fs, dp->clust);		/* Stretch cluster chain */
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 800f888:	4619      	mov	r1, r3
 800f88a:	4610      	mov	r0, r2
 800f88c:	f7ff fe2f 	bl	800f4ee <create_chain>
 800f890:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	2b00      	cmp	r3, #0
 800f896:	d101      	bne.n	800f89c <dir_next+0xe4>
 800f898:	2307      	movs	r3, #7
 800f89a:	e080      	b.n	800f99e <dir_next+0x1e6>
					if (clst == 1) return FR_INT_ERR;
 800f89c:	697b      	ldr	r3, [r7, #20]
 800f89e:	2b01      	cmp	r3, #1
 800f8a0:	d101      	bne.n	800f8a6 <dir_next+0xee>
 800f8a2:	2302      	movs	r3, #2
 800f8a4:	e07b      	b.n	800f99e <dir_next+0x1e6>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800f8a6:	697b      	ldr	r3, [r7, #20]
 800f8a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f8ac:	d101      	bne.n	800f8b2 <dir_next+0xfa>
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	e075      	b.n	800f99e <dir_next+0x1e6>
					/* Clean-up stretched table */
					if (sync_window(dp->fs)) return FR_DISK_ERR;/* Flush disk access window */
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	f7ff fab1 	bl	800ee20 <sync_window>
 800f8be:	4603      	mov	r3, r0
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d001      	beq.n	800f8c8 <dir_next+0x110>
 800f8c4:	2301      	movs	r3, #1
 800f8c6:	e06a      	b.n	800f99e <dir_next+0x1e6>
					mem_set(dp->fs->win.d8, 0, SS(dp->fs));		/* Clear window buffer */
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f8ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 800f8d2:	2100      	movs	r1, #0
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	f7ff f895 	bl	800ea04 <mem_set>
					dp->fs->winsect = clust2sect(dp->fs, clst);	/* Cluster start sector */
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	f8d3 4200 	ldr.w	r4, [r3, #512]	; 0x200
 800f8e6:	6979      	ldr	r1, [r7, #20]
 800f8e8:	4610      	mov	r0, r2
 800f8ea:	f7ff fbbd 	bl	800f068 <clust2sect>
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	f8c4 322c 	str.w	r3, [r4, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	613b      	str	r3, [r7, #16]
 800f8f8:	e01b      	b.n	800f932 <dir_next+0x17a>
						dp->fs->wflag = 1;
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f900:	2201      	movs	r2, #1
 800f902:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
						if (sync_window(dp->fs)) return FR_DISK_ERR;
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f90c:	4618      	mov	r0, r3
 800f90e:	f7ff fa87 	bl	800ee20 <sync_window>
 800f912:	4603      	mov	r3, r0
 800f914:	2b00      	cmp	r3, #0
 800f916:	d001      	beq.n	800f91c <dir_next+0x164>
 800f918:	2301      	movs	r3, #1
 800f91a:	e040      	b.n	800f99e <dir_next+0x1e6>
						dp->fs->winsect++;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f922:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 800f926:	3201      	adds	r2, #1
 800f928:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
					for (c = 0; c < dp->fs->csize; c++) {		/* Fill the new cluster with 0 */
 800f92c:	693b      	ldr	r3, [r7, #16]
 800f92e:	3301      	adds	r3, #1
 800f930:	613b      	str	r3, [r7, #16]
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f938:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 800f93c:	461a      	mov	r2, r3
 800f93e:	693b      	ldr	r3, [r7, #16]
 800f940:	4293      	cmp	r3, r2
 800f942:	d3da      	bcc.n	800f8fa <dir_next+0x142>
					}
					dp->fs->winsect -= c;						/* Rewind window offset */
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f94a:	f8d3 122c 	ldr.w	r1, [r3, #556]	; 0x22c
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f954:	693a      	ldr	r2, [r7, #16]
 800f956:	1a8a      	subs	r2, r1, r2
 800f958:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
#else
					if (!stretch) return FR_NO_FILE;			/* If do not stretch, report EOT (this is to suppress warning) */
					return FR_NO_FILE;							/* Report EOT */
#endif
				}
				dp->clust = clst;				/* Initialize data for new cluster */
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	697a      	ldr	r2, [r7, #20]
 800f960:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
				dp->sect = clust2sect(dp->fs, clst);
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f96a:	6979      	ldr	r1, [r7, #20]
 800f96c:	4618      	mov	r0, r3
 800f96e:	f7ff fb7b 	bl	800f068 <clust2sect>
 800f972:	4602      	mov	r2, r0
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
		}
	}

	dp->index = (WORD)i;	/* Current index */
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	b29a      	uxth	r2, r3
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
	dp->dir = dp->fs->win.d8 + (i % (SS(dp->fs) / SZ_DIRE)) * SZ_DIRE;	/* Current entry in the window */
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800f98a:	461a      	mov	r2, r3
 800f98c:	68fb      	ldr	r3, [r7, #12]
 800f98e:	f003 030f 	and.w	r3, r3, #15
 800f992:	015b      	lsls	r3, r3, #5
 800f994:	441a      	add	r2, r3
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

	return FR_OK;
 800f99c:	2300      	movs	r3, #0
}
 800f99e:	4618      	mov	r0, r3
 800f9a0:	371c      	adds	r7, #28
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	bd90      	pop	{r4, r7, pc}

0800f9a6 <dir_alloc>:
static
FRESULT dir_alloc (
	DIR* dp,	/* Pointer to the directory object */
	UINT nent	/* Number of contiguous entries to allocate (1-21) */
)
{
 800f9a6:	b580      	push	{r7, lr}
 800f9a8:	b084      	sub	sp, #16
 800f9aa:	af00      	add	r7, sp, #0
 800f9ac:	6078      	str	r0, [r7, #4]
 800f9ae:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;


	res = dir_sdi(dp, 0);
 800f9b0:	2100      	movs	r1, #0
 800f9b2:	6878      	ldr	r0, [r7, #4]
 800f9b4:	f7ff fe6c 	bl	800f690 <dir_sdi>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800f9bc:	7bfb      	ldrb	r3, [r7, #15]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d131      	bne.n	800fa26 <dir_alloc+0x80>
		n = 0;
 800f9c2:	2300      	movs	r3, #0
 800f9c4:	60bb      	str	r3, [r7, #8]
		do {
			res = move_window(dp->fs, dp->sect);
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f9d2:	4619      	mov	r1, r3
 800f9d4:	4610      	mov	r0, r2
 800f9d6:	f7ff fa6c 	bl	800eeb2 <move_window>
 800f9da:	4603      	mov	r3, r0
 800f9dc:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800f9de:	7bfb      	ldrb	r3, [r7, #15]
 800f9e0:	2b00      	cmp	r3, #0
 800f9e2:	d11f      	bne.n	800fa24 <dir_alloc+0x7e>
			if (dp->dir[0] == DDEM || dp->dir[0] == 0) {	/* Is it a free entry? */
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	2be5      	cmp	r3, #229	; 0xe5
 800f9ee:	d005      	beq.n	800f9fc <dir_alloc+0x56>
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f9f6:	781b      	ldrb	r3, [r3, #0]
 800f9f8:	2b00      	cmp	r3, #0
 800f9fa:	d107      	bne.n	800fa0c <dir_alloc+0x66>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f9fc:	68bb      	ldr	r3, [r7, #8]
 800f9fe:	3301      	adds	r3, #1
 800fa00:	60bb      	str	r3, [r7, #8]
 800fa02:	68ba      	ldr	r2, [r7, #8]
 800fa04:	683b      	ldr	r3, [r7, #0]
 800fa06:	429a      	cmp	r2, r3
 800fa08:	d102      	bne.n	800fa10 <dir_alloc+0x6a>
 800fa0a:	e00c      	b.n	800fa26 <dir_alloc+0x80>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800fa0c:	2300      	movs	r3, #0
 800fa0e:	60bb      	str	r3, [r7, #8]
			}
			res = dir_next(dp, 1);		/* Next entry with table stretch enabled */
 800fa10:	2101      	movs	r1, #1
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f7ff fed0 	bl	800f7b8 <dir_next>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	73fb      	strb	r3, [r7, #15]
		} while (res == FR_OK);
 800fa1c:	7bfb      	ldrb	r3, [r7, #15]
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	d0d1      	beq.n	800f9c6 <dir_alloc+0x20>
 800fa22:	e000      	b.n	800fa26 <dir_alloc+0x80>
			if (res != FR_OK) break;
 800fa24:	bf00      	nop
	}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800fa26:	7bfb      	ldrb	r3, [r7, #15]
 800fa28:	2b04      	cmp	r3, #4
 800fa2a:	d101      	bne.n	800fa30 <dir_alloc+0x8a>
 800fa2c:	2307      	movs	r3, #7
 800fa2e:	73fb      	strb	r3, [r7, #15]
	return res;
 800fa30:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa32:	4618      	mov	r0, r3
 800fa34:	3710      	adds	r7, #16
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bd80      	pop	{r7, pc}

0800fa3a <ld_clust>:
static
DWORD ld_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir	/* Pointer to the directory entry */
)
{
 800fa3a:	b480      	push	{r7}
 800fa3c:	b085      	sub	sp, #20
 800fa3e:	af00      	add	r7, sp, #0
 800fa40:	6078      	str	r0, [r7, #4]
 800fa42:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = LD_WORD(dir + DIR_FstClusLO);
 800fa44:	683b      	ldr	r3, [r7, #0]
 800fa46:	331b      	adds	r3, #27
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	021b      	lsls	r3, r3, #8
 800fa4c:	b21a      	sxth	r2, r3
 800fa4e:	683b      	ldr	r3, [r7, #0]
 800fa50:	331a      	adds	r3, #26
 800fa52:	781b      	ldrb	r3, [r3, #0]
 800fa54:	b21b      	sxth	r3, r3
 800fa56:	4313      	orrs	r3, r2
 800fa58:	b21b      	sxth	r3, r3
 800fa5a:	b29b      	uxth	r3, r3
 800fa5c:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32)
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800fa64:	2b03      	cmp	r3, #3
 800fa66:	d10f      	bne.n	800fa88 <ld_clust+0x4e>
		cl |= (DWORD)LD_WORD(dir + DIR_FstClusHI) << 16;
 800fa68:	683b      	ldr	r3, [r7, #0]
 800fa6a:	3315      	adds	r3, #21
 800fa6c:	781b      	ldrb	r3, [r3, #0]
 800fa6e:	021b      	lsls	r3, r3, #8
 800fa70:	b21a      	sxth	r2, r3
 800fa72:	683b      	ldr	r3, [r7, #0]
 800fa74:	3314      	adds	r3, #20
 800fa76:	781b      	ldrb	r3, [r3, #0]
 800fa78:	b21b      	sxth	r3, r3
 800fa7a:	4313      	orrs	r3, r2
 800fa7c:	b21b      	sxth	r3, r3
 800fa7e:	b29b      	uxth	r3, r3
 800fa80:	041b      	lsls	r3, r3, #16
 800fa82:	68fa      	ldr	r2, [r7, #12]
 800fa84:	4313      	orrs	r3, r2
 800fa86:	60fb      	str	r3, [r7, #12]

	return cl;
 800fa88:	68fb      	ldr	r3, [r7, #12]
}
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	3714      	adds	r7, #20
 800fa8e:	46bd      	mov	sp, r7
 800fa90:	bc80      	pop	{r7}
 800fa92:	4770      	bx	lr

0800fa94 <st_clust>:
static
void st_clust (
	BYTE* dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
 800fa94:	b480      	push	{r7}
 800fa96:	b083      	sub	sp, #12
 800fa98:	af00      	add	r7, sp, #0
 800fa9a:	6078      	str	r0, [r7, #4]
 800fa9c:	6039      	str	r1, [r7, #0]
	ST_WORD(dir + DIR_FstClusLO, cl);
 800fa9e:	687b      	ldr	r3, [r7, #4]
 800faa0:	331a      	adds	r3, #26
 800faa2:	683a      	ldr	r2, [r7, #0]
 800faa4:	b2d2      	uxtb	r2, r2
 800faa6:	701a      	strb	r2, [r3, #0]
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	b29b      	uxth	r3, r3
 800faac:	0a1b      	lsrs	r3, r3, #8
 800faae:	b29a      	uxth	r2, r3
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	331b      	adds	r3, #27
 800fab4:	b2d2      	uxtb	r2, r2
 800fab6:	701a      	strb	r2, [r3, #0]
	ST_WORD(dir + DIR_FstClusHI, cl >> 16);
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	0c1a      	lsrs	r2, r3, #16
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	3314      	adds	r3, #20
 800fac0:	b2d2      	uxtb	r2, r2
 800fac2:	701a      	strb	r2, [r3, #0]
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	0c1b      	lsrs	r3, r3, #16
 800fac8:	b29b      	uxth	r3, r3
 800faca:	0a1b      	lsrs	r3, r3, #8
 800facc:	b29a      	uxth	r2, r3
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	3315      	adds	r3, #21
 800fad2:	b2d2      	uxtb	r2, r2
 800fad4:	701a      	strb	r2, [r3, #0]
}
 800fad6:	bf00      	nop
 800fad8:	370c      	adds	r7, #12
 800fada:	46bd      	mov	sp, r7
 800fadc:	bc80      	pop	{r7}
 800fade:	4770      	bx	lr

0800fae0 <dir_find>:

static
FRESULT dir_find (
	DIR* dp			/* Pointer to the directory object linked to the file name */
)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b086      	sub	sp, #24
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
	BYTE c, *dir;
#if _USE_LFN
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800fae8:	2100      	movs	r1, #0
 800faea:	6878      	ldr	r0, [r7, #4]
 800faec:	f7ff fdd0 	bl	800f690 <dir_sdi>
 800faf0:	4603      	mov	r3, r0
 800faf2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800faf4:	7dfb      	ldrb	r3, [r7, #23]
 800faf6:	2b00      	cmp	r3, #0
 800faf8:	d001      	beq.n	800fafe <dir_find+0x1e>
 800fafa:	7dfb      	ldrb	r3, [r7, #23]
 800fafc:	e03b      	b.n	800fb76 <dir_find+0x96>

#if _USE_LFN
	ord = sum = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(dp->fs, dp->sect);
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800fb0a:	4619      	mov	r1, r3
 800fb0c:	4610      	mov	r0, r2
 800fb0e:	f7ff f9d0 	bl	800eeb2 <move_window>
 800fb12:	4603      	mov	r3, r0
 800fb14:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800fb16:	7dfb      	ldrb	r3, [r7, #23]
 800fb18:	2b00      	cmp	r3, #0
 800fb1a:	d128      	bne.n	800fb6e <dir_find+0x8e>
		dir = dp->dir;					/* Ptr to the directory entry of current index */
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fb22:	613b      	str	r3, [r7, #16]
		c = dir[DIR_Name];
 800fb24:	693b      	ldr	r3, [r7, #16]
 800fb26:	781b      	ldrb	r3, [r3, #0]
 800fb28:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800fb2a:	7bfb      	ldrb	r3, [r7, #15]
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d102      	bne.n	800fb36 <dir_find+0x56>
 800fb30:	2304      	movs	r3, #4
 800fb32:	75fb      	strb	r3, [r7, #23]
 800fb34:	e01e      	b.n	800fb74 <dir_find+0x94>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dp->fn, 11)) /* Is it a valid entry? */
 800fb36:	693b      	ldr	r3, [r7, #16]
 800fb38:	330b      	adds	r3, #11
 800fb3a:	781b      	ldrb	r3, [r3, #0]
 800fb3c:	f003 0308 	and.w	r3, r3, #8
 800fb40:	2b00      	cmp	r3, #0
 800fb42:	d10a      	bne.n	800fb5a <dir_find+0x7a>
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800fb4a:	220b      	movs	r2, #11
 800fb4c:	4619      	mov	r1, r3
 800fb4e:	6938      	ldr	r0, [r7, #16]
 800fb50:	f7fe ff72 	bl	800ea38 <mem_cmp>
 800fb54:	4603      	mov	r3, r0
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d00b      	beq.n	800fb72 <dir_find+0x92>
			break;
#endif
		res = dir_next(dp, 0);		/* Next entry */
 800fb5a:	2100      	movs	r1, #0
 800fb5c:	6878      	ldr	r0, [r7, #4]
 800fb5e:	f7ff fe2b 	bl	800f7b8 <dir_next>
 800fb62:	4603      	mov	r3, r0
 800fb64:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800fb66:	7dfb      	ldrb	r3, [r7, #23]
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	d0c8      	beq.n	800fafe <dir_find+0x1e>
 800fb6c:	e002      	b.n	800fb74 <dir_find+0x94>
		if (res != FR_OK) break;
 800fb6e:	bf00      	nop
 800fb70:	e000      	b.n	800fb74 <dir_find+0x94>
			break;
 800fb72:	bf00      	nop

	return res;
 800fb74:	7dfb      	ldrb	r3, [r7, #23]
}
 800fb76:	4618      	mov	r0, r3
 800fb78:	3718      	adds	r7, #24
 800fb7a:	46bd      	mov	sp, r7
 800fb7c:	bd80      	pop	{r7, pc}

0800fb7e <dir_register>:
#if !_FS_READONLY
static
FRESULT dir_register (	/* FR_OK:Successful, FR_DENIED:No free entry or too many SFN collision, FR_DISK_ERR:Disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800fb7e:	b580      	push	{r7, lr}
 800fb80:	b084      	sub	sp, #16
 800fb82:	af00      	add	r7, sp, #0
 800fb84:	6078      	str	r0, [r7, #4]
				res = dir_next(dp, 0);	/* Next entry */
			} while (res == FR_OK && --nent);
		}
	}
#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800fb86:	2101      	movs	r1, #1
 800fb88:	6878      	ldr	r0, [r7, #4]
 800fb8a:	f7ff ff0c 	bl	800f9a6 <dir_alloc>
 800fb8e:	4603      	mov	r3, r0
 800fb90:	73fb      	strb	r3, [r7, #15]
#endif

	if (res == FR_OK) {				/* Set SFN entry */
 800fb92:	7bfb      	ldrb	r3, [r7, #15]
 800fb94:	2b00      	cmp	r3, #0
 800fb96:	d126      	bne.n	800fbe6 <dir_register+0x68>
		res = move_window(dp->fs, dp->sect);
 800fb98:	687b      	ldr	r3, [r7, #4]
 800fb9a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800fba4:	4619      	mov	r1, r3
 800fba6:	4610      	mov	r0, r2
 800fba8:	f7ff f983 	bl	800eeb2 <move_window>
 800fbac:	4603      	mov	r3, r0
 800fbae:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800fbb0:	7bfb      	ldrb	r3, [r7, #15]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d117      	bne.n	800fbe6 <dir_register+0x68>
			mem_set(dp->dir, 0, SZ_DIRE);	/* Clean the entry */
 800fbb6:	687b      	ldr	r3, [r7, #4]
 800fbb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fbbc:	2220      	movs	r2, #32
 800fbbe:	2100      	movs	r1, #0
 800fbc0:	4618      	mov	r0, r3
 800fbc2:	f7fe ff1f 	bl	800ea04 <mem_set>
			mem_cpy(dp->dir, dp->fn, 11);	/* Put SFN */
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	f8d3 0214 	ldr.w	r0, [r3, #532]	; 0x214
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800fbd2:	220b      	movs	r2, #11
 800fbd4:	4619      	mov	r1, r3
 800fbd6:	f7fe fef7 	bl	800e9c8 <mem_cpy>
#if _USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			dp->fs->wflag = 1;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fbe0:	2201      	movs	r2, #1
 800fbe2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
		}
	}

	return res;
 800fbe6:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbe8:	4618      	mov	r0, r3
 800fbea:	3710      	adds	r7, #16
 800fbec:	46bd      	mov	sp, r7
 800fbee:	bd80      	pop	{r7, pc}

0800fbf0 <create_name>:
static
FRESULT create_name (
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800fbf0:	b580      	push	{r7, lr}
 800fbf2:	b088      	sub	sp, #32
 800fbf4:	af00      	add	r7, sp, #0
 800fbf6:	6078      	str	r0, [r7, #4]
 800fbf8:	6039      	str	r1, [r7, #0]
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 800fbfa:	683b      	ldr	r3, [r7, #0]
 800fbfc:	681b      	ldr	r3, [r3, #0]
 800fbfe:	60fb      	str	r3, [r7, #12]
 800fc00:	e002      	b.n	800fc08 <create_name+0x18>
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	3301      	adds	r3, #1
 800fc06:	60fb      	str	r3, [r7, #12]
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	2b2f      	cmp	r3, #47	; 0x2f
 800fc0e:	d0f8      	beq.n	800fc02 <create_name+0x12>
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	781b      	ldrb	r3, [r3, #0]
 800fc14:	2b5c      	cmp	r3, #92	; 0x5c
 800fc16:	d0f4      	beq.n	800fc02 <create_name+0x12>
	sfn = dp->fn;
 800fc18:	687b      	ldr	r3, [r7, #4]
 800fc1a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800fc1e:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800fc20:	220b      	movs	r2, #11
 800fc22:	2120      	movs	r1, #32
 800fc24:	68b8      	ldr	r0, [r7, #8]
 800fc26:	f7fe feed 	bl	800ea04 <mem_set>
	si = i = b = 0; ni = 8;
 800fc2a:	2300      	movs	r3, #0
 800fc2c:	77fb      	strb	r3, [r7, #31]
 800fc2e:	2300      	movs	r3, #0
 800fc30:	613b      	str	r3, [r7, #16]
 800fc32:	693b      	ldr	r3, [r7, #16]
 800fc34:	617b      	str	r3, [r7, #20]
 800fc36:	2308      	movs	r3, #8
 800fc38:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800fc3a:	697b      	ldr	r3, [r7, #20]
 800fc3c:	1c5a      	adds	r2, r3, #1
 800fc3e:	617a      	str	r2, [r7, #20]
 800fc40:	68fa      	ldr	r2, [r7, #12]
 800fc42:	4413      	add	r3, r2
 800fc44:	781b      	ldrb	r3, [r3, #0]
 800fc46:	77bb      	strb	r3, [r7, #30]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 800fc48:	7fbb      	ldrb	r3, [r7, #30]
 800fc4a:	2b20      	cmp	r3, #32
 800fc4c:	d953      	bls.n	800fcf6 <create_name+0x106>
 800fc4e:	7fbb      	ldrb	r3, [r7, #30]
 800fc50:	2b2f      	cmp	r3, #47	; 0x2f
 800fc52:	d050      	beq.n	800fcf6 <create_name+0x106>
 800fc54:	7fbb      	ldrb	r3, [r7, #30]
 800fc56:	2b5c      	cmp	r3, #92	; 0x5c
 800fc58:	d04d      	beq.n	800fcf6 <create_name+0x106>
		if (c == '.' || i >= ni) {
 800fc5a:	7fbb      	ldrb	r3, [r7, #30]
 800fc5c:	2b2e      	cmp	r3, #46	; 0x2e
 800fc5e:	d003      	beq.n	800fc68 <create_name+0x78>
 800fc60:	693a      	ldr	r2, [r7, #16]
 800fc62:	69bb      	ldr	r3, [r7, #24]
 800fc64:	429a      	cmp	r2, r3
 800fc66:	d30f      	bcc.n	800fc88 <create_name+0x98>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 800fc68:	69bb      	ldr	r3, [r7, #24]
 800fc6a:	2b08      	cmp	r3, #8
 800fc6c:	d102      	bne.n	800fc74 <create_name+0x84>
 800fc6e:	7fbb      	ldrb	r3, [r7, #30]
 800fc70:	2b2e      	cmp	r3, #46	; 0x2e
 800fc72:	d001      	beq.n	800fc78 <create_name+0x88>
 800fc74:	2306      	movs	r3, #6
 800fc76:	e073      	b.n	800fd60 <create_name+0x170>
			i = 8; ni = 11;
 800fc78:	2308      	movs	r3, #8
 800fc7a:	613b      	str	r3, [r7, #16]
 800fc7c:	230b      	movs	r3, #11
 800fc7e:	61bb      	str	r3, [r7, #24]
			b <<= 2; continue;
 800fc80:	7ffb      	ldrb	r3, [r7, #31]
 800fc82:	009b      	lsls	r3, r3, #2
 800fc84:	77fb      	strb	r3, [r7, #31]
 800fc86:	e035      	b.n	800fcf4 <create_name+0x104>
		}
		if (c >= 0x80) {				/* Extended character? */
 800fc88:	f997 301e 	ldrsb.w	r3, [r7, #30]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	da08      	bge.n	800fca2 <create_name+0xb2>
			b |= 3;						/* Eliminate NT flag */
 800fc90:	7ffb      	ldrb	r3, [r7, #31]
 800fc92:	f043 0303 	orr.w	r3, r3, #3
 800fc96:	77fb      	strb	r3, [r7, #31]
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800fc98:	7fbb      	ldrb	r3, [r7, #30]
 800fc9a:	3b80      	subs	r3, #128	; 0x80
 800fc9c:	4a32      	ldr	r2, [pc, #200]	; (800fd68 <create_name+0x178>)
 800fc9e:	5cd3      	ldrb	r3, [r2, r3]
 800fca0:	77bb      	strb	r3, [r7, #30]
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 800fca2:	7fbb      	ldrb	r3, [r7, #30]
 800fca4:	4619      	mov	r1, r3
 800fca6:	4831      	ldr	r0, [pc, #196]	; (800fd6c <create_name+0x17c>)
 800fca8:	f7fe feec 	bl	800ea84 <chk_chr>
 800fcac:	4603      	mov	r3, r0
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d001      	beq.n	800fcb6 <create_name+0xc6>
				return FR_INVALID_NAME;
 800fcb2:	2306      	movs	r3, #6
 800fcb4:	e054      	b.n	800fd60 <create_name+0x170>
			if (IsUpper(c)) {			/* ASCII large capital? */
 800fcb6:	7fbb      	ldrb	r3, [r7, #30]
 800fcb8:	2b40      	cmp	r3, #64	; 0x40
 800fcba:	d907      	bls.n	800fccc <create_name+0xdc>
 800fcbc:	7fbb      	ldrb	r3, [r7, #30]
 800fcbe:	2b5a      	cmp	r3, #90	; 0x5a
 800fcc0:	d804      	bhi.n	800fccc <create_name+0xdc>
				b |= 2;
 800fcc2:	7ffb      	ldrb	r3, [r7, #31]
 800fcc4:	f043 0302 	orr.w	r3, r3, #2
 800fcc8:	77fb      	strb	r3, [r7, #31]
 800fcca:	e00c      	b.n	800fce6 <create_name+0xf6>
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
 800fccc:	7fbb      	ldrb	r3, [r7, #30]
 800fcce:	2b60      	cmp	r3, #96	; 0x60
 800fcd0:	d909      	bls.n	800fce6 <create_name+0xf6>
 800fcd2:	7fbb      	ldrb	r3, [r7, #30]
 800fcd4:	2b7a      	cmp	r3, #122	; 0x7a
 800fcd6:	d806      	bhi.n	800fce6 <create_name+0xf6>
					b |= 1; c -= 0x20;
 800fcd8:	7ffb      	ldrb	r3, [r7, #31]
 800fcda:	f043 0301 	orr.w	r3, r3, #1
 800fcde:	77fb      	strb	r3, [r7, #31]
 800fce0:	7fbb      	ldrb	r3, [r7, #30]
 800fce2:	3b20      	subs	r3, #32
 800fce4:	77bb      	strb	r3, [r7, #30]
				}
			}
			sfn[i++] = c;
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	1c5a      	adds	r2, r3, #1
 800fcea:	613a      	str	r2, [r7, #16]
 800fcec:	68ba      	ldr	r2, [r7, #8]
 800fcee:	4413      	add	r3, r2
 800fcf0:	7fba      	ldrb	r2, [r7, #30]
 800fcf2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800fcf4:	e7a1      	b.n	800fc3a <create_name+0x4a>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 800fcf6:	68fa      	ldr	r2, [r7, #12]
 800fcf8:	697b      	ldr	r3, [r7, #20]
 800fcfa:	441a      	add	r2, r3
 800fcfc:	683b      	ldr	r3, [r7, #0]
 800fcfe:	601a      	str	r2, [r3, #0]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 800fd00:	7fbb      	ldrb	r3, [r7, #30]
 800fd02:	2b20      	cmp	r3, #32
 800fd04:	d801      	bhi.n	800fd0a <create_name+0x11a>
 800fd06:	2304      	movs	r3, #4
 800fd08:	e000      	b.n	800fd0c <create_name+0x11c>
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	77bb      	strb	r3, [r7, #30]

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 800fd0e:	693b      	ldr	r3, [r7, #16]
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d101      	bne.n	800fd18 <create_name+0x128>
 800fd14:	2306      	movs	r3, #6
 800fd16:	e023      	b.n	800fd60 <create_name+0x170>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* When first character collides with DDEM, replace it with RDDEM */
 800fd18:	68bb      	ldr	r3, [r7, #8]
 800fd1a:	781b      	ldrb	r3, [r3, #0]
 800fd1c:	2be5      	cmp	r3, #229	; 0xe5
 800fd1e:	d102      	bne.n	800fd26 <create_name+0x136>
 800fd20:	68bb      	ldr	r3, [r7, #8]
 800fd22:	2205      	movs	r2, #5
 800fd24:	701a      	strb	r2, [r3, #0]

	if (ni == 8) b <<= 2;
 800fd26:	69bb      	ldr	r3, [r7, #24]
 800fd28:	2b08      	cmp	r3, #8
 800fd2a:	d102      	bne.n	800fd32 <create_name+0x142>
 800fd2c:	7ffb      	ldrb	r3, [r7, #31]
 800fd2e:	009b      	lsls	r3, r3, #2
 800fd30:	77fb      	strb	r3, [r7, #31]
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 800fd32:	7ffb      	ldrb	r3, [r7, #31]
 800fd34:	f003 0303 	and.w	r3, r3, #3
 800fd38:	2b01      	cmp	r3, #1
 800fd3a:	d103      	bne.n	800fd44 <create_name+0x154>
 800fd3c:	7fbb      	ldrb	r3, [r7, #30]
 800fd3e:	f043 0310 	orr.w	r3, r3, #16
 800fd42:	77bb      	strb	r3, [r7, #30]
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 800fd44:	7ffb      	ldrb	r3, [r7, #31]
 800fd46:	f003 030c 	and.w	r3, r3, #12
 800fd4a:	2b04      	cmp	r3, #4
 800fd4c:	d103      	bne.n	800fd56 <create_name+0x166>
 800fd4e:	7fbb      	ldrb	r3, [r7, #30]
 800fd50:	f043 0308 	orr.w	r3, r3, #8
 800fd54:	77bb      	strb	r3, [r7, #30]

	sfn[NSFLAG] = c;		/* Store NT flag, File name is created */
 800fd56:	68bb      	ldr	r3, [r7, #8]
 800fd58:	330b      	adds	r3, #11
 800fd5a:	7fba      	ldrb	r2, [r7, #30]
 800fd5c:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800fd5e:	2300      	movs	r3, #0
#endif
}
 800fd60:	4618      	mov	r0, r3
 800fd62:	3720      	adds	r7, #32
 800fd64:	46bd      	mov	sp, r7
 800fd66:	bd80      	pop	{r7, pc}
 800fd68:	0802e1a0 	.word	0x0802e1a0
 800fd6c:	08014ed4 	.word	0x08014ed4

0800fd70 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800fd70:	b580      	push	{r7, lr}
 800fd72:	b084      	sub	sp, #16
 800fd74:	af00      	add	r7, sp, #0
 800fd76:	6078      	str	r0, [r7, #4]
 800fd78:	6039      	str	r1, [r7, #0]
		path++;	dp->sclust = 0;				/* Strip it and start from the root directory */
	} else {								/* No heading separator */
		dp->sclust = dp->fs->cdir;			/* Start from the current directory */
	}
#else
	if (*path == '/' || *path == '\\')		/* Strip heading separator if exist */
 800fd7a:	683b      	ldr	r3, [r7, #0]
 800fd7c:	781b      	ldrb	r3, [r3, #0]
 800fd7e:	2b2f      	cmp	r3, #47	; 0x2f
 800fd80:	d003      	beq.n	800fd8a <follow_path+0x1a>
 800fd82:	683b      	ldr	r3, [r7, #0]
 800fd84:	781b      	ldrb	r3, [r3, #0]
 800fd86:	2b5c      	cmp	r3, #92	; 0x5c
 800fd88:	d102      	bne.n	800fd90 <follow_path+0x20>
		path++;
 800fd8a:	683b      	ldr	r3, [r7, #0]
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	603b      	str	r3, [r7, #0]
	dp->sclust = 0;							/* Always start from the root directory */
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2200      	movs	r2, #0
 800fd94:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800fd98:	683b      	ldr	r3, [r7, #0]
 800fd9a:	781b      	ldrb	r3, [r3, #0]
 800fd9c:	2b1f      	cmp	r3, #31
 800fd9e:	d80a      	bhi.n	800fdb6 <follow_path+0x46>
		res = dir_sdi(dp, 0);
 800fda0:	2100      	movs	r1, #0
 800fda2:	6878      	ldr	r0, [r7, #4]
 800fda4:	f7ff fc74 	bl	800f690 <dir_sdi>
 800fda8:	4603      	mov	r3, r0
 800fdaa:	73fb      	strb	r3, [r7, #15]
		dp->dir = 0;
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2200      	movs	r2, #0
 800fdb0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 800fdb4:	e045      	b.n	800fe42 <follow_path+0xd2>
	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fdb6:	463b      	mov	r3, r7
 800fdb8:	4619      	mov	r1, r3
 800fdba:	6878      	ldr	r0, [r7, #4]
 800fdbc:	f7ff ff18 	bl	800fbf0 <create_name>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	73fb      	strb	r3, [r7, #15]
			if (res != FR_OK) break;
 800fdc4:	7bfb      	ldrb	r3, [r7, #15]
 800fdc6:	2b00      	cmp	r3, #0
 800fdc8:	d136      	bne.n	800fe38 <follow_path+0xc8>
			res = dir_find(dp);				/* Find an object with the sagment name */
 800fdca:	6878      	ldr	r0, [r7, #4]
 800fdcc:	f7ff fe88 	bl	800fae0 <dir_find>
 800fdd0:	4603      	mov	r3, r0
 800fdd2:	73fb      	strb	r3, [r7, #15]
			ns = dp->fn[NSFLAG];
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800fdda:	7adb      	ldrb	r3, [r3, #11]
 800fddc:	73bb      	strb	r3, [r7, #14]
			if (res != FR_OK) {				/* Failed to find the object */
 800fdde:	7bfb      	ldrb	r3, [r7, #15]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d00a      	beq.n	800fdfa <follow_path+0x8a>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800fde4:	7bfb      	ldrb	r3, [r7, #15]
 800fde6:	2b04      	cmp	r3, #4
 800fde8:	d128      	bne.n	800fe3c <follow_path+0xcc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, */
						dp->sclust = 0; dp->dir = 0;	/* it is the root directory and stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						res = FR_OK;					/* Ended at the root directroy. Function completed. */
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800fdea:	7bbb      	ldrb	r3, [r7, #14]
 800fdec:	f003 0304 	and.w	r3, r3, #4
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d123      	bne.n	800fe3c <follow_path+0xcc>
 800fdf4:	2305      	movs	r3, #5
 800fdf6:	73fb      	strb	r3, [r7, #15]
					}
				}
				break;
 800fdf8:	e020      	b.n	800fe3c <follow_path+0xcc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fdfa:	7bbb      	ldrb	r3, [r7, #14]
 800fdfc:	f003 0304 	and.w	r3, r3, #4
 800fe00:	2b00      	cmp	r3, #0
 800fe02:	d11d      	bne.n	800fe40 <follow_path+0xd0>
			dir = dp->dir;						/* Follow the sub-directory */
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800fe0a:	60bb      	str	r3, [r7, #8]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* It is not a sub-directory and cannot follow */
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	330b      	adds	r3, #11
 800fe10:	781b      	ldrb	r3, [r3, #0]
 800fe12:	f003 0310 	and.w	r3, r3, #16
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d102      	bne.n	800fe20 <follow_path+0xb0>
				res = FR_NO_PATH; break;
 800fe1a:	2305      	movs	r3, #5
 800fe1c:	73fb      	strb	r3, [r7, #15]
 800fe1e:	e010      	b.n	800fe42 <follow_path+0xd2>
			}
			dp->sclust = ld_clust(dp->fs, dir);
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800fe26:	68b9      	ldr	r1, [r7, #8]
 800fe28:	4618      	mov	r0, r3
 800fe2a:	f7ff fe06 	bl	800fa3a <ld_clust>
 800fe2e:	4602      	mov	r2, r0
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800fe36:	e7be      	b.n	800fdb6 <follow_path+0x46>
			if (res != FR_OK) break;
 800fe38:	bf00      	nop
 800fe3a:	e002      	b.n	800fe42 <follow_path+0xd2>
				break;
 800fe3c:	bf00      	nop
 800fe3e:	e000      	b.n	800fe42 <follow_path+0xd2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800fe40:	bf00      	nop
		}
	}

	return res;
 800fe42:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe44:	4618      	mov	r0, r3
 800fe46:	3710      	adds	r7, #16
 800fe48:	46bd      	mov	sp, r7
 800fe4a:	bd80      	pop	{r7, pc}

0800fe4c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800fe4c:	b480      	push	{r7}
 800fe4e:	b087      	sub	sp, #28
 800fe50:	af00      	add	r7, sp, #0
 800fe52:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800fe54:	f04f 33ff 	mov.w	r3, #4294967295
 800fe58:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	2b00      	cmp	r3, #0
 800fe60:	d031      	beq.n	800fec6 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	681b      	ldr	r3, [r3, #0]
 800fe66:	617b      	str	r3, [r7, #20]
 800fe68:	e002      	b.n	800fe70 <get_ldnumber+0x24>
 800fe6a:	697b      	ldr	r3, [r7, #20]
 800fe6c:	3301      	adds	r3, #1
 800fe6e:	617b      	str	r3, [r7, #20]
 800fe70:	697b      	ldr	r3, [r7, #20]
 800fe72:	781b      	ldrb	r3, [r3, #0]
 800fe74:	2b20      	cmp	r3, #32
 800fe76:	d903      	bls.n	800fe80 <get_ldnumber+0x34>
 800fe78:	697b      	ldr	r3, [r7, #20]
 800fe7a:	781b      	ldrb	r3, [r3, #0]
 800fe7c:	2b3a      	cmp	r3, #58	; 0x3a
 800fe7e:	d1f4      	bne.n	800fe6a <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800fe80:	697b      	ldr	r3, [r7, #20]
 800fe82:	781b      	ldrb	r3, [r3, #0]
 800fe84:	2b3a      	cmp	r3, #58	; 0x3a
 800fe86:	d11c      	bne.n	800fec2 <get_ldnumber+0x76>
			tp = *path;
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0'; 
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	1c5a      	adds	r2, r3, #1
 800fe92:	60fa      	str	r2, [r7, #12]
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	3b30      	subs	r3, #48	; 0x30
 800fe98:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800fe9a:	68bb      	ldr	r3, [r7, #8]
 800fe9c:	2b09      	cmp	r3, #9
 800fe9e:	d80e      	bhi.n	800febe <get_ldnumber+0x72>
 800fea0:	68fa      	ldr	r2, [r7, #12]
 800fea2:	697b      	ldr	r3, [r7, #20]
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d10a      	bne.n	800febe <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800fea8:	68bb      	ldr	r3, [r7, #8]
 800feaa:	2b00      	cmp	r3, #0
 800feac:	d107      	bne.n	800febe <get_ldnumber+0x72>
					vol = (int)i;
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800feb2:	697b      	ldr	r3, [r7, #20]
 800feb4:	3301      	adds	r3, #1
 800feb6:	617b      	str	r3, [r7, #20]
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	697a      	ldr	r2, [r7, #20]
 800febc:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800febe:	693b      	ldr	r3, [r7, #16]
 800fec0:	e002      	b.n	800fec8 <get_ldnumber+0x7c>
		}
#if _FS_RPATH && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800fec2:	2300      	movs	r3, #0
 800fec4:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800fec6:	693b      	ldr	r3, [r7, #16]
}
 800fec8:	4618      	mov	r0, r3
 800feca:	371c      	adds	r7, #28
 800fecc:	46bd      	mov	sp, r7
 800fece:	bc80      	pop	{r7}
 800fed0:	4770      	bx	lr
	...

0800fed4 <check_fs>:
static
BYTE check_fs (	/* 0:FAT boor sector, 1:Valid boor sector but not FAT, 2:Not a boot sector, 3:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b082      	sub	sp, #8
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;	/* Invaidate window */
 800fede:	687b      	ldr	r3, [r7, #4]
 800fee0:	2200      	movs	r2, #0
 800fee2:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	f04f 32ff 	mov.w	r2, #4294967295
 800feec:	f8c3 222c 	str.w	r2, [r3, #556]	; 0x22c
	if (move_window(fs, sect) != FR_OK)			/* Load boot record */
 800fef0:	6839      	ldr	r1, [r7, #0]
 800fef2:	6878      	ldr	r0, [r7, #4]
 800fef4:	f7fe ffdd 	bl	800eeb2 <move_window>
 800fef8:	4603      	mov	r3, r0
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d001      	beq.n	800ff02 <check_fs+0x2e>
		return 3;
 800fefe:	2303      	movs	r3, #3
 800ff00:	e04a      	b.n	800ff98 <check_fs+0xc4>

	if (LD_WORD(&fs->win.d8[BS_55AA]) != 0xAA55)	/* Check boot record signature (always placed at offset 510 even if the sector size is >512) */
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800ff08:	3301      	adds	r3, #1
 800ff0a:	781b      	ldrb	r3, [r3, #0]
 800ff0c:	021b      	lsls	r3, r3, #8
 800ff0e:	b21a      	sxth	r2, r3
 800ff10:	687b      	ldr	r3, [r7, #4]
 800ff12:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 800ff16:	b21b      	sxth	r3, r3
 800ff18:	4313      	orrs	r3, r2
 800ff1a:	b21b      	sxth	r3, r3
 800ff1c:	4a20      	ldr	r2, [pc, #128]	; (800ffa0 <check_fs+0xcc>)
 800ff1e:	4293      	cmp	r3, r2
 800ff20:	d001      	beq.n	800ff26 <check_fs+0x52>
		return 2;
 800ff22:	2302      	movs	r3, #2
 800ff24:	e038      	b.n	800ff98 <check_fs+0xc4>

	if ((LD_DWORD(&fs->win.d8[BS_FilSysType]) & 0xFFFFFF) == 0x544146)		/* Check "FAT" string */
 800ff26:	687b      	ldr	r3, [r7, #4]
 800ff28:	3336      	adds	r3, #54	; 0x36
 800ff2a:	3303      	adds	r3, #3
 800ff2c:	781b      	ldrb	r3, [r3, #0]
 800ff2e:	061a      	lsls	r2, r3, #24
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	3336      	adds	r3, #54	; 0x36
 800ff34:	3302      	adds	r3, #2
 800ff36:	781b      	ldrb	r3, [r3, #0]
 800ff38:	041b      	lsls	r3, r3, #16
 800ff3a:	4313      	orrs	r3, r2
 800ff3c:	687a      	ldr	r2, [r7, #4]
 800ff3e:	3236      	adds	r2, #54	; 0x36
 800ff40:	3201      	adds	r2, #1
 800ff42:	7812      	ldrb	r2, [r2, #0]
 800ff44:	0212      	lsls	r2, r2, #8
 800ff46:	4313      	orrs	r3, r2
 800ff48:	687a      	ldr	r2, [r7, #4]
 800ff4a:	f892 2036 	ldrb.w	r2, [r2, #54]	; 0x36
 800ff4e:	4313      	orrs	r3, r2
 800ff50:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ff54:	4a13      	ldr	r2, [pc, #76]	; (800ffa4 <check_fs+0xd0>)
 800ff56:	4293      	cmp	r3, r2
 800ff58:	d101      	bne.n	800ff5e <check_fs+0x8a>
		return 0;
 800ff5a:	2300      	movs	r3, #0
 800ff5c:	e01c      	b.n	800ff98 <check_fs+0xc4>
	if ((LD_DWORD(&fs->win.d8[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	3352      	adds	r3, #82	; 0x52
 800ff62:	3303      	adds	r3, #3
 800ff64:	781b      	ldrb	r3, [r3, #0]
 800ff66:	061a      	lsls	r2, r3, #24
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	3352      	adds	r3, #82	; 0x52
 800ff6c:	3302      	adds	r3, #2
 800ff6e:	781b      	ldrb	r3, [r3, #0]
 800ff70:	041b      	lsls	r3, r3, #16
 800ff72:	4313      	orrs	r3, r2
 800ff74:	687a      	ldr	r2, [r7, #4]
 800ff76:	3252      	adds	r2, #82	; 0x52
 800ff78:	3201      	adds	r2, #1
 800ff7a:	7812      	ldrb	r2, [r2, #0]
 800ff7c:	0212      	lsls	r2, r2, #8
 800ff7e:	4313      	orrs	r3, r2
 800ff80:	687a      	ldr	r2, [r7, #4]
 800ff82:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 800ff86:	4313      	orrs	r3, r2
 800ff88:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800ff8c:	4a05      	ldr	r2, [pc, #20]	; (800ffa4 <check_fs+0xd0>)
 800ff8e:	4293      	cmp	r3, r2
 800ff90:	d101      	bne.n	800ff96 <check_fs+0xc2>
		return 0;
 800ff92:	2300      	movs	r3, #0
 800ff94:	e000      	b.n	800ff98 <check_fs+0xc4>

	return 1;
 800ff96:	2301      	movs	r3, #1
}
 800ff98:	4618      	mov	r0, r3
 800ff9a:	3708      	adds	r7, #8
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}
 800ffa0:	ffffaa55 	.word	0xffffaa55
 800ffa4:	00544146 	.word	0x00544146

0800ffa8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	BYTE wmode			/* !=0: Check write protection for write access */
)
{
 800ffa8:	b580      	push	{r7, lr}
 800ffaa:	b096      	sub	sp, #88	; 0x58
 800ffac:	af00      	add	r7, sp, #0
 800ffae:	60f8      	str	r0, [r7, #12]
 800ffb0:	60b9      	str	r1, [r7, #8]
 800ffb2:	4613      	mov	r3, r2
 800ffb4:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number from the path name */
	*rfs = 0;
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	2200      	movs	r2, #0
 800ffba:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800ffbc:	68b8      	ldr	r0, [r7, #8]
 800ffbe:	f7ff ff45 	bl	800fe4c <get_ldnumber>
 800ffc2:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800ffc4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ffc6:	2b00      	cmp	r3, #0
 800ffc8:	da01      	bge.n	800ffce <find_volume+0x26>
 800ffca:	230b      	movs	r3, #11
 800ffcc:	e2a8      	b.n	8010520 <find_volume+0x578>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800ffce:	4a9d      	ldr	r2, [pc, #628]	; (8010244 <find_volume+0x29c>)
 800ffd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ffd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ffd6:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800ffd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d101      	bne.n	800ffe2 <find_volume+0x3a>
 800ffde:	230c      	movs	r3, #12
 800ffe0:	e29e      	b.n	8010520 <find_volume+0x578>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800ffe2:	68fb      	ldr	r3, [r7, #12]
 800ffe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800ffe6:	601a      	str	r2, [r3, #0]

	if (fs->fs_type) {					/* If the volume has been mounted */
 800ffe8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ffea:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d01b      	beq.n	801002a <find_volume+0x82>
		stat = disk_status(fs->drv);
 800fff2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fff4:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800fff8:	4618      	mov	r0, r3
 800fffa:	f7fe fc47 	bl	800e88c <disk_status>
 800fffe:	4603      	mov	r3, r0
 8010000:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8010004:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010008:	f003 0301 	and.w	r3, r3, #1
 801000c:	2b00      	cmp	r3, #0
 801000e:	d10c      	bne.n	801002a <find_volume+0x82>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8010010:	79fb      	ldrb	r3, [r7, #7]
 8010012:	2b00      	cmp	r3, #0
 8010014:	d007      	beq.n	8010026 <find_volume+0x7e>
 8010016:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801001a:	f003 0304 	and.w	r3, r3, #4
 801001e:	2b00      	cmp	r3, #0
 8010020:	d001      	beq.n	8010026 <find_volume+0x7e>
				return FR_WRITE_PROTECTED;
 8010022:	230a      	movs	r3, #10
 8010024:	e27c      	b.n	8010520 <find_volume+0x578>
			return FR_OK;				/* The file system object is valid */
 8010026:	2300      	movs	r3, #0
 8010028:	e27a      	b.n	8010520 <find_volume+0x578>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 801002a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801002c:	2200      	movs	r2, #0
 801002e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8010032:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010034:	b2da      	uxtb	r2, r3
 8010036:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010038:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 801003c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801003e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8010042:	4618      	mov	r0, r3
 8010044:	f7fe fc3c 	bl	800e8c0 <disk_initialize>
 8010048:	4603      	mov	r3, r0
 801004a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 801004e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010052:	f003 0301 	and.w	r3, r3, #1
 8010056:	2b00      	cmp	r3, #0
 8010058:	d001      	beq.n	801005e <find_volume+0xb6>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 801005a:	2303      	movs	r3, #3
 801005c:	e260      	b.n	8010520 <find_volume+0x578>
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 801005e:	79fb      	ldrb	r3, [r7, #7]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d007      	beq.n	8010074 <find_volume+0xcc>
 8010064:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8010068:	f003 0304 	and.w	r3, r3, #4
 801006c:	2b00      	cmp	r3, #0
 801006e:	d001      	beq.n	8010074 <find_volume+0xcc>
		return FR_WRITE_PROTECTED;
 8010070:	230a      	movs	r3, #10
 8010072:	e255      	b.n	8010520 <find_volume+0x578>
#if _MAX_SS != _MIN_SS						/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK
		|| SS(fs) < _MIN_SS || SS(fs) > _MAX_SS) return FR_DISK_ERR;
#endif
	/* Find an FAT partition on the drive. Supports only generic partitioning, FDISK and SFD. */
	bsect = 0;
 8010074:	2300      	movs	r3, #0
 8010076:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);					/* Load sector 0 and check if it is an FAT boot sector as SFD */
 8010078:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801007a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801007c:	f7ff ff2a 	bl	800fed4 <check_fs>
 8010080:	4603      	mov	r3, r0
 8010082:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 1 || (!fmt && (LD2PT(vol)))) {	/* Not an FAT boot sector or forced partition number */
 8010086:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801008a:	2b01      	cmp	r3, #1
 801008c:	d153      	bne.n	8010136 <find_volume+0x18e>
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 801008e:	2300      	movs	r3, #0
 8010090:	643b      	str	r3, [r7, #64]	; 0x40
 8010092:	e028      	b.n	80100e6 <find_volume+0x13e>
			pt = fs->win.d8 + MBR_Table + i * SZ_PTE;
 8010094:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010096:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010098:	011b      	lsls	r3, r3, #4
 801009a:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 801009e:	4413      	add	r3, r2
 80100a0:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[4] ? LD_DWORD(&pt[8]) : 0;
 80100a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100a4:	3304      	adds	r3, #4
 80100a6:	781b      	ldrb	r3, [r3, #0]
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d012      	beq.n	80100d2 <find_volume+0x12a>
 80100ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100ae:	330b      	adds	r3, #11
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	061a      	lsls	r2, r3, #24
 80100b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80100b6:	330a      	adds	r3, #10
 80100b8:	781b      	ldrb	r3, [r3, #0]
 80100ba:	041b      	lsls	r3, r3, #16
 80100bc:	4313      	orrs	r3, r2
 80100be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100c0:	3209      	adds	r2, #9
 80100c2:	7812      	ldrb	r2, [r2, #0]
 80100c4:	0212      	lsls	r2, r2, #8
 80100c6:	4313      	orrs	r3, r2
 80100c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80100ca:	3208      	adds	r2, #8
 80100cc:	7812      	ldrb	r2, [r2, #0]
 80100ce:	431a      	orrs	r2, r3
 80100d0:	e000      	b.n	80100d4 <find_volume+0x12c>
 80100d2:	2200      	movs	r2, #0
 80100d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100d6:	009b      	lsls	r3, r3, #2
 80100d8:	3358      	adds	r3, #88	; 0x58
 80100da:	443b      	add	r3, r7
 80100dc:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {			/* Get partition offset */
 80100e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100e2:	3301      	adds	r3, #1
 80100e4:	643b      	str	r3, [r7, #64]	; 0x40
 80100e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100e8:	2b03      	cmp	r3, #3
 80100ea:	d9d3      	bls.n	8010094 <find_volume+0xec>
		}
		i = LD2PT(vol);						/* Partition number: 0:auto, 1-4:forced */
 80100ec:	2300      	movs	r3, #0
 80100ee:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 80100f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100f2:	2b00      	cmp	r3, #0
 80100f4:	d002      	beq.n	80100fc <find_volume+0x154>
 80100f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100f8:	3b01      	subs	r3, #1
 80100fa:	643b      	str	r3, [r7, #64]	; 0x40
		do {								/* Find an FAT volume */
			bsect = br[i];
 80100fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80100fe:	009b      	lsls	r3, r3, #2
 8010100:	3358      	adds	r3, #88	; 0x58
 8010102:	443b      	add	r3, r7
 8010104:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8010108:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 2;	/* Check the partition */
 801010a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801010c:	2b00      	cmp	r3, #0
 801010e:	d005      	beq.n	801011c <find_volume+0x174>
 8010110:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8010112:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010114:	f7ff fede 	bl	800fed4 <check_fs>
 8010118:	4603      	mov	r3, r0
 801011a:	e000      	b.n	801011e <find_volume+0x176>
 801011c:	2302      	movs	r3, #2
 801011e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (!LD2PT(vol) && fmt && ++i < 4);
 8010122:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010126:	2b00      	cmp	r3, #0
 8010128:	d005      	beq.n	8010136 <find_volume+0x18e>
 801012a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801012c:	3301      	adds	r3, #1
 801012e:	643b      	str	r3, [r7, #64]	; 0x40
 8010130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010132:	2b03      	cmp	r3, #3
 8010134:	d9e2      	bls.n	80100fc <find_volume+0x154>
	}
	if (fmt == 3) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8010136:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801013a:	2b03      	cmp	r3, #3
 801013c:	d101      	bne.n	8010142 <find_volume+0x19a>
 801013e:	2301      	movs	r3, #1
 8010140:	e1ee      	b.n	8010520 <find_volume+0x578>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8010142:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010146:	2b00      	cmp	r3, #0
 8010148:	d001      	beq.n	801014e <find_volume+0x1a6>
 801014a:	230d      	movs	r3, #13
 801014c:	e1e8      	b.n	8010520 <find_volume+0x578>

	/* An FAT volume is found. Following code initializes the file system object */

	if (LD_WORD(fs->win.d8 + BPB_BytsPerSec) != SS(fs))	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 801014e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010150:	7b1b      	ldrb	r3, [r3, #12]
 8010152:	021b      	lsls	r3, r3, #8
 8010154:	b21a      	sxth	r2, r3
 8010156:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010158:	7adb      	ldrb	r3, [r3, #11]
 801015a:	b21b      	sxth	r3, r3
 801015c:	4313      	orrs	r3, r2
 801015e:	b21b      	sxth	r3, r3
 8010160:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010164:	d001      	beq.n	801016a <find_volume+0x1c2>
		return FR_NO_FILESYSTEM;
 8010166:	230d      	movs	r3, #13
 8010168:	e1da      	b.n	8010520 <find_volume+0x578>

	fasize = LD_WORD(fs->win.d8 + BPB_FATSz16);			/* Number of sectors per FAT */
 801016a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801016c:	7ddb      	ldrb	r3, [r3, #23]
 801016e:	021b      	lsls	r3, r3, #8
 8010170:	b21a      	sxth	r2, r3
 8010172:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010174:	7d9b      	ldrb	r3, [r3, #22]
 8010176:	b21b      	sxth	r3, r3
 8010178:	4313      	orrs	r3, r2
 801017a:	b21b      	sxth	r3, r3
 801017c:	b29b      	uxth	r3, r3
 801017e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (!fasize) fasize = LD_DWORD(fs->win.d8 + BPB_FATSz32);
 8010180:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010182:	2b00      	cmp	r3, #0
 8010184:	d112      	bne.n	80101ac <find_volume+0x204>
 8010186:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010188:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 801018c:	061a      	lsls	r2, r3, #24
 801018e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010190:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8010194:	041b      	lsls	r3, r3, #16
 8010196:	4313      	orrs	r3, r2
 8010198:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801019a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 801019e:	0212      	lsls	r2, r2, #8
 80101a0:	4313      	orrs	r3, r2
 80101a2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80101a4:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80101a8:	4313      	orrs	r3, r2
 80101aa:	64fb      	str	r3, [r7, #76]	; 0x4c
	fs->fsize = fasize;
 80101ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80101b0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

	fs->n_fats = fs->win.d8[BPB_NumFATs];					/* Number of FAT copies */
 80101b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101b6:	7c1a      	ldrb	r2, [r3, #16]
 80101b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ba:	f883 2203 	strb.w	r2, [r3, #515]	; 0x203
	if (fs->n_fats != 1 && fs->n_fats != 2)				/* (Must be 1 or 2) */
 80101be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101c0:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80101c4:	2b01      	cmp	r3, #1
 80101c6:	d006      	beq.n	80101d6 <find_volume+0x22e>
 80101c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ca:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80101ce:	2b02      	cmp	r3, #2
 80101d0:	d001      	beq.n	80101d6 <find_volume+0x22e>
		return FR_NO_FILESYSTEM;
 80101d2:	230d      	movs	r3, #13
 80101d4:	e1a4      	b.n	8010520 <find_volume+0x578>
	fasize *= fs->n_fats;								/* Number of sectors for FAT area */
 80101d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101d8:	f893 3203 	ldrb.w	r3, [r3, #515]	; 0x203
 80101dc:	461a      	mov	r2, r3
 80101de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80101e0:	fb02 f303 	mul.w	r3, r2, r3
 80101e4:	64fb      	str	r3, [r7, #76]	; 0x4c

	fs->csize = fs->win.d8[BPB_SecPerClus];				/* Number of sectors per cluster */
 80101e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101e8:	7b5a      	ldrb	r2, [r3, #13]
 80101ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101ec:	f883 2202 	strb.w	r2, [r3, #514]	; 0x202
	if (!fs->csize || (fs->csize & (fs->csize - 1)))	/* (Must be power of 2) */
 80101f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101f2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d00a      	beq.n	8010210 <find_volume+0x268>
 80101fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80101fc:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010200:	461a      	mov	r2, r3
 8010202:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010204:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010208:	3b01      	subs	r3, #1
 801020a:	4013      	ands	r3, r2
 801020c:	2b00      	cmp	r3, #0
 801020e:	d001      	beq.n	8010214 <find_volume+0x26c>
		return FR_NO_FILESYSTEM;
 8010210:	230d      	movs	r3, #13
 8010212:	e185      	b.n	8010520 <find_volume+0x578>

	fs->n_rootdir = LD_WORD(fs->win.d8 + BPB_RootEntCnt);	/* Number of root directory entries */
 8010214:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010216:	7c9b      	ldrb	r3, [r3, #18]
 8010218:	021b      	lsls	r3, r3, #8
 801021a:	b21a      	sxth	r2, r3
 801021c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801021e:	7c5b      	ldrb	r3, [r3, #17]
 8010220:	b21b      	sxth	r3, r3
 8010222:	4313      	orrs	r3, r2
 8010224:	b21b      	sxth	r3, r3
 8010226:	b29a      	uxth	r2, r3
 8010228:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801022a:	f8a3 2208 	strh.w	r2, [r3, #520]	; 0x208
	if (fs->n_rootdir % (SS(fs) / SZ_DIRE))				/* (Must be sector aligned) */
 801022e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010230:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8010234:	f003 030f 	and.w	r3, r3, #15
 8010238:	b29b      	uxth	r3, r3
 801023a:	2b00      	cmp	r3, #0
 801023c:	d004      	beq.n	8010248 <find_volume+0x2a0>
		return FR_NO_FILESYSTEM;
 801023e:	230d      	movs	r3, #13
 8010240:	e16e      	b.n	8010520 <find_volume+0x578>
 8010242:	bf00      	nop
 8010244:	20000e6c 	.word	0x20000e6c

	tsect = LD_WORD(fs->win.d8 + BPB_TotSec16);			/* Number of sectors on the volume */
 8010248:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801024a:	7d1b      	ldrb	r3, [r3, #20]
 801024c:	021b      	lsls	r3, r3, #8
 801024e:	b21a      	sxth	r2, r3
 8010250:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010252:	7cdb      	ldrb	r3, [r3, #19]
 8010254:	b21b      	sxth	r3, r3
 8010256:	4313      	orrs	r3, r2
 8010258:	b21b      	sxth	r3, r3
 801025a:	b29b      	uxth	r3, r3
 801025c:	64bb      	str	r3, [r7, #72]	; 0x48
	if (!tsect) tsect = LD_DWORD(fs->win.d8 + BPB_TotSec32);
 801025e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010260:	2b00      	cmp	r3, #0
 8010262:	d112      	bne.n	801028a <find_volume+0x2e2>
 8010264:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010266:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801026a:	061a      	lsls	r2, r3, #24
 801026c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801026e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8010272:	041b      	lsls	r3, r3, #16
 8010274:	4313      	orrs	r3, r2
 8010276:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010278:	f892 2021 	ldrb.w	r2, [r2, #33]	; 0x21
 801027c:	0212      	lsls	r2, r2, #8
 801027e:	4313      	orrs	r3, r2
 8010280:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010282:	f892 2020 	ldrb.w	r2, [r2, #32]
 8010286:	4313      	orrs	r3, r2
 8010288:	64bb      	str	r3, [r7, #72]	; 0x48

	nrsv = LD_WORD(fs->win.d8 + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 801028a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801028c:	7bdb      	ldrb	r3, [r3, #15]
 801028e:	021b      	lsls	r3, r3, #8
 8010290:	b21a      	sxth	r2, r3
 8010292:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010294:	7b9b      	ldrb	r3, [r3, #14]
 8010296:	b21b      	sxth	r3, r3
 8010298:	4313      	orrs	r3, r2
 801029a:	b21b      	sxth	r3, r3
 801029c:	85fb      	strh	r3, [r7, #46]	; 0x2e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (Must not be 0) */
 801029e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80102a0:	2b00      	cmp	r3, #0
 80102a2:	d101      	bne.n	80102a8 <find_volume+0x300>
 80102a4:	230d      	movs	r3, #13
 80102a6:	e13b      	b.n	8010520 <find_volume+0x578>

	/* Determine the FAT sub type */
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIRE);	/* RSV + FAT + DIR */
 80102a8:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80102aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80102ac:	4413      	add	r3, r2
 80102ae:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80102b0:	f8b2 2208 	ldrh.w	r2, [r2, #520]	; 0x208
 80102b4:	0912      	lsrs	r2, r2, #4
 80102b6:	b292      	uxth	r2, r2
 80102b8:	4413      	add	r3, r2
 80102ba:	62bb      	str	r3, [r7, #40]	; 0x28
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80102bc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80102be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102c0:	429a      	cmp	r2, r3
 80102c2:	d201      	bcs.n	80102c8 <find_volume+0x320>
 80102c4:	230d      	movs	r3, #13
 80102c6:	e12b      	b.n	8010520 <find_volume+0x578>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 80102c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80102ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80102cc:	1ad3      	subs	r3, r2, r3
 80102ce:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80102d0:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 80102d4:	fbb3 f3f2 	udiv	r3, r3, r2
 80102d8:	627b      	str	r3, [r7, #36]	; 0x24
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80102da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102dc:	2b00      	cmp	r3, #0
 80102de:	d101      	bne.n	80102e4 <find_volume+0x33c>
 80102e0:	230d      	movs	r3, #13
 80102e2:	e11d      	b.n	8010520 <find_volume+0x578>
	fmt = FS_FAT12;
 80102e4:	2301      	movs	r3, #1
 80102e6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 80102ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102ec:	f640 72f5 	movw	r2, #4085	; 0xff5
 80102f0:	4293      	cmp	r3, r2
 80102f2:	d902      	bls.n	80102fa <find_volume+0x352>
 80102f4:	2302      	movs	r3, #2
 80102f6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 80102fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80102fc:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8010300:	4293      	cmp	r3, r2
 8010302:	d902      	bls.n	801030a <find_volume+0x362>
 8010304:	2303      	movs	r3, #3
 8010306:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	/* Boundaries and Limits */
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 801030a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801030c:	1c9a      	adds	r2, r3, #2
 801030e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010310:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
	fs->volbase = bsect;								/* Volume start sector */
 8010314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010316:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8010318:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 801031c:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 801031e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010320:	441a      	add	r2, r3
 8010322:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010324:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
	fs->database = bsect + sysect;						/* Data start sector */
 8010328:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 801032a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801032c:	441a      	add	r2, r3
 801032e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010330:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
	if (fmt == FS_FAT32) {
 8010334:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010338:	2b03      	cmp	r3, #3
 801033a:	d121      	bne.n	8010380 <find_volume+0x3d8>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 801033c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801033e:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8010342:	2b00      	cmp	r3, #0
 8010344:	d001      	beq.n	801034a <find_volume+0x3a2>
 8010346:	230d      	movs	r3, #13
 8010348:	e0ea      	b.n	8010520 <find_volume+0x578>
		fs->dirbase = LD_DWORD(fs->win.d8 + BPB_RootClus);	/* Root directory start cluster */
 801034a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801034c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010350:	061a      	lsls	r2, r3, #24
 8010352:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010354:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8010358:	041b      	lsls	r3, r3, #16
 801035a:	4313      	orrs	r3, r2
 801035c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801035e:	f892 202d 	ldrb.w	r2, [r2, #45]	; 0x2d
 8010362:	0212      	lsls	r2, r2, #8
 8010364:	4313      	orrs	r3, r2
 8010366:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010368:	f892 202c 	ldrb.w	r2, [r2, #44]	; 0x2c
 801036c:	431a      	orrs	r2, r3
 801036e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010370:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = fs->n_fatent * 4;						/* (Needed FAT size) */
 8010374:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010376:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801037a:	009b      	lsls	r3, r3, #2
 801037c:	647b      	str	r3, [r7, #68]	; 0x44
 801037e:	e025      	b.n	80103cc <find_volume+0x424>
	} else {
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8010380:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010382:	f8b3 3208 	ldrh.w	r3, [r3, #520]	; 0x208
 8010386:	2b00      	cmp	r3, #0
 8010388:	d101      	bne.n	801038e <find_volume+0x3e6>
 801038a:	230d      	movs	r3, #13
 801038c:	e0c8      	b.n	8010520 <find_volume+0x578>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 801038e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010390:	f8d3 2220 	ldr.w	r2, [r3, #544]	; 0x220
 8010394:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010396:	441a      	add	r2, r3
 8010398:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801039a:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 801039e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80103a2:	2b02      	cmp	r3, #2
 80103a4:	d104      	bne.n	80103b0 <find_volume+0x408>
 80103a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103a8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80103ac:	005b      	lsls	r3, r3, #1
 80103ae:	e00c      	b.n	80103ca <find_volume+0x422>
 80103b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103b2:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80103b6:	4613      	mov	r3, r2
 80103b8:	005b      	lsls	r3, r3, #1
 80103ba:	4413      	add	r3, r2
 80103bc:	085a      	lsrs	r2, r3, #1
 80103be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103c0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80103c4:	f003 0301 	and.w	r3, r3, #1
 80103c8:	4413      	add	r3, r2
		szbfat = (fmt == FS_FAT16) ?					/* (Needed FAT size) */
 80103ca:	647b      	str	r3, [r7, #68]	; 0x44
	}
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than the size needed) */
 80103cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ce:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 80103d2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80103d4:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80103d8:	0a5b      	lsrs	r3, r3, #9
 80103da:	429a      	cmp	r2, r3
 80103dc:	d201      	bcs.n	80103e2 <find_volume+0x43a>
		return FR_NO_FILESYSTEM;
 80103de:	230d      	movs	r3, #13
 80103e0:	e09e      	b.n	8010520 <find_volume+0x578>

#if !_FS_READONLY
	/* Initialize cluster allocation information */
	fs->last_clust = fs->free_clust = 0xFFFFFFFF;
 80103e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103e4:	f04f 32ff 	mov.w	r2, #4294967295
 80103e8:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
 80103ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103ee:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80103f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

	/* Get fsinfo if available */
	fs->fsi_flag = 0x80;
 80103f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80103fa:	2280      	movs	r2, #128	; 0x80
 80103fc:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
#if (_FS_NOFSINFO & 3) != 3
	if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo is 1 */
 8010400:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8010404:	2b03      	cmp	r3, #3
 8010406:	d177      	bne.n	80104f8 <find_volume+0x550>
		&& LD_WORD(fs->win.d8 + BPB_FSInfo) == 1
 8010408:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801040a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 801040e:	021b      	lsls	r3, r3, #8
 8010410:	b21a      	sxth	r2, r3
 8010412:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010414:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8010418:	b21b      	sxth	r3, r3
 801041a:	4313      	orrs	r3, r2
 801041c:	b21b      	sxth	r3, r3
 801041e:	2b01      	cmp	r3, #1
 8010420:	d16a      	bne.n	80104f8 <find_volume+0x550>
		&& move_window(fs, bsect + 1) == FR_OK)
 8010422:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010424:	3301      	adds	r3, #1
 8010426:	4619      	mov	r1, r3
 8010428:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801042a:	f7fe fd42 	bl	800eeb2 <move_window>
 801042e:	4603      	mov	r3, r0
 8010430:	2b00      	cmp	r3, #0
 8010432:	d161      	bne.n	80104f8 <find_volume+0x550>
	{
		fs->fsi_flag = 0;
 8010434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010436:	2200      	movs	r2, #0
 8010438:	f883 2205 	strb.w	r2, [r3, #517]	; 0x205
		if (LD_WORD(fs->win.d8 + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801043c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801043e:	f893 31ff 	ldrb.w	r3, [r3, #511]	; 0x1ff
 8010442:	021b      	lsls	r3, r3, #8
 8010444:	b21a      	sxth	r2, r3
 8010446:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010448:	f893 31fe 	ldrb.w	r3, [r3, #510]	; 0x1fe
 801044c:	b21b      	sxth	r3, r3
 801044e:	4313      	orrs	r3, r2
 8010450:	b21b      	sxth	r3, r3
 8010452:	4a35      	ldr	r2, [pc, #212]	; (8010528 <find_volume+0x580>)
 8010454:	4293      	cmp	r3, r2
 8010456:	d14f      	bne.n	80104f8 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_LeadSig) == 0x41615252
 8010458:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801045a:	78db      	ldrb	r3, [r3, #3]
 801045c:	061a      	lsls	r2, r3, #24
 801045e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010460:	789b      	ldrb	r3, [r3, #2]
 8010462:	041b      	lsls	r3, r3, #16
 8010464:	4313      	orrs	r3, r2
 8010466:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010468:	7852      	ldrb	r2, [r2, #1]
 801046a:	0212      	lsls	r2, r2, #8
 801046c:	4313      	orrs	r3, r2
 801046e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010470:	7812      	ldrb	r2, [r2, #0]
 8010472:	4313      	orrs	r3, r2
 8010474:	4a2d      	ldr	r2, [pc, #180]	; (801052c <find_volume+0x584>)
 8010476:	4293      	cmp	r3, r2
 8010478:	d13e      	bne.n	80104f8 <find_volume+0x550>
			&& LD_DWORD(fs->win.d8 + FSI_StrucSig) == 0x61417272)
 801047a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801047c:	f893 31e7 	ldrb.w	r3, [r3, #487]	; 0x1e7
 8010480:	061a      	lsls	r2, r3, #24
 8010482:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010484:	f893 31e6 	ldrb.w	r3, [r3, #486]	; 0x1e6
 8010488:	041b      	lsls	r3, r3, #16
 801048a:	4313      	orrs	r3, r2
 801048c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801048e:	f892 21e5 	ldrb.w	r2, [r2, #485]	; 0x1e5
 8010492:	0212      	lsls	r2, r2, #8
 8010494:	4313      	orrs	r3, r2
 8010496:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010498:	f892 21e4 	ldrb.w	r2, [r2, #484]	; 0x1e4
 801049c:	4313      	orrs	r3, r2
 801049e:	4a24      	ldr	r2, [pc, #144]	; (8010530 <find_volume+0x588>)
 80104a0:	4293      	cmp	r3, r2
 80104a2:	d129      	bne.n	80104f8 <find_volume+0x550>
		{
#if (_FS_NOFSINFO & 1) == 0
			fs->free_clust = LD_DWORD(fs->win.d8 + FSI_Free_Count);
 80104a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104a6:	f893 31eb 	ldrb.w	r3, [r3, #491]	; 0x1eb
 80104aa:	061a      	lsls	r2, r3, #24
 80104ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104ae:	f893 31ea 	ldrb.w	r3, [r3, #490]	; 0x1ea
 80104b2:	041b      	lsls	r3, r3, #16
 80104b4:	4313      	orrs	r3, r2
 80104b6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80104b8:	f892 21e9 	ldrb.w	r2, [r2, #489]	; 0x1e9
 80104bc:	0212      	lsls	r2, r2, #8
 80104be:	4313      	orrs	r3, r2
 80104c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80104c2:	f892 21e8 	ldrb.w	r2, [r2, #488]	; 0x1e8
 80104c6:	431a      	orrs	r2, r3
 80104c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104ca:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
#endif
#if (_FS_NOFSINFO & 2) == 0
			fs->last_clust = LD_DWORD(fs->win.d8 + FSI_Nxt_Free);
 80104ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d0:	f893 31ef 	ldrb.w	r3, [r3, #495]	; 0x1ef
 80104d4:	061a      	lsls	r2, r3, #24
 80104d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104d8:	f893 31ee 	ldrb.w	r3, [r3, #494]	; 0x1ee
 80104dc:	041b      	lsls	r3, r3, #16
 80104de:	4313      	orrs	r3, r2
 80104e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80104e2:	f892 21ed 	ldrb.w	r2, [r2, #493]	; 0x1ed
 80104e6:	0212      	lsls	r2, r2, #8
 80104e8:	4313      	orrs	r3, r2
 80104ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80104ec:	f892 21ec 	ldrb.w	r2, [r2, #492]	; 0x1ec
 80104f0:	431a      	orrs	r2, r3
 80104f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104f4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
#endif
		}
	}
#endif
#endif
	fs->fs_type = fmt;	/* FAT sub-type */
 80104f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80104fa:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80104fe:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	fs->id = ++Fsid;	/* File system mount ID */
 8010502:	4b0c      	ldr	r3, [pc, #48]	; (8010534 <find_volume+0x58c>)
 8010504:	881b      	ldrh	r3, [r3, #0]
 8010506:	3301      	adds	r3, #1
 8010508:	b29a      	uxth	r2, r3
 801050a:	4b0a      	ldr	r3, [pc, #40]	; (8010534 <find_volume+0x58c>)
 801050c:	801a      	strh	r2, [r3, #0]
 801050e:	4b09      	ldr	r3, [pc, #36]	; (8010534 <find_volume+0x58c>)
 8010510:	881a      	ldrh	r2, [r3, #0]
 8010512:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010514:	f8a3 2206 	strh.w	r2, [r3, #518]	; 0x206
#if _FS_RPATH
	fs->cdir = 0;		/* Set current directory to root */
#endif
#if _FS_LOCK			/* Clear file lock semaphores */
	clear_lock(fs);
 8010518:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 801051a:	f7fe fc57 	bl	800edcc <clear_lock>
#endif

	return FR_OK;
 801051e:	2300      	movs	r3, #0
}
 8010520:	4618      	mov	r0, r3
 8010522:	3758      	adds	r7, #88	; 0x58
 8010524:	46bd      	mov	sp, r7
 8010526:	bd80      	pop	{r7, pc}
 8010528:	ffffaa55 	.word	0xffffaa55
 801052c:	41615252 	.word	0x41615252
 8010530:	61417272 	.word	0x61417272
 8010534:	20000e70 	.word	0x20000e70

08010538 <validate>:

static
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	void* obj		/* Pointer to the object FIL/DIR to check validity */
)
{
 8010538:	b580      	push	{r7, lr}
 801053a:	b084      	sub	sp, #16
 801053c:	af00      	add	r7, sp, #0
 801053e:	6078      	str	r0, [r7, #4]
	FIL *fil = (FIL*)obj;	/* Assuming offset of .fs and .id in the FIL/DIR structure is identical */
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	60fb      	str	r3, [r7, #12]


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id || (disk_status(fil->fs->drv) & STA_NOINIT))
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d022      	beq.n	8010590 <validate+0x58>
 801054a:	68fb      	ldr	r3, [r7, #12]
 801054c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010550:	2b00      	cmp	r3, #0
 8010552:	d01d      	beq.n	8010590 <validate+0x58>
 8010554:	68fb      	ldr	r3, [r7, #12]
 8010556:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801055a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 801055e:	2b00      	cmp	r3, #0
 8010560:	d016      	beq.n	8010590 <validate+0x58>
 8010562:	68fb      	ldr	r3, [r7, #12]
 8010564:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010568:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 801056c:	68fb      	ldr	r3, [r7, #12]
 801056e:	f8b3 3204 	ldrh.w	r3, [r3, #516]	; 0x204
 8010572:	429a      	cmp	r2, r3
 8010574:	d10c      	bne.n	8010590 <validate+0x58>
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 801057c:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8010580:	4618      	mov	r0, r3
 8010582:	f7fe f983 	bl	800e88c <disk_status>
 8010586:	4603      	mov	r3, r0
 8010588:	f003 0301 	and.w	r3, r3, #1
 801058c:	2b00      	cmp	r3, #0
 801058e:	d001      	beq.n	8010594 <validate+0x5c>
		return FR_INVALID_OBJECT;
 8010590:	2309      	movs	r3, #9
 8010592:	e000      	b.n	8010596 <validate+0x5e>

	ENTER_FF(fil->fs);		/* Lock file system */

	return FR_OK;
 8010594:	2300      	movs	r3, #0
}
 8010596:	4618      	mov	r0, r3
 8010598:	3710      	adds	r7, #16
 801059a:	46bd      	mov	sp, r7
 801059c:	bd80      	pop	{r7, pc}
	...

080105a0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80105a0:	b580      	push	{r7, lr}
 80105a2:	b088      	sub	sp, #32
 80105a4:	af00      	add	r7, sp, #0
 80105a6:	60f8      	str	r0, [r7, #12]
 80105a8:	60b9      	str	r1, [r7, #8]
 80105aa:	4613      	mov	r3, r2
 80105ac:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80105ae:	68bb      	ldr	r3, [r7, #8]
 80105b0:	613b      	str	r3, [r7, #16]


	vol = get_ldnumber(&rp);
 80105b2:	f107 0310 	add.w	r3, r7, #16
 80105b6:	4618      	mov	r0, r3
 80105b8:	f7ff fc48 	bl	800fe4c <get_ldnumber>
 80105bc:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80105be:	69fb      	ldr	r3, [r7, #28]
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	da01      	bge.n	80105c8 <f_mount+0x28>
 80105c4:	230b      	movs	r3, #11
 80105c6:	e02d      	b.n	8010624 <f_mount+0x84>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80105c8:	4a18      	ldr	r2, [pc, #96]	; (801062c <f_mount+0x8c>)
 80105ca:	69fb      	ldr	r3, [r7, #28]
 80105cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80105d0:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80105d2:	69bb      	ldr	r3, [r7, #24]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d006      	beq.n	80105e6 <f_mount+0x46>
#if _FS_LOCK
		clear_lock(cfs);
 80105d8:	69b8      	ldr	r0, [r7, #24]
 80105da:	f7fe fbf7 	bl	800edcc <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80105de:	69bb      	ldr	r3, [r7, #24]
 80105e0:	2200      	movs	r2, #0
 80105e2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
	}

	if (fs) {
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	2b00      	cmp	r3, #0
 80105ea:	d003      	beq.n	80105f4 <f_mount+0x54>
		fs->fs_type = 0;				/* Clear new fs object */
 80105ec:	68fb      	ldr	r3, [r7, #12]
 80105ee:	2200      	movs	r2, #0
 80105f0:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80105f4:	68fa      	ldr	r2, [r7, #12]
 80105f6:	490d      	ldr	r1, [pc, #52]	; (801062c <f_mount+0x8c>)
 80105f8:	69fb      	ldr	r3, [r7, #28]
 80105fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	2b00      	cmp	r3, #0
 8010602:	d002      	beq.n	801060a <f_mount+0x6a>
 8010604:	79fb      	ldrb	r3, [r7, #7]
 8010606:	2b01      	cmp	r3, #1
 8010608:	d001      	beq.n	801060e <f_mount+0x6e>
 801060a:	2300      	movs	r3, #0
 801060c:	e00a      	b.n	8010624 <f_mount+0x84>

	res = find_volume(&fs, &path, 0);	/* Force mounted the volume */
 801060e:	f107 0108 	add.w	r1, r7, #8
 8010612:	f107 030c 	add.w	r3, r7, #12
 8010616:	2200      	movs	r2, #0
 8010618:	4618      	mov	r0, r3
 801061a:	f7ff fcc5 	bl	800ffa8 <find_volume>
 801061e:	4603      	mov	r3, r0
 8010620:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8010622:	7dfb      	ldrb	r3, [r7, #23]
}
 8010624:	4618      	mov	r0, r3
 8010626:	3720      	adds	r7, #32
 8010628:	46bd      	mov	sp, r7
 801062a:	bd80      	pop	{r7, pc}
 801062c:	20000e6c 	.word	0x20000e6c

08010630 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8010630:	b580      	push	{r7, lr}
 8010632:	f5ad 7d14 	sub.w	sp, sp, #592	; 0x250
 8010636:	af00      	add	r7, sp, #0
 8010638:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801063c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010640:	6018      	str	r0, [r3, #0]
 8010642:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010646:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 801064a:	6019      	str	r1, [r3, #0]
 801064c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010650:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010654:	701a      	strb	r2, [r3, #0]
#if !_FS_READONLY
	DWORD dw, cl;
#endif


	if (!fp) return FR_INVALID_OBJECT;
 8010656:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801065a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 801065e:	681b      	ldr	r3, [r3, #0]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d101      	bne.n	8010668 <f_open+0x38>
 8010664:	2309      	movs	r3, #9
 8010666:	e257      	b.n	8010b18 <f_open+0x4e8>
	fp->fs = 0;			/* Clear file object */
 8010668:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801066c:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	2200      	movs	r2, #0
 8010674:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

	/* Get logical drive number */
#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8010678:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801067c:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010680:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010684:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010688:	7812      	ldrb	r2, [r2, #0]
 801068a:	f002 021f 	and.w	r2, r2, #31
 801068e:	701a      	strb	r2, [r3, #0]
	res = find_volume(&dj.fs, &path, (BYTE)(mode & ~FA_READ));
 8010690:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010694:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 8010698:	781b      	ldrb	r3, [r3, #0]
 801069a:	f023 0301 	bic.w	r3, r3, #1
 801069e:	b2da      	uxtb	r2, r3
 80106a0:	f107 0108 	add.w	r1, r7, #8
 80106a4:	f107 0320 	add.w	r3, r7, #32
 80106a8:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80106ac:	4618      	mov	r0, r3
 80106ae:	f7ff fc7b 	bl	800ffa8 <find_volume>
 80106b2:	4603      	mov	r3, r0
 80106b4:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
	mode &= FA_READ;
	res = find_volume(&dj.fs, &path, 0);
#endif
	if (res == FR_OK) {
 80106b8:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80106bc:	2b00      	cmp	r3, #0
 80106be:	f040 8229 	bne.w	8010b14 <f_open+0x4e4>
		INIT_BUF(dj);
 80106c2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80106c6:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80106ca:	f107 0214 	add.w	r2, r7, #20
 80106ce:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		res = follow_path(&dj, path);	/* Follow the file path */
 80106d2:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80106d6:	f5a3 7312 	sub.w	r3, r3, #584	; 0x248
 80106da:	681a      	ldr	r2, [r3, #0]
 80106dc:	f107 0320 	add.w	r3, r7, #32
 80106e0:	4611      	mov	r1, r2
 80106e2:	4618      	mov	r0, r3
 80106e4:	f7ff fb44 	bl	800fd70 <follow_path>
 80106e8:	4603      	mov	r3, r0
 80106ea:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		dir = dj.dir;
 80106ee:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80106f2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80106f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80106fa:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 80106fe:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010702:	2b00      	cmp	r3, #0
 8010704:	d11d      	bne.n	8010742 <f_open+0x112>
			if (!dir)	/* Default directory itself */
 8010706:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801070a:	2b00      	cmp	r3, #0
 801070c:	d103      	bne.n	8010716 <f_open+0xe6>
				res = FR_INVALID_NAME;
 801070e:	2306      	movs	r3, #6
 8010710:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010714:	e015      	b.n	8010742 <f_open+0x112>
#if _FS_LOCK
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8010716:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801071a:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801071e:	781b      	ldrb	r3, [r3, #0]
 8010720:	f023 0301 	bic.w	r3, r3, #1
 8010724:	2b00      	cmp	r3, #0
 8010726:	bf14      	ite	ne
 8010728:	2301      	movne	r3, #1
 801072a:	2300      	moveq	r3, #0
 801072c:	b2db      	uxtb	r3, r3
 801072e:	461a      	mov	r2, r3
 8010730:	f107 0320 	add.w	r3, r7, #32
 8010734:	4611      	mov	r1, r2
 8010736:	4618      	mov	r0, r3
 8010738:	f7fe f9be 	bl	800eab8 <chk_lock>
 801073c:	4603      	mov	r3, r0
 801073e:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8010742:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010746:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	f003 031c 	and.w	r3, r3, #28
 8010750:	2b00      	cmp	r3, #0
 8010752:	f000 80e6 	beq.w	8010922 <f_open+0x2f2>
			if (res != FR_OK) {					/* No file, create new */
 8010756:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 801075a:	2b00      	cmp	r3, #0
 801075c:	d027      	beq.n	80107ae <f_open+0x17e>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 801075e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010762:	2b04      	cmp	r3, #4
 8010764:	d10e      	bne.n	8010784 <f_open+0x154>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8010766:	f7fe fa13 	bl	800eb90 <enq_lock>
 801076a:	4603      	mov	r3, r0
 801076c:	2b00      	cmp	r3, #0
 801076e:	d006      	beq.n	801077e <f_open+0x14e>
 8010770:	f107 0320 	add.w	r3, r7, #32
 8010774:	4618      	mov	r0, r3
 8010776:	f7ff fa02 	bl	800fb7e <dir_register>
 801077a:	4603      	mov	r3, r0
 801077c:	e000      	b.n	8010780 <f_open+0x150>
 801077e:	2312      	movs	r3, #18
 8010780:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8010784:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010788:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801078c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010790:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010794:	7812      	ldrb	r2, [r2, #0]
 8010796:	f042 0208 	orr.w	r2, r2, #8
 801079a:	701a      	strb	r2, [r3, #0]
				dir = dj.dir;					/* New entry */
 801079c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80107a0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80107a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80107a8:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 80107ac:	e017      	b.n	80107de <f_open+0x1ae>
			}
			else {								/* Any object is already existing */
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80107ae:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80107b2:	330b      	adds	r3, #11
 80107b4:	781b      	ldrb	r3, [r3, #0]
 80107b6:	f003 0311 	and.w	r3, r3, #17
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d003      	beq.n	80107c6 <f_open+0x196>
					res = FR_DENIED;
 80107be:	2307      	movs	r3, #7
 80107c0:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 80107c4:	e00b      	b.n	80107de <f_open+0x1ae>
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80107c6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80107ca:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80107ce:	781b      	ldrb	r3, [r3, #0]
 80107d0:	f003 0304 	and.w	r3, r3, #4
 80107d4:	2b00      	cmp	r3, #0
 80107d6:	d002      	beq.n	80107de <f_open+0x1ae>
						res = FR_EXIST;
 80107d8:	2308      	movs	r3, #8
 80107da:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80107de:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	f040 80c1 	bne.w	801096a <f_open+0x33a>
 80107e8:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80107ec:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80107f0:	781b      	ldrb	r3, [r3, #0]
 80107f2:	f003 0308 	and.w	r3, r3, #8
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	f000 80b7 	beq.w	801096a <f_open+0x33a>
				dw = GET_FATTIME();				/* Created time */
 80107fc:	f7fc fd7c 	bl	800d2f8 <get_fattime>
 8010800:	f8c7 0244 	str.w	r0, [r7, #580]	; 0x244
				ST_DWORD(dir + DIR_CrtTime, dw);
 8010804:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010808:	330e      	adds	r3, #14
 801080a:	f8d7 2244 	ldr.w	r2, [r7, #580]	; 0x244
 801080e:	b2d2      	uxtb	r2, r2
 8010810:	701a      	strb	r2, [r3, #0]
 8010812:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8010816:	b29b      	uxth	r3, r3
 8010818:	0a1b      	lsrs	r3, r3, #8
 801081a:	b29a      	uxth	r2, r3
 801081c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010820:	330f      	adds	r3, #15
 8010822:	b2d2      	uxtb	r2, r2
 8010824:	701a      	strb	r2, [r3, #0]
 8010826:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801082a:	0c1a      	lsrs	r2, r3, #16
 801082c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010830:	3310      	adds	r3, #16
 8010832:	b2d2      	uxtb	r2, r2
 8010834:	701a      	strb	r2, [r3, #0]
 8010836:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 801083a:	0e1a      	lsrs	r2, r3, #24
 801083c:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010840:	3311      	adds	r3, #17
 8010842:	b2d2      	uxtb	r2, r2
 8010844:	701a      	strb	r2, [r3, #0]
				dir[DIR_Attr] = 0;				/* Reset attribute */
 8010846:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801084a:	330b      	adds	r3, #11
 801084c:	2200      	movs	r2, #0
 801084e:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, 0);/* size = 0 */
 8010850:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010854:	331c      	adds	r3, #28
 8010856:	2200      	movs	r2, #0
 8010858:	701a      	strb	r2, [r3, #0]
 801085a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801085e:	331d      	adds	r3, #29
 8010860:	2200      	movs	r2, #0
 8010862:	701a      	strb	r2, [r3, #0]
 8010864:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010868:	331e      	adds	r3, #30
 801086a:	2200      	movs	r2, #0
 801086c:	701a      	strb	r2, [r3, #0]
 801086e:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010872:	331f      	adds	r3, #31
 8010874:	2200      	movs	r2, #0
 8010876:	701a      	strb	r2, [r3, #0]
				cl = ld_clust(dj.fs, dir);		/* Get start cluster */
 8010878:	f507 7314 	add.w	r3, r7, #592	; 0x250
 801087c:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010880:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010884:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8010888:	4618      	mov	r0, r3
 801088a:	f7ff f8d6 	bl	800fa3a <ld_clust>
 801088e:	f8c7 0240 	str.w	r0, [r7, #576]	; 0x240
				st_clust(dir, 0);				/* cluster = 0 */
 8010892:	2100      	movs	r1, #0
 8010894:	f8d7 0248 	ldr.w	r0, [r7, #584]	; 0x248
 8010898:	f7ff f8fc 	bl	800fa94 <st_clust>
				dj.fs->wflag = 1;
 801089c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80108a0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80108a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108a8:	2201      	movs	r2, #1
 80108aa:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				if (cl) {						/* Remove the cluster chain if exist */
 80108ae:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 80108b2:	2b00      	cmp	r3, #0
 80108b4:	d059      	beq.n	801096a <f_open+0x33a>
					dw = dj.fs->winsect;
 80108b6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80108ba:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80108be:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108c2:	f8d3 322c 	ldr.w	r3, [r3, #556]	; 0x22c
 80108c6:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
					res = remove_chain(dj.fs, cl);
 80108ca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80108ce:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80108d2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108d6:	f8d7 1240 	ldr.w	r1, [r7, #576]	; 0x240
 80108da:	4618      	mov	r0, r3
 80108dc:	f7fe fdad 	bl	800f43a <remove_chain>
 80108e0:	4603      	mov	r3, r0
 80108e2:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
					if (res == FR_OK) {
 80108e6:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d13d      	bne.n	801096a <f_open+0x33a>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 80108ee:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80108f2:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80108f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80108fa:	f8d7 2240 	ldr.w	r2, [r7, #576]	; 0x240
 80108fe:	3a01      	subs	r2, #1
 8010900:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
						res = move_window(dj.fs, dw);
 8010904:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010908:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 801090c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010910:	f8d7 1244 	ldr.w	r1, [r7, #580]	; 0x244
 8010914:	4618      	mov	r0, r3
 8010916:	f7fe facc 	bl	800eeb2 <move_window>
 801091a:	4603      	mov	r3, r0
 801091c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010920:	e023      	b.n	801096a <f_open+0x33a>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Follow succeeded */
 8010922:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010926:	2b00      	cmp	r3, #0
 8010928:	d11f      	bne.n	801096a <f_open+0x33a>
				if (dir[DIR_Attr] & AM_DIR) {	/* It is a directory */
 801092a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 801092e:	330b      	adds	r3, #11
 8010930:	781b      	ldrb	r3, [r3, #0]
 8010932:	f003 0310 	and.w	r3, r3, #16
 8010936:	2b00      	cmp	r3, #0
 8010938:	d003      	beq.n	8010942 <f_open+0x312>
					res = FR_NO_FILE;
 801093a:	2304      	movs	r3, #4
 801093c:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
 8010940:	e013      	b.n	801096a <f_open+0x33a>
				} else {
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8010942:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010946:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801094a:	781b      	ldrb	r3, [r3, #0]
 801094c:	f003 0302 	and.w	r3, r3, #2
 8010950:	2b00      	cmp	r3, #0
 8010952:	d00a      	beq.n	801096a <f_open+0x33a>
 8010954:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010958:	330b      	adds	r3, #11
 801095a:	781b      	ldrb	r3, [r3, #0]
 801095c:	f003 0301 	and.w	r3, r3, #1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d002      	beq.n	801096a <f_open+0x33a>
						res = FR_DENIED;
 8010964:	2307      	movs	r3, #7
 8010966:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
				}
			}
		}
		if (res == FR_OK) {
 801096a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 801096e:	2b00      	cmp	r3, #0
 8010970:	d153      	bne.n	8010a1a <f_open+0x3ea>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8010972:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010976:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801097a:	781b      	ldrb	r3, [r3, #0]
 801097c:	f003 0308 	and.w	r3, r3, #8
 8010980:	2b00      	cmp	r3, #0
 8010982:	d00b      	beq.n	801099c <f_open+0x36c>
				mode |= FA__WRITTEN;
 8010984:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010988:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 801098c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010990:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010994:	7812      	ldrb	r2, [r2, #0]
 8010996:	f042 0220 	orr.w	r2, r2, #32
 801099a:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = dj.fs->winsect;		/* Pointer to the directory entry */
 801099c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80109a0:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 80109a4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80109a8:	f8d3 222c 	ldr.w	r2, [r3, #556]	; 0x22c
 80109ac:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80109b0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80109b4:	681b      	ldr	r3, [r3, #0]
 80109b6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
			fp->dir_ptr = dir;
 80109ba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80109be:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80109c2:	681b      	ldr	r3, [r3, #0]
 80109c4:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 80109c8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
#if _FS_LOCK
			fp->lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80109cc:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80109d0:	f2a3 2349 	subw	r3, r3, #585	; 0x249
 80109d4:	781b      	ldrb	r3, [r3, #0]
 80109d6:	f023 0301 	bic.w	r3, r3, #1
 80109da:	2b00      	cmp	r3, #0
 80109dc:	bf14      	ite	ne
 80109de:	2301      	movne	r3, #1
 80109e0:	2300      	moveq	r3, #0
 80109e2:	b2db      	uxtb	r3, r3
 80109e4:	461a      	mov	r2, r3
 80109e6:	f107 0320 	add.w	r3, r7, #32
 80109ea:	4611      	mov	r1, r2
 80109ec:	4618      	mov	r0, r3
 80109ee:	f7fe f8f3 	bl	800ebd8 <inc_lock>
 80109f2:	4602      	mov	r2, r0
 80109f4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 80109f8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 80109fc:	681b      	ldr	r3, [r3, #0]
 80109fe:	f8c3 2228 	str.w	r2, [r3, #552]	; 0x228
			if (!fp->lockid) res = FR_INT_ERR;
 8010a02:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a06:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a0a:	681b      	ldr	r3, [r3, #0]
 8010a0c:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d102      	bne.n	8010a1a <f_open+0x3ea>
 8010a14:	2302      	movs	r3, #2
 8010a16:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8010a1a:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d178      	bne.n	8010b14 <f_open+0x4e4>
			fp->flag = mode;					/* File access mode */
 8010a22:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a26:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a2a:	681b      	ldr	r3, [r3, #0]
 8010a2c:	f507 7214 	add.w	r2, r7, #592	; 0x250
 8010a30:	f2a2 2249 	subw	r2, r2, #585	; 0x249
 8010a34:	7812      	ldrb	r2, [r2, #0]
 8010a36:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			fp->err = 0;						/* Clear error flag */
 8010a3a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a3e:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a42:	681b      	ldr	r3, [r3, #0]
 8010a44:	2200      	movs	r2, #0
 8010a46:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8010a4a:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a4e:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010a52:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010a56:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8010a5a:	4618      	mov	r0, r3
 8010a5c:	f7fe ffed 	bl	800fa3a <ld_clust>
 8010a60:	4602      	mov	r2, r0
 8010a62:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010a66:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			fp->fsize = LD_DWORD(dir + DIR_FileSize);	/* File size */
 8010a70:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010a74:	331f      	adds	r3, #31
 8010a76:	781b      	ldrb	r3, [r3, #0]
 8010a78:	061a      	lsls	r2, r3, #24
 8010a7a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8010a7e:	331e      	adds	r3, #30
 8010a80:	781b      	ldrb	r3, [r3, #0]
 8010a82:	041b      	lsls	r3, r3, #16
 8010a84:	4313      	orrs	r3, r2
 8010a86:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8010a8a:	321d      	adds	r2, #29
 8010a8c:	7812      	ldrb	r2, [r2, #0]
 8010a8e:	0212      	lsls	r2, r2, #8
 8010a90:	4313      	orrs	r3, r2
 8010a92:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8010a96:	321c      	adds	r2, #28
 8010a98:	7812      	ldrb	r2, [r2, #0]
 8010a9a:	431a      	orrs	r2, r3
 8010a9c:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010aa0:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010aa4:	681b      	ldr	r3, [r3, #0]
 8010aa6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
			fp->fptr = 0;						/* File pointer */
 8010aaa:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010aae:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010ab2:	681b      	ldr	r3, [r3, #0]
 8010ab4:	2200      	movs	r2, #0
 8010ab6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
			fp->dsect = 0;
 8010aba:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010abe:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2200      	movs	r2, #0
 8010ac6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
 8010aca:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ace:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010ad2:	681b      	ldr	r3, [r3, #0]
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	f8c3 2224 	str.w	r2, [r3, #548]	; 0x224
#endif
			fp->fs = dj.fs;	 					/* Validate file object */
 8010ada:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010ade:	f5a3 730c 	sub.w	r3, r3, #560	; 0x230
 8010ae2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010ae6:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010aea:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010aee:	681b      	ldr	r3, [r3, #0]
 8010af0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
			fp->id = fp->fs->id;
 8010af4:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010af8:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010afc:	681b      	ldr	r3, [r3, #0]
 8010afe:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010b02:	f8b3 2206 	ldrh.w	r2, [r3, #518]	; 0x206
 8010b06:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8010b0a:	f5a3 7311 	sub.w	r3, r3, #580	; 0x244
 8010b0e:	681b      	ldr	r3, [r3, #0]
 8010b10:	f8a3 2204 	strh.w	r2, [r3, #516]	; 0x204
		}
	}

	LEAVE_FF(dj.fs, res);
 8010b14:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
}
 8010b18:	4618      	mov	r0, r3
 8010b1a:	f507 7714 	add.w	r7, r7, #592	; 0x250
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}

08010b22 <f_read>:
	FIL* fp, 		/* Pointer to the file object */
	void* buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT* br		/* Pointer to number of bytes read */
)
{
 8010b22:	b580      	push	{r7, lr}
 8010b24:	b08c      	sub	sp, #48	; 0x30
 8010b26:	af00      	add	r7, sp, #0
 8010b28:	60f8      	str	r0, [r7, #12]
 8010b2a:	60b9      	str	r1, [r7, #8]
 8010b2c:	607a      	str	r2, [r7, #4]
 8010b2e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = (BYTE*)buff;
 8010b30:	68bb      	ldr	r3, [r7, #8]
 8010b32:	623b      	str	r3, [r7, #32]


	*br = 0;	/* Clear read byte counter */
 8010b34:	683b      	ldr	r3, [r7, #0]
 8010b36:	2200      	movs	r2, #0
 8010b38:	601a      	str	r2, [r3, #0]

	res = validate(fp);							/* Check validity */
 8010b3a:	68f8      	ldr	r0, [r7, #12]
 8010b3c:	f7ff fcfc 	bl	8010538 <validate>
 8010b40:	4603      	mov	r3, r0
 8010b42:	77fb      	strb	r3, [r7, #31]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8010b44:	7ffb      	ldrb	r3, [r7, #31]
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d001      	beq.n	8010b4e <f_read+0x2c>
 8010b4a:	7ffb      	ldrb	r3, [r7, #31]
 8010b4c:	e150      	b.n	8010df0 <f_read+0x2ce>
	if (fp->err)								/* Check error */
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010b54:	2b00      	cmp	r3, #0
 8010b56:	d003      	beq.n	8010b60 <f_read+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010b5e:	e147      	b.n	8010df0 <f_read+0x2ce>
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
 8010b60:	68fb      	ldr	r3, [r7, #12]
 8010b62:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010b66:	f003 0301 	and.w	r3, r3, #1
 8010b6a:	2b00      	cmp	r3, #0
 8010b6c:	d101      	bne.n	8010b72 <f_read+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8010b6e:	2307      	movs	r3, #7
 8010b70:	e13e      	b.n	8010df0 <f_read+0x2ce>
	remain = fp->fsize - fp->fptr;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8010b78:	68fb      	ldr	r3, [r7, #12]
 8010b7a:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010b7e:	1ad3      	subs	r3, r2, r3
 8010b80:	61bb      	str	r3, [r7, #24]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8010b82:	687a      	ldr	r2, [r7, #4]
 8010b84:	69bb      	ldr	r3, [r7, #24]
 8010b86:	429a      	cmp	r2, r3
 8010b88:	f240 812d 	bls.w	8010de6 <f_read+0x2c4>
 8010b8c:	69bb      	ldr	r3, [r7, #24]
 8010b8e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8010b90:	e129      	b.n	8010de6 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
 8010b92:	68fb      	ldr	r3, [r7, #12]
 8010b94:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010b98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	f040 80f2 	bne.w	8010d86 <f_read+0x264>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010ba8:	0a5b      	lsrs	r3, r3, #9
 8010baa:	b2da      	uxtb	r2, r3
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010bb2:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010bb6:	3b01      	subs	r3, #1
 8010bb8:	b2db      	uxtb	r3, r3
 8010bba:	4013      	ands	r3, r2
 8010bbc:	75fb      	strb	r3, [r7, #23]
			if (!csect) {						/* On the cluster boundary? */
 8010bbe:	7dfb      	ldrb	r3, [r7, #23]
 8010bc0:	2b00      	cmp	r3, #0
 8010bc2:	d139      	bne.n	8010c38 <f_read+0x116>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010bc4:	68fb      	ldr	r3, [r7, #12]
 8010bc6:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d104      	bne.n	8010bd8 <f_read+0xb6>
					clst = fp->sclust;			/* Follow from the origin */
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010bd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010bd6:	e018      	b.n	8010c0a <f_read+0xe8>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d008      	beq.n	8010bf4 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010be2:	68fb      	ldr	r3, [r7, #12]
 8010be4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010be8:	4619      	mov	r1, r3
 8010bea:	68f8      	ldr	r0, [r7, #12]
 8010bec:	f7fe fd1c 	bl	800f628 <clmt_clust>
 8010bf0:	62f8      	str	r0, [r7, #44]	; 0x2c
 8010bf2:	e00a      	b.n	8010c0a <f_read+0xe8>
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
 8010bf4:	68fb      	ldr	r3, [r7, #12]
 8010bf6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010bfa:	68fb      	ldr	r3, [r7, #12]
 8010bfc:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010c00:	4619      	mov	r1, r3
 8010c02:	4610      	mov	r0, r2
 8010c04:	f7fe fa51 	bl	800f0aa <get_fat>
 8010c08:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
 8010c0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c0c:	2b01      	cmp	r3, #1
 8010c0e:	d805      	bhi.n	8010c1c <f_read+0xfa>
 8010c10:	68fb      	ldr	r3, [r7, #12]
 8010c12:	2202      	movs	r2, #2
 8010c14:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010c18:	2302      	movs	r3, #2
 8010c1a:	e0e9      	b.n	8010df0 <f_read+0x2ce>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8010c1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c22:	d105      	bne.n	8010c30 <f_read+0x10e>
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	2201      	movs	r2, #1
 8010c28:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	e0df      	b.n	8010df0 <f_read+0x2ce>
				fp->clust = clst;				/* Update current cluster */
 8010c30:	68fb      	ldr	r3, [r7, #12]
 8010c32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010c34:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8010c38:	68fb      	ldr	r3, [r7, #12]
 8010c3a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010c3e:	68fb      	ldr	r3, [r7, #12]
 8010c40:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010c44:	4619      	mov	r1, r3
 8010c46:	4610      	mov	r0, r2
 8010c48:	f7fe fa0e 	bl	800f068 <clust2sect>
 8010c4c:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8010c4e:	693b      	ldr	r3, [r7, #16]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d105      	bne.n	8010c60 <f_read+0x13e>
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	2202      	movs	r2, #2
 8010c58:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010c5c:	2302      	movs	r3, #2
 8010c5e:	e0c7      	b.n	8010df0 <f_read+0x2ce>
			sect += csect;
 8010c60:	7dfb      	ldrb	r3, [r7, #23]
 8010c62:	693a      	ldr	r2, [r7, #16]
 8010c64:	4413      	add	r3, r2
 8010c66:	613b      	str	r3, [r7, #16]
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
 8010c68:	687b      	ldr	r3, [r7, #4]
 8010c6a:	0a5b      	lsrs	r3, r3, #9
 8010c6c:	627b      	str	r3, [r7, #36]	; 0x24
			if (cc) {							/* Read maximum contiguous sectors directly */
 8010c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d046      	beq.n	8010d02 <f_read+0x1e0>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8010c74:	7dfa      	ldrb	r2, [r7, #23]
 8010c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010c78:	4413      	add	r3, r2
 8010c7a:	68fa      	ldr	r2, [r7, #12]
 8010c7c:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8010c80:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8010c84:	4293      	cmp	r3, r2
 8010c86:	d908      	bls.n	8010c9a <f_read+0x178>
					cc = fp->fs->csize - csect;
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010c8e:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010c92:	461a      	mov	r2, r3
 8010c94:	7dfb      	ldrb	r3, [r7, #23]
 8010c96:	1ad3      	subs	r3, r2, r3
 8010c98:	627b      	str	r3, [r7, #36]	; 0x24
				if (disk_read(fp->fs->drv, rbuff, sect, cc) != RES_OK)
 8010c9a:	68fb      	ldr	r3, [r7, #12]
 8010c9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010ca0:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ca6:	693a      	ldr	r2, [r7, #16]
 8010ca8:	6a39      	ldr	r1, [r7, #32]
 8010caa:	f7fd fe2f 	bl	800e90c <disk_read>
 8010cae:	4603      	mov	r3, r0
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d005      	beq.n	8010cc0 <f_read+0x19e>
					ABORT(fp->fs, FR_DISK_ERR);
 8010cb4:	68fb      	ldr	r3, [r7, #12]
 8010cb6:	2201      	movs	r2, #1
 8010cb8:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010cbc:	2301      	movs	r3, #1
 8010cbe:	e097      	b.n	8010df0 <f_read+0x2ce>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win.d8, SS(fp->fs));
#else
				if ((fp->flag & FA__DIRTY) && fp->dsect - sect < cc)
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010cca:	2b00      	cmp	r3, #0
 8010ccc:	d015      	beq.n	8010cfa <f_read+0x1d8>
 8010cce:	68fb      	ldr	r3, [r7, #12]
 8010cd0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010cd4:	693b      	ldr	r3, [r7, #16]
 8010cd6:	1ad3      	subs	r3, r2, r3
 8010cd8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010cda:	429a      	cmp	r2, r3
 8010cdc:	d90d      	bls.n	8010cfa <f_read+0x1d8>
					mem_cpy(rbuff + ((fp->dsect - sect) * SS(fp->fs)), fp->buf.d8, SS(fp->fs));
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010ce4:	693b      	ldr	r3, [r7, #16]
 8010ce6:	1ad3      	subs	r3, r2, r3
 8010ce8:	025b      	lsls	r3, r3, #9
 8010cea:	6a3a      	ldr	r2, [r7, #32]
 8010cec:	4413      	add	r3, r2
 8010cee:	68f9      	ldr	r1, [r7, #12]
 8010cf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8010cf4:	4618      	mov	r0, r3
 8010cf6:	f7fd fe67 	bl	800e9c8 <mem_cpy>
#endif
#endif
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
 8010cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010cfc:	025b      	lsls	r3, r3, #9
 8010cfe:	62bb      	str	r3, [r7, #40]	; 0x28
				continue;
 8010d00:	e05b      	b.n	8010dba <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->dsect != sect) {			/* Load data sector if not in cache */
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8010d08:	693a      	ldr	r2, [r7, #16]
 8010d0a:	429a      	cmp	r2, r3
 8010d0c:	d037      	beq.n	8010d7e <f_read+0x25c>
#if !_FS_READONLY
				if (fp->flag & FA__DIRTY) {		/* Write-back dirty sector cache */
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010d14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d18:	2b00      	cmp	r3, #0
 8010d1a:	d01d      	beq.n	8010d58 <f_read+0x236>
					if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010d22:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010d26:	68f9      	ldr	r1, [r7, #12]
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010d2e:	2301      	movs	r3, #1
 8010d30:	f7fd fe0c 	bl	800e94c <disk_write>
 8010d34:	4603      	mov	r3, r0
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d005      	beq.n	8010d46 <f_read+0x224>
						ABORT(fp->fs, FR_DISK_ERR);
 8010d3a:	68fb      	ldr	r3, [r7, #12]
 8010d3c:	2201      	movs	r2, #1
 8010d3e:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010d42:	2301      	movs	r3, #1
 8010d44:	e054      	b.n	8010df0 <f_read+0x2ce>
					fp->flag &= ~FA__DIRTY;
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010d4c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010d50:	b2da      	uxtb	r2, r3
 8010d52:	68fb      	ldr	r3, [r7, #12]
 8010d54:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
				if (disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)	/* Fill sector cache */
 8010d58:	68fb      	ldr	r3, [r7, #12]
 8010d5a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010d5e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010d62:	68f9      	ldr	r1, [r7, #12]
 8010d64:	2301      	movs	r3, #1
 8010d66:	693a      	ldr	r2, [r7, #16]
 8010d68:	f7fd fdd0 	bl	800e90c <disk_read>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d005      	beq.n	8010d7e <f_read+0x25c>
					ABORT(fp->fs, FR_DISK_ERR);
 8010d72:	68fb      	ldr	r3, [r7, #12]
 8010d74:	2201      	movs	r2, #1
 8010d76:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010d7a:	2301      	movs	r3, #1
 8010d7c:	e038      	b.n	8010df0 <f_read+0x2ce>
			}
#endif
			fp->dsect = sect;
 8010d7e:	68fb      	ldr	r3, [r7, #12]
 8010d80:	693a      	ldr	r2, [r7, #16]
 8010d82:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		rcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
 8010d86:	68fb      	ldr	r3, [r7, #12]
 8010d88:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010d8c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010d90:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010d94:	62bb      	str	r3, [r7, #40]	; 0x28
		if (rcnt > btr) rcnt = btr;
 8010d96:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	429a      	cmp	r2, r3
 8010d9c:	d901      	bls.n	8010da2 <f_read+0x280>
 8010d9e:	687b      	ldr	r3, [r7, #4]
 8010da0:	62bb      	str	r3, [r7, #40]	; 0x28
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect) != FR_OK)		/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#else
		mem_cpy(rbuff, &fp->buf.d8[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
 8010da2:	68fb      	ldr	r3, [r7, #12]
 8010da4:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010da8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010dac:	68fa      	ldr	r2, [r7, #12]
 8010dae:	4413      	add	r3, r2
 8010db0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010db2:	4619      	mov	r1, r3
 8010db4:	6a38      	ldr	r0, [r7, #32]
 8010db6:	f7fd fe07 	bl	800e9c8 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010dba:	6a3a      	ldr	r2, [r7, #32]
 8010dbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dbe:	4413      	add	r3, r2
 8010dc0:	623b      	str	r3, [r7, #32]
 8010dc2:	68fb      	ldr	r3, [r7, #12]
 8010dc4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010dc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dca:	441a      	add	r2, r3
 8010dcc:	68fb      	ldr	r3, [r7, #12]
 8010dce:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 8010dd2:	683b      	ldr	r3, [r7, #0]
 8010dd4:	681a      	ldr	r2, [r3, #0]
 8010dd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dd8:	441a      	add	r2, r3
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	601a      	str	r2, [r3, #0]
 8010dde:	687a      	ldr	r2, [r7, #4]
 8010de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de2:	1ad3      	subs	r3, r2, r3
 8010de4:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010de6:	687b      	ldr	r3, [r7, #4]
 8010de8:	2b00      	cmp	r3, #0
 8010dea:	f47f aed2 	bne.w	8010b92 <f_read+0x70>
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
 8010dee:	2300      	movs	r3, #0
}
 8010df0:	4618      	mov	r0, r3
 8010df2:	3730      	adds	r7, #48	; 0x30
 8010df4:	46bd      	mov	sp, r7
 8010df6:	bd80      	pop	{r7, pc}

08010df8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010df8:	b580      	push	{r7, lr}
 8010dfa:	b08a      	sub	sp, #40	; 0x28
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	60f8      	str	r0, [r7, #12]
 8010e00:	60b9      	str	r1, [r7, #8]
 8010e02:	607a      	str	r2, [r7, #4]
 8010e04:	603b      	str	r3, [r7, #0]
	FRESULT res;
	DWORD clst, sect;
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
 8010e06:	68bb      	ldr	r3, [r7, #8]
 8010e08:	61bb      	str	r3, [r7, #24]
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8010e0a:	683b      	ldr	r3, [r7, #0]
 8010e0c:	2200      	movs	r2, #0
 8010e0e:	601a      	str	r2, [r3, #0]

	res = validate(fp);						/* Check validity */
 8010e10:	68f8      	ldr	r0, [r7, #12]
 8010e12:	f7ff fb91 	bl	8010538 <validate>
 8010e16:	4603      	mov	r3, r0
 8010e18:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8010e1a:	7dfb      	ldrb	r3, [r7, #23]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d001      	beq.n	8010e24 <f_write+0x2c>
 8010e20:	7dfb      	ldrb	r3, [r7, #23]
 8010e22:	e192      	b.n	801114a <f_write+0x352>
	if (fp->err)							/* Check error */
 8010e24:	68fb      	ldr	r3, [r7, #12]
 8010e26:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d003      	beq.n	8010e36 <f_write+0x3e>
		LEAVE_FF(fp->fs, (FRESULT)fp->err);
 8010e2e:	68fb      	ldr	r3, [r7, #12]
 8010e30:	f893 3207 	ldrb.w	r3, [r3, #519]	; 0x207
 8010e34:	e189      	b.n	801114a <f_write+0x352>
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8010e36:	68fb      	ldr	r3, [r7, #12]
 8010e38:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010e3c:	f003 0302 	and.w	r3, r3, #2
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d101      	bne.n	8010e48 <f_write+0x50>
		LEAVE_FF(fp->fs, FR_DENIED);
 8010e44:	2307      	movs	r3, #7
 8010e46:	e180      	b.n	801114a <f_write+0x352>
	if (fp->fptr + btw < fp->fptr) btw = 0;	/* File size cannot reach 4GB */
 8010e48:	68fb      	ldr	r3, [r7, #12]
 8010e4a:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8010e4e:	687b      	ldr	r3, [r7, #4]
 8010e50:	441a      	add	r2, r3
 8010e52:	68fb      	ldr	r3, [r7, #12]
 8010e54:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010e58:	429a      	cmp	r2, r3
 8010e5a:	f080 8158 	bcs.w	801110e <f_write+0x316>
 8010e5e:	2300      	movs	r3, #0
 8010e60:	607b      	str	r3, [r7, #4]

	for ( ;  btw;							/* Repeat until all data written */
 8010e62:	e154      	b.n	801110e <f_write+0x316>
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010e6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	f040 8114 	bne.w	801109c <f_write+0x2a4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8010e74:	68fb      	ldr	r3, [r7, #12]
 8010e76:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010e7a:	0a5b      	lsrs	r3, r3, #9
 8010e7c:	b2da      	uxtb	r2, r3
 8010e7e:	68fb      	ldr	r3, [r7, #12]
 8010e80:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010e84:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010e88:	3b01      	subs	r3, #1
 8010e8a:	b2db      	uxtb	r3, r3
 8010e8c:	4013      	ands	r3, r2
 8010e8e:	75bb      	strb	r3, [r7, #22]
			if (!csect) {					/* On the cluster boundary? */
 8010e90:	7dbb      	ldrb	r3, [r7, #22]
 8010e92:	2b00      	cmp	r3, #0
 8010e94:	d151      	bne.n	8010f3a <f_write+0x142>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010e96:	68fb      	ldr	r3, [r7, #12]
 8010e98:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010e9c:	2b00      	cmp	r3, #0
 8010e9e:	d10f      	bne.n	8010ec0 <f_write+0xc8>
					clst = fp->sclust;		/* Follow from the origin */
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010ea6:	627b      	str	r3, [r7, #36]	; 0x24
					if (clst == 0)			/* When no cluster is allocated, */
 8010ea8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010eaa:	2b00      	cmp	r3, #0
 8010eac:	d121      	bne.n	8010ef2 <f_write+0xfa>
						clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8010eae:	68fb      	ldr	r3, [r7, #12]
 8010eb0:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010eb4:	2100      	movs	r1, #0
 8010eb6:	4618      	mov	r0, r3
 8010eb8:	f7fe fb19 	bl	800f4ee <create_chain>
 8010ebc:	6278      	str	r0, [r7, #36]	; 0x24
 8010ebe:	e018      	b.n	8010ef2 <f_write+0xfa>
				} else {					/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl)
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	f8d3 3224 	ldr.w	r3, [r3, #548]	; 0x224
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d008      	beq.n	8010edc <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 8010ed0:	4619      	mov	r1, r3
 8010ed2:	68f8      	ldr	r0, [r7, #12]
 8010ed4:	f7fe fba8 	bl	800f628 <clmt_clust>
 8010ed8:	6278      	str	r0, [r7, #36]	; 0x24
 8010eda:	e00a      	b.n	8010ef2 <f_write+0xfa>
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ee8:	4619      	mov	r1, r3
 8010eea:	4610      	mov	r0, r2
 8010eec:	f7fe faff 	bl	800f4ee <create_chain>
 8010ef0:	6278      	str	r0, [r7, #36]	; 0x24
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	f000 810f 	beq.w	8011118 <f_write+0x320>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8010efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010efc:	2b01      	cmp	r3, #1
 8010efe:	d105      	bne.n	8010f0c <f_write+0x114>
 8010f00:	68fb      	ldr	r3, [r7, #12]
 8010f02:	2202      	movs	r2, #2
 8010f04:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010f08:	2302      	movs	r3, #2
 8010f0a:	e11e      	b.n	801114a <f_write+0x352>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8010f0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010f12:	d105      	bne.n	8010f20 <f_write+0x128>
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	2201      	movs	r2, #1
 8010f18:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010f1c:	2301      	movs	r3, #1
 8010f1e:	e114      	b.n	801114a <f_write+0x352>
				fp->clust = clst;			/* Update current cluster */
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f24:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
				if (fp->sclust == 0) fp->sclust = clst;	/* Set start cluster if the first write */
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8010f2e:	2b00      	cmp	r3, #0
 8010f30:	d103      	bne.n	8010f3a <f_write+0x142>
 8010f32:	68fb      	ldr	r3, [r7, #12]
 8010f34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010f36:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
			}
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8010f3a:	68fb      	ldr	r3, [r7, #12]
 8010f3c:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010f40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d01d      	beq.n	8010f84 <f_write+0x18c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 8010f48:	68fb      	ldr	r3, [r7, #12]
 8010f4a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010f4e:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010f52:	68f9      	ldr	r1, [r7, #12]
 8010f54:	68fb      	ldr	r3, [r7, #12]
 8010f56:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8010f5a:	2301      	movs	r3, #1
 8010f5c:	f7fd fcf6 	bl	800e94c <disk_write>
 8010f60:	4603      	mov	r3, r0
 8010f62:	2b00      	cmp	r3, #0
 8010f64:	d005      	beq.n	8010f72 <f_write+0x17a>
					ABORT(fp->fs, FR_DISK_ERR);
 8010f66:	68fb      	ldr	r3, [r7, #12]
 8010f68:	2201      	movs	r2, #1
 8010f6a:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010f6e:	2301      	movs	r3, #1
 8010f70:	e0eb      	b.n	801114a <f_write+0x352>
				fp->flag &= ~FA__DIRTY;
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8010f78:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010f7c:	b2da      	uxtb	r2, r3
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8010f84:	68fb      	ldr	r3, [r7, #12]
 8010f86:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010f90:	4619      	mov	r1, r3
 8010f92:	4610      	mov	r0, r2
 8010f94:	f7fe f868 	bl	800f068 <clust2sect>
 8010f98:	6138      	str	r0, [r7, #16]
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8010f9a:	693b      	ldr	r3, [r7, #16]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d105      	bne.n	8010fac <f_write+0x1b4>
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	2202      	movs	r2, #2
 8010fa4:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8010fa8:	2302      	movs	r3, #2
 8010faa:	e0ce      	b.n	801114a <f_write+0x352>
			sect += csect;
 8010fac:	7dbb      	ldrb	r3, [r7, #22]
 8010fae:	693a      	ldr	r2, [r7, #16]
 8010fb0:	4413      	add	r3, r2
 8010fb2:	613b      	str	r3, [r7, #16]
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	0a5b      	lsrs	r3, r3, #9
 8010fb8:	61fb      	str	r3, [r7, #28]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010fba:	69fb      	ldr	r3, [r7, #28]
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d048      	beq.n	8011052 <f_write+0x25a>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8010fc0:	7dba      	ldrb	r2, [r7, #22]
 8010fc2:	69fb      	ldr	r3, [r7, #28]
 8010fc4:	4413      	add	r3, r2
 8010fc6:	68fa      	ldr	r2, [r7, #12]
 8010fc8:	f8d2 2200 	ldr.w	r2, [r2, #512]	; 0x200
 8010fcc:	f892 2202 	ldrb.w	r2, [r2, #514]	; 0x202
 8010fd0:	4293      	cmp	r3, r2
 8010fd2:	d908      	bls.n	8010fe6 <f_write+0x1ee>
					cc = fp->fs->csize - csect;
 8010fd4:	68fb      	ldr	r3, [r7, #12]
 8010fd6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010fda:	f893 3202 	ldrb.w	r3, [r3, #514]	; 0x202
 8010fde:	461a      	mov	r2, r3
 8010fe0:	7dbb      	ldrb	r3, [r7, #22]
 8010fe2:	1ad3      	subs	r3, r2, r3
 8010fe4:	61fb      	str	r3, [r7, #28]
				if (disk_write(fp->fs->drv, wbuff, sect, cc) != RES_OK)
 8010fe6:	68fb      	ldr	r3, [r7, #12]
 8010fe8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8010fec:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8010ff0:	69fb      	ldr	r3, [r7, #28]
 8010ff2:	693a      	ldr	r2, [r7, #16]
 8010ff4:	69b9      	ldr	r1, [r7, #24]
 8010ff6:	f7fd fca9 	bl	800e94c <disk_write>
 8010ffa:	4603      	mov	r3, r0
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	d005      	beq.n	801100c <f_write+0x214>
					ABORT(fp->fs, FR_DISK_ERR);
 8011000:	68fb      	ldr	r3, [r7, #12]
 8011002:	2201      	movs	r2, #1
 8011004:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011008:	2301      	movs	r3, #1
 801100a:	e09e      	b.n	801114a <f_write+0x352>
				if (fp->fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->fs->win.d8, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 801100c:	68fb      	ldr	r3, [r7, #12]
 801100e:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011012:	693b      	ldr	r3, [r7, #16]
 8011014:	1ad3      	subs	r3, r2, r3
 8011016:	69fa      	ldr	r2, [r7, #28]
 8011018:	429a      	cmp	r2, r3
 801101a:	d916      	bls.n	801104a <f_write+0x252>
					mem_cpy(fp->buf.d8, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 801101c:	68f8      	ldr	r0, [r7, #12]
 801101e:	68fb      	ldr	r3, [r7, #12]
 8011020:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 8011024:	693b      	ldr	r3, [r7, #16]
 8011026:	1ad3      	subs	r3, r2, r3
 8011028:	025b      	lsls	r3, r3, #9
 801102a:	69ba      	ldr	r2, [r7, #24]
 801102c:	4413      	add	r3, r2
 801102e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8011032:	4619      	mov	r1, r3
 8011034:	f7fd fcc8 	bl	800e9c8 <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8011038:	68fb      	ldr	r3, [r7, #12]
 801103a:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801103e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011042:	b2da      	uxtb	r2, r3
 8011044:	68fb      	ldr	r3, [r7, #12]
 8011046:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				}
#endif
#endif
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 801104a:	69fb      	ldr	r3, [r7, #28]
 801104c:	025b      	lsls	r3, r3, #9
 801104e:	623b      	str	r3, [r7, #32]
				continue;
 8011050:	e047      	b.n	80110e2 <f_write+0x2ea>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8011052:	68fb      	ldr	r3, [r7, #12]
 8011054:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8011058:	693a      	ldr	r2, [r7, #16]
 801105a:	429a      	cmp	r2, r3
 801105c:	d01a      	beq.n	8011094 <f_write+0x29c>
				if (fp->fptr < fp->fsize &&
 801105e:	68fb      	ldr	r3, [r7, #12]
 8011060:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011064:	68fb      	ldr	r3, [r7, #12]
 8011066:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801106a:	429a      	cmp	r2, r3
 801106c:	d212      	bcs.n	8011094 <f_write+0x29c>
					disk_read(fp->fs->drv, fp->buf.d8, sect, 1) != RES_OK)
 801106e:	68fb      	ldr	r3, [r7, #12]
 8011070:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011074:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011078:	68f9      	ldr	r1, [r7, #12]
 801107a:	2301      	movs	r3, #1
 801107c:	693a      	ldr	r2, [r7, #16]
 801107e:	f7fd fc45 	bl	800e90c <disk_read>
 8011082:	4603      	mov	r3, r0
				if (fp->fptr < fp->fsize &&
 8011084:	2b00      	cmp	r3, #0
 8011086:	d005      	beq.n	8011094 <f_write+0x29c>
						ABORT(fp->fs, FR_DISK_ERR);
 8011088:	68fb      	ldr	r3, [r7, #12]
 801108a:	2201      	movs	r2, #1
 801108c:	f883 2207 	strb.w	r2, [r3, #519]	; 0x207
 8011090:	2301      	movs	r3, #1
 8011092:	e05a      	b.n	801114a <f_write+0x352>
			}
#endif
			fp->dsect = sect;
 8011094:	68fb      	ldr	r3, [r7, #12]
 8011096:	693a      	ldr	r2, [r7, #16]
 8011098:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80110a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80110a6:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80110aa:	623b      	str	r3, [r7, #32]
		if (wcnt > btw) wcnt = btw;
 80110ac:	6a3a      	ldr	r2, [r7, #32]
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	429a      	cmp	r2, r3
 80110b2:	d901      	bls.n	80110b8 <f_write+0x2c0>
 80110b4:	687b      	ldr	r3, [r7, #4]
 80110b6:	623b      	str	r3, [r7, #32]
		if (move_window(fp->fs, fp->dsect) != FR_OK)	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf.d8[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 80110b8:	68fb      	ldr	r3, [r7, #12]
 80110ba:	f8d3 3208 	ldr.w	r3, [r3, #520]	; 0x208
 80110be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80110c2:	68fa      	ldr	r2, [r7, #12]
 80110c4:	4413      	add	r3, r2
 80110c6:	6a3a      	ldr	r2, [r7, #32]
 80110c8:	69b9      	ldr	r1, [r7, #24]
 80110ca:	4618      	mov	r0, r3
 80110cc:	f7fd fc7c 	bl	800e9c8 <mem_cpy>
		fp->flag |= FA__DIRTY;
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80110d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110da:	b2da      	uxtb	r2, r3
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 80110e2:	69ba      	ldr	r2, [r7, #24]
 80110e4:	6a3b      	ldr	r3, [r7, #32]
 80110e6:	4413      	add	r3, r2
 80110e8:	61bb      	str	r3, [r7, #24]
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80110f0:	6a3b      	ldr	r3, [r7, #32]
 80110f2:	441a      	add	r2, r3
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
 80110fa:	683b      	ldr	r3, [r7, #0]
 80110fc:	681a      	ldr	r2, [r3, #0]
 80110fe:	6a3b      	ldr	r3, [r7, #32]
 8011100:	441a      	add	r2, r3
 8011102:	683b      	ldr	r3, [r7, #0]
 8011104:	601a      	str	r2, [r3, #0]
 8011106:	687a      	ldr	r2, [r7, #4]
 8011108:	6a3b      	ldr	r3, [r7, #32]
 801110a:	1ad3      	subs	r3, r2, r3
 801110c:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2b00      	cmp	r3, #0
 8011112:	f47f aea7 	bne.w	8010e64 <f_write+0x6c>
 8011116:	e000      	b.n	801111a <f_write+0x322>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8011118:	bf00      	nop
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 801111a:	68fb      	ldr	r3, [r7, #12]
 801111c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011120:	68fb      	ldr	r3, [r7, #12]
 8011122:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8011126:	429a      	cmp	r2, r3
 8011128:	d905      	bls.n	8011136 <f_write+0x33e>
 801112a:	68fb      	ldr	r3, [r7, #12]
 801112c:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 8011130:	68fb      	ldr	r3, [r7, #12]
 8011132:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8011136:	68fb      	ldr	r3, [r7, #12]
 8011138:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 801113c:	f043 0320 	orr.w	r3, r3, #32
 8011140:	b2da      	uxtb	r2, r3
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206

	LEAVE_FF(fp->fs, FR_OK);
 8011148:	2300      	movs	r3, #0
}
 801114a:	4618      	mov	r0, r3
 801114c:	3728      	adds	r7, #40	; 0x28
 801114e:	46bd      	mov	sp, r7
 8011150:	bd80      	pop	{r7, pc}

08011152 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8011152:	b580      	push	{r7, lr}
 8011154:	b086      	sub	sp, #24
 8011156:	af00      	add	r7, sp, #0
 8011158:	6078      	str	r0, [r7, #4]
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 801115a:	6878      	ldr	r0, [r7, #4]
 801115c:	f7ff f9ec 	bl	8010538 <validate>
 8011160:	4603      	mov	r3, r0
 8011162:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8011164:	7dfb      	ldrb	r3, [r7, #23]
 8011166:	2b00      	cmp	r3, #0
 8011168:	f040 80a8 	bne.w	80112bc <f_sync+0x16a>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011172:	f003 0320 	and.w	r3, r3, #32
 8011176:	2b00      	cmp	r3, #0
 8011178:	f000 80a0 	beq.w	80112bc <f_sync+0x16a>
			/* Write-back dirty buffer */
#if !_FS_TINY
			if (fp->flag & FA__DIRTY) {
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011182:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8011186:	2b00      	cmp	r3, #0
 8011188:	d019      	beq.n	80111be <f_sync+0x6c>
				if (disk_write(fp->fs->drv, fp->buf.d8, fp->dsect, 1) != RES_OK)
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8011190:	f893 0201 	ldrb.w	r0, [r3, #513]	; 0x201
 8011194:	6879      	ldr	r1, [r7, #4]
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	f8d3 2218 	ldr.w	r2, [r3, #536]	; 0x218
 801119c:	2301      	movs	r3, #1
 801119e:	f7fd fbd5 	bl	800e94c <disk_write>
 80111a2:	4603      	mov	r3, r0
 80111a4:	2b00      	cmp	r3, #0
 80111a6:	d001      	beq.n	80111ac <f_sync+0x5a>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 80111a8:	2301      	movs	r3, #1
 80111aa:	e088      	b.n	80112be <f_sync+0x16c>
				fp->flag &= ~FA__DIRTY;
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 80111b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80111b6:	b2da      	uxtb	r2, r3
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 80111be:	687b      	ldr	r3, [r7, #4]
 80111c0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80111c4:	687b      	ldr	r3, [r7, #4]
 80111c6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 80111ca:	4619      	mov	r1, r3
 80111cc:	4610      	mov	r0, r2
 80111ce:	f7fd fe70 	bl	800eeb2 <move_window>
 80111d2:	4603      	mov	r3, r0
 80111d4:	75fb      	strb	r3, [r7, #23]
			if (res == FR_OK) {
 80111d6:	7dfb      	ldrb	r3, [r7, #23]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d16f      	bne.n	80112bc <f_sync+0x16a>
				dir = fp->dir_ptr;
 80111dc:	687b      	ldr	r3, [r7, #4]
 80111de:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80111e2:	613b      	str	r3, [r7, #16]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 80111e4:	693b      	ldr	r3, [r7, #16]
 80111e6:	330b      	adds	r3, #11
 80111e8:	781a      	ldrb	r2, [r3, #0]
 80111ea:	693b      	ldr	r3, [r7, #16]
 80111ec:	330b      	adds	r3, #11
 80111ee:	f042 0220 	orr.w	r2, r2, #32
 80111f2:	b2d2      	uxtb	r2, r2
 80111f4:	701a      	strb	r2, [r3, #0]
				ST_DWORD(dir + DIR_FileSize, fp->fsize);	/* Update file size */
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	331c      	adds	r3, #28
 8011200:	b2d2      	uxtb	r2, r2
 8011202:	701a      	strb	r2, [r3, #0]
 8011204:	687b      	ldr	r3, [r7, #4]
 8011206:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801120a:	b29b      	uxth	r3, r3
 801120c:	0a1b      	lsrs	r3, r3, #8
 801120e:	b29a      	uxth	r2, r3
 8011210:	693b      	ldr	r3, [r7, #16]
 8011212:	331d      	adds	r3, #29
 8011214:	b2d2      	uxtb	r2, r2
 8011216:	701a      	strb	r2, [r3, #0]
 8011218:	687b      	ldr	r3, [r7, #4]
 801121a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801121e:	0c1a      	lsrs	r2, r3, #16
 8011220:	693b      	ldr	r3, [r7, #16]
 8011222:	331e      	adds	r3, #30
 8011224:	b2d2      	uxtb	r2, r2
 8011226:	701a      	strb	r2, [r3, #0]
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 801122e:	0e1a      	lsrs	r2, r3, #24
 8011230:	693b      	ldr	r3, [r7, #16]
 8011232:	331f      	adds	r3, #31
 8011234:	b2d2      	uxtb	r2, r2
 8011236:	701a      	strb	r2, [r3, #0]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8011238:	687b      	ldr	r3, [r7, #4]
 801123a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 801123e:	4619      	mov	r1, r3
 8011240:	6938      	ldr	r0, [r7, #16]
 8011242:	f7fe fc27 	bl	800fa94 <st_clust>
				tm = GET_FATTIME();							/* Update updated time */
 8011246:	f7fc f857 	bl	800d2f8 <get_fattime>
 801124a:	60f8      	str	r0, [r7, #12]
				ST_DWORD(dir + DIR_WrtTime, tm);
 801124c:	693b      	ldr	r3, [r7, #16]
 801124e:	3316      	adds	r3, #22
 8011250:	68fa      	ldr	r2, [r7, #12]
 8011252:	b2d2      	uxtb	r2, r2
 8011254:	701a      	strb	r2, [r3, #0]
 8011256:	68fb      	ldr	r3, [r7, #12]
 8011258:	b29b      	uxth	r3, r3
 801125a:	0a1b      	lsrs	r3, r3, #8
 801125c:	b29a      	uxth	r2, r3
 801125e:	693b      	ldr	r3, [r7, #16]
 8011260:	3317      	adds	r3, #23
 8011262:	b2d2      	uxtb	r2, r2
 8011264:	701a      	strb	r2, [r3, #0]
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	0c1a      	lsrs	r2, r3, #16
 801126a:	693b      	ldr	r3, [r7, #16]
 801126c:	3318      	adds	r3, #24
 801126e:	b2d2      	uxtb	r2, r2
 8011270:	701a      	strb	r2, [r3, #0]
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	0e1a      	lsrs	r2, r3, #24
 8011276:	693b      	ldr	r3, [r7, #16]
 8011278:	3319      	adds	r3, #25
 801127a:	b2d2      	uxtb	r2, r2
 801127c:	701a      	strb	r2, [r3, #0]
				ST_WORD(dir + DIR_LstAccDate, 0);
 801127e:	693b      	ldr	r3, [r7, #16]
 8011280:	3312      	adds	r3, #18
 8011282:	2200      	movs	r2, #0
 8011284:	701a      	strb	r2, [r3, #0]
 8011286:	693b      	ldr	r3, [r7, #16]
 8011288:	3313      	adds	r3, #19
 801128a:	2200      	movs	r2, #0
 801128c:	701a      	strb	r2, [r3, #0]
				fp->flag &= ~FA__WRITTEN;
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f893 3206 	ldrb.w	r3, [r3, #518]	; 0x206
 8011294:	f023 0320 	bic.w	r3, r3, #32
 8011298:	b2da      	uxtb	r2, r3
 801129a:	687b      	ldr	r3, [r7, #4]
 801129c:	f883 2206 	strb.w	r2, [r3, #518]	; 0x206
				fp->fs->wflag = 1;
 80112a0:	687b      	ldr	r3, [r7, #4]
 80112a2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80112a6:	2201      	movs	r2, #1
 80112a8:	f883 2204 	strb.w	r2, [r3, #516]	; 0x204
				res = sync_fs(fp->fs);
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80112b2:	4618      	mov	r0, r3
 80112b4:	f7fd fe2b 	bl	800ef0e <sync_fs>
 80112b8:	4603      	mov	r3, r0
 80112ba:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	LEAVE_FF(fp->fs, res);
 80112bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80112be:	4618      	mov	r0, r3
 80112c0:	3718      	adds	r7, #24
 80112c2:	46bd      	mov	sp, r7
 80112c4:	bd80      	pop	{r7, pc}

080112c6 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 80112c6:	b580      	push	{r7, lr}
 80112c8:	b084      	sub	sp, #16
 80112ca:	af00      	add	r7, sp, #0
 80112cc:	6078      	str	r0, [r7, #4]
	FRESULT res;


#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 80112ce:	6878      	ldr	r0, [r7, #4]
 80112d0:	f7ff ff3f 	bl	8011152 <f_sync>
 80112d4:	4603      	mov	r3, r0
 80112d6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80112d8:	7bfb      	ldrb	r3, [r7, #15]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d116      	bne.n	801130c <f_close+0x46>
#endif
	{
		res = validate(fp);				/* Lock volume */
 80112de:	6878      	ldr	r0, [r7, #4]
 80112e0:	f7ff f92a 	bl	8010538 <validate>
 80112e4:	4603      	mov	r3, r0
 80112e6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80112e8:	7bfb      	ldrb	r3, [r7, #15]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d10e      	bne.n	801130c <f_close+0x46>
#if _FS_REENTRANT
			FATFS *fs = fp->fs;
#endif
#if _FS_LOCK
			res = dec_lock(fp->lockid);	/* Decrement file open counter */
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	f8d3 3228 	ldr.w	r3, [r3, #552]	; 0x228
 80112f4:	4618      	mov	r0, r3
 80112f6:	f7fd fd25 	bl	800ed44 <dec_lock>
 80112fa:	4603      	mov	r3, r0
 80112fc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80112fe:	7bfb      	ldrb	r3, [r7, #15]
 8011300:	2b00      	cmp	r3, #0
 8011302:	d103      	bne.n	801130c <f_close+0x46>
#endif
				fp->fs = 0;				/* Invalidate file object */
 8011304:	687b      	ldr	r3, [r7, #4]
 8011306:	2200      	movs	r2, #0
 8011308:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 801130c:	7bfb      	ldrb	r3, [r7, #15]
}
 801130e:	4618      	mov	r0, r3
 8011310:	3710      	adds	r7, #16
 8011312:	46bd      	mov	sp, r7
 8011314:	bd80      	pop	{r7, pc}
	...

08011318 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011318:	b480      	push	{r7}
 801131a:	b087      	sub	sp, #28
 801131c:	af00      	add	r7, sp, #0
 801131e:	60f8      	str	r0, [r7, #12]
 8011320:	60b9      	str	r1, [r7, #8]
 8011322:	4613      	mov	r3, r2
 8011324:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011326:	2301      	movs	r3, #1
 8011328:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 801132a:	2300      	movs	r3, #0
 801132c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 801132e:	4b1e      	ldr	r3, [pc, #120]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011330:	7a5b      	ldrb	r3, [r3, #9]
 8011332:	b2db      	uxtb	r3, r3
 8011334:	2b01      	cmp	r3, #1
 8011336:	d831      	bhi.n	801139c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8011338:	4b1b      	ldr	r3, [pc, #108]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 801133a:	7a5b      	ldrb	r3, [r3, #9]
 801133c:	b2db      	uxtb	r3, r3
 801133e:	461a      	mov	r2, r3
 8011340:	4b19      	ldr	r3, [pc, #100]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011342:	2100      	movs	r1, #0
 8011344:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8011346:	4b18      	ldr	r3, [pc, #96]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011348:	7a5b      	ldrb	r3, [r3, #9]
 801134a:	b2db      	uxtb	r3, r3
 801134c:	4a16      	ldr	r2, [pc, #88]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 801134e:	009b      	lsls	r3, r3, #2
 8011350:	4413      	add	r3, r2
 8011352:	68fa      	ldr	r2, [r7, #12]
 8011354:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8011356:	4b14      	ldr	r3, [pc, #80]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011358:	7a5b      	ldrb	r3, [r3, #9]
 801135a:	b2db      	uxtb	r3, r3
 801135c:	461a      	mov	r2, r3
 801135e:	4b12      	ldr	r3, [pc, #72]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011360:	4413      	add	r3, r2
 8011362:	79fa      	ldrb	r2, [r7, #7]
 8011364:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8011366:	4b10      	ldr	r3, [pc, #64]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011368:	7a5b      	ldrb	r3, [r3, #9]
 801136a:	b2db      	uxtb	r3, r3
 801136c:	1c5a      	adds	r2, r3, #1
 801136e:	b2d1      	uxtb	r1, r2
 8011370:	4a0d      	ldr	r2, [pc, #52]	; (80113a8 <FATFS_LinkDriverEx+0x90>)
 8011372:	7251      	strb	r1, [r2, #9]
 8011374:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8011376:	7dbb      	ldrb	r3, [r7, #22]
 8011378:	3330      	adds	r3, #48	; 0x30
 801137a:	b2da      	uxtb	r2, r3
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	3301      	adds	r3, #1
 8011384:	223a      	movs	r2, #58	; 0x3a
 8011386:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	3302      	adds	r3, #2
 801138c:	222f      	movs	r2, #47	; 0x2f
 801138e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	3303      	adds	r3, #3
 8011394:	2200      	movs	r2, #0
 8011396:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011398:	2300      	movs	r3, #0
 801139a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 801139c:	7dfb      	ldrb	r3, [r7, #23]
}
 801139e:	4618      	mov	r0, r3
 80113a0:	371c      	adds	r7, #28
 80113a2:	46bd      	mov	sp, r7
 80113a4:	bc80      	pop	{r7}
 80113a6:	4770      	bx	lr
 80113a8:	20000e8c 	.word	0x20000e8c

080113ac <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80113ac:	b580      	push	{r7, lr}
 80113ae:	b082      	sub	sp, #8
 80113b0:	af00      	add	r7, sp, #0
 80113b2:	6078      	str	r0, [r7, #4]
 80113b4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80113b6:	2200      	movs	r2, #0
 80113b8:	6839      	ldr	r1, [r7, #0]
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f7ff ffac 	bl	8011318 <FATFS_LinkDriverEx>
 80113c0:	4603      	mov	r3, r0
}
 80113c2:	4618      	mov	r0, r3
 80113c4:	3708      	adds	r7, #8
 80113c6:	46bd      	mov	sp, r7
 80113c8:	bd80      	pop	{r7, pc}
	...

080113cc <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80113cc:	b580      	push	{r7, lr}
 80113ce:	b082      	sub	sp, #8
 80113d0:	af00      	add	r7, sp, #0
 80113d2:	4603      	mov	r3, r0
 80113d4:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 80113d6:	4b0b      	ldr	r3, [pc, #44]	; (8011404 <SD_initialize+0x38>)
 80113d8:	2201      	movs	r2, #1
 80113da:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 80113dc:	f7fb ff94 	bl	800d308 <BSP_SD_Init>
 80113e0:	4603      	mov	r3, r0
 80113e2:	2b00      	cmp	r3, #0
 80113e4:	d107      	bne.n	80113f6 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 80113e6:	4b07      	ldr	r3, [pc, #28]	; (8011404 <SD_initialize+0x38>)
 80113e8:	781b      	ldrb	r3, [r3, #0]
 80113ea:	b2db      	uxtb	r3, r3
 80113ec:	f023 0301 	bic.w	r3, r3, #1
 80113f0:	b2da      	uxtb	r2, r3
 80113f2:	4b04      	ldr	r3, [pc, #16]	; (8011404 <SD_initialize+0x38>)
 80113f4:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 80113f6:	4b03      	ldr	r3, [pc, #12]	; (8011404 <SD_initialize+0x38>)
 80113f8:	781b      	ldrb	r3, [r3, #0]
 80113fa:	b2db      	uxtb	r3, r3
}
 80113fc:	4618      	mov	r0, r3
 80113fe:	3708      	adds	r7, #8
 8011400:	46bd      	mov	sp, r7
 8011402:	bd80      	pop	{r7, pc}
 8011404:	20000117 	.word	0x20000117

08011408 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 8011408:	b580      	push	{r7, lr}
 801140a:	b082      	sub	sp, #8
 801140c:	af00      	add	r7, sp, #0
 801140e:	4603      	mov	r3, r0
 8011410:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 8011412:	4b0b      	ldr	r3, [pc, #44]	; (8011440 <SD_status+0x38>)
 8011414:	2201      	movs	r2, #1
 8011416:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8011418:	f7fb ffd8 	bl	800d3cc <BSP_SD_GetCardState>
 801141c:	4603      	mov	r3, r0
 801141e:	2b00      	cmp	r3, #0
 8011420:	d107      	bne.n	8011432 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 8011422:	4b07      	ldr	r3, [pc, #28]	; (8011440 <SD_status+0x38>)
 8011424:	781b      	ldrb	r3, [r3, #0]
 8011426:	b2db      	uxtb	r3, r3
 8011428:	f023 0301 	bic.w	r3, r3, #1
 801142c:	b2da      	uxtb	r2, r3
 801142e:	4b04      	ldr	r3, [pc, #16]	; (8011440 <SD_status+0x38>)
 8011430:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 8011432:	4b03      	ldr	r3, [pc, #12]	; (8011440 <SD_status+0x38>)
 8011434:	781b      	ldrb	r3, [r3, #0]
 8011436:	b2db      	uxtb	r3, r3
}
 8011438:	4618      	mov	r0, r3
 801143a:	3708      	adds	r7, #8
 801143c:	46bd      	mov	sp, r7
 801143e:	bd80      	pop	{r7, pc}
 8011440:	20000117 	.word	0x20000117

08011444 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8011444:	b580      	push	{r7, lr}
 8011446:	b086      	sub	sp, #24
 8011448:	af00      	add	r7, sp, #0
 801144a:	60b9      	str	r1, [r7, #8]
 801144c:	607a      	str	r2, [r7, #4]
 801144e:	603b      	str	r3, [r7, #0]
 8011450:	4603      	mov	r3, r0
 8011452:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 8011454:	2301      	movs	r3, #1
 8011456:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 8011458:	4b0f      	ldr	r3, [pc, #60]	; (8011498 <SD_read+0x54>)
 801145a:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 801145c:	4b0f      	ldr	r3, [pc, #60]	; (801149c <SD_read+0x58>)
 801145e:	683a      	ldr	r2, [r7, #0]
 8011460:	6879      	ldr	r1, [r7, #4]
 8011462:	68b8      	ldr	r0, [r7, #8]
 8011464:	f7fb ff76 	bl	800d354 <BSP_SD_ReadBlocks>
 8011468:	4603      	mov	r3, r0
 801146a:	2b00      	cmp	r3, #0
 801146c:	d10e      	bne.n	801148c <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 801146e:	e006      	b.n	801147e <SD_read+0x3a>
    {
      if (timeout-- == 0)
 8011470:	693b      	ldr	r3, [r7, #16]
 8011472:	1e5a      	subs	r2, r3, #1
 8011474:	613a      	str	r2, [r7, #16]
 8011476:	2b00      	cmp	r3, #0
 8011478:	d101      	bne.n	801147e <SD_read+0x3a>
      {
        return RES_ERROR;
 801147a:	2301      	movs	r3, #1
 801147c:	e007      	b.n	801148e <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 801147e:	f7fb ffa5 	bl	800d3cc <BSP_SD_GetCardState>
 8011482:	4603      	mov	r3, r0
 8011484:	2b00      	cmp	r3, #0
 8011486:	d1f3      	bne.n	8011470 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 8011488:	2300      	movs	r3, #0
 801148a:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 801148c:	7dfb      	ldrb	r3, [r7, #23]
}
 801148e:	4618      	mov	r0, r3
 8011490:	3718      	adds	r7, #24
 8011492:	46bd      	mov	sp, r7
 8011494:	bd80      	pop	{r7, pc}
 8011496:	bf00      	nop
 8011498:	000186a0 	.word	0x000186a0
 801149c:	05f5e100 	.word	0x05f5e100

080114a0 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 80114a0:	b580      	push	{r7, lr}
 80114a2:	b086      	sub	sp, #24
 80114a4:	af00      	add	r7, sp, #0
 80114a6:	60b9      	str	r1, [r7, #8]
 80114a8:	607a      	str	r2, [r7, #4]
 80114aa:	603b      	str	r3, [r7, #0]
 80114ac:	4603      	mov	r3, r0
 80114ae:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 80114b0:	2301      	movs	r3, #1
 80114b2:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 80114b4:	4b0f      	ldr	r3, [pc, #60]	; (80114f4 <SD_write+0x54>)
 80114b6:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 80114b8:	4b0f      	ldr	r3, [pc, #60]	; (80114f8 <SD_write+0x58>)
 80114ba:	683a      	ldr	r2, [r7, #0]
 80114bc:	6879      	ldr	r1, [r7, #4]
 80114be:	68b8      	ldr	r0, [r7, #8]
 80114c0:	f7fb ff66 	bl	800d390 <BSP_SD_WriteBlocks>
 80114c4:	4603      	mov	r3, r0
 80114c6:	2b00      	cmp	r3, #0
 80114c8:	d10e      	bne.n	80114e8 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 80114ca:	e006      	b.n	80114da <SD_write+0x3a>
    {
      if (timeout-- == 0)
 80114cc:	693b      	ldr	r3, [r7, #16]
 80114ce:	1e5a      	subs	r2, r3, #1
 80114d0:	613a      	str	r2, [r7, #16]
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d101      	bne.n	80114da <SD_write+0x3a>
      {
        return RES_ERROR;
 80114d6:	2301      	movs	r3, #1
 80114d8:	e007      	b.n	80114ea <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 80114da:	f7fb ff77 	bl	800d3cc <BSP_SD_GetCardState>
 80114de:	4603      	mov	r3, r0
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d1f3      	bne.n	80114cc <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 80114e4:	2300      	movs	r3, #0
 80114e6:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 80114e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80114ea:	4618      	mov	r0, r3
 80114ec:	3718      	adds	r7, #24
 80114ee:	46bd      	mov	sp, r7
 80114f0:	bd80      	pop	{r7, pc}
 80114f2:	bf00      	nop
 80114f4:	000186a0 	.word	0x000186a0
 80114f8:	05f5e100 	.word	0x05f5e100

080114fc <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b08c      	sub	sp, #48	; 0x30
 8011500:	af00      	add	r7, sp, #0
 8011502:	4603      	mov	r3, r0
 8011504:	603a      	str	r2, [r7, #0]
 8011506:	71fb      	strb	r3, [r7, #7]
 8011508:	460b      	mov	r3, r1
 801150a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 801150c:	2301      	movs	r3, #1
 801150e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8011512:	4b24      	ldr	r3, [pc, #144]	; (80115a4 <SD_ioctl+0xa8>)
 8011514:	781b      	ldrb	r3, [r3, #0]
 8011516:	b2db      	uxtb	r3, r3
 8011518:	f003 0301 	and.w	r3, r3, #1
 801151c:	2b00      	cmp	r3, #0
 801151e:	d001      	beq.n	8011524 <SD_ioctl+0x28>
 8011520:	2303      	movs	r3, #3
 8011522:	e03b      	b.n	801159c <SD_ioctl+0xa0>
  
  switch (cmd)
 8011524:	79bb      	ldrb	r3, [r7, #6]
 8011526:	2b03      	cmp	r3, #3
 8011528:	d833      	bhi.n	8011592 <SD_ioctl+0x96>
 801152a:	a201      	add	r2, pc, #4	; (adr r2, 8011530 <SD_ioctl+0x34>)
 801152c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011530:	08011541 	.word	0x08011541
 8011534:	08011549 	.word	0x08011549
 8011538:	08011561 	.word	0x08011561
 801153c:	0801157b 	.word	0x0801157b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8011540:	2300      	movs	r3, #0
 8011542:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011546:	e027      	b.n	8011598 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8011548:	f107 030c 	add.w	r3, r7, #12
 801154c:	4618      	mov	r0, r3
 801154e:	f7fb ff4d 	bl	800d3ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8011552:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8011558:	2300      	movs	r3, #0
 801155a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 801155e:	e01b      	b.n	8011598 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8011560:	f107 030c 	add.w	r3, r7, #12
 8011564:	4618      	mov	r0, r3
 8011566:	f7fb ff41 	bl	800d3ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 801156a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801156c:	b29a      	uxth	r2, r3
 801156e:	683b      	ldr	r3, [r7, #0]
 8011570:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8011572:	2300      	movs	r3, #0
 8011574:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011578:	e00e      	b.n	8011598 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 801157a:	f107 030c 	add.w	r3, r7, #12
 801157e:	4618      	mov	r0, r3
 8011580:	f7fb ff34 	bl	800d3ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 8011584:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011586:	683b      	ldr	r3, [r7, #0]
 8011588:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 801158a:	2300      	movs	r3, #0
 801158c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 8011590:	e002      	b.n	8011598 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 8011592:	2304      	movs	r3, #4
 8011594:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 8011598:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801159c:	4618      	mov	r0, r3
 801159e:	3730      	adds	r7, #48	; 0x30
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	20000117 	.word	0x20000117

080115a8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 80115ac:	2200      	movs	r2, #0
 80115ae:	490e      	ldr	r1, [pc, #56]	; (80115e8 <MX_USB_DEVICE_Init+0x40>)
 80115b0:	480e      	ldr	r0, [pc, #56]	; (80115ec <MX_USB_DEVICE_Init+0x44>)
 80115b2:	f7fc f8ef 	bl	800d794 <USBD_Init>
 80115b6:	4603      	mov	r3, r0
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d001      	beq.n	80115c0 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 80115bc:	f7f1 fe30 	bl	8003220 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_HID) != USBD_OK)
 80115c0:	490b      	ldr	r1, [pc, #44]	; (80115f0 <MX_USB_DEVICE_Init+0x48>)
 80115c2:	480a      	ldr	r0, [pc, #40]	; (80115ec <MX_USB_DEVICE_Init+0x44>)
 80115c4:	f7fc f911 	bl	800d7ea <USBD_RegisterClass>
 80115c8:	4603      	mov	r3, r0
 80115ca:	2b00      	cmp	r3, #0
 80115cc:	d001      	beq.n	80115d2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80115ce:	f7f1 fe27 	bl	8003220 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80115d2:	4806      	ldr	r0, [pc, #24]	; (80115ec <MX_USB_DEVICE_Init+0x44>)
 80115d4:	f7fc f922 	bl	800d81c <USBD_Start>
 80115d8:	4603      	mov	r3, r0
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d001      	beq.n	80115e2 <MX_USB_DEVICE_Init+0x3a>
  {
    Error_Handler();
 80115de:	f7f1 fe1f 	bl	8003220 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80115e2:	bf00      	nop
 80115e4:	bd80      	pop	{r7, pc}
 80115e6:	bf00      	nop
 80115e8:	20000118 	.word	0x20000118
 80115ec:	20000e98 	.word	0x20000e98
 80115f0:	2000001c 	.word	0x2000001c

080115f4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80115f4:	b480      	push	{r7}
 80115f6:	b083      	sub	sp, #12
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	4603      	mov	r3, r0
 80115fc:	6039      	str	r1, [r7, #0]
 80115fe:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8011600:	683b      	ldr	r3, [r7, #0]
 8011602:	2212      	movs	r2, #18
 8011604:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8011606:	4b03      	ldr	r3, [pc, #12]	; (8011614 <USBD_FS_DeviceDescriptor+0x20>)
}
 8011608:	4618      	mov	r0, r3
 801160a:	370c      	adds	r7, #12
 801160c:	46bd      	mov	sp, r7
 801160e:	bc80      	pop	{r7}
 8011610:	4770      	bx	lr
 8011612:	bf00      	nop
 8011614:	20000134 	.word	0x20000134

08011618 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011618:	b480      	push	{r7}
 801161a:	b083      	sub	sp, #12
 801161c:	af00      	add	r7, sp, #0
 801161e:	4603      	mov	r3, r0
 8011620:	6039      	str	r1, [r7, #0]
 8011622:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	2204      	movs	r2, #4
 8011628:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801162a:	4b03      	ldr	r3, [pc, #12]	; (8011638 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 801162c:	4618      	mov	r0, r3
 801162e:	370c      	adds	r7, #12
 8011630:	46bd      	mov	sp, r7
 8011632:	bc80      	pop	{r7}
 8011634:	4770      	bx	lr
 8011636:	bf00      	nop
 8011638:	20000148 	.word	0x20000148

0801163c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801163c:	b580      	push	{r7, lr}
 801163e:	b082      	sub	sp, #8
 8011640:	af00      	add	r7, sp, #0
 8011642:	4603      	mov	r3, r0
 8011644:	6039      	str	r1, [r7, #0]
 8011646:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011648:	79fb      	ldrb	r3, [r7, #7]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d105      	bne.n	801165a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801164e:	683a      	ldr	r2, [r7, #0]
 8011650:	4907      	ldr	r1, [pc, #28]	; (8011670 <USBD_FS_ProductStrDescriptor+0x34>)
 8011652:	4808      	ldr	r0, [pc, #32]	; (8011674 <USBD_FS_ProductStrDescriptor+0x38>)
 8011654:	f7fd f85a 	bl	800e70c <USBD_GetString>
 8011658:	e004      	b.n	8011664 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 801165a:	683a      	ldr	r2, [r7, #0]
 801165c:	4904      	ldr	r1, [pc, #16]	; (8011670 <USBD_FS_ProductStrDescriptor+0x34>)
 801165e:	4805      	ldr	r0, [pc, #20]	; (8011674 <USBD_FS_ProductStrDescriptor+0x38>)
 8011660:	f7fd f854 	bl	800e70c <USBD_GetString>
  }
  return USBD_StrDesc;
 8011664:	4b02      	ldr	r3, [pc, #8]	; (8011670 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8011666:	4618      	mov	r0, r3
 8011668:	3708      	adds	r7, #8
 801166a:	46bd      	mov	sp, r7
 801166c:	bd80      	pop	{r7, pc}
 801166e:	bf00      	nop
 8011670:	2000115c 	.word	0x2000115c
 8011674:	08014f18 	.word	0x08014f18

08011678 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011678:	b580      	push	{r7, lr}
 801167a:	b082      	sub	sp, #8
 801167c:	af00      	add	r7, sp, #0
 801167e:	4603      	mov	r3, r0
 8011680:	6039      	str	r1, [r7, #0]
 8011682:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8011684:	683a      	ldr	r2, [r7, #0]
 8011686:	4904      	ldr	r1, [pc, #16]	; (8011698 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8011688:	4804      	ldr	r0, [pc, #16]	; (801169c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 801168a:	f7fd f83f 	bl	800e70c <USBD_GetString>
  return USBD_StrDesc;
 801168e:	4b02      	ldr	r3, [pc, #8]	; (8011698 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8011690:	4618      	mov	r0, r3
 8011692:	3708      	adds	r7, #8
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}
 8011698:	2000115c 	.word	0x2000115c
 801169c:	08014f30 	.word	0x08014f30

080116a0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b082      	sub	sp, #8
 80116a4:	af00      	add	r7, sp, #0
 80116a6:	4603      	mov	r3, r0
 80116a8:	6039      	str	r1, [r7, #0]
 80116aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80116ac:	683b      	ldr	r3, [r7, #0]
 80116ae:	221a      	movs	r2, #26
 80116b0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80116b2:	f000 f843 	bl	801173c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80116b6:	4b02      	ldr	r3, [pc, #8]	; (80116c0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80116b8:	4618      	mov	r0, r3
 80116ba:	3708      	adds	r7, #8
 80116bc:	46bd      	mov	sp, r7
 80116be:	bd80      	pop	{r7, pc}
 80116c0:	2000014c 	.word	0x2000014c

080116c4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b082      	sub	sp, #8
 80116c8:	af00      	add	r7, sp, #0
 80116ca:	4603      	mov	r3, r0
 80116cc:	6039      	str	r1, [r7, #0]
 80116ce:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80116d0:	79fb      	ldrb	r3, [r7, #7]
 80116d2:	2b00      	cmp	r3, #0
 80116d4:	d105      	bne.n	80116e2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80116d6:	683a      	ldr	r2, [r7, #0]
 80116d8:	4907      	ldr	r1, [pc, #28]	; (80116f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80116da:	4808      	ldr	r0, [pc, #32]	; (80116fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80116dc:	f7fd f816 	bl	800e70c <USBD_GetString>
 80116e0:	e004      	b.n	80116ec <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80116e2:	683a      	ldr	r2, [r7, #0]
 80116e4:	4904      	ldr	r1, [pc, #16]	; (80116f8 <USBD_FS_ConfigStrDescriptor+0x34>)
 80116e6:	4805      	ldr	r0, [pc, #20]	; (80116fc <USBD_FS_ConfigStrDescriptor+0x38>)
 80116e8:	f7fd f810 	bl	800e70c <USBD_GetString>
  }
  return USBD_StrDesc;
 80116ec:	4b02      	ldr	r3, [pc, #8]	; (80116f8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80116ee:	4618      	mov	r0, r3
 80116f0:	3708      	adds	r7, #8
 80116f2:	46bd      	mov	sp, r7
 80116f4:	bd80      	pop	{r7, pc}
 80116f6:	bf00      	nop
 80116f8:	2000115c 	.word	0x2000115c
 80116fc:	08014f44 	.word	0x08014f44

08011700 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011700:	b580      	push	{r7, lr}
 8011702:	b082      	sub	sp, #8
 8011704:	af00      	add	r7, sp, #0
 8011706:	4603      	mov	r3, r0
 8011708:	6039      	str	r1, [r7, #0]
 801170a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801170c:	79fb      	ldrb	r3, [r7, #7]
 801170e:	2b00      	cmp	r3, #0
 8011710:	d105      	bne.n	801171e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011712:	683a      	ldr	r2, [r7, #0]
 8011714:	4907      	ldr	r1, [pc, #28]	; (8011734 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011716:	4808      	ldr	r0, [pc, #32]	; (8011738 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011718:	f7fc fff8 	bl	800e70c <USBD_GetString>
 801171c:	e004      	b.n	8011728 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801171e:	683a      	ldr	r2, [r7, #0]
 8011720:	4904      	ldr	r1, [pc, #16]	; (8011734 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011722:	4805      	ldr	r0, [pc, #20]	; (8011738 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011724:	f7fc fff2 	bl	800e70c <USBD_GetString>
  }
  return USBD_StrDesc;
 8011728:	4b02      	ldr	r3, [pc, #8]	; (8011734 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801172a:	4618      	mov	r0, r3
 801172c:	3708      	adds	r7, #8
 801172e:	46bd      	mov	sp, r7
 8011730:	bd80      	pop	{r7, pc}
 8011732:	bf00      	nop
 8011734:	2000115c 	.word	0x2000115c
 8011738:	08014f50 	.word	0x08014f50

0801173c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801173c:	b580      	push	{r7, lr}
 801173e:	b084      	sub	sp, #16
 8011740:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011742:	4b0f      	ldr	r3, [pc, #60]	; (8011780 <Get_SerialNum+0x44>)
 8011744:	681b      	ldr	r3, [r3, #0]
 8011746:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8011748:	4b0e      	ldr	r3, [pc, #56]	; (8011784 <Get_SerialNum+0x48>)
 801174a:	681b      	ldr	r3, [r3, #0]
 801174c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801174e:	4b0e      	ldr	r3, [pc, #56]	; (8011788 <Get_SerialNum+0x4c>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011754:	68fa      	ldr	r2, [r7, #12]
 8011756:	687b      	ldr	r3, [r7, #4]
 8011758:	4413      	add	r3, r2
 801175a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801175c:	68fb      	ldr	r3, [r7, #12]
 801175e:	2b00      	cmp	r3, #0
 8011760:	d009      	beq.n	8011776 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011762:	2208      	movs	r2, #8
 8011764:	4909      	ldr	r1, [pc, #36]	; (801178c <Get_SerialNum+0x50>)
 8011766:	68f8      	ldr	r0, [r7, #12]
 8011768:	f000 f814 	bl	8011794 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801176c:	2204      	movs	r2, #4
 801176e:	4908      	ldr	r1, [pc, #32]	; (8011790 <Get_SerialNum+0x54>)
 8011770:	68b8      	ldr	r0, [r7, #8]
 8011772:	f000 f80f 	bl	8011794 <IntToUnicode>
  }
}
 8011776:	bf00      	nop
 8011778:	3710      	adds	r7, #16
 801177a:	46bd      	mov	sp, r7
 801177c:	bd80      	pop	{r7, pc}
 801177e:	bf00      	nop
 8011780:	1ffff7e8 	.word	0x1ffff7e8
 8011784:	1ffff7ec 	.word	0x1ffff7ec
 8011788:	1ffff7f0 	.word	0x1ffff7f0
 801178c:	2000014e 	.word	0x2000014e
 8011790:	2000015e 	.word	0x2000015e

08011794 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8011794:	b480      	push	{r7}
 8011796:	b087      	sub	sp, #28
 8011798:	af00      	add	r7, sp, #0
 801179a:	60f8      	str	r0, [r7, #12]
 801179c:	60b9      	str	r1, [r7, #8]
 801179e:	4613      	mov	r3, r2
 80117a0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80117a2:	2300      	movs	r3, #0
 80117a4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80117a6:	2300      	movs	r3, #0
 80117a8:	75fb      	strb	r3, [r7, #23]
 80117aa:	e027      	b.n	80117fc <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	0f1b      	lsrs	r3, r3, #28
 80117b0:	2b09      	cmp	r3, #9
 80117b2:	d80b      	bhi.n	80117cc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	0f1b      	lsrs	r3, r3, #28
 80117b8:	b2da      	uxtb	r2, r3
 80117ba:	7dfb      	ldrb	r3, [r7, #23]
 80117bc:	005b      	lsls	r3, r3, #1
 80117be:	4619      	mov	r1, r3
 80117c0:	68bb      	ldr	r3, [r7, #8]
 80117c2:	440b      	add	r3, r1
 80117c4:	3230      	adds	r2, #48	; 0x30
 80117c6:	b2d2      	uxtb	r2, r2
 80117c8:	701a      	strb	r2, [r3, #0]
 80117ca:	e00a      	b.n	80117e2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	0f1b      	lsrs	r3, r3, #28
 80117d0:	b2da      	uxtb	r2, r3
 80117d2:	7dfb      	ldrb	r3, [r7, #23]
 80117d4:	005b      	lsls	r3, r3, #1
 80117d6:	4619      	mov	r1, r3
 80117d8:	68bb      	ldr	r3, [r7, #8]
 80117da:	440b      	add	r3, r1
 80117dc:	3237      	adds	r2, #55	; 0x37
 80117de:	b2d2      	uxtb	r2, r2
 80117e0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80117e2:	68fb      	ldr	r3, [r7, #12]
 80117e4:	011b      	lsls	r3, r3, #4
 80117e6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80117e8:	7dfb      	ldrb	r3, [r7, #23]
 80117ea:	005b      	lsls	r3, r3, #1
 80117ec:	3301      	adds	r3, #1
 80117ee:	68ba      	ldr	r2, [r7, #8]
 80117f0:	4413      	add	r3, r2
 80117f2:	2200      	movs	r2, #0
 80117f4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80117f6:	7dfb      	ldrb	r3, [r7, #23]
 80117f8:	3301      	adds	r3, #1
 80117fa:	75fb      	strb	r3, [r7, #23]
 80117fc:	7dfa      	ldrb	r2, [r7, #23]
 80117fe:	79fb      	ldrb	r3, [r7, #7]
 8011800:	429a      	cmp	r2, r3
 8011802:	d3d3      	bcc.n	80117ac <IntToUnicode+0x18>
  }
}
 8011804:	bf00      	nop
 8011806:	bf00      	nop
 8011808:	371c      	adds	r7, #28
 801180a:	46bd      	mov	sp, r7
 801180c:	bc80      	pop	{r7}
 801180e:	4770      	bx	lr

08011810 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b084      	sub	sp, #16
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	681b      	ldr	r3, [r3, #0]
 801181c:	4a0d      	ldr	r2, [pc, #52]	; (8011854 <HAL_PCD_MspInit+0x44>)
 801181e:	4293      	cmp	r3, r2
 8011820:	d113      	bne.n	801184a <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8011822:	4b0d      	ldr	r3, [pc, #52]	; (8011858 <HAL_PCD_MspInit+0x48>)
 8011824:	69db      	ldr	r3, [r3, #28]
 8011826:	4a0c      	ldr	r2, [pc, #48]	; (8011858 <HAL_PCD_MspInit+0x48>)
 8011828:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 801182c:	61d3      	str	r3, [r2, #28]
 801182e:	4b0a      	ldr	r3, [pc, #40]	; (8011858 <HAL_PCD_MspInit+0x48>)
 8011830:	69db      	ldr	r3, [r3, #28]
 8011832:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8011836:	60fb      	str	r3, [r7, #12]
 8011838:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 801183a:	2200      	movs	r2, #0
 801183c:	2100      	movs	r1, #0
 801183e:	2014      	movs	r0, #20
 8011840:	f7f2 fea1 	bl	8004586 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8011844:	2014      	movs	r0, #20
 8011846:	f7f2 feba 	bl	80045be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801184a:	bf00      	nop
 801184c:	3710      	adds	r7, #16
 801184e:	46bd      	mov	sp, r7
 8011850:	bd80      	pop	{r7, pc}
 8011852:	bf00      	nop
 8011854:	40005c00 	.word	0x40005c00
 8011858:	40021000 	.word	0x40021000

0801185c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b082      	sub	sp, #8
 8011860:	af00      	add	r7, sp, #0
 8011862:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011864:	687b      	ldr	r3, [r7, #4]
 8011866:	f8d3 22ec 	ldr.w	r2, [r3, #748]	; 0x2ec
 801186a:	687b      	ldr	r3, [r7, #4]
 801186c:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8011870:	4619      	mov	r1, r3
 8011872:	4610      	mov	r0, r2
 8011874:	f7fc f81a 	bl	800d8ac <USBD_LL_SetupStage>
}
 8011878:	bf00      	nop
 801187a:	3708      	adds	r7, #8
 801187c:	46bd      	mov	sp, r7
 801187e:	bd80      	pop	{r7, pc}

08011880 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011880:	b580      	push	{r7, lr}
 8011882:	b082      	sub	sp, #8
 8011884:	af00      	add	r7, sp, #0
 8011886:	6078      	str	r0, [r7, #4]
 8011888:	460b      	mov	r3, r1
 801188a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801188c:	687b      	ldr	r3, [r7, #4]
 801188e:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 8011892:	78fa      	ldrb	r2, [r7, #3]
 8011894:	6879      	ldr	r1, [r7, #4]
 8011896:	4613      	mov	r3, r2
 8011898:	009b      	lsls	r3, r3, #2
 801189a:	4413      	add	r3, r2
 801189c:	00db      	lsls	r3, r3, #3
 801189e:	440b      	add	r3, r1
 80118a0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80118a4:	681a      	ldr	r2, [r3, #0]
 80118a6:	78fb      	ldrb	r3, [r7, #3]
 80118a8:	4619      	mov	r1, r3
 80118aa:	f7fc f84c 	bl	800d946 <USBD_LL_DataOutStage>
}
 80118ae:	bf00      	nop
 80118b0:	3708      	adds	r7, #8
 80118b2:	46bd      	mov	sp, r7
 80118b4:	bd80      	pop	{r7, pc}

080118b6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80118b6:	b580      	push	{r7, lr}
 80118b8:	b082      	sub	sp, #8
 80118ba:	af00      	add	r7, sp, #0
 80118bc:	6078      	str	r0, [r7, #4]
 80118be:	460b      	mov	r3, r1
 80118c0:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80118c2:	687b      	ldr	r3, [r7, #4]
 80118c4:	f8d3 02ec 	ldr.w	r0, [r3, #748]	; 0x2ec
 80118c8:	78fa      	ldrb	r2, [r7, #3]
 80118ca:	6879      	ldr	r1, [r7, #4]
 80118cc:	4613      	mov	r3, r2
 80118ce:	009b      	lsls	r3, r3, #2
 80118d0:	4413      	add	r3, r2
 80118d2:	00db      	lsls	r3, r3, #3
 80118d4:	440b      	add	r3, r1
 80118d6:	333c      	adds	r3, #60	; 0x3c
 80118d8:	681a      	ldr	r2, [r3, #0]
 80118da:	78fb      	ldrb	r3, [r7, #3]
 80118dc:	4619      	mov	r1, r3
 80118de:	f7fc f8a3 	bl	800da28 <USBD_LL_DataInStage>
}
 80118e2:	bf00      	nop
 80118e4:	3708      	adds	r7, #8
 80118e6:	46bd      	mov	sp, r7
 80118e8:	bd80      	pop	{r7, pc}

080118ea <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80118ea:	b580      	push	{r7, lr}
 80118ec:	b082      	sub	sp, #8
 80118ee:	af00      	add	r7, sp, #0
 80118f0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 80118f8:	4618      	mov	r0, r3
 80118fa:	f7fc f9b3 	bl	800dc64 <USBD_LL_SOF>
}
 80118fe:	bf00      	nop
 8011900:	3708      	adds	r7, #8
 8011902:	46bd      	mov	sp, r7
 8011904:	bd80      	pop	{r7, pc}

08011906 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011906:	b580      	push	{r7, lr}
 8011908:	b084      	sub	sp, #16
 801190a:	af00      	add	r7, sp, #0
 801190c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801190e:	2301      	movs	r3, #1
 8011910:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8011912:	687b      	ldr	r3, [r7, #4]
 8011914:	689b      	ldr	r3, [r3, #8]
 8011916:	2b02      	cmp	r3, #2
 8011918:	d001      	beq.n	801191e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 801191a:	f7f1 fc81 	bl	8003220 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801191e:	687b      	ldr	r3, [r7, #4]
 8011920:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011924:	7bfa      	ldrb	r2, [r7, #15]
 8011926:	4611      	mov	r1, r2
 8011928:	4618      	mov	r0, r3
 801192a:	f7fc f963 	bl	800dbf4 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011934:	4618      	mov	r0, r3
 8011936:	f7fc f91c 	bl	800db72 <USBD_LL_Reset>
}
 801193a:	bf00      	nop
 801193c:	3710      	adds	r7, #16
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}
	...

08011944 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011944:	b580      	push	{r7, lr}
 8011946:	b082      	sub	sp, #8
 8011948:	af00      	add	r7, sp, #0
 801194a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801194c:	687b      	ldr	r3, [r7, #4]
 801194e:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011952:	4618      	mov	r0, r3
 8011954:	f7fc f95d 	bl	800dc12 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	699b      	ldr	r3, [r3, #24]
 801195c:	2b00      	cmp	r3, #0
 801195e:	d005      	beq.n	801196c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011960:	4b04      	ldr	r3, [pc, #16]	; (8011974 <HAL_PCD_SuspendCallback+0x30>)
 8011962:	691b      	ldr	r3, [r3, #16]
 8011964:	4a03      	ldr	r2, [pc, #12]	; (8011974 <HAL_PCD_SuspendCallback+0x30>)
 8011966:	f043 0306 	orr.w	r3, r3, #6
 801196a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801196c:	bf00      	nop
 801196e:	3708      	adds	r7, #8
 8011970:	46bd      	mov	sp, r7
 8011972:	bd80      	pop	{r7, pc}
 8011974:	e000ed00 	.word	0xe000ed00

08011978 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011978:	b580      	push	{r7, lr}
 801197a:	b082      	sub	sp, #8
 801197c:	af00      	add	r7, sp, #0
 801197e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	f8d3 32ec 	ldr.w	r3, [r3, #748]	; 0x2ec
 8011986:	4618      	mov	r0, r3
 8011988:	f7fc f957 	bl	800dc3a <USBD_LL_Resume>
}
 801198c:	bf00      	nop
 801198e:	3708      	adds	r7, #8
 8011990:	46bd      	mov	sp, r7
 8011992:	bd80      	pop	{r7, pc}

08011994 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8011994:	b580      	push	{r7, lr}
 8011996:	b082      	sub	sp, #8
 8011998:	af00      	add	r7, sp, #0
 801199a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 801199c:	4a1f      	ldr	r2, [pc, #124]	; (8011a1c <USBD_LL_Init+0x88>)
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f8c2 32ec 	str.w	r3, [r2, #748]	; 0x2ec
  pdev->pData = &hpcd_USB_FS;
 80119a4:	687b      	ldr	r3, [r7, #4]
 80119a6:	4a1d      	ldr	r2, [pc, #116]	; (8011a1c <USBD_LL_Init+0x88>)
 80119a8:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 80119ac:	4b1b      	ldr	r3, [pc, #108]	; (8011a1c <USBD_LL_Init+0x88>)
 80119ae:	4a1c      	ldr	r2, [pc, #112]	; (8011a20 <USBD_LL_Init+0x8c>)
 80119b0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 80119b2:	4b1a      	ldr	r3, [pc, #104]	; (8011a1c <USBD_LL_Init+0x88>)
 80119b4:	2208      	movs	r2, #8
 80119b6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 80119b8:	4b18      	ldr	r3, [pc, #96]	; (8011a1c <USBD_LL_Init+0x88>)
 80119ba:	2202      	movs	r2, #2
 80119bc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 80119be:	4b17      	ldr	r3, [pc, #92]	; (8011a1c <USBD_LL_Init+0x88>)
 80119c0:	2200      	movs	r2, #0
 80119c2:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 80119c4:	4b15      	ldr	r3, [pc, #84]	; (8011a1c <USBD_LL_Init+0x88>)
 80119c6:	2200      	movs	r2, #0
 80119c8:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 80119ca:	4b14      	ldr	r3, [pc, #80]	; (8011a1c <USBD_LL_Init+0x88>)
 80119cc:	2200      	movs	r2, #0
 80119ce:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 80119d0:	4812      	ldr	r0, [pc, #72]	; (8011a1c <USBD_LL_Init+0x88>)
 80119d2:	f7f3 ff0b 	bl	80057ec <HAL_PCD_Init>
 80119d6:	4603      	mov	r3, r0
 80119d8:	2b00      	cmp	r3, #0
 80119da:	d001      	beq.n	80119e0 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 80119dc:	f7f1 fc20 	bl	8003220 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 80119e0:	687b      	ldr	r3, [r7, #4]
 80119e2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80119e6:	2318      	movs	r3, #24
 80119e8:	2200      	movs	r2, #0
 80119ea:	2100      	movs	r1, #0
 80119ec:	f7f5 fc13 	bl	8007216 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 80119f0:	687b      	ldr	r3, [r7, #4]
 80119f2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80119f6:	2358      	movs	r3, #88	; 0x58
 80119f8:	2200      	movs	r2, #0
 80119fa:	2180      	movs	r1, #128	; 0x80
 80119fc:	f7f5 fc0b 	bl	8007216 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_HID */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x100);
 8011a00:	687b      	ldr	r3, [r7, #4]
 8011a02:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011a06:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011a0a:	2200      	movs	r2, #0
 8011a0c:	2181      	movs	r1, #129	; 0x81
 8011a0e:	f7f5 fc02 	bl	8007216 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_HID */
  return USBD_OK;
 8011a12:	2300      	movs	r3, #0
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3708      	adds	r7, #8
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bd80      	pop	{r7, pc}
 8011a1c:	2000135c 	.word	0x2000135c
 8011a20:	40005c00 	.word	0x40005c00

08011a24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b084      	sub	sp, #16
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a30:	2300      	movs	r3, #0
 8011a32:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011a3a:	4618      	mov	r0, r3
 8011a3c:	f7f3 ffd5 	bl	80059ea <HAL_PCD_Start>
 8011a40:	4603      	mov	r3, r0
 8011a42:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a44:	7bfb      	ldrb	r3, [r7, #15]
 8011a46:	4618      	mov	r0, r3
 8011a48:	f000 f93c 	bl	8011cc4 <USBD_Get_USB_Status>
 8011a4c:	4603      	mov	r3, r0
 8011a4e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a50:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a52:	4618      	mov	r0, r3
 8011a54:	3710      	adds	r7, #16
 8011a56:	46bd      	mov	sp, r7
 8011a58:	bd80      	pop	{r7, pc}

08011a5a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8011a5a:	b580      	push	{r7, lr}
 8011a5c:	b084      	sub	sp, #16
 8011a5e:	af00      	add	r7, sp, #0
 8011a60:	6078      	str	r0, [r7, #4]
 8011a62:	4608      	mov	r0, r1
 8011a64:	4611      	mov	r1, r2
 8011a66:	461a      	mov	r2, r3
 8011a68:	4603      	mov	r3, r0
 8011a6a:	70fb      	strb	r3, [r7, #3]
 8011a6c:	460b      	mov	r3, r1
 8011a6e:	70bb      	strb	r3, [r7, #2]
 8011a70:	4613      	mov	r3, r2
 8011a72:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011a74:	2300      	movs	r3, #0
 8011a76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011a78:	2300      	movs	r3, #0
 8011a7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011a82:	78bb      	ldrb	r3, [r7, #2]
 8011a84:	883a      	ldrh	r2, [r7, #0]
 8011a86:	78f9      	ldrb	r1, [r7, #3]
 8011a88:	f7f4 f92a 	bl	8005ce0 <HAL_PCD_EP_Open>
 8011a8c:	4603      	mov	r3, r0
 8011a8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011a90:	7bfb      	ldrb	r3, [r7, #15]
 8011a92:	4618      	mov	r0, r3
 8011a94:	f000 f916 	bl	8011cc4 <USBD_Get_USB_Status>
 8011a98:	4603      	mov	r3, r0
 8011a9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011a9c:	7bbb      	ldrb	r3, [r7, #14]
}
 8011a9e:	4618      	mov	r0, r3
 8011aa0:	3710      	adds	r7, #16
 8011aa2:	46bd      	mov	sp, r7
 8011aa4:	bd80      	pop	{r7, pc}

08011aa6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011aa6:	b580      	push	{r7, lr}
 8011aa8:	b084      	sub	sp, #16
 8011aaa:	af00      	add	r7, sp, #0
 8011aac:	6078      	str	r0, [r7, #4]
 8011aae:	460b      	mov	r3, r1
 8011ab0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011ab2:	2300      	movs	r3, #0
 8011ab4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8011aba:	687b      	ldr	r3, [r7, #4]
 8011abc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011ac0:	78fa      	ldrb	r2, [r7, #3]
 8011ac2:	4611      	mov	r1, r2
 8011ac4:	4618      	mov	r0, r3
 8011ac6:	f7f4 f968 	bl	8005d9a <HAL_PCD_EP_Close>
 8011aca:	4603      	mov	r3, r0
 8011acc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011ace:	7bfb      	ldrb	r3, [r7, #15]
 8011ad0:	4618      	mov	r0, r3
 8011ad2:	f000 f8f7 	bl	8011cc4 <USBD_Get_USB_Status>
 8011ad6:	4603      	mov	r3, r0
 8011ad8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011ada:	7bbb      	ldrb	r3, [r7, #14]
}
 8011adc:	4618      	mov	r0, r3
 8011ade:	3710      	adds	r7, #16
 8011ae0:	46bd      	mov	sp, r7
 8011ae2:	bd80      	pop	{r7, pc}

08011ae4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011ae4:	b580      	push	{r7, lr}
 8011ae6:	b084      	sub	sp, #16
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	6078      	str	r0, [r7, #4]
 8011aec:	460b      	mov	r3, r1
 8011aee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011af0:	2300      	movs	r3, #0
 8011af2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011af4:	2300      	movs	r3, #0
 8011af6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011af8:	687b      	ldr	r3, [r7, #4]
 8011afa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011afe:	78fa      	ldrb	r2, [r7, #3]
 8011b00:	4611      	mov	r1, r2
 8011b02:	4618      	mov	r0, r3
 8011b04:	f7f4 f9f9 	bl	8005efa <HAL_PCD_EP_SetStall>
 8011b08:	4603      	mov	r3, r0
 8011b0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b0c:	7bfb      	ldrb	r3, [r7, #15]
 8011b0e:	4618      	mov	r0, r3
 8011b10:	f000 f8d8 	bl	8011cc4 <USBD_Get_USB_Status>
 8011b14:	4603      	mov	r3, r0
 8011b16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b18:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	3710      	adds	r7, #16
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}

08011b22 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011b22:	b580      	push	{r7, lr}
 8011b24:	b084      	sub	sp, #16
 8011b26:	af00      	add	r7, sp, #0
 8011b28:	6078      	str	r0, [r7, #4]
 8011b2a:	460b      	mov	r3, r1
 8011b2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011b2e:	2300      	movs	r3, #0
 8011b30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011b32:	2300      	movs	r3, #0
 8011b34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011b36:	687b      	ldr	r3, [r7, #4]
 8011b38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011b3c:	78fa      	ldrb	r2, [r7, #3]
 8011b3e:	4611      	mov	r1, r2
 8011b40:	4618      	mov	r0, r3
 8011b42:	f7f4 fa3a 	bl	8005fba <HAL_PCD_EP_ClrStall>
 8011b46:	4603      	mov	r3, r0
 8011b48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011b4a:	7bfb      	ldrb	r3, [r7, #15]
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	f000 f8b9 	bl	8011cc4 <USBD_Get_USB_Status>
 8011b52:	4603      	mov	r3, r0
 8011b54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011b56:	7bbb      	ldrb	r3, [r7, #14]
}
 8011b58:	4618      	mov	r0, r3
 8011b5a:	3710      	adds	r7, #16
 8011b5c:	46bd      	mov	sp, r7
 8011b5e:	bd80      	pop	{r7, pc}

08011b60 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011b60:	b480      	push	{r7}
 8011b62:	b085      	sub	sp, #20
 8011b64:	af00      	add	r7, sp, #0
 8011b66:	6078      	str	r0, [r7, #4]
 8011b68:	460b      	mov	r3, r1
 8011b6a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011b72:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8011b74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8011b78:	2b00      	cmp	r3, #0
 8011b7a:	da0c      	bge.n	8011b96 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8011b7c:	78fb      	ldrb	r3, [r7, #3]
 8011b7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8011b82:	68f9      	ldr	r1, [r7, #12]
 8011b84:	1c5a      	adds	r2, r3, #1
 8011b86:	4613      	mov	r3, r2
 8011b88:	009b      	lsls	r3, r3, #2
 8011b8a:	4413      	add	r3, r2
 8011b8c:	00db      	lsls	r3, r3, #3
 8011b8e:	440b      	add	r3, r1
 8011b90:	3302      	adds	r3, #2
 8011b92:	781b      	ldrb	r3, [r3, #0]
 8011b94:	e00b      	b.n	8011bae <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8011b96:	78fb      	ldrb	r3, [r7, #3]
 8011b98:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8011b9c:	68f9      	ldr	r1, [r7, #12]
 8011b9e:	4613      	mov	r3, r2
 8011ba0:	009b      	lsls	r3, r3, #2
 8011ba2:	4413      	add	r3, r2
 8011ba4:	00db      	lsls	r3, r3, #3
 8011ba6:	440b      	add	r3, r1
 8011ba8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8011bac:	781b      	ldrb	r3, [r3, #0]
  }
}
 8011bae:	4618      	mov	r0, r3
 8011bb0:	3714      	adds	r7, #20
 8011bb2:	46bd      	mov	sp, r7
 8011bb4:	bc80      	pop	{r7}
 8011bb6:	4770      	bx	lr

08011bb8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b084      	sub	sp, #16
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	6078      	str	r0, [r7, #4]
 8011bc0:	460b      	mov	r3, r1
 8011bc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011bc8:	2300      	movs	r3, #0
 8011bca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8011bcc:	687b      	ldr	r3, [r7, #4]
 8011bce:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8011bd2:	78fa      	ldrb	r2, [r7, #3]
 8011bd4:	4611      	mov	r1, r2
 8011bd6:	4618      	mov	r0, r3
 8011bd8:	f7f4 f85d 	bl	8005c96 <HAL_PCD_SetAddress>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011be0:	7bfb      	ldrb	r3, [r7, #15]
 8011be2:	4618      	mov	r0, r3
 8011be4:	f000 f86e 	bl	8011cc4 <USBD_Get_USB_Status>
 8011be8:	4603      	mov	r3, r0
 8011bea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011bec:	7bbb      	ldrb	r3, [r7, #14]
}
 8011bee:	4618      	mov	r0, r3
 8011bf0:	3710      	adds	r7, #16
 8011bf2:	46bd      	mov	sp, r7
 8011bf4:	bd80      	pop	{r7, pc}

08011bf6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011bf6:	b580      	push	{r7, lr}
 8011bf8:	b086      	sub	sp, #24
 8011bfa:	af00      	add	r7, sp, #0
 8011bfc:	60f8      	str	r0, [r7, #12]
 8011bfe:	607a      	str	r2, [r7, #4]
 8011c00:	461a      	mov	r2, r3
 8011c02:	460b      	mov	r3, r1
 8011c04:	72fb      	strb	r3, [r7, #11]
 8011c06:	4613      	mov	r3, r2
 8011c08:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c0a:	2300      	movs	r3, #0
 8011c0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c0e:	2300      	movs	r3, #0
 8011c10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8011c12:	68fb      	ldr	r3, [r7, #12]
 8011c14:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011c18:	893b      	ldrh	r3, [r7, #8]
 8011c1a:	7af9      	ldrb	r1, [r7, #11]
 8011c1c:	687a      	ldr	r2, [r7, #4]
 8011c1e:	f7f4 f935 	bl	8005e8c <HAL_PCD_EP_Transmit>
 8011c22:	4603      	mov	r3, r0
 8011c24:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c26:	7dfb      	ldrb	r3, [r7, #23]
 8011c28:	4618      	mov	r0, r3
 8011c2a:	f000 f84b 	bl	8011cc4 <USBD_Get_USB_Status>
 8011c2e:	4603      	mov	r3, r0
 8011c30:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011c32:	7dbb      	ldrb	r3, [r7, #22]
}
 8011c34:	4618      	mov	r0, r3
 8011c36:	3718      	adds	r7, #24
 8011c38:	46bd      	mov	sp, r7
 8011c3a:	bd80      	pop	{r7, pc}

08011c3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8011c3c:	b580      	push	{r7, lr}
 8011c3e:	b086      	sub	sp, #24
 8011c40:	af00      	add	r7, sp, #0
 8011c42:	60f8      	str	r0, [r7, #12]
 8011c44:	607a      	str	r2, [r7, #4]
 8011c46:	461a      	mov	r2, r3
 8011c48:	460b      	mov	r3, r1
 8011c4a:	72fb      	strb	r3, [r7, #11]
 8011c4c:	4613      	mov	r3, r2
 8011c4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011c50:	2300      	movs	r3, #0
 8011c52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011c54:	2300      	movs	r3, #0
 8011c56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8011c58:	68fb      	ldr	r3, [r7, #12]
 8011c5a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8011c5e:	893b      	ldrh	r3, [r7, #8]
 8011c60:	7af9      	ldrb	r1, [r7, #11]
 8011c62:	687a      	ldr	r2, [r7, #4]
 8011c64:	f7f4 f8e1 	bl	8005e2a <HAL_PCD_EP_Receive>
 8011c68:	4603      	mov	r3, r0
 8011c6a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011c6c:	7dfb      	ldrb	r3, [r7, #23]
 8011c6e:	4618      	mov	r0, r3
 8011c70:	f000 f828 	bl	8011cc4 <USBD_Get_USB_Status>
 8011c74:	4603      	mov	r3, r0
 8011c76:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8011c78:	7dbb      	ldrb	r3, [r7, #22]
}
 8011c7a:	4618      	mov	r0, r3
 8011c7c:	3718      	adds	r7, #24
 8011c7e:	46bd      	mov	sp, r7
 8011c80:	bd80      	pop	{r7, pc}
	...

08011c84 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8011c84:	b480      	push	{r7}
 8011c86:	b083      	sub	sp, #12
 8011c88:	af00      	add	r7, sp, #0
 8011c8a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_HID_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8011c8c:	4b02      	ldr	r3, [pc, #8]	; (8011c98 <USBD_static_malloc+0x14>)
}
 8011c8e:	4618      	mov	r0, r3
 8011c90:	370c      	adds	r7, #12
 8011c92:	46bd      	mov	sp, r7
 8011c94:	bc80      	pop	{r7}
 8011c96:	4770      	bx	lr
 8011c98:	2000164c 	.word	0x2000164c

08011c9c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8011c9c:	b480      	push	{r7}
 8011c9e:	b083      	sub	sp, #12
 8011ca0:	af00      	add	r7, sp, #0
 8011ca2:	6078      	str	r0, [r7, #4]

}
 8011ca4:	bf00      	nop
 8011ca6:	370c      	adds	r7, #12
 8011ca8:	46bd      	mov	sp, r7
 8011caa:	bc80      	pop	{r7}
 8011cac:	4770      	bx	lr

08011cae <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011cae:	b480      	push	{r7}
 8011cb0:	b083      	sub	sp, #12
 8011cb2:	af00      	add	r7, sp, #0
 8011cb4:	6078      	str	r0, [r7, #4]
 8011cb6:	460b      	mov	r3, r1
 8011cb8:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8011cba:	bf00      	nop
 8011cbc:	370c      	adds	r7, #12
 8011cbe:	46bd      	mov	sp, r7
 8011cc0:	bc80      	pop	{r7}
 8011cc2:	4770      	bx	lr

08011cc4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8011cc4:	b480      	push	{r7}
 8011cc6:	b085      	sub	sp, #20
 8011cc8:	af00      	add	r7, sp, #0
 8011cca:	4603      	mov	r3, r0
 8011ccc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011cce:	2300      	movs	r3, #0
 8011cd0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8011cd2:	79fb      	ldrb	r3, [r7, #7]
 8011cd4:	2b03      	cmp	r3, #3
 8011cd6:	d817      	bhi.n	8011d08 <USBD_Get_USB_Status+0x44>
 8011cd8:	a201      	add	r2, pc, #4	; (adr r2, 8011ce0 <USBD_Get_USB_Status+0x1c>)
 8011cda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cde:	bf00      	nop
 8011ce0:	08011cf1 	.word	0x08011cf1
 8011ce4:	08011cf7 	.word	0x08011cf7
 8011ce8:	08011cfd 	.word	0x08011cfd
 8011cec:	08011d03 	.word	0x08011d03
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8011cf0:	2300      	movs	r3, #0
 8011cf2:	73fb      	strb	r3, [r7, #15]
    break;
 8011cf4:	e00b      	b.n	8011d0e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011cf6:	2302      	movs	r3, #2
 8011cf8:	73fb      	strb	r3, [r7, #15]
    break;
 8011cfa:	e008      	b.n	8011d0e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011cfc:	2301      	movs	r3, #1
 8011cfe:	73fb      	strb	r3, [r7, #15]
    break;
 8011d00:	e005      	b.n	8011d0e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011d02:	2302      	movs	r3, #2
 8011d04:	73fb      	strb	r3, [r7, #15]
    break;
 8011d06:	e002      	b.n	8011d0e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011d08:	2302      	movs	r3, #2
 8011d0a:	73fb      	strb	r3, [r7, #15]
    break;
 8011d0c:	bf00      	nop
  }
  return usb_status;
 8011d0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011d10:	4618      	mov	r0, r3
 8011d12:	3714      	adds	r7, #20
 8011d14:	46bd      	mov	sp, r7
 8011d16:	bc80      	pop	{r7}
 8011d18:	4770      	bx	lr
 8011d1a:	bf00      	nop

08011d1c <__errno>:
 8011d1c:	4b01      	ldr	r3, [pc, #4]	; (8011d24 <__errno+0x8>)
 8011d1e:	6818      	ldr	r0, [r3, #0]
 8011d20:	4770      	bx	lr
 8011d22:	bf00      	nop
 8011d24:	20000168 	.word	0x20000168

08011d28 <__libc_init_array>:
 8011d28:	b570      	push	{r4, r5, r6, lr}
 8011d2a:	2600      	movs	r6, #0
 8011d2c:	4d0c      	ldr	r5, [pc, #48]	; (8011d60 <__libc_init_array+0x38>)
 8011d2e:	4c0d      	ldr	r4, [pc, #52]	; (8011d64 <__libc_init_array+0x3c>)
 8011d30:	1b64      	subs	r4, r4, r5
 8011d32:	10a4      	asrs	r4, r4, #2
 8011d34:	42a6      	cmp	r6, r4
 8011d36:	d109      	bne.n	8011d4c <__libc_init_array+0x24>
 8011d38:	f003 f834 	bl	8014da4 <_init>
 8011d3c:	2600      	movs	r6, #0
 8011d3e:	4d0a      	ldr	r5, [pc, #40]	; (8011d68 <__libc_init_array+0x40>)
 8011d40:	4c0a      	ldr	r4, [pc, #40]	; (8011d6c <__libc_init_array+0x44>)
 8011d42:	1b64      	subs	r4, r4, r5
 8011d44:	10a4      	asrs	r4, r4, #2
 8011d46:	42a6      	cmp	r6, r4
 8011d48:	d105      	bne.n	8011d56 <__libc_init_array+0x2e>
 8011d4a:	bd70      	pop	{r4, r5, r6, pc}
 8011d4c:	f855 3b04 	ldr.w	r3, [r5], #4
 8011d50:	4798      	blx	r3
 8011d52:	3601      	adds	r6, #1
 8011d54:	e7ee      	b.n	8011d34 <__libc_init_array+0xc>
 8011d56:	f855 3b04 	ldr.w	r3, [r5], #4
 8011d5a:	4798      	blx	r3
 8011d5c:	3601      	adds	r6, #1
 8011d5e:	e7f2      	b.n	8011d46 <__libc_init_array+0x1e>
 8011d60:	0802e60c 	.word	0x0802e60c
 8011d64:	0802e60c 	.word	0x0802e60c
 8011d68:	0802e60c 	.word	0x0802e60c
 8011d6c:	0802e610 	.word	0x0802e610

08011d70 <malloc>:
 8011d70:	4b02      	ldr	r3, [pc, #8]	; (8011d7c <malloc+0xc>)
 8011d72:	4601      	mov	r1, r0
 8011d74:	6818      	ldr	r0, [r3, #0]
 8011d76:	f000 b87b 	b.w	8011e70 <_malloc_r>
 8011d7a:	bf00      	nop
 8011d7c:	20000168 	.word	0x20000168

08011d80 <free>:
 8011d80:	4b02      	ldr	r3, [pc, #8]	; (8011d8c <free+0xc>)
 8011d82:	4601      	mov	r1, r0
 8011d84:	6818      	ldr	r0, [r3, #0]
 8011d86:	f000 b80b 	b.w	8011da0 <_free_r>
 8011d8a:	bf00      	nop
 8011d8c:	20000168 	.word	0x20000168

08011d90 <memset>:
 8011d90:	4603      	mov	r3, r0
 8011d92:	4402      	add	r2, r0
 8011d94:	4293      	cmp	r3, r2
 8011d96:	d100      	bne.n	8011d9a <memset+0xa>
 8011d98:	4770      	bx	lr
 8011d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8011d9e:	e7f9      	b.n	8011d94 <memset+0x4>

08011da0 <_free_r>:
 8011da0:	b538      	push	{r3, r4, r5, lr}
 8011da2:	4605      	mov	r5, r0
 8011da4:	2900      	cmp	r1, #0
 8011da6:	d040      	beq.n	8011e2a <_free_r+0x8a>
 8011da8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011dac:	1f0c      	subs	r4, r1, #4
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	bfb8      	it	lt
 8011db2:	18e4      	addlt	r4, r4, r3
 8011db4:	f001 fc16 	bl	80135e4 <__malloc_lock>
 8011db8:	4a1c      	ldr	r2, [pc, #112]	; (8011e2c <_free_r+0x8c>)
 8011dba:	6813      	ldr	r3, [r2, #0]
 8011dbc:	b933      	cbnz	r3, 8011dcc <_free_r+0x2c>
 8011dbe:	6063      	str	r3, [r4, #4]
 8011dc0:	6014      	str	r4, [r2, #0]
 8011dc2:	4628      	mov	r0, r5
 8011dc4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011dc8:	f001 bc12 	b.w	80135f0 <__malloc_unlock>
 8011dcc:	42a3      	cmp	r3, r4
 8011dce:	d908      	bls.n	8011de2 <_free_r+0x42>
 8011dd0:	6820      	ldr	r0, [r4, #0]
 8011dd2:	1821      	adds	r1, r4, r0
 8011dd4:	428b      	cmp	r3, r1
 8011dd6:	bf01      	itttt	eq
 8011dd8:	6819      	ldreq	r1, [r3, #0]
 8011dda:	685b      	ldreq	r3, [r3, #4]
 8011ddc:	1809      	addeq	r1, r1, r0
 8011dde:	6021      	streq	r1, [r4, #0]
 8011de0:	e7ed      	b.n	8011dbe <_free_r+0x1e>
 8011de2:	461a      	mov	r2, r3
 8011de4:	685b      	ldr	r3, [r3, #4]
 8011de6:	b10b      	cbz	r3, 8011dec <_free_r+0x4c>
 8011de8:	42a3      	cmp	r3, r4
 8011dea:	d9fa      	bls.n	8011de2 <_free_r+0x42>
 8011dec:	6811      	ldr	r1, [r2, #0]
 8011dee:	1850      	adds	r0, r2, r1
 8011df0:	42a0      	cmp	r0, r4
 8011df2:	d10b      	bne.n	8011e0c <_free_r+0x6c>
 8011df4:	6820      	ldr	r0, [r4, #0]
 8011df6:	4401      	add	r1, r0
 8011df8:	1850      	adds	r0, r2, r1
 8011dfa:	4283      	cmp	r3, r0
 8011dfc:	6011      	str	r1, [r2, #0]
 8011dfe:	d1e0      	bne.n	8011dc2 <_free_r+0x22>
 8011e00:	6818      	ldr	r0, [r3, #0]
 8011e02:	685b      	ldr	r3, [r3, #4]
 8011e04:	4401      	add	r1, r0
 8011e06:	6011      	str	r1, [r2, #0]
 8011e08:	6053      	str	r3, [r2, #4]
 8011e0a:	e7da      	b.n	8011dc2 <_free_r+0x22>
 8011e0c:	d902      	bls.n	8011e14 <_free_r+0x74>
 8011e0e:	230c      	movs	r3, #12
 8011e10:	602b      	str	r3, [r5, #0]
 8011e12:	e7d6      	b.n	8011dc2 <_free_r+0x22>
 8011e14:	6820      	ldr	r0, [r4, #0]
 8011e16:	1821      	adds	r1, r4, r0
 8011e18:	428b      	cmp	r3, r1
 8011e1a:	bf01      	itttt	eq
 8011e1c:	6819      	ldreq	r1, [r3, #0]
 8011e1e:	685b      	ldreq	r3, [r3, #4]
 8011e20:	1809      	addeq	r1, r1, r0
 8011e22:	6021      	streq	r1, [r4, #0]
 8011e24:	6063      	str	r3, [r4, #4]
 8011e26:	6054      	str	r4, [r2, #4]
 8011e28:	e7cb      	b.n	8011dc2 <_free_r+0x22>
 8011e2a:	bd38      	pop	{r3, r4, r5, pc}
 8011e2c:	20001660 	.word	0x20001660

08011e30 <sbrk_aligned>:
 8011e30:	b570      	push	{r4, r5, r6, lr}
 8011e32:	4e0e      	ldr	r6, [pc, #56]	; (8011e6c <sbrk_aligned+0x3c>)
 8011e34:	460c      	mov	r4, r1
 8011e36:	6831      	ldr	r1, [r6, #0]
 8011e38:	4605      	mov	r5, r0
 8011e3a:	b911      	cbnz	r1, 8011e42 <sbrk_aligned+0x12>
 8011e3c:	f000 fcec 	bl	8012818 <_sbrk_r>
 8011e40:	6030      	str	r0, [r6, #0]
 8011e42:	4621      	mov	r1, r4
 8011e44:	4628      	mov	r0, r5
 8011e46:	f000 fce7 	bl	8012818 <_sbrk_r>
 8011e4a:	1c43      	adds	r3, r0, #1
 8011e4c:	d00a      	beq.n	8011e64 <sbrk_aligned+0x34>
 8011e4e:	1cc4      	adds	r4, r0, #3
 8011e50:	f024 0403 	bic.w	r4, r4, #3
 8011e54:	42a0      	cmp	r0, r4
 8011e56:	d007      	beq.n	8011e68 <sbrk_aligned+0x38>
 8011e58:	1a21      	subs	r1, r4, r0
 8011e5a:	4628      	mov	r0, r5
 8011e5c:	f000 fcdc 	bl	8012818 <_sbrk_r>
 8011e60:	3001      	adds	r0, #1
 8011e62:	d101      	bne.n	8011e68 <sbrk_aligned+0x38>
 8011e64:	f04f 34ff 	mov.w	r4, #4294967295
 8011e68:	4620      	mov	r0, r4
 8011e6a:	bd70      	pop	{r4, r5, r6, pc}
 8011e6c:	20001664 	.word	0x20001664

08011e70 <_malloc_r>:
 8011e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e74:	1ccd      	adds	r5, r1, #3
 8011e76:	f025 0503 	bic.w	r5, r5, #3
 8011e7a:	3508      	adds	r5, #8
 8011e7c:	2d0c      	cmp	r5, #12
 8011e7e:	bf38      	it	cc
 8011e80:	250c      	movcc	r5, #12
 8011e82:	2d00      	cmp	r5, #0
 8011e84:	4607      	mov	r7, r0
 8011e86:	db01      	blt.n	8011e8c <_malloc_r+0x1c>
 8011e88:	42a9      	cmp	r1, r5
 8011e8a:	d905      	bls.n	8011e98 <_malloc_r+0x28>
 8011e8c:	230c      	movs	r3, #12
 8011e8e:	2600      	movs	r6, #0
 8011e90:	603b      	str	r3, [r7, #0]
 8011e92:	4630      	mov	r0, r6
 8011e94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e98:	4e2e      	ldr	r6, [pc, #184]	; (8011f54 <_malloc_r+0xe4>)
 8011e9a:	f001 fba3 	bl	80135e4 <__malloc_lock>
 8011e9e:	6833      	ldr	r3, [r6, #0]
 8011ea0:	461c      	mov	r4, r3
 8011ea2:	bb34      	cbnz	r4, 8011ef2 <_malloc_r+0x82>
 8011ea4:	4629      	mov	r1, r5
 8011ea6:	4638      	mov	r0, r7
 8011ea8:	f7ff ffc2 	bl	8011e30 <sbrk_aligned>
 8011eac:	1c43      	adds	r3, r0, #1
 8011eae:	4604      	mov	r4, r0
 8011eb0:	d14d      	bne.n	8011f4e <_malloc_r+0xde>
 8011eb2:	6834      	ldr	r4, [r6, #0]
 8011eb4:	4626      	mov	r6, r4
 8011eb6:	2e00      	cmp	r6, #0
 8011eb8:	d140      	bne.n	8011f3c <_malloc_r+0xcc>
 8011eba:	6823      	ldr	r3, [r4, #0]
 8011ebc:	4631      	mov	r1, r6
 8011ebe:	4638      	mov	r0, r7
 8011ec0:	eb04 0803 	add.w	r8, r4, r3
 8011ec4:	f000 fca8 	bl	8012818 <_sbrk_r>
 8011ec8:	4580      	cmp	r8, r0
 8011eca:	d13a      	bne.n	8011f42 <_malloc_r+0xd2>
 8011ecc:	6821      	ldr	r1, [r4, #0]
 8011ece:	3503      	adds	r5, #3
 8011ed0:	1a6d      	subs	r5, r5, r1
 8011ed2:	f025 0503 	bic.w	r5, r5, #3
 8011ed6:	3508      	adds	r5, #8
 8011ed8:	2d0c      	cmp	r5, #12
 8011eda:	bf38      	it	cc
 8011edc:	250c      	movcc	r5, #12
 8011ede:	4638      	mov	r0, r7
 8011ee0:	4629      	mov	r1, r5
 8011ee2:	f7ff ffa5 	bl	8011e30 <sbrk_aligned>
 8011ee6:	3001      	adds	r0, #1
 8011ee8:	d02b      	beq.n	8011f42 <_malloc_r+0xd2>
 8011eea:	6823      	ldr	r3, [r4, #0]
 8011eec:	442b      	add	r3, r5
 8011eee:	6023      	str	r3, [r4, #0]
 8011ef0:	e00e      	b.n	8011f10 <_malloc_r+0xa0>
 8011ef2:	6822      	ldr	r2, [r4, #0]
 8011ef4:	1b52      	subs	r2, r2, r5
 8011ef6:	d41e      	bmi.n	8011f36 <_malloc_r+0xc6>
 8011ef8:	2a0b      	cmp	r2, #11
 8011efa:	d916      	bls.n	8011f2a <_malloc_r+0xba>
 8011efc:	1961      	adds	r1, r4, r5
 8011efe:	42a3      	cmp	r3, r4
 8011f00:	6025      	str	r5, [r4, #0]
 8011f02:	bf18      	it	ne
 8011f04:	6059      	strne	r1, [r3, #4]
 8011f06:	6863      	ldr	r3, [r4, #4]
 8011f08:	bf08      	it	eq
 8011f0a:	6031      	streq	r1, [r6, #0]
 8011f0c:	5162      	str	r2, [r4, r5]
 8011f0e:	604b      	str	r3, [r1, #4]
 8011f10:	4638      	mov	r0, r7
 8011f12:	f104 060b 	add.w	r6, r4, #11
 8011f16:	f001 fb6b 	bl	80135f0 <__malloc_unlock>
 8011f1a:	f026 0607 	bic.w	r6, r6, #7
 8011f1e:	1d23      	adds	r3, r4, #4
 8011f20:	1af2      	subs	r2, r6, r3
 8011f22:	d0b6      	beq.n	8011e92 <_malloc_r+0x22>
 8011f24:	1b9b      	subs	r3, r3, r6
 8011f26:	50a3      	str	r3, [r4, r2]
 8011f28:	e7b3      	b.n	8011e92 <_malloc_r+0x22>
 8011f2a:	6862      	ldr	r2, [r4, #4]
 8011f2c:	42a3      	cmp	r3, r4
 8011f2e:	bf0c      	ite	eq
 8011f30:	6032      	streq	r2, [r6, #0]
 8011f32:	605a      	strne	r2, [r3, #4]
 8011f34:	e7ec      	b.n	8011f10 <_malloc_r+0xa0>
 8011f36:	4623      	mov	r3, r4
 8011f38:	6864      	ldr	r4, [r4, #4]
 8011f3a:	e7b2      	b.n	8011ea2 <_malloc_r+0x32>
 8011f3c:	4634      	mov	r4, r6
 8011f3e:	6876      	ldr	r6, [r6, #4]
 8011f40:	e7b9      	b.n	8011eb6 <_malloc_r+0x46>
 8011f42:	230c      	movs	r3, #12
 8011f44:	4638      	mov	r0, r7
 8011f46:	603b      	str	r3, [r7, #0]
 8011f48:	f001 fb52 	bl	80135f0 <__malloc_unlock>
 8011f4c:	e7a1      	b.n	8011e92 <_malloc_r+0x22>
 8011f4e:	6025      	str	r5, [r4, #0]
 8011f50:	e7de      	b.n	8011f10 <_malloc_r+0xa0>
 8011f52:	bf00      	nop
 8011f54:	20001660 	.word	0x20001660

08011f58 <__cvt>:
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011f5e:	461f      	mov	r7, r3
 8011f60:	bfbb      	ittet	lt
 8011f62:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8011f66:	461f      	movlt	r7, r3
 8011f68:	2300      	movge	r3, #0
 8011f6a:	232d      	movlt	r3, #45	; 0x2d
 8011f6c:	b088      	sub	sp, #32
 8011f6e:	4614      	mov	r4, r2
 8011f70:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8011f72:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8011f74:	7013      	strb	r3, [r2, #0]
 8011f76:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8011f78:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8011f7c:	f023 0820 	bic.w	r8, r3, #32
 8011f80:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011f84:	d005      	beq.n	8011f92 <__cvt+0x3a>
 8011f86:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011f8a:	d100      	bne.n	8011f8e <__cvt+0x36>
 8011f8c:	3501      	adds	r5, #1
 8011f8e:	2302      	movs	r3, #2
 8011f90:	e000      	b.n	8011f94 <__cvt+0x3c>
 8011f92:	2303      	movs	r3, #3
 8011f94:	aa07      	add	r2, sp, #28
 8011f96:	9204      	str	r2, [sp, #16]
 8011f98:	aa06      	add	r2, sp, #24
 8011f9a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8011f9e:	e9cd 3500 	strd	r3, r5, [sp]
 8011fa2:	4622      	mov	r2, r4
 8011fa4:	463b      	mov	r3, r7
 8011fa6:	f000 fd0f 	bl	80129c8 <_dtoa_r>
 8011faa:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011fae:	4606      	mov	r6, r0
 8011fb0:	d102      	bne.n	8011fb8 <__cvt+0x60>
 8011fb2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011fb4:	07db      	lsls	r3, r3, #31
 8011fb6:	d522      	bpl.n	8011ffe <__cvt+0xa6>
 8011fb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011fbc:	eb06 0905 	add.w	r9, r6, r5
 8011fc0:	d110      	bne.n	8011fe4 <__cvt+0x8c>
 8011fc2:	7833      	ldrb	r3, [r6, #0]
 8011fc4:	2b30      	cmp	r3, #48	; 0x30
 8011fc6:	d10a      	bne.n	8011fde <__cvt+0x86>
 8011fc8:	2200      	movs	r2, #0
 8011fca:	2300      	movs	r3, #0
 8011fcc:	4620      	mov	r0, r4
 8011fce:	4639      	mov	r1, r7
 8011fd0:	f7ee fd56 	bl	8000a80 <__aeabi_dcmpeq>
 8011fd4:	b918      	cbnz	r0, 8011fde <__cvt+0x86>
 8011fd6:	f1c5 0501 	rsb	r5, r5, #1
 8011fda:	f8ca 5000 	str.w	r5, [sl]
 8011fde:	f8da 3000 	ldr.w	r3, [sl]
 8011fe2:	4499      	add	r9, r3
 8011fe4:	2200      	movs	r2, #0
 8011fe6:	2300      	movs	r3, #0
 8011fe8:	4620      	mov	r0, r4
 8011fea:	4639      	mov	r1, r7
 8011fec:	f7ee fd48 	bl	8000a80 <__aeabi_dcmpeq>
 8011ff0:	b108      	cbz	r0, 8011ff6 <__cvt+0x9e>
 8011ff2:	f8cd 901c 	str.w	r9, [sp, #28]
 8011ff6:	2230      	movs	r2, #48	; 0x30
 8011ff8:	9b07      	ldr	r3, [sp, #28]
 8011ffa:	454b      	cmp	r3, r9
 8011ffc:	d307      	bcc.n	801200e <__cvt+0xb6>
 8011ffe:	4630      	mov	r0, r6
 8012000:	9b07      	ldr	r3, [sp, #28]
 8012002:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8012004:	1b9b      	subs	r3, r3, r6
 8012006:	6013      	str	r3, [r2, #0]
 8012008:	b008      	add	sp, #32
 801200a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801200e:	1c59      	adds	r1, r3, #1
 8012010:	9107      	str	r1, [sp, #28]
 8012012:	701a      	strb	r2, [r3, #0]
 8012014:	e7f0      	b.n	8011ff8 <__cvt+0xa0>

08012016 <__exponent>:
 8012016:	4603      	mov	r3, r0
 8012018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801201a:	2900      	cmp	r1, #0
 801201c:	f803 2b02 	strb.w	r2, [r3], #2
 8012020:	bfb6      	itet	lt
 8012022:	222d      	movlt	r2, #45	; 0x2d
 8012024:	222b      	movge	r2, #43	; 0x2b
 8012026:	4249      	neglt	r1, r1
 8012028:	2909      	cmp	r1, #9
 801202a:	7042      	strb	r2, [r0, #1]
 801202c:	dd2b      	ble.n	8012086 <__exponent+0x70>
 801202e:	f10d 0407 	add.w	r4, sp, #7
 8012032:	46a4      	mov	ip, r4
 8012034:	270a      	movs	r7, #10
 8012036:	fb91 f6f7 	sdiv	r6, r1, r7
 801203a:	460a      	mov	r2, r1
 801203c:	46a6      	mov	lr, r4
 801203e:	fb07 1516 	mls	r5, r7, r6, r1
 8012042:	2a63      	cmp	r2, #99	; 0x63
 8012044:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8012048:	4631      	mov	r1, r6
 801204a:	f104 34ff 	add.w	r4, r4, #4294967295
 801204e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8012052:	dcf0      	bgt.n	8012036 <__exponent+0x20>
 8012054:	3130      	adds	r1, #48	; 0x30
 8012056:	f1ae 0502 	sub.w	r5, lr, #2
 801205a:	f804 1c01 	strb.w	r1, [r4, #-1]
 801205e:	4629      	mov	r1, r5
 8012060:	1c44      	adds	r4, r0, #1
 8012062:	4561      	cmp	r1, ip
 8012064:	d30a      	bcc.n	801207c <__exponent+0x66>
 8012066:	f10d 0209 	add.w	r2, sp, #9
 801206a:	eba2 020e 	sub.w	r2, r2, lr
 801206e:	4565      	cmp	r5, ip
 8012070:	bf88      	it	hi
 8012072:	2200      	movhi	r2, #0
 8012074:	4413      	add	r3, r2
 8012076:	1a18      	subs	r0, r3, r0
 8012078:	b003      	add	sp, #12
 801207a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801207c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012080:	f804 2f01 	strb.w	r2, [r4, #1]!
 8012084:	e7ed      	b.n	8012062 <__exponent+0x4c>
 8012086:	2330      	movs	r3, #48	; 0x30
 8012088:	3130      	adds	r1, #48	; 0x30
 801208a:	7083      	strb	r3, [r0, #2]
 801208c:	70c1      	strb	r1, [r0, #3]
 801208e:	1d03      	adds	r3, r0, #4
 8012090:	e7f1      	b.n	8012076 <__exponent+0x60>
	...

08012094 <_printf_float>:
 8012094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012098:	b091      	sub	sp, #68	; 0x44
 801209a:	460c      	mov	r4, r1
 801209c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80120a0:	4616      	mov	r6, r2
 80120a2:	461f      	mov	r7, r3
 80120a4:	4605      	mov	r5, r0
 80120a6:	f001 fa7d 	bl	80135a4 <_localeconv_r>
 80120aa:	6803      	ldr	r3, [r0, #0]
 80120ac:	4618      	mov	r0, r3
 80120ae:	9309      	str	r3, [sp, #36]	; 0x24
 80120b0:	f7ee f8ba 	bl	8000228 <strlen>
 80120b4:	2300      	movs	r3, #0
 80120b6:	930e      	str	r3, [sp, #56]	; 0x38
 80120b8:	f8d8 3000 	ldr.w	r3, [r8]
 80120bc:	900a      	str	r0, [sp, #40]	; 0x28
 80120be:	3307      	adds	r3, #7
 80120c0:	f023 0307 	bic.w	r3, r3, #7
 80120c4:	f103 0208 	add.w	r2, r3, #8
 80120c8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80120cc:	f8d4 b000 	ldr.w	fp, [r4]
 80120d0:	f8c8 2000 	str.w	r2, [r8]
 80120d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80120d8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80120dc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80120e0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80120e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80120e6:	f04f 32ff 	mov.w	r2, #4294967295
 80120ea:	4640      	mov	r0, r8
 80120ec:	4b9c      	ldr	r3, [pc, #624]	; (8012360 <_printf_float+0x2cc>)
 80120ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80120f0:	f7ee fcf8 	bl	8000ae4 <__aeabi_dcmpun>
 80120f4:	bb70      	cbnz	r0, 8012154 <_printf_float+0xc0>
 80120f6:	f04f 32ff 	mov.w	r2, #4294967295
 80120fa:	4640      	mov	r0, r8
 80120fc:	4b98      	ldr	r3, [pc, #608]	; (8012360 <_printf_float+0x2cc>)
 80120fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012100:	f7ee fcd2 	bl	8000aa8 <__aeabi_dcmple>
 8012104:	bb30      	cbnz	r0, 8012154 <_printf_float+0xc0>
 8012106:	2200      	movs	r2, #0
 8012108:	2300      	movs	r3, #0
 801210a:	4640      	mov	r0, r8
 801210c:	4651      	mov	r1, sl
 801210e:	f7ee fcc1 	bl	8000a94 <__aeabi_dcmplt>
 8012112:	b110      	cbz	r0, 801211a <_printf_float+0x86>
 8012114:	232d      	movs	r3, #45	; 0x2d
 8012116:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801211a:	4b92      	ldr	r3, [pc, #584]	; (8012364 <_printf_float+0x2d0>)
 801211c:	4892      	ldr	r0, [pc, #584]	; (8012368 <_printf_float+0x2d4>)
 801211e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8012122:	bf94      	ite	ls
 8012124:	4698      	movls	r8, r3
 8012126:	4680      	movhi	r8, r0
 8012128:	2303      	movs	r3, #3
 801212a:	f04f 0a00 	mov.w	sl, #0
 801212e:	6123      	str	r3, [r4, #16]
 8012130:	f02b 0304 	bic.w	r3, fp, #4
 8012134:	6023      	str	r3, [r4, #0]
 8012136:	4633      	mov	r3, r6
 8012138:	4621      	mov	r1, r4
 801213a:	4628      	mov	r0, r5
 801213c:	9700      	str	r7, [sp, #0]
 801213e:	aa0f      	add	r2, sp, #60	; 0x3c
 8012140:	f000 f9d4 	bl	80124ec <_printf_common>
 8012144:	3001      	adds	r0, #1
 8012146:	f040 8090 	bne.w	801226a <_printf_float+0x1d6>
 801214a:	f04f 30ff 	mov.w	r0, #4294967295
 801214e:	b011      	add	sp, #68	; 0x44
 8012150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012154:	4642      	mov	r2, r8
 8012156:	4653      	mov	r3, sl
 8012158:	4640      	mov	r0, r8
 801215a:	4651      	mov	r1, sl
 801215c:	f7ee fcc2 	bl	8000ae4 <__aeabi_dcmpun>
 8012160:	b148      	cbz	r0, 8012176 <_printf_float+0xe2>
 8012162:	f1ba 0f00 	cmp.w	sl, #0
 8012166:	bfb8      	it	lt
 8012168:	232d      	movlt	r3, #45	; 0x2d
 801216a:	4880      	ldr	r0, [pc, #512]	; (801236c <_printf_float+0x2d8>)
 801216c:	bfb8      	it	lt
 801216e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8012172:	4b7f      	ldr	r3, [pc, #508]	; (8012370 <_printf_float+0x2dc>)
 8012174:	e7d3      	b.n	801211e <_printf_float+0x8a>
 8012176:	6863      	ldr	r3, [r4, #4]
 8012178:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801217c:	1c5a      	adds	r2, r3, #1
 801217e:	d142      	bne.n	8012206 <_printf_float+0x172>
 8012180:	2306      	movs	r3, #6
 8012182:	6063      	str	r3, [r4, #4]
 8012184:	2200      	movs	r2, #0
 8012186:	9206      	str	r2, [sp, #24]
 8012188:	aa0e      	add	r2, sp, #56	; 0x38
 801218a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 801218e:	aa0d      	add	r2, sp, #52	; 0x34
 8012190:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8012194:	9203      	str	r2, [sp, #12]
 8012196:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 801219a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801219e:	6023      	str	r3, [r4, #0]
 80121a0:	6863      	ldr	r3, [r4, #4]
 80121a2:	4642      	mov	r2, r8
 80121a4:	9300      	str	r3, [sp, #0]
 80121a6:	4628      	mov	r0, r5
 80121a8:	4653      	mov	r3, sl
 80121aa:	910b      	str	r1, [sp, #44]	; 0x2c
 80121ac:	f7ff fed4 	bl	8011f58 <__cvt>
 80121b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121b2:	4680      	mov	r8, r0
 80121b4:	2947      	cmp	r1, #71	; 0x47
 80121b6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80121b8:	d108      	bne.n	80121cc <_printf_float+0x138>
 80121ba:	1cc8      	adds	r0, r1, #3
 80121bc:	db02      	blt.n	80121c4 <_printf_float+0x130>
 80121be:	6863      	ldr	r3, [r4, #4]
 80121c0:	4299      	cmp	r1, r3
 80121c2:	dd40      	ble.n	8012246 <_printf_float+0x1b2>
 80121c4:	f1a9 0902 	sub.w	r9, r9, #2
 80121c8:	fa5f f989 	uxtb.w	r9, r9
 80121cc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80121d0:	d81f      	bhi.n	8012212 <_printf_float+0x17e>
 80121d2:	464a      	mov	r2, r9
 80121d4:	3901      	subs	r1, #1
 80121d6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80121da:	910d      	str	r1, [sp, #52]	; 0x34
 80121dc:	f7ff ff1b 	bl	8012016 <__exponent>
 80121e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80121e2:	4682      	mov	sl, r0
 80121e4:	1813      	adds	r3, r2, r0
 80121e6:	2a01      	cmp	r2, #1
 80121e8:	6123      	str	r3, [r4, #16]
 80121ea:	dc02      	bgt.n	80121f2 <_printf_float+0x15e>
 80121ec:	6822      	ldr	r2, [r4, #0]
 80121ee:	07d2      	lsls	r2, r2, #31
 80121f0:	d501      	bpl.n	80121f6 <_printf_float+0x162>
 80121f2:	3301      	adds	r3, #1
 80121f4:	6123      	str	r3, [r4, #16]
 80121f6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d09b      	beq.n	8012136 <_printf_float+0xa2>
 80121fe:	232d      	movs	r3, #45	; 0x2d
 8012200:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012204:	e797      	b.n	8012136 <_printf_float+0xa2>
 8012206:	2947      	cmp	r1, #71	; 0x47
 8012208:	d1bc      	bne.n	8012184 <_printf_float+0xf0>
 801220a:	2b00      	cmp	r3, #0
 801220c:	d1ba      	bne.n	8012184 <_printf_float+0xf0>
 801220e:	2301      	movs	r3, #1
 8012210:	e7b7      	b.n	8012182 <_printf_float+0xee>
 8012212:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8012216:	d118      	bne.n	801224a <_printf_float+0x1b6>
 8012218:	2900      	cmp	r1, #0
 801221a:	6863      	ldr	r3, [r4, #4]
 801221c:	dd0b      	ble.n	8012236 <_printf_float+0x1a2>
 801221e:	6121      	str	r1, [r4, #16]
 8012220:	b913      	cbnz	r3, 8012228 <_printf_float+0x194>
 8012222:	6822      	ldr	r2, [r4, #0]
 8012224:	07d0      	lsls	r0, r2, #31
 8012226:	d502      	bpl.n	801222e <_printf_float+0x19a>
 8012228:	3301      	adds	r3, #1
 801222a:	440b      	add	r3, r1
 801222c:	6123      	str	r3, [r4, #16]
 801222e:	f04f 0a00 	mov.w	sl, #0
 8012232:	65a1      	str	r1, [r4, #88]	; 0x58
 8012234:	e7df      	b.n	80121f6 <_printf_float+0x162>
 8012236:	b913      	cbnz	r3, 801223e <_printf_float+0x1aa>
 8012238:	6822      	ldr	r2, [r4, #0]
 801223a:	07d2      	lsls	r2, r2, #31
 801223c:	d501      	bpl.n	8012242 <_printf_float+0x1ae>
 801223e:	3302      	adds	r3, #2
 8012240:	e7f4      	b.n	801222c <_printf_float+0x198>
 8012242:	2301      	movs	r3, #1
 8012244:	e7f2      	b.n	801222c <_printf_float+0x198>
 8012246:	f04f 0967 	mov.w	r9, #103	; 0x67
 801224a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801224c:	4299      	cmp	r1, r3
 801224e:	db05      	blt.n	801225c <_printf_float+0x1c8>
 8012250:	6823      	ldr	r3, [r4, #0]
 8012252:	6121      	str	r1, [r4, #16]
 8012254:	07d8      	lsls	r0, r3, #31
 8012256:	d5ea      	bpl.n	801222e <_printf_float+0x19a>
 8012258:	1c4b      	adds	r3, r1, #1
 801225a:	e7e7      	b.n	801222c <_printf_float+0x198>
 801225c:	2900      	cmp	r1, #0
 801225e:	bfcc      	ite	gt
 8012260:	2201      	movgt	r2, #1
 8012262:	f1c1 0202 	rsble	r2, r1, #2
 8012266:	4413      	add	r3, r2
 8012268:	e7e0      	b.n	801222c <_printf_float+0x198>
 801226a:	6823      	ldr	r3, [r4, #0]
 801226c:	055a      	lsls	r2, r3, #21
 801226e:	d407      	bmi.n	8012280 <_printf_float+0x1ec>
 8012270:	6923      	ldr	r3, [r4, #16]
 8012272:	4642      	mov	r2, r8
 8012274:	4631      	mov	r1, r6
 8012276:	4628      	mov	r0, r5
 8012278:	47b8      	blx	r7
 801227a:	3001      	adds	r0, #1
 801227c:	d12b      	bne.n	80122d6 <_printf_float+0x242>
 801227e:	e764      	b.n	801214a <_printf_float+0xb6>
 8012280:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8012284:	f240 80dd 	bls.w	8012442 <_printf_float+0x3ae>
 8012288:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801228c:	2200      	movs	r2, #0
 801228e:	2300      	movs	r3, #0
 8012290:	f7ee fbf6 	bl	8000a80 <__aeabi_dcmpeq>
 8012294:	2800      	cmp	r0, #0
 8012296:	d033      	beq.n	8012300 <_printf_float+0x26c>
 8012298:	2301      	movs	r3, #1
 801229a:	4631      	mov	r1, r6
 801229c:	4628      	mov	r0, r5
 801229e:	4a35      	ldr	r2, [pc, #212]	; (8012374 <_printf_float+0x2e0>)
 80122a0:	47b8      	blx	r7
 80122a2:	3001      	adds	r0, #1
 80122a4:	f43f af51 	beq.w	801214a <_printf_float+0xb6>
 80122a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80122ac:	429a      	cmp	r2, r3
 80122ae:	db02      	blt.n	80122b6 <_printf_float+0x222>
 80122b0:	6823      	ldr	r3, [r4, #0]
 80122b2:	07d8      	lsls	r0, r3, #31
 80122b4:	d50f      	bpl.n	80122d6 <_printf_float+0x242>
 80122b6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80122ba:	4631      	mov	r1, r6
 80122bc:	4628      	mov	r0, r5
 80122be:	47b8      	blx	r7
 80122c0:	3001      	adds	r0, #1
 80122c2:	f43f af42 	beq.w	801214a <_printf_float+0xb6>
 80122c6:	f04f 0800 	mov.w	r8, #0
 80122ca:	f104 091a 	add.w	r9, r4, #26
 80122ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80122d0:	3b01      	subs	r3, #1
 80122d2:	4543      	cmp	r3, r8
 80122d4:	dc09      	bgt.n	80122ea <_printf_float+0x256>
 80122d6:	6823      	ldr	r3, [r4, #0]
 80122d8:	079b      	lsls	r3, r3, #30
 80122da:	f100 8102 	bmi.w	80124e2 <_printf_float+0x44e>
 80122de:	68e0      	ldr	r0, [r4, #12]
 80122e0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80122e2:	4298      	cmp	r0, r3
 80122e4:	bfb8      	it	lt
 80122e6:	4618      	movlt	r0, r3
 80122e8:	e731      	b.n	801214e <_printf_float+0xba>
 80122ea:	2301      	movs	r3, #1
 80122ec:	464a      	mov	r2, r9
 80122ee:	4631      	mov	r1, r6
 80122f0:	4628      	mov	r0, r5
 80122f2:	47b8      	blx	r7
 80122f4:	3001      	adds	r0, #1
 80122f6:	f43f af28 	beq.w	801214a <_printf_float+0xb6>
 80122fa:	f108 0801 	add.w	r8, r8, #1
 80122fe:	e7e6      	b.n	80122ce <_printf_float+0x23a>
 8012300:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012302:	2b00      	cmp	r3, #0
 8012304:	dc38      	bgt.n	8012378 <_printf_float+0x2e4>
 8012306:	2301      	movs	r3, #1
 8012308:	4631      	mov	r1, r6
 801230a:	4628      	mov	r0, r5
 801230c:	4a19      	ldr	r2, [pc, #100]	; (8012374 <_printf_float+0x2e0>)
 801230e:	47b8      	blx	r7
 8012310:	3001      	adds	r0, #1
 8012312:	f43f af1a 	beq.w	801214a <_printf_float+0xb6>
 8012316:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801231a:	4313      	orrs	r3, r2
 801231c:	d102      	bne.n	8012324 <_printf_float+0x290>
 801231e:	6823      	ldr	r3, [r4, #0]
 8012320:	07d9      	lsls	r1, r3, #31
 8012322:	d5d8      	bpl.n	80122d6 <_printf_float+0x242>
 8012324:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012328:	4631      	mov	r1, r6
 801232a:	4628      	mov	r0, r5
 801232c:	47b8      	blx	r7
 801232e:	3001      	adds	r0, #1
 8012330:	f43f af0b 	beq.w	801214a <_printf_float+0xb6>
 8012334:	f04f 0900 	mov.w	r9, #0
 8012338:	f104 0a1a 	add.w	sl, r4, #26
 801233c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801233e:	425b      	negs	r3, r3
 8012340:	454b      	cmp	r3, r9
 8012342:	dc01      	bgt.n	8012348 <_printf_float+0x2b4>
 8012344:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012346:	e794      	b.n	8012272 <_printf_float+0x1de>
 8012348:	2301      	movs	r3, #1
 801234a:	4652      	mov	r2, sl
 801234c:	4631      	mov	r1, r6
 801234e:	4628      	mov	r0, r5
 8012350:	47b8      	blx	r7
 8012352:	3001      	adds	r0, #1
 8012354:	f43f aef9 	beq.w	801214a <_printf_float+0xb6>
 8012358:	f109 0901 	add.w	r9, r9, #1
 801235c:	e7ee      	b.n	801233c <_printf_float+0x2a8>
 801235e:	bf00      	nop
 8012360:	7fefffff 	.word	0x7fefffff
 8012364:	0802e238 	.word	0x0802e238
 8012368:	0802e23c 	.word	0x0802e23c
 801236c:	0802e244 	.word	0x0802e244
 8012370:	0802e240 	.word	0x0802e240
 8012374:	0802e248 	.word	0x0802e248
 8012378:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801237a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801237c:	429a      	cmp	r2, r3
 801237e:	bfa8      	it	ge
 8012380:	461a      	movge	r2, r3
 8012382:	2a00      	cmp	r2, #0
 8012384:	4691      	mov	r9, r2
 8012386:	dc37      	bgt.n	80123f8 <_printf_float+0x364>
 8012388:	f04f 0b00 	mov.w	fp, #0
 801238c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012390:	f104 021a 	add.w	r2, r4, #26
 8012394:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8012398:	ebaa 0309 	sub.w	r3, sl, r9
 801239c:	455b      	cmp	r3, fp
 801239e:	dc33      	bgt.n	8012408 <_printf_float+0x374>
 80123a0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80123a4:	429a      	cmp	r2, r3
 80123a6:	db3b      	blt.n	8012420 <_printf_float+0x38c>
 80123a8:	6823      	ldr	r3, [r4, #0]
 80123aa:	07da      	lsls	r2, r3, #31
 80123ac:	d438      	bmi.n	8012420 <_printf_float+0x38c>
 80123ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80123b0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80123b2:	eba3 020a 	sub.w	r2, r3, sl
 80123b6:	eba3 0901 	sub.w	r9, r3, r1
 80123ba:	4591      	cmp	r9, r2
 80123bc:	bfa8      	it	ge
 80123be:	4691      	movge	r9, r2
 80123c0:	f1b9 0f00 	cmp.w	r9, #0
 80123c4:	dc34      	bgt.n	8012430 <_printf_float+0x39c>
 80123c6:	f04f 0800 	mov.w	r8, #0
 80123ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80123ce:	f104 0a1a 	add.w	sl, r4, #26
 80123d2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80123d6:	1a9b      	subs	r3, r3, r2
 80123d8:	eba3 0309 	sub.w	r3, r3, r9
 80123dc:	4543      	cmp	r3, r8
 80123de:	f77f af7a 	ble.w	80122d6 <_printf_float+0x242>
 80123e2:	2301      	movs	r3, #1
 80123e4:	4652      	mov	r2, sl
 80123e6:	4631      	mov	r1, r6
 80123e8:	4628      	mov	r0, r5
 80123ea:	47b8      	blx	r7
 80123ec:	3001      	adds	r0, #1
 80123ee:	f43f aeac 	beq.w	801214a <_printf_float+0xb6>
 80123f2:	f108 0801 	add.w	r8, r8, #1
 80123f6:	e7ec      	b.n	80123d2 <_printf_float+0x33e>
 80123f8:	4613      	mov	r3, r2
 80123fa:	4631      	mov	r1, r6
 80123fc:	4642      	mov	r2, r8
 80123fe:	4628      	mov	r0, r5
 8012400:	47b8      	blx	r7
 8012402:	3001      	adds	r0, #1
 8012404:	d1c0      	bne.n	8012388 <_printf_float+0x2f4>
 8012406:	e6a0      	b.n	801214a <_printf_float+0xb6>
 8012408:	2301      	movs	r3, #1
 801240a:	4631      	mov	r1, r6
 801240c:	4628      	mov	r0, r5
 801240e:	920b      	str	r2, [sp, #44]	; 0x2c
 8012410:	47b8      	blx	r7
 8012412:	3001      	adds	r0, #1
 8012414:	f43f ae99 	beq.w	801214a <_printf_float+0xb6>
 8012418:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801241a:	f10b 0b01 	add.w	fp, fp, #1
 801241e:	e7b9      	b.n	8012394 <_printf_float+0x300>
 8012420:	4631      	mov	r1, r6
 8012422:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012426:	4628      	mov	r0, r5
 8012428:	47b8      	blx	r7
 801242a:	3001      	adds	r0, #1
 801242c:	d1bf      	bne.n	80123ae <_printf_float+0x31a>
 801242e:	e68c      	b.n	801214a <_printf_float+0xb6>
 8012430:	464b      	mov	r3, r9
 8012432:	4631      	mov	r1, r6
 8012434:	4628      	mov	r0, r5
 8012436:	eb08 020a 	add.w	r2, r8, sl
 801243a:	47b8      	blx	r7
 801243c:	3001      	adds	r0, #1
 801243e:	d1c2      	bne.n	80123c6 <_printf_float+0x332>
 8012440:	e683      	b.n	801214a <_printf_float+0xb6>
 8012442:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012444:	2a01      	cmp	r2, #1
 8012446:	dc01      	bgt.n	801244c <_printf_float+0x3b8>
 8012448:	07db      	lsls	r3, r3, #31
 801244a:	d537      	bpl.n	80124bc <_printf_float+0x428>
 801244c:	2301      	movs	r3, #1
 801244e:	4642      	mov	r2, r8
 8012450:	4631      	mov	r1, r6
 8012452:	4628      	mov	r0, r5
 8012454:	47b8      	blx	r7
 8012456:	3001      	adds	r0, #1
 8012458:	f43f ae77 	beq.w	801214a <_printf_float+0xb6>
 801245c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012460:	4631      	mov	r1, r6
 8012462:	4628      	mov	r0, r5
 8012464:	47b8      	blx	r7
 8012466:	3001      	adds	r0, #1
 8012468:	f43f ae6f 	beq.w	801214a <_printf_float+0xb6>
 801246c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012470:	2200      	movs	r2, #0
 8012472:	2300      	movs	r3, #0
 8012474:	f7ee fb04 	bl	8000a80 <__aeabi_dcmpeq>
 8012478:	b9d8      	cbnz	r0, 80124b2 <_printf_float+0x41e>
 801247a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801247c:	f108 0201 	add.w	r2, r8, #1
 8012480:	3b01      	subs	r3, #1
 8012482:	4631      	mov	r1, r6
 8012484:	4628      	mov	r0, r5
 8012486:	47b8      	blx	r7
 8012488:	3001      	adds	r0, #1
 801248a:	d10e      	bne.n	80124aa <_printf_float+0x416>
 801248c:	e65d      	b.n	801214a <_printf_float+0xb6>
 801248e:	2301      	movs	r3, #1
 8012490:	464a      	mov	r2, r9
 8012492:	4631      	mov	r1, r6
 8012494:	4628      	mov	r0, r5
 8012496:	47b8      	blx	r7
 8012498:	3001      	adds	r0, #1
 801249a:	f43f ae56 	beq.w	801214a <_printf_float+0xb6>
 801249e:	f108 0801 	add.w	r8, r8, #1
 80124a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124a4:	3b01      	subs	r3, #1
 80124a6:	4543      	cmp	r3, r8
 80124a8:	dcf1      	bgt.n	801248e <_printf_float+0x3fa>
 80124aa:	4653      	mov	r3, sl
 80124ac:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80124b0:	e6e0      	b.n	8012274 <_printf_float+0x1e0>
 80124b2:	f04f 0800 	mov.w	r8, #0
 80124b6:	f104 091a 	add.w	r9, r4, #26
 80124ba:	e7f2      	b.n	80124a2 <_printf_float+0x40e>
 80124bc:	2301      	movs	r3, #1
 80124be:	4642      	mov	r2, r8
 80124c0:	e7df      	b.n	8012482 <_printf_float+0x3ee>
 80124c2:	2301      	movs	r3, #1
 80124c4:	464a      	mov	r2, r9
 80124c6:	4631      	mov	r1, r6
 80124c8:	4628      	mov	r0, r5
 80124ca:	47b8      	blx	r7
 80124cc:	3001      	adds	r0, #1
 80124ce:	f43f ae3c 	beq.w	801214a <_printf_float+0xb6>
 80124d2:	f108 0801 	add.w	r8, r8, #1
 80124d6:	68e3      	ldr	r3, [r4, #12]
 80124d8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80124da:	1a5b      	subs	r3, r3, r1
 80124dc:	4543      	cmp	r3, r8
 80124de:	dcf0      	bgt.n	80124c2 <_printf_float+0x42e>
 80124e0:	e6fd      	b.n	80122de <_printf_float+0x24a>
 80124e2:	f04f 0800 	mov.w	r8, #0
 80124e6:	f104 0919 	add.w	r9, r4, #25
 80124ea:	e7f4      	b.n	80124d6 <_printf_float+0x442>

080124ec <_printf_common>:
 80124ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80124f0:	4616      	mov	r6, r2
 80124f2:	4699      	mov	r9, r3
 80124f4:	688a      	ldr	r2, [r1, #8]
 80124f6:	690b      	ldr	r3, [r1, #16]
 80124f8:	4607      	mov	r7, r0
 80124fa:	4293      	cmp	r3, r2
 80124fc:	bfb8      	it	lt
 80124fe:	4613      	movlt	r3, r2
 8012500:	6033      	str	r3, [r6, #0]
 8012502:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8012506:	460c      	mov	r4, r1
 8012508:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801250c:	b10a      	cbz	r2, 8012512 <_printf_common+0x26>
 801250e:	3301      	adds	r3, #1
 8012510:	6033      	str	r3, [r6, #0]
 8012512:	6823      	ldr	r3, [r4, #0]
 8012514:	0699      	lsls	r1, r3, #26
 8012516:	bf42      	ittt	mi
 8012518:	6833      	ldrmi	r3, [r6, #0]
 801251a:	3302      	addmi	r3, #2
 801251c:	6033      	strmi	r3, [r6, #0]
 801251e:	6825      	ldr	r5, [r4, #0]
 8012520:	f015 0506 	ands.w	r5, r5, #6
 8012524:	d106      	bne.n	8012534 <_printf_common+0x48>
 8012526:	f104 0a19 	add.w	sl, r4, #25
 801252a:	68e3      	ldr	r3, [r4, #12]
 801252c:	6832      	ldr	r2, [r6, #0]
 801252e:	1a9b      	subs	r3, r3, r2
 8012530:	42ab      	cmp	r3, r5
 8012532:	dc28      	bgt.n	8012586 <_printf_common+0x9a>
 8012534:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8012538:	1e13      	subs	r3, r2, #0
 801253a:	6822      	ldr	r2, [r4, #0]
 801253c:	bf18      	it	ne
 801253e:	2301      	movne	r3, #1
 8012540:	0692      	lsls	r2, r2, #26
 8012542:	d42d      	bmi.n	80125a0 <_printf_common+0xb4>
 8012544:	4649      	mov	r1, r9
 8012546:	4638      	mov	r0, r7
 8012548:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801254c:	47c0      	blx	r8
 801254e:	3001      	adds	r0, #1
 8012550:	d020      	beq.n	8012594 <_printf_common+0xa8>
 8012552:	6823      	ldr	r3, [r4, #0]
 8012554:	68e5      	ldr	r5, [r4, #12]
 8012556:	f003 0306 	and.w	r3, r3, #6
 801255a:	2b04      	cmp	r3, #4
 801255c:	bf18      	it	ne
 801255e:	2500      	movne	r5, #0
 8012560:	6832      	ldr	r2, [r6, #0]
 8012562:	f04f 0600 	mov.w	r6, #0
 8012566:	68a3      	ldr	r3, [r4, #8]
 8012568:	bf08      	it	eq
 801256a:	1aad      	subeq	r5, r5, r2
 801256c:	6922      	ldr	r2, [r4, #16]
 801256e:	bf08      	it	eq
 8012570:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012574:	4293      	cmp	r3, r2
 8012576:	bfc4      	itt	gt
 8012578:	1a9b      	subgt	r3, r3, r2
 801257a:	18ed      	addgt	r5, r5, r3
 801257c:	341a      	adds	r4, #26
 801257e:	42b5      	cmp	r5, r6
 8012580:	d11a      	bne.n	80125b8 <_printf_common+0xcc>
 8012582:	2000      	movs	r0, #0
 8012584:	e008      	b.n	8012598 <_printf_common+0xac>
 8012586:	2301      	movs	r3, #1
 8012588:	4652      	mov	r2, sl
 801258a:	4649      	mov	r1, r9
 801258c:	4638      	mov	r0, r7
 801258e:	47c0      	blx	r8
 8012590:	3001      	adds	r0, #1
 8012592:	d103      	bne.n	801259c <_printf_common+0xb0>
 8012594:	f04f 30ff 	mov.w	r0, #4294967295
 8012598:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801259c:	3501      	adds	r5, #1
 801259e:	e7c4      	b.n	801252a <_printf_common+0x3e>
 80125a0:	2030      	movs	r0, #48	; 0x30
 80125a2:	18e1      	adds	r1, r4, r3
 80125a4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80125a8:	1c5a      	adds	r2, r3, #1
 80125aa:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80125ae:	4422      	add	r2, r4
 80125b0:	3302      	adds	r3, #2
 80125b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80125b6:	e7c5      	b.n	8012544 <_printf_common+0x58>
 80125b8:	2301      	movs	r3, #1
 80125ba:	4622      	mov	r2, r4
 80125bc:	4649      	mov	r1, r9
 80125be:	4638      	mov	r0, r7
 80125c0:	47c0      	blx	r8
 80125c2:	3001      	adds	r0, #1
 80125c4:	d0e6      	beq.n	8012594 <_printf_common+0xa8>
 80125c6:	3601      	adds	r6, #1
 80125c8:	e7d9      	b.n	801257e <_printf_common+0x92>
	...

080125cc <_printf_i>:
 80125cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80125d0:	7e0f      	ldrb	r7, [r1, #24]
 80125d2:	4691      	mov	r9, r2
 80125d4:	2f78      	cmp	r7, #120	; 0x78
 80125d6:	4680      	mov	r8, r0
 80125d8:	460c      	mov	r4, r1
 80125da:	469a      	mov	sl, r3
 80125dc:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80125de:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80125e2:	d807      	bhi.n	80125f4 <_printf_i+0x28>
 80125e4:	2f62      	cmp	r7, #98	; 0x62
 80125e6:	d80a      	bhi.n	80125fe <_printf_i+0x32>
 80125e8:	2f00      	cmp	r7, #0
 80125ea:	f000 80d9 	beq.w	80127a0 <_printf_i+0x1d4>
 80125ee:	2f58      	cmp	r7, #88	; 0x58
 80125f0:	f000 80a4 	beq.w	801273c <_printf_i+0x170>
 80125f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80125f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80125fc:	e03a      	b.n	8012674 <_printf_i+0xa8>
 80125fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012602:	2b15      	cmp	r3, #21
 8012604:	d8f6      	bhi.n	80125f4 <_printf_i+0x28>
 8012606:	a101      	add	r1, pc, #4	; (adr r1, 801260c <_printf_i+0x40>)
 8012608:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801260c:	08012665 	.word	0x08012665
 8012610:	08012679 	.word	0x08012679
 8012614:	080125f5 	.word	0x080125f5
 8012618:	080125f5 	.word	0x080125f5
 801261c:	080125f5 	.word	0x080125f5
 8012620:	080125f5 	.word	0x080125f5
 8012624:	08012679 	.word	0x08012679
 8012628:	080125f5 	.word	0x080125f5
 801262c:	080125f5 	.word	0x080125f5
 8012630:	080125f5 	.word	0x080125f5
 8012634:	080125f5 	.word	0x080125f5
 8012638:	08012787 	.word	0x08012787
 801263c:	080126a9 	.word	0x080126a9
 8012640:	08012769 	.word	0x08012769
 8012644:	080125f5 	.word	0x080125f5
 8012648:	080125f5 	.word	0x080125f5
 801264c:	080127a9 	.word	0x080127a9
 8012650:	080125f5 	.word	0x080125f5
 8012654:	080126a9 	.word	0x080126a9
 8012658:	080125f5 	.word	0x080125f5
 801265c:	080125f5 	.word	0x080125f5
 8012660:	08012771 	.word	0x08012771
 8012664:	682b      	ldr	r3, [r5, #0]
 8012666:	1d1a      	adds	r2, r3, #4
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	602a      	str	r2, [r5, #0]
 801266c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012670:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012674:	2301      	movs	r3, #1
 8012676:	e0a4      	b.n	80127c2 <_printf_i+0x1f6>
 8012678:	6820      	ldr	r0, [r4, #0]
 801267a:	6829      	ldr	r1, [r5, #0]
 801267c:	0606      	lsls	r6, r0, #24
 801267e:	f101 0304 	add.w	r3, r1, #4
 8012682:	d50a      	bpl.n	801269a <_printf_i+0xce>
 8012684:	680e      	ldr	r6, [r1, #0]
 8012686:	602b      	str	r3, [r5, #0]
 8012688:	2e00      	cmp	r6, #0
 801268a:	da03      	bge.n	8012694 <_printf_i+0xc8>
 801268c:	232d      	movs	r3, #45	; 0x2d
 801268e:	4276      	negs	r6, r6
 8012690:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012694:	230a      	movs	r3, #10
 8012696:	485e      	ldr	r0, [pc, #376]	; (8012810 <_printf_i+0x244>)
 8012698:	e019      	b.n	80126ce <_printf_i+0x102>
 801269a:	680e      	ldr	r6, [r1, #0]
 801269c:	f010 0f40 	tst.w	r0, #64	; 0x40
 80126a0:	602b      	str	r3, [r5, #0]
 80126a2:	bf18      	it	ne
 80126a4:	b236      	sxthne	r6, r6
 80126a6:	e7ef      	b.n	8012688 <_printf_i+0xbc>
 80126a8:	682b      	ldr	r3, [r5, #0]
 80126aa:	6820      	ldr	r0, [r4, #0]
 80126ac:	1d19      	adds	r1, r3, #4
 80126ae:	6029      	str	r1, [r5, #0]
 80126b0:	0601      	lsls	r1, r0, #24
 80126b2:	d501      	bpl.n	80126b8 <_printf_i+0xec>
 80126b4:	681e      	ldr	r6, [r3, #0]
 80126b6:	e002      	b.n	80126be <_printf_i+0xf2>
 80126b8:	0646      	lsls	r6, r0, #25
 80126ba:	d5fb      	bpl.n	80126b4 <_printf_i+0xe8>
 80126bc:	881e      	ldrh	r6, [r3, #0]
 80126be:	2f6f      	cmp	r7, #111	; 0x6f
 80126c0:	bf0c      	ite	eq
 80126c2:	2308      	moveq	r3, #8
 80126c4:	230a      	movne	r3, #10
 80126c6:	4852      	ldr	r0, [pc, #328]	; (8012810 <_printf_i+0x244>)
 80126c8:	2100      	movs	r1, #0
 80126ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80126ce:	6865      	ldr	r5, [r4, #4]
 80126d0:	2d00      	cmp	r5, #0
 80126d2:	bfa8      	it	ge
 80126d4:	6821      	ldrge	r1, [r4, #0]
 80126d6:	60a5      	str	r5, [r4, #8]
 80126d8:	bfa4      	itt	ge
 80126da:	f021 0104 	bicge.w	r1, r1, #4
 80126de:	6021      	strge	r1, [r4, #0]
 80126e0:	b90e      	cbnz	r6, 80126e6 <_printf_i+0x11a>
 80126e2:	2d00      	cmp	r5, #0
 80126e4:	d04d      	beq.n	8012782 <_printf_i+0x1b6>
 80126e6:	4615      	mov	r5, r2
 80126e8:	fbb6 f1f3 	udiv	r1, r6, r3
 80126ec:	fb03 6711 	mls	r7, r3, r1, r6
 80126f0:	5dc7      	ldrb	r7, [r0, r7]
 80126f2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80126f6:	4637      	mov	r7, r6
 80126f8:	42bb      	cmp	r3, r7
 80126fa:	460e      	mov	r6, r1
 80126fc:	d9f4      	bls.n	80126e8 <_printf_i+0x11c>
 80126fe:	2b08      	cmp	r3, #8
 8012700:	d10b      	bne.n	801271a <_printf_i+0x14e>
 8012702:	6823      	ldr	r3, [r4, #0]
 8012704:	07de      	lsls	r6, r3, #31
 8012706:	d508      	bpl.n	801271a <_printf_i+0x14e>
 8012708:	6923      	ldr	r3, [r4, #16]
 801270a:	6861      	ldr	r1, [r4, #4]
 801270c:	4299      	cmp	r1, r3
 801270e:	bfde      	ittt	le
 8012710:	2330      	movle	r3, #48	; 0x30
 8012712:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012716:	f105 35ff 	addle.w	r5, r5, #4294967295
 801271a:	1b52      	subs	r2, r2, r5
 801271c:	6122      	str	r2, [r4, #16]
 801271e:	464b      	mov	r3, r9
 8012720:	4621      	mov	r1, r4
 8012722:	4640      	mov	r0, r8
 8012724:	f8cd a000 	str.w	sl, [sp]
 8012728:	aa03      	add	r2, sp, #12
 801272a:	f7ff fedf 	bl	80124ec <_printf_common>
 801272e:	3001      	adds	r0, #1
 8012730:	d14c      	bne.n	80127cc <_printf_i+0x200>
 8012732:	f04f 30ff 	mov.w	r0, #4294967295
 8012736:	b004      	add	sp, #16
 8012738:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801273c:	4834      	ldr	r0, [pc, #208]	; (8012810 <_printf_i+0x244>)
 801273e:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8012742:	6829      	ldr	r1, [r5, #0]
 8012744:	6823      	ldr	r3, [r4, #0]
 8012746:	f851 6b04 	ldr.w	r6, [r1], #4
 801274a:	6029      	str	r1, [r5, #0]
 801274c:	061d      	lsls	r5, r3, #24
 801274e:	d514      	bpl.n	801277a <_printf_i+0x1ae>
 8012750:	07df      	lsls	r7, r3, #31
 8012752:	bf44      	itt	mi
 8012754:	f043 0320 	orrmi.w	r3, r3, #32
 8012758:	6023      	strmi	r3, [r4, #0]
 801275a:	b91e      	cbnz	r6, 8012764 <_printf_i+0x198>
 801275c:	6823      	ldr	r3, [r4, #0]
 801275e:	f023 0320 	bic.w	r3, r3, #32
 8012762:	6023      	str	r3, [r4, #0]
 8012764:	2310      	movs	r3, #16
 8012766:	e7af      	b.n	80126c8 <_printf_i+0xfc>
 8012768:	6823      	ldr	r3, [r4, #0]
 801276a:	f043 0320 	orr.w	r3, r3, #32
 801276e:	6023      	str	r3, [r4, #0]
 8012770:	2378      	movs	r3, #120	; 0x78
 8012772:	4828      	ldr	r0, [pc, #160]	; (8012814 <_printf_i+0x248>)
 8012774:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012778:	e7e3      	b.n	8012742 <_printf_i+0x176>
 801277a:	0659      	lsls	r1, r3, #25
 801277c:	bf48      	it	mi
 801277e:	b2b6      	uxthmi	r6, r6
 8012780:	e7e6      	b.n	8012750 <_printf_i+0x184>
 8012782:	4615      	mov	r5, r2
 8012784:	e7bb      	b.n	80126fe <_printf_i+0x132>
 8012786:	682b      	ldr	r3, [r5, #0]
 8012788:	6826      	ldr	r6, [r4, #0]
 801278a:	1d18      	adds	r0, r3, #4
 801278c:	6961      	ldr	r1, [r4, #20]
 801278e:	6028      	str	r0, [r5, #0]
 8012790:	0635      	lsls	r5, r6, #24
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	d501      	bpl.n	801279a <_printf_i+0x1ce>
 8012796:	6019      	str	r1, [r3, #0]
 8012798:	e002      	b.n	80127a0 <_printf_i+0x1d4>
 801279a:	0670      	lsls	r0, r6, #25
 801279c:	d5fb      	bpl.n	8012796 <_printf_i+0x1ca>
 801279e:	8019      	strh	r1, [r3, #0]
 80127a0:	2300      	movs	r3, #0
 80127a2:	4615      	mov	r5, r2
 80127a4:	6123      	str	r3, [r4, #16]
 80127a6:	e7ba      	b.n	801271e <_printf_i+0x152>
 80127a8:	682b      	ldr	r3, [r5, #0]
 80127aa:	2100      	movs	r1, #0
 80127ac:	1d1a      	adds	r2, r3, #4
 80127ae:	602a      	str	r2, [r5, #0]
 80127b0:	681d      	ldr	r5, [r3, #0]
 80127b2:	6862      	ldr	r2, [r4, #4]
 80127b4:	4628      	mov	r0, r5
 80127b6:	f000 fef9 	bl	80135ac <memchr>
 80127ba:	b108      	cbz	r0, 80127c0 <_printf_i+0x1f4>
 80127bc:	1b40      	subs	r0, r0, r5
 80127be:	6060      	str	r0, [r4, #4]
 80127c0:	6863      	ldr	r3, [r4, #4]
 80127c2:	6123      	str	r3, [r4, #16]
 80127c4:	2300      	movs	r3, #0
 80127c6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80127ca:	e7a8      	b.n	801271e <_printf_i+0x152>
 80127cc:	462a      	mov	r2, r5
 80127ce:	4649      	mov	r1, r9
 80127d0:	4640      	mov	r0, r8
 80127d2:	6923      	ldr	r3, [r4, #16]
 80127d4:	47d0      	blx	sl
 80127d6:	3001      	adds	r0, #1
 80127d8:	d0ab      	beq.n	8012732 <_printf_i+0x166>
 80127da:	6823      	ldr	r3, [r4, #0]
 80127dc:	079b      	lsls	r3, r3, #30
 80127de:	d413      	bmi.n	8012808 <_printf_i+0x23c>
 80127e0:	68e0      	ldr	r0, [r4, #12]
 80127e2:	9b03      	ldr	r3, [sp, #12]
 80127e4:	4298      	cmp	r0, r3
 80127e6:	bfb8      	it	lt
 80127e8:	4618      	movlt	r0, r3
 80127ea:	e7a4      	b.n	8012736 <_printf_i+0x16a>
 80127ec:	2301      	movs	r3, #1
 80127ee:	4632      	mov	r2, r6
 80127f0:	4649      	mov	r1, r9
 80127f2:	4640      	mov	r0, r8
 80127f4:	47d0      	blx	sl
 80127f6:	3001      	adds	r0, #1
 80127f8:	d09b      	beq.n	8012732 <_printf_i+0x166>
 80127fa:	3501      	adds	r5, #1
 80127fc:	68e3      	ldr	r3, [r4, #12]
 80127fe:	9903      	ldr	r1, [sp, #12]
 8012800:	1a5b      	subs	r3, r3, r1
 8012802:	42ab      	cmp	r3, r5
 8012804:	dcf2      	bgt.n	80127ec <_printf_i+0x220>
 8012806:	e7eb      	b.n	80127e0 <_printf_i+0x214>
 8012808:	2500      	movs	r5, #0
 801280a:	f104 0619 	add.w	r6, r4, #25
 801280e:	e7f5      	b.n	80127fc <_printf_i+0x230>
 8012810:	0802e24a 	.word	0x0802e24a
 8012814:	0802e25b 	.word	0x0802e25b

08012818 <_sbrk_r>:
 8012818:	b538      	push	{r3, r4, r5, lr}
 801281a:	2300      	movs	r3, #0
 801281c:	4d05      	ldr	r5, [pc, #20]	; (8012834 <_sbrk_r+0x1c>)
 801281e:	4604      	mov	r4, r0
 8012820:	4608      	mov	r0, r1
 8012822:	602b      	str	r3, [r5, #0]
 8012824:	f7f1 f864 	bl	80038f0 <_sbrk>
 8012828:	1c43      	adds	r3, r0, #1
 801282a:	d102      	bne.n	8012832 <_sbrk_r+0x1a>
 801282c:	682b      	ldr	r3, [r5, #0]
 801282e:	b103      	cbz	r3, 8012832 <_sbrk_r+0x1a>
 8012830:	6023      	str	r3, [r4, #0]
 8012832:	bd38      	pop	{r3, r4, r5, pc}
 8012834:	20001668 	.word	0x20001668

08012838 <_vsniprintf_r>:
 8012838:	b530      	push	{r4, r5, lr}
 801283a:	4614      	mov	r4, r2
 801283c:	2c00      	cmp	r4, #0
 801283e:	4605      	mov	r5, r0
 8012840:	461a      	mov	r2, r3
 8012842:	b09b      	sub	sp, #108	; 0x6c
 8012844:	da05      	bge.n	8012852 <_vsniprintf_r+0x1a>
 8012846:	238b      	movs	r3, #139	; 0x8b
 8012848:	6003      	str	r3, [r0, #0]
 801284a:	f04f 30ff 	mov.w	r0, #4294967295
 801284e:	b01b      	add	sp, #108	; 0x6c
 8012850:	bd30      	pop	{r4, r5, pc}
 8012852:	f44f 7302 	mov.w	r3, #520	; 0x208
 8012856:	f8ad 300c 	strh.w	r3, [sp, #12]
 801285a:	bf0c      	ite	eq
 801285c:	4623      	moveq	r3, r4
 801285e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8012862:	9302      	str	r3, [sp, #8]
 8012864:	9305      	str	r3, [sp, #20]
 8012866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801286a:	9100      	str	r1, [sp, #0]
 801286c:	9104      	str	r1, [sp, #16]
 801286e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8012872:	4669      	mov	r1, sp
 8012874:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8012876:	f001 fab3 	bl	8013de0 <_svfiprintf_r>
 801287a:	1c43      	adds	r3, r0, #1
 801287c:	bfbc      	itt	lt
 801287e:	238b      	movlt	r3, #139	; 0x8b
 8012880:	602b      	strlt	r3, [r5, #0]
 8012882:	2c00      	cmp	r4, #0
 8012884:	d0e3      	beq.n	801284e <_vsniprintf_r+0x16>
 8012886:	2200      	movs	r2, #0
 8012888:	9b00      	ldr	r3, [sp, #0]
 801288a:	701a      	strb	r2, [r3, #0]
 801288c:	e7df      	b.n	801284e <_vsniprintf_r+0x16>
	...

08012890 <vsniprintf>:
 8012890:	b507      	push	{r0, r1, r2, lr}
 8012892:	9300      	str	r3, [sp, #0]
 8012894:	4613      	mov	r3, r2
 8012896:	460a      	mov	r2, r1
 8012898:	4601      	mov	r1, r0
 801289a:	4803      	ldr	r0, [pc, #12]	; (80128a8 <vsniprintf+0x18>)
 801289c:	6800      	ldr	r0, [r0, #0]
 801289e:	f7ff ffcb 	bl	8012838 <_vsniprintf_r>
 80128a2:	b003      	add	sp, #12
 80128a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80128a8:	20000168 	.word	0x20000168

080128ac <quorem>:
 80128ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80128b0:	6903      	ldr	r3, [r0, #16]
 80128b2:	690c      	ldr	r4, [r1, #16]
 80128b4:	4607      	mov	r7, r0
 80128b6:	42a3      	cmp	r3, r4
 80128b8:	f2c0 8082 	blt.w	80129c0 <quorem+0x114>
 80128bc:	3c01      	subs	r4, #1
 80128be:	f100 0514 	add.w	r5, r0, #20
 80128c2:	f101 0814 	add.w	r8, r1, #20
 80128c6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80128ca:	9301      	str	r3, [sp, #4]
 80128cc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80128d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80128d4:	3301      	adds	r3, #1
 80128d6:	429a      	cmp	r2, r3
 80128d8:	fbb2 f6f3 	udiv	r6, r2, r3
 80128dc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80128e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80128e4:	d331      	bcc.n	801294a <quorem+0x9e>
 80128e6:	f04f 0e00 	mov.w	lr, #0
 80128ea:	4640      	mov	r0, r8
 80128ec:	46ac      	mov	ip, r5
 80128ee:	46f2      	mov	sl, lr
 80128f0:	f850 2b04 	ldr.w	r2, [r0], #4
 80128f4:	b293      	uxth	r3, r2
 80128f6:	fb06 e303 	mla	r3, r6, r3, lr
 80128fa:	0c12      	lsrs	r2, r2, #16
 80128fc:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012900:	b29b      	uxth	r3, r3
 8012902:	fb06 e202 	mla	r2, r6, r2, lr
 8012906:	ebaa 0303 	sub.w	r3, sl, r3
 801290a:	f8dc a000 	ldr.w	sl, [ip]
 801290e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012912:	fa1f fa8a 	uxth.w	sl, sl
 8012916:	4453      	add	r3, sl
 8012918:	f8dc a000 	ldr.w	sl, [ip]
 801291c:	b292      	uxth	r2, r2
 801291e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012922:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012926:	b29b      	uxth	r3, r3
 8012928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801292c:	4581      	cmp	r9, r0
 801292e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012932:	f84c 3b04 	str.w	r3, [ip], #4
 8012936:	d2db      	bcs.n	80128f0 <quorem+0x44>
 8012938:	f855 300b 	ldr.w	r3, [r5, fp]
 801293c:	b92b      	cbnz	r3, 801294a <quorem+0x9e>
 801293e:	9b01      	ldr	r3, [sp, #4]
 8012940:	3b04      	subs	r3, #4
 8012942:	429d      	cmp	r5, r3
 8012944:	461a      	mov	r2, r3
 8012946:	d32f      	bcc.n	80129a8 <quorem+0xfc>
 8012948:	613c      	str	r4, [r7, #16]
 801294a:	4638      	mov	r0, r7
 801294c:	f001 f8d4 	bl	8013af8 <__mcmp>
 8012950:	2800      	cmp	r0, #0
 8012952:	db25      	blt.n	80129a0 <quorem+0xf4>
 8012954:	4628      	mov	r0, r5
 8012956:	f04f 0c00 	mov.w	ip, #0
 801295a:	3601      	adds	r6, #1
 801295c:	f858 1b04 	ldr.w	r1, [r8], #4
 8012960:	f8d0 e000 	ldr.w	lr, [r0]
 8012964:	b28b      	uxth	r3, r1
 8012966:	ebac 0303 	sub.w	r3, ip, r3
 801296a:	fa1f f28e 	uxth.w	r2, lr
 801296e:	4413      	add	r3, r2
 8012970:	0c0a      	lsrs	r2, r1, #16
 8012972:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012976:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801297a:	b29b      	uxth	r3, r3
 801297c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012980:	45c1      	cmp	r9, r8
 8012982:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012986:	f840 3b04 	str.w	r3, [r0], #4
 801298a:	d2e7      	bcs.n	801295c <quorem+0xb0>
 801298c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012990:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012994:	b922      	cbnz	r2, 80129a0 <quorem+0xf4>
 8012996:	3b04      	subs	r3, #4
 8012998:	429d      	cmp	r5, r3
 801299a:	461a      	mov	r2, r3
 801299c:	d30a      	bcc.n	80129b4 <quorem+0x108>
 801299e:	613c      	str	r4, [r7, #16]
 80129a0:	4630      	mov	r0, r6
 80129a2:	b003      	add	sp, #12
 80129a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129a8:	6812      	ldr	r2, [r2, #0]
 80129aa:	3b04      	subs	r3, #4
 80129ac:	2a00      	cmp	r2, #0
 80129ae:	d1cb      	bne.n	8012948 <quorem+0x9c>
 80129b0:	3c01      	subs	r4, #1
 80129b2:	e7c6      	b.n	8012942 <quorem+0x96>
 80129b4:	6812      	ldr	r2, [r2, #0]
 80129b6:	3b04      	subs	r3, #4
 80129b8:	2a00      	cmp	r2, #0
 80129ba:	d1f0      	bne.n	801299e <quorem+0xf2>
 80129bc:	3c01      	subs	r4, #1
 80129be:	e7eb      	b.n	8012998 <quorem+0xec>
 80129c0:	2000      	movs	r0, #0
 80129c2:	e7ee      	b.n	80129a2 <quorem+0xf6>
 80129c4:	0000      	movs	r0, r0
	...

080129c8 <_dtoa_r>:
 80129c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80129cc:	4616      	mov	r6, r2
 80129ce:	461f      	mov	r7, r3
 80129d0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80129d2:	b099      	sub	sp, #100	; 0x64
 80129d4:	4605      	mov	r5, r0
 80129d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80129da:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80129de:	b974      	cbnz	r4, 80129fe <_dtoa_r+0x36>
 80129e0:	2010      	movs	r0, #16
 80129e2:	f7ff f9c5 	bl	8011d70 <malloc>
 80129e6:	4602      	mov	r2, r0
 80129e8:	6268      	str	r0, [r5, #36]	; 0x24
 80129ea:	b920      	cbnz	r0, 80129f6 <_dtoa_r+0x2e>
 80129ec:	21ea      	movs	r1, #234	; 0xea
 80129ee:	4ba8      	ldr	r3, [pc, #672]	; (8012c90 <_dtoa_r+0x2c8>)
 80129f0:	48a8      	ldr	r0, [pc, #672]	; (8012c94 <_dtoa_r+0x2cc>)
 80129f2:	f001 faf5 	bl	8013fe0 <__assert_func>
 80129f6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80129fa:	6004      	str	r4, [r0, #0]
 80129fc:	60c4      	str	r4, [r0, #12]
 80129fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012a00:	6819      	ldr	r1, [r3, #0]
 8012a02:	b151      	cbz	r1, 8012a1a <_dtoa_r+0x52>
 8012a04:	685a      	ldr	r2, [r3, #4]
 8012a06:	2301      	movs	r3, #1
 8012a08:	4093      	lsls	r3, r2
 8012a0a:	604a      	str	r2, [r1, #4]
 8012a0c:	608b      	str	r3, [r1, #8]
 8012a0e:	4628      	mov	r0, r5
 8012a10:	f000 fe34 	bl	801367c <_Bfree>
 8012a14:	2200      	movs	r2, #0
 8012a16:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012a18:	601a      	str	r2, [r3, #0]
 8012a1a:	1e3b      	subs	r3, r7, #0
 8012a1c:	bfaf      	iteee	ge
 8012a1e:	2300      	movge	r3, #0
 8012a20:	2201      	movlt	r2, #1
 8012a22:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012a26:	9305      	strlt	r3, [sp, #20]
 8012a28:	bfa8      	it	ge
 8012a2a:	f8c8 3000 	strge.w	r3, [r8]
 8012a2e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8012a32:	4b99      	ldr	r3, [pc, #612]	; (8012c98 <_dtoa_r+0x2d0>)
 8012a34:	bfb8      	it	lt
 8012a36:	f8c8 2000 	strlt.w	r2, [r8]
 8012a3a:	ea33 0309 	bics.w	r3, r3, r9
 8012a3e:	d119      	bne.n	8012a74 <_dtoa_r+0xac>
 8012a40:	f242 730f 	movw	r3, #9999	; 0x270f
 8012a44:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012a46:	6013      	str	r3, [r2, #0]
 8012a48:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8012a4c:	4333      	orrs	r3, r6
 8012a4e:	f000 857f 	beq.w	8013550 <_dtoa_r+0xb88>
 8012a52:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012a54:	b953      	cbnz	r3, 8012a6c <_dtoa_r+0xa4>
 8012a56:	4b91      	ldr	r3, [pc, #580]	; (8012c9c <_dtoa_r+0x2d4>)
 8012a58:	e022      	b.n	8012aa0 <_dtoa_r+0xd8>
 8012a5a:	4b91      	ldr	r3, [pc, #580]	; (8012ca0 <_dtoa_r+0x2d8>)
 8012a5c:	9303      	str	r3, [sp, #12]
 8012a5e:	3308      	adds	r3, #8
 8012a60:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8012a62:	6013      	str	r3, [r2, #0]
 8012a64:	9803      	ldr	r0, [sp, #12]
 8012a66:	b019      	add	sp, #100	; 0x64
 8012a68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a6c:	4b8b      	ldr	r3, [pc, #556]	; (8012c9c <_dtoa_r+0x2d4>)
 8012a6e:	9303      	str	r3, [sp, #12]
 8012a70:	3303      	adds	r3, #3
 8012a72:	e7f5      	b.n	8012a60 <_dtoa_r+0x98>
 8012a74:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8012a78:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8012a7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012a80:	2200      	movs	r2, #0
 8012a82:	2300      	movs	r3, #0
 8012a84:	f7ed fffc 	bl	8000a80 <__aeabi_dcmpeq>
 8012a88:	4680      	mov	r8, r0
 8012a8a:	b158      	cbz	r0, 8012aa4 <_dtoa_r+0xdc>
 8012a8c:	2301      	movs	r3, #1
 8012a8e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8012a90:	6013      	str	r3, [r2, #0]
 8012a92:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	f000 8558 	beq.w	801354a <_dtoa_r+0xb82>
 8012a9a:	4882      	ldr	r0, [pc, #520]	; (8012ca4 <_dtoa_r+0x2dc>)
 8012a9c:	6018      	str	r0, [r3, #0]
 8012a9e:	1e43      	subs	r3, r0, #1
 8012aa0:	9303      	str	r3, [sp, #12]
 8012aa2:	e7df      	b.n	8012a64 <_dtoa_r+0x9c>
 8012aa4:	ab16      	add	r3, sp, #88	; 0x58
 8012aa6:	9301      	str	r3, [sp, #4]
 8012aa8:	ab17      	add	r3, sp, #92	; 0x5c
 8012aaa:	9300      	str	r3, [sp, #0]
 8012aac:	4628      	mov	r0, r5
 8012aae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8012ab2:	f001 f8c9 	bl	8013c48 <__d2b>
 8012ab6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8012aba:	4683      	mov	fp, r0
 8012abc:	2c00      	cmp	r4, #0
 8012abe:	d07f      	beq.n	8012bc0 <_dtoa_r+0x1f8>
 8012ac0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012ac4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8012ac6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8012aca:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ace:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8012ad2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8012ad6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8012ada:	2200      	movs	r2, #0
 8012adc:	4b72      	ldr	r3, [pc, #456]	; (8012ca8 <_dtoa_r+0x2e0>)
 8012ade:	f7ed fbaf 	bl	8000240 <__aeabi_dsub>
 8012ae2:	a365      	add	r3, pc, #404	; (adr r3, 8012c78 <_dtoa_r+0x2b0>)
 8012ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ae8:	f7ed fd62 	bl	80005b0 <__aeabi_dmul>
 8012aec:	a364      	add	r3, pc, #400	; (adr r3, 8012c80 <_dtoa_r+0x2b8>)
 8012aee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012af2:	f7ed fba7 	bl	8000244 <__adddf3>
 8012af6:	4606      	mov	r6, r0
 8012af8:	4620      	mov	r0, r4
 8012afa:	460f      	mov	r7, r1
 8012afc:	f7ed fcee 	bl	80004dc <__aeabi_i2d>
 8012b00:	a361      	add	r3, pc, #388	; (adr r3, 8012c88 <_dtoa_r+0x2c0>)
 8012b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b06:	f7ed fd53 	bl	80005b0 <__aeabi_dmul>
 8012b0a:	4602      	mov	r2, r0
 8012b0c:	460b      	mov	r3, r1
 8012b0e:	4630      	mov	r0, r6
 8012b10:	4639      	mov	r1, r7
 8012b12:	f7ed fb97 	bl	8000244 <__adddf3>
 8012b16:	4606      	mov	r6, r0
 8012b18:	460f      	mov	r7, r1
 8012b1a:	f7ed fff9 	bl	8000b10 <__aeabi_d2iz>
 8012b1e:	2200      	movs	r2, #0
 8012b20:	4682      	mov	sl, r0
 8012b22:	2300      	movs	r3, #0
 8012b24:	4630      	mov	r0, r6
 8012b26:	4639      	mov	r1, r7
 8012b28:	f7ed ffb4 	bl	8000a94 <__aeabi_dcmplt>
 8012b2c:	b148      	cbz	r0, 8012b42 <_dtoa_r+0x17a>
 8012b2e:	4650      	mov	r0, sl
 8012b30:	f7ed fcd4 	bl	80004dc <__aeabi_i2d>
 8012b34:	4632      	mov	r2, r6
 8012b36:	463b      	mov	r3, r7
 8012b38:	f7ed ffa2 	bl	8000a80 <__aeabi_dcmpeq>
 8012b3c:	b908      	cbnz	r0, 8012b42 <_dtoa_r+0x17a>
 8012b3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b42:	f1ba 0f16 	cmp.w	sl, #22
 8012b46:	d858      	bhi.n	8012bfa <_dtoa_r+0x232>
 8012b48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012b4c:	4b57      	ldr	r3, [pc, #348]	; (8012cac <_dtoa_r+0x2e4>)
 8012b4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b56:	f7ed ff9d 	bl	8000a94 <__aeabi_dcmplt>
 8012b5a:	2800      	cmp	r0, #0
 8012b5c:	d04f      	beq.n	8012bfe <_dtoa_r+0x236>
 8012b5e:	2300      	movs	r3, #0
 8012b60:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012b64:	930f      	str	r3, [sp, #60]	; 0x3c
 8012b66:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8012b68:	1b1c      	subs	r4, r3, r4
 8012b6a:	1e63      	subs	r3, r4, #1
 8012b6c:	9309      	str	r3, [sp, #36]	; 0x24
 8012b6e:	bf49      	itett	mi
 8012b70:	f1c4 0301 	rsbmi	r3, r4, #1
 8012b74:	2300      	movpl	r3, #0
 8012b76:	9306      	strmi	r3, [sp, #24]
 8012b78:	2300      	movmi	r3, #0
 8012b7a:	bf54      	ite	pl
 8012b7c:	9306      	strpl	r3, [sp, #24]
 8012b7e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8012b80:	f1ba 0f00 	cmp.w	sl, #0
 8012b84:	db3d      	blt.n	8012c02 <_dtoa_r+0x23a>
 8012b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012b88:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012b8c:	4453      	add	r3, sl
 8012b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8012b90:	2300      	movs	r3, #0
 8012b92:	930a      	str	r3, [sp, #40]	; 0x28
 8012b94:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012b96:	2b09      	cmp	r3, #9
 8012b98:	f200 808c 	bhi.w	8012cb4 <_dtoa_r+0x2ec>
 8012b9c:	2b05      	cmp	r3, #5
 8012b9e:	bfc4      	itt	gt
 8012ba0:	3b04      	subgt	r3, #4
 8012ba2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8012ba4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8012ba6:	bfc8      	it	gt
 8012ba8:	2400      	movgt	r4, #0
 8012baa:	f1a3 0302 	sub.w	r3, r3, #2
 8012bae:	bfd8      	it	le
 8012bb0:	2401      	movle	r4, #1
 8012bb2:	2b03      	cmp	r3, #3
 8012bb4:	f200 808a 	bhi.w	8012ccc <_dtoa_r+0x304>
 8012bb8:	e8df f003 	tbb	[pc, r3]
 8012bbc:	5b4d4f2d 	.word	0x5b4d4f2d
 8012bc0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8012bc4:	441c      	add	r4, r3
 8012bc6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8012bca:	2b20      	cmp	r3, #32
 8012bcc:	bfc3      	ittte	gt
 8012bce:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8012bd2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8012bd6:	fa09 f303 	lslgt.w	r3, r9, r3
 8012bda:	f1c3 0320 	rsble	r3, r3, #32
 8012bde:	bfc6      	itte	gt
 8012be0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8012be4:	4318      	orrgt	r0, r3
 8012be6:	fa06 f003 	lslle.w	r0, r6, r3
 8012bea:	f7ed fc67 	bl	80004bc <__aeabi_ui2d>
 8012bee:	2301      	movs	r3, #1
 8012bf0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8012bf4:	3c01      	subs	r4, #1
 8012bf6:	9313      	str	r3, [sp, #76]	; 0x4c
 8012bf8:	e76f      	b.n	8012ada <_dtoa_r+0x112>
 8012bfa:	2301      	movs	r3, #1
 8012bfc:	e7b2      	b.n	8012b64 <_dtoa_r+0x19c>
 8012bfe:	900f      	str	r0, [sp, #60]	; 0x3c
 8012c00:	e7b1      	b.n	8012b66 <_dtoa_r+0x19e>
 8012c02:	9b06      	ldr	r3, [sp, #24]
 8012c04:	eba3 030a 	sub.w	r3, r3, sl
 8012c08:	9306      	str	r3, [sp, #24]
 8012c0a:	f1ca 0300 	rsb	r3, sl, #0
 8012c0e:	930a      	str	r3, [sp, #40]	; 0x28
 8012c10:	2300      	movs	r3, #0
 8012c12:	930e      	str	r3, [sp, #56]	; 0x38
 8012c14:	e7be      	b.n	8012b94 <_dtoa_r+0x1cc>
 8012c16:	2300      	movs	r3, #0
 8012c18:	930b      	str	r3, [sp, #44]	; 0x2c
 8012c1a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c1c:	2b00      	cmp	r3, #0
 8012c1e:	dc58      	bgt.n	8012cd2 <_dtoa_r+0x30a>
 8012c20:	f04f 0901 	mov.w	r9, #1
 8012c24:	464b      	mov	r3, r9
 8012c26:	f8cd 9020 	str.w	r9, [sp, #32]
 8012c2a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8012c2e:	2200      	movs	r2, #0
 8012c30:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8012c32:	6042      	str	r2, [r0, #4]
 8012c34:	2204      	movs	r2, #4
 8012c36:	f102 0614 	add.w	r6, r2, #20
 8012c3a:	429e      	cmp	r6, r3
 8012c3c:	6841      	ldr	r1, [r0, #4]
 8012c3e:	d94e      	bls.n	8012cde <_dtoa_r+0x316>
 8012c40:	4628      	mov	r0, r5
 8012c42:	f000 fcdb 	bl	80135fc <_Balloc>
 8012c46:	9003      	str	r0, [sp, #12]
 8012c48:	2800      	cmp	r0, #0
 8012c4a:	d14c      	bne.n	8012ce6 <_dtoa_r+0x31e>
 8012c4c:	4602      	mov	r2, r0
 8012c4e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8012c52:	4b17      	ldr	r3, [pc, #92]	; (8012cb0 <_dtoa_r+0x2e8>)
 8012c54:	e6cc      	b.n	80129f0 <_dtoa_r+0x28>
 8012c56:	2301      	movs	r3, #1
 8012c58:	e7de      	b.n	8012c18 <_dtoa_r+0x250>
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8012c5e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012c60:	eb0a 0903 	add.w	r9, sl, r3
 8012c64:	f109 0301 	add.w	r3, r9, #1
 8012c68:	2b01      	cmp	r3, #1
 8012c6a:	9308      	str	r3, [sp, #32]
 8012c6c:	bfb8      	it	lt
 8012c6e:	2301      	movlt	r3, #1
 8012c70:	e7dd      	b.n	8012c2e <_dtoa_r+0x266>
 8012c72:	2301      	movs	r3, #1
 8012c74:	e7f2      	b.n	8012c5c <_dtoa_r+0x294>
 8012c76:	bf00      	nop
 8012c78:	636f4361 	.word	0x636f4361
 8012c7c:	3fd287a7 	.word	0x3fd287a7
 8012c80:	8b60c8b3 	.word	0x8b60c8b3
 8012c84:	3fc68a28 	.word	0x3fc68a28
 8012c88:	509f79fb 	.word	0x509f79fb
 8012c8c:	3fd34413 	.word	0x3fd34413
 8012c90:	0802e279 	.word	0x0802e279
 8012c94:	0802e290 	.word	0x0802e290
 8012c98:	7ff00000 	.word	0x7ff00000
 8012c9c:	0802e275 	.word	0x0802e275
 8012ca0:	0802e26c 	.word	0x0802e26c
 8012ca4:	0802e249 	.word	0x0802e249
 8012ca8:	3ff80000 	.word	0x3ff80000
 8012cac:	0802e380 	.word	0x0802e380
 8012cb0:	0802e2eb 	.word	0x0802e2eb
 8012cb4:	2401      	movs	r4, #1
 8012cb6:	2300      	movs	r3, #0
 8012cb8:	940b      	str	r4, [sp, #44]	; 0x2c
 8012cba:	9322      	str	r3, [sp, #136]	; 0x88
 8012cbc:	f04f 39ff 	mov.w	r9, #4294967295
 8012cc0:	2200      	movs	r2, #0
 8012cc2:	2312      	movs	r3, #18
 8012cc4:	f8cd 9020 	str.w	r9, [sp, #32]
 8012cc8:	9223      	str	r2, [sp, #140]	; 0x8c
 8012cca:	e7b0      	b.n	8012c2e <_dtoa_r+0x266>
 8012ccc:	2301      	movs	r3, #1
 8012cce:	930b      	str	r3, [sp, #44]	; 0x2c
 8012cd0:	e7f4      	b.n	8012cbc <_dtoa_r+0x2f4>
 8012cd2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8012cd6:	464b      	mov	r3, r9
 8012cd8:	f8cd 9020 	str.w	r9, [sp, #32]
 8012cdc:	e7a7      	b.n	8012c2e <_dtoa_r+0x266>
 8012cde:	3101      	adds	r1, #1
 8012ce0:	6041      	str	r1, [r0, #4]
 8012ce2:	0052      	lsls	r2, r2, #1
 8012ce4:	e7a7      	b.n	8012c36 <_dtoa_r+0x26e>
 8012ce6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012ce8:	9a03      	ldr	r2, [sp, #12]
 8012cea:	601a      	str	r2, [r3, #0]
 8012cec:	9b08      	ldr	r3, [sp, #32]
 8012cee:	2b0e      	cmp	r3, #14
 8012cf0:	f200 80a8 	bhi.w	8012e44 <_dtoa_r+0x47c>
 8012cf4:	2c00      	cmp	r4, #0
 8012cf6:	f000 80a5 	beq.w	8012e44 <_dtoa_r+0x47c>
 8012cfa:	f1ba 0f00 	cmp.w	sl, #0
 8012cfe:	dd34      	ble.n	8012d6a <_dtoa_r+0x3a2>
 8012d00:	4a9a      	ldr	r2, [pc, #616]	; (8012f6c <_dtoa_r+0x5a4>)
 8012d02:	f00a 030f 	and.w	r3, sl, #15
 8012d06:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012d0a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8012d0e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012d12:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8012d16:	ea4f 142a 	mov.w	r4, sl, asr #4
 8012d1a:	d016      	beq.n	8012d4a <_dtoa_r+0x382>
 8012d1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012d20:	4b93      	ldr	r3, [pc, #588]	; (8012f70 <_dtoa_r+0x5a8>)
 8012d22:	2703      	movs	r7, #3
 8012d24:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012d28:	f7ed fd6c 	bl	8000804 <__aeabi_ddiv>
 8012d2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d30:	f004 040f 	and.w	r4, r4, #15
 8012d34:	4e8e      	ldr	r6, [pc, #568]	; (8012f70 <_dtoa_r+0x5a8>)
 8012d36:	b954      	cbnz	r4, 8012d4e <_dtoa_r+0x386>
 8012d38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012d3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012d40:	f7ed fd60 	bl	8000804 <__aeabi_ddiv>
 8012d44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d48:	e029      	b.n	8012d9e <_dtoa_r+0x3d6>
 8012d4a:	2702      	movs	r7, #2
 8012d4c:	e7f2      	b.n	8012d34 <_dtoa_r+0x36c>
 8012d4e:	07e1      	lsls	r1, r4, #31
 8012d50:	d508      	bpl.n	8012d64 <_dtoa_r+0x39c>
 8012d52:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012d56:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012d5a:	f7ed fc29 	bl	80005b0 <__aeabi_dmul>
 8012d5e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012d62:	3701      	adds	r7, #1
 8012d64:	1064      	asrs	r4, r4, #1
 8012d66:	3608      	adds	r6, #8
 8012d68:	e7e5      	b.n	8012d36 <_dtoa_r+0x36e>
 8012d6a:	f000 80a5 	beq.w	8012eb8 <_dtoa_r+0x4f0>
 8012d6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012d72:	f1ca 0400 	rsb	r4, sl, #0
 8012d76:	4b7d      	ldr	r3, [pc, #500]	; (8012f6c <_dtoa_r+0x5a4>)
 8012d78:	f004 020f 	and.w	r2, r4, #15
 8012d7c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d84:	f7ed fc14 	bl	80005b0 <__aeabi_dmul>
 8012d88:	2702      	movs	r7, #2
 8012d8a:	2300      	movs	r3, #0
 8012d8c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012d90:	4e77      	ldr	r6, [pc, #476]	; (8012f70 <_dtoa_r+0x5a8>)
 8012d92:	1124      	asrs	r4, r4, #4
 8012d94:	2c00      	cmp	r4, #0
 8012d96:	f040 8084 	bne.w	8012ea2 <_dtoa_r+0x4da>
 8012d9a:	2b00      	cmp	r3, #0
 8012d9c:	d1d2      	bne.n	8012d44 <_dtoa_r+0x37c>
 8012d9e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012da0:	2b00      	cmp	r3, #0
 8012da2:	f000 808b 	beq.w	8012ebc <_dtoa_r+0x4f4>
 8012da6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8012daa:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8012dae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012db2:	2200      	movs	r2, #0
 8012db4:	4b6f      	ldr	r3, [pc, #444]	; (8012f74 <_dtoa_r+0x5ac>)
 8012db6:	f7ed fe6d 	bl	8000a94 <__aeabi_dcmplt>
 8012dba:	2800      	cmp	r0, #0
 8012dbc:	d07e      	beq.n	8012ebc <_dtoa_r+0x4f4>
 8012dbe:	9b08      	ldr	r3, [sp, #32]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	d07b      	beq.n	8012ebc <_dtoa_r+0x4f4>
 8012dc4:	f1b9 0f00 	cmp.w	r9, #0
 8012dc8:	dd38      	ble.n	8012e3c <_dtoa_r+0x474>
 8012dca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012dce:	2200      	movs	r2, #0
 8012dd0:	4b69      	ldr	r3, [pc, #420]	; (8012f78 <_dtoa_r+0x5b0>)
 8012dd2:	f7ed fbed 	bl	80005b0 <__aeabi_dmul>
 8012dd6:	464c      	mov	r4, r9
 8012dd8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ddc:	f10a 38ff 	add.w	r8, sl, #4294967295
 8012de0:	3701      	adds	r7, #1
 8012de2:	4638      	mov	r0, r7
 8012de4:	f7ed fb7a 	bl	80004dc <__aeabi_i2d>
 8012de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012dec:	f7ed fbe0 	bl	80005b0 <__aeabi_dmul>
 8012df0:	2200      	movs	r2, #0
 8012df2:	4b62      	ldr	r3, [pc, #392]	; (8012f7c <_dtoa_r+0x5b4>)
 8012df4:	f7ed fa26 	bl	8000244 <__adddf3>
 8012df8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012dfc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012e00:	9611      	str	r6, [sp, #68]	; 0x44
 8012e02:	2c00      	cmp	r4, #0
 8012e04:	d15d      	bne.n	8012ec2 <_dtoa_r+0x4fa>
 8012e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e0a:	2200      	movs	r2, #0
 8012e0c:	4b5c      	ldr	r3, [pc, #368]	; (8012f80 <_dtoa_r+0x5b8>)
 8012e0e:	f7ed fa17 	bl	8000240 <__aeabi_dsub>
 8012e12:	4602      	mov	r2, r0
 8012e14:	460b      	mov	r3, r1
 8012e16:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012e1a:	4633      	mov	r3, r6
 8012e1c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012e1e:	f7ed fe57 	bl	8000ad0 <__aeabi_dcmpgt>
 8012e22:	2800      	cmp	r0, #0
 8012e24:	f040 829c 	bne.w	8013360 <_dtoa_r+0x998>
 8012e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012e2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8012e2e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012e32:	f7ed fe2f 	bl	8000a94 <__aeabi_dcmplt>
 8012e36:	2800      	cmp	r0, #0
 8012e38:	f040 8290 	bne.w	801335c <_dtoa_r+0x994>
 8012e3c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8012e40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012e44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8012e46:	2b00      	cmp	r3, #0
 8012e48:	f2c0 8152 	blt.w	80130f0 <_dtoa_r+0x728>
 8012e4c:	f1ba 0f0e 	cmp.w	sl, #14
 8012e50:	f300 814e 	bgt.w	80130f0 <_dtoa_r+0x728>
 8012e54:	4b45      	ldr	r3, [pc, #276]	; (8012f6c <_dtoa_r+0x5a4>)
 8012e56:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012e5a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012e5e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8012e62:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	f280 80db 	bge.w	8013020 <_dtoa_r+0x658>
 8012e6a:	9b08      	ldr	r3, [sp, #32]
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	f300 80d7 	bgt.w	8013020 <_dtoa_r+0x658>
 8012e72:	f040 8272 	bne.w	801335a <_dtoa_r+0x992>
 8012e76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012e7a:	2200      	movs	r2, #0
 8012e7c:	4b40      	ldr	r3, [pc, #256]	; (8012f80 <_dtoa_r+0x5b8>)
 8012e7e:	f7ed fb97 	bl	80005b0 <__aeabi_dmul>
 8012e82:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e86:	f7ed fe19 	bl	8000abc <__aeabi_dcmpge>
 8012e8a:	9c08      	ldr	r4, [sp, #32]
 8012e8c:	4626      	mov	r6, r4
 8012e8e:	2800      	cmp	r0, #0
 8012e90:	f040 8248 	bne.w	8013324 <_dtoa_r+0x95c>
 8012e94:	2331      	movs	r3, #49	; 0x31
 8012e96:	9f03      	ldr	r7, [sp, #12]
 8012e98:	f10a 0a01 	add.w	sl, sl, #1
 8012e9c:	f807 3b01 	strb.w	r3, [r7], #1
 8012ea0:	e244      	b.n	801332c <_dtoa_r+0x964>
 8012ea2:	07e2      	lsls	r2, r4, #31
 8012ea4:	d505      	bpl.n	8012eb2 <_dtoa_r+0x4ea>
 8012ea6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8012eaa:	f7ed fb81 	bl	80005b0 <__aeabi_dmul>
 8012eae:	2301      	movs	r3, #1
 8012eb0:	3701      	adds	r7, #1
 8012eb2:	1064      	asrs	r4, r4, #1
 8012eb4:	3608      	adds	r6, #8
 8012eb6:	e76d      	b.n	8012d94 <_dtoa_r+0x3cc>
 8012eb8:	2702      	movs	r7, #2
 8012eba:	e770      	b.n	8012d9e <_dtoa_r+0x3d6>
 8012ebc:	46d0      	mov	r8, sl
 8012ebe:	9c08      	ldr	r4, [sp, #32]
 8012ec0:	e78f      	b.n	8012de2 <_dtoa_r+0x41a>
 8012ec2:	9903      	ldr	r1, [sp, #12]
 8012ec4:	4b29      	ldr	r3, [pc, #164]	; (8012f6c <_dtoa_r+0x5a4>)
 8012ec6:	4421      	add	r1, r4
 8012ec8:	9112      	str	r1, [sp, #72]	; 0x48
 8012eca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8012ecc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012ed0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8012ed4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012ed8:	2900      	cmp	r1, #0
 8012eda:	d055      	beq.n	8012f88 <_dtoa_r+0x5c0>
 8012edc:	2000      	movs	r0, #0
 8012ede:	4929      	ldr	r1, [pc, #164]	; (8012f84 <_dtoa_r+0x5bc>)
 8012ee0:	f7ed fc90 	bl	8000804 <__aeabi_ddiv>
 8012ee4:	463b      	mov	r3, r7
 8012ee6:	4632      	mov	r2, r6
 8012ee8:	f7ed f9aa 	bl	8000240 <__aeabi_dsub>
 8012eec:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012ef0:	9f03      	ldr	r7, [sp, #12]
 8012ef2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ef6:	f7ed fe0b 	bl	8000b10 <__aeabi_d2iz>
 8012efa:	4604      	mov	r4, r0
 8012efc:	f7ed faee 	bl	80004dc <__aeabi_i2d>
 8012f00:	4602      	mov	r2, r0
 8012f02:	460b      	mov	r3, r1
 8012f04:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f08:	f7ed f99a 	bl	8000240 <__aeabi_dsub>
 8012f0c:	4602      	mov	r2, r0
 8012f0e:	460b      	mov	r3, r1
 8012f10:	3430      	adds	r4, #48	; 0x30
 8012f12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012f16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012f1a:	f807 4b01 	strb.w	r4, [r7], #1
 8012f1e:	f7ed fdb9 	bl	8000a94 <__aeabi_dcmplt>
 8012f22:	2800      	cmp	r0, #0
 8012f24:	d174      	bne.n	8013010 <_dtoa_r+0x648>
 8012f26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f2a:	2000      	movs	r0, #0
 8012f2c:	4911      	ldr	r1, [pc, #68]	; (8012f74 <_dtoa_r+0x5ac>)
 8012f2e:	f7ed f987 	bl	8000240 <__aeabi_dsub>
 8012f32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012f36:	f7ed fdad 	bl	8000a94 <__aeabi_dcmplt>
 8012f3a:	2800      	cmp	r0, #0
 8012f3c:	f040 80b7 	bne.w	80130ae <_dtoa_r+0x6e6>
 8012f40:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012f42:	429f      	cmp	r7, r3
 8012f44:	f43f af7a 	beq.w	8012e3c <_dtoa_r+0x474>
 8012f48:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012f4c:	2200      	movs	r2, #0
 8012f4e:	4b0a      	ldr	r3, [pc, #40]	; (8012f78 <_dtoa_r+0x5b0>)
 8012f50:	f7ed fb2e 	bl	80005b0 <__aeabi_dmul>
 8012f54:	2200      	movs	r2, #0
 8012f56:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012f5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f5e:	4b06      	ldr	r3, [pc, #24]	; (8012f78 <_dtoa_r+0x5b0>)
 8012f60:	f7ed fb26 	bl	80005b0 <__aeabi_dmul>
 8012f64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012f68:	e7c3      	b.n	8012ef2 <_dtoa_r+0x52a>
 8012f6a:	bf00      	nop
 8012f6c:	0802e380 	.word	0x0802e380
 8012f70:	0802e358 	.word	0x0802e358
 8012f74:	3ff00000 	.word	0x3ff00000
 8012f78:	40240000 	.word	0x40240000
 8012f7c:	401c0000 	.word	0x401c0000
 8012f80:	40140000 	.word	0x40140000
 8012f84:	3fe00000 	.word	0x3fe00000
 8012f88:	4630      	mov	r0, r6
 8012f8a:	4639      	mov	r1, r7
 8012f8c:	f7ed fb10 	bl	80005b0 <__aeabi_dmul>
 8012f90:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012f92:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8012f96:	9c03      	ldr	r4, [sp, #12]
 8012f98:	9314      	str	r3, [sp, #80]	; 0x50
 8012f9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012f9e:	f7ed fdb7 	bl	8000b10 <__aeabi_d2iz>
 8012fa2:	9015      	str	r0, [sp, #84]	; 0x54
 8012fa4:	f7ed fa9a 	bl	80004dc <__aeabi_i2d>
 8012fa8:	4602      	mov	r2, r0
 8012faa:	460b      	mov	r3, r1
 8012fac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012fb0:	f7ed f946 	bl	8000240 <__aeabi_dsub>
 8012fb4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012fb6:	4606      	mov	r6, r0
 8012fb8:	3330      	adds	r3, #48	; 0x30
 8012fba:	f804 3b01 	strb.w	r3, [r4], #1
 8012fbe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8012fc0:	460f      	mov	r7, r1
 8012fc2:	429c      	cmp	r4, r3
 8012fc4:	f04f 0200 	mov.w	r2, #0
 8012fc8:	d124      	bne.n	8013014 <_dtoa_r+0x64c>
 8012fca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012fce:	4bb0      	ldr	r3, [pc, #704]	; (8013290 <_dtoa_r+0x8c8>)
 8012fd0:	f7ed f938 	bl	8000244 <__adddf3>
 8012fd4:	4602      	mov	r2, r0
 8012fd6:	460b      	mov	r3, r1
 8012fd8:	4630      	mov	r0, r6
 8012fda:	4639      	mov	r1, r7
 8012fdc:	f7ed fd78 	bl	8000ad0 <__aeabi_dcmpgt>
 8012fe0:	2800      	cmp	r0, #0
 8012fe2:	d163      	bne.n	80130ac <_dtoa_r+0x6e4>
 8012fe4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012fe8:	2000      	movs	r0, #0
 8012fea:	49a9      	ldr	r1, [pc, #676]	; (8013290 <_dtoa_r+0x8c8>)
 8012fec:	f7ed f928 	bl	8000240 <__aeabi_dsub>
 8012ff0:	4602      	mov	r2, r0
 8012ff2:	460b      	mov	r3, r1
 8012ff4:	4630      	mov	r0, r6
 8012ff6:	4639      	mov	r1, r7
 8012ff8:	f7ed fd4c 	bl	8000a94 <__aeabi_dcmplt>
 8012ffc:	2800      	cmp	r0, #0
 8012ffe:	f43f af1d 	beq.w	8012e3c <_dtoa_r+0x474>
 8013002:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013004:	1e7b      	subs	r3, r7, #1
 8013006:	9314      	str	r3, [sp, #80]	; 0x50
 8013008:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 801300c:	2b30      	cmp	r3, #48	; 0x30
 801300e:	d0f8      	beq.n	8013002 <_dtoa_r+0x63a>
 8013010:	46c2      	mov	sl, r8
 8013012:	e03b      	b.n	801308c <_dtoa_r+0x6c4>
 8013014:	4b9f      	ldr	r3, [pc, #636]	; (8013294 <_dtoa_r+0x8cc>)
 8013016:	f7ed facb 	bl	80005b0 <__aeabi_dmul>
 801301a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801301e:	e7bc      	b.n	8012f9a <_dtoa_r+0x5d2>
 8013020:	9f03      	ldr	r7, [sp, #12]
 8013022:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8013026:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801302a:	4640      	mov	r0, r8
 801302c:	4649      	mov	r1, r9
 801302e:	f7ed fbe9 	bl	8000804 <__aeabi_ddiv>
 8013032:	f7ed fd6d 	bl	8000b10 <__aeabi_d2iz>
 8013036:	4604      	mov	r4, r0
 8013038:	f7ed fa50 	bl	80004dc <__aeabi_i2d>
 801303c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013040:	f7ed fab6 	bl	80005b0 <__aeabi_dmul>
 8013044:	4602      	mov	r2, r0
 8013046:	460b      	mov	r3, r1
 8013048:	4640      	mov	r0, r8
 801304a:	4649      	mov	r1, r9
 801304c:	f7ed f8f8 	bl	8000240 <__aeabi_dsub>
 8013050:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8013054:	f807 6b01 	strb.w	r6, [r7], #1
 8013058:	9e03      	ldr	r6, [sp, #12]
 801305a:	f8dd c020 	ldr.w	ip, [sp, #32]
 801305e:	1bbe      	subs	r6, r7, r6
 8013060:	45b4      	cmp	ip, r6
 8013062:	4602      	mov	r2, r0
 8013064:	460b      	mov	r3, r1
 8013066:	d136      	bne.n	80130d6 <_dtoa_r+0x70e>
 8013068:	f7ed f8ec 	bl	8000244 <__adddf3>
 801306c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8013070:	4680      	mov	r8, r0
 8013072:	4689      	mov	r9, r1
 8013074:	f7ed fd2c 	bl	8000ad0 <__aeabi_dcmpgt>
 8013078:	bb58      	cbnz	r0, 80130d2 <_dtoa_r+0x70a>
 801307a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801307e:	4640      	mov	r0, r8
 8013080:	4649      	mov	r1, r9
 8013082:	f7ed fcfd 	bl	8000a80 <__aeabi_dcmpeq>
 8013086:	b108      	cbz	r0, 801308c <_dtoa_r+0x6c4>
 8013088:	07e1      	lsls	r1, r4, #31
 801308a:	d422      	bmi.n	80130d2 <_dtoa_r+0x70a>
 801308c:	4628      	mov	r0, r5
 801308e:	4659      	mov	r1, fp
 8013090:	f000 faf4 	bl	801367c <_Bfree>
 8013094:	2300      	movs	r3, #0
 8013096:	703b      	strb	r3, [r7, #0]
 8013098:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801309a:	f10a 0001 	add.w	r0, sl, #1
 801309e:	6018      	str	r0, [r3, #0]
 80130a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80130a2:	2b00      	cmp	r3, #0
 80130a4:	f43f acde 	beq.w	8012a64 <_dtoa_r+0x9c>
 80130a8:	601f      	str	r7, [r3, #0]
 80130aa:	e4db      	b.n	8012a64 <_dtoa_r+0x9c>
 80130ac:	4627      	mov	r7, r4
 80130ae:	463b      	mov	r3, r7
 80130b0:	461f      	mov	r7, r3
 80130b2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80130b6:	2a39      	cmp	r2, #57	; 0x39
 80130b8:	d107      	bne.n	80130ca <_dtoa_r+0x702>
 80130ba:	9a03      	ldr	r2, [sp, #12]
 80130bc:	429a      	cmp	r2, r3
 80130be:	d1f7      	bne.n	80130b0 <_dtoa_r+0x6e8>
 80130c0:	2230      	movs	r2, #48	; 0x30
 80130c2:	9903      	ldr	r1, [sp, #12]
 80130c4:	f108 0801 	add.w	r8, r8, #1
 80130c8:	700a      	strb	r2, [r1, #0]
 80130ca:	781a      	ldrb	r2, [r3, #0]
 80130cc:	3201      	adds	r2, #1
 80130ce:	701a      	strb	r2, [r3, #0]
 80130d0:	e79e      	b.n	8013010 <_dtoa_r+0x648>
 80130d2:	46d0      	mov	r8, sl
 80130d4:	e7eb      	b.n	80130ae <_dtoa_r+0x6e6>
 80130d6:	2200      	movs	r2, #0
 80130d8:	4b6e      	ldr	r3, [pc, #440]	; (8013294 <_dtoa_r+0x8cc>)
 80130da:	f7ed fa69 	bl	80005b0 <__aeabi_dmul>
 80130de:	2200      	movs	r2, #0
 80130e0:	2300      	movs	r3, #0
 80130e2:	4680      	mov	r8, r0
 80130e4:	4689      	mov	r9, r1
 80130e6:	f7ed fccb 	bl	8000a80 <__aeabi_dcmpeq>
 80130ea:	2800      	cmp	r0, #0
 80130ec:	d09b      	beq.n	8013026 <_dtoa_r+0x65e>
 80130ee:	e7cd      	b.n	801308c <_dtoa_r+0x6c4>
 80130f0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80130f2:	2a00      	cmp	r2, #0
 80130f4:	f000 80d0 	beq.w	8013298 <_dtoa_r+0x8d0>
 80130f8:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80130fa:	2a01      	cmp	r2, #1
 80130fc:	f300 80ae 	bgt.w	801325c <_dtoa_r+0x894>
 8013100:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8013102:	2a00      	cmp	r2, #0
 8013104:	f000 80a6 	beq.w	8013254 <_dtoa_r+0x88c>
 8013108:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801310c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801310e:	9f06      	ldr	r7, [sp, #24]
 8013110:	9a06      	ldr	r2, [sp, #24]
 8013112:	2101      	movs	r1, #1
 8013114:	441a      	add	r2, r3
 8013116:	9206      	str	r2, [sp, #24]
 8013118:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801311a:	4628      	mov	r0, r5
 801311c:	441a      	add	r2, r3
 801311e:	9209      	str	r2, [sp, #36]	; 0x24
 8013120:	f000 fb62 	bl	80137e8 <__i2b>
 8013124:	4606      	mov	r6, r0
 8013126:	2f00      	cmp	r7, #0
 8013128:	dd0c      	ble.n	8013144 <_dtoa_r+0x77c>
 801312a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801312c:	2b00      	cmp	r3, #0
 801312e:	dd09      	ble.n	8013144 <_dtoa_r+0x77c>
 8013130:	42bb      	cmp	r3, r7
 8013132:	bfa8      	it	ge
 8013134:	463b      	movge	r3, r7
 8013136:	9a06      	ldr	r2, [sp, #24]
 8013138:	1aff      	subs	r7, r7, r3
 801313a:	1ad2      	subs	r2, r2, r3
 801313c:	9206      	str	r2, [sp, #24]
 801313e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013140:	1ad3      	subs	r3, r2, r3
 8013142:	9309      	str	r3, [sp, #36]	; 0x24
 8013144:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013146:	b1f3      	cbz	r3, 8013186 <_dtoa_r+0x7be>
 8013148:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801314a:	2b00      	cmp	r3, #0
 801314c:	f000 80a8 	beq.w	80132a0 <_dtoa_r+0x8d8>
 8013150:	2c00      	cmp	r4, #0
 8013152:	dd10      	ble.n	8013176 <_dtoa_r+0x7ae>
 8013154:	4631      	mov	r1, r6
 8013156:	4622      	mov	r2, r4
 8013158:	4628      	mov	r0, r5
 801315a:	f000 fc03 	bl	8013964 <__pow5mult>
 801315e:	465a      	mov	r2, fp
 8013160:	4601      	mov	r1, r0
 8013162:	4606      	mov	r6, r0
 8013164:	4628      	mov	r0, r5
 8013166:	f000 fb55 	bl	8013814 <__multiply>
 801316a:	4680      	mov	r8, r0
 801316c:	4659      	mov	r1, fp
 801316e:	4628      	mov	r0, r5
 8013170:	f000 fa84 	bl	801367c <_Bfree>
 8013174:	46c3      	mov	fp, r8
 8013176:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013178:	1b1a      	subs	r2, r3, r4
 801317a:	d004      	beq.n	8013186 <_dtoa_r+0x7be>
 801317c:	4659      	mov	r1, fp
 801317e:	4628      	mov	r0, r5
 8013180:	f000 fbf0 	bl	8013964 <__pow5mult>
 8013184:	4683      	mov	fp, r0
 8013186:	2101      	movs	r1, #1
 8013188:	4628      	mov	r0, r5
 801318a:	f000 fb2d 	bl	80137e8 <__i2b>
 801318e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013190:	4604      	mov	r4, r0
 8013192:	2b00      	cmp	r3, #0
 8013194:	f340 8086 	ble.w	80132a4 <_dtoa_r+0x8dc>
 8013198:	461a      	mov	r2, r3
 801319a:	4601      	mov	r1, r0
 801319c:	4628      	mov	r0, r5
 801319e:	f000 fbe1 	bl	8013964 <__pow5mult>
 80131a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80131a4:	4604      	mov	r4, r0
 80131a6:	2b01      	cmp	r3, #1
 80131a8:	dd7f      	ble.n	80132aa <_dtoa_r+0x8e2>
 80131aa:	f04f 0800 	mov.w	r8, #0
 80131ae:	6923      	ldr	r3, [r4, #16]
 80131b0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80131b4:	6918      	ldr	r0, [r3, #16]
 80131b6:	f000 fac9 	bl	801374c <__hi0bits>
 80131ba:	f1c0 0020 	rsb	r0, r0, #32
 80131be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131c0:	4418      	add	r0, r3
 80131c2:	f010 001f 	ands.w	r0, r0, #31
 80131c6:	f000 8092 	beq.w	80132ee <_dtoa_r+0x926>
 80131ca:	f1c0 0320 	rsb	r3, r0, #32
 80131ce:	2b04      	cmp	r3, #4
 80131d0:	f340 808a 	ble.w	80132e8 <_dtoa_r+0x920>
 80131d4:	f1c0 001c 	rsb	r0, r0, #28
 80131d8:	9b06      	ldr	r3, [sp, #24]
 80131da:	4407      	add	r7, r0
 80131dc:	4403      	add	r3, r0
 80131de:	9306      	str	r3, [sp, #24]
 80131e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131e2:	4403      	add	r3, r0
 80131e4:	9309      	str	r3, [sp, #36]	; 0x24
 80131e6:	9b06      	ldr	r3, [sp, #24]
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	dd05      	ble.n	80131f8 <_dtoa_r+0x830>
 80131ec:	4659      	mov	r1, fp
 80131ee:	461a      	mov	r2, r3
 80131f0:	4628      	mov	r0, r5
 80131f2:	f000 fc11 	bl	8013a18 <__lshift>
 80131f6:	4683      	mov	fp, r0
 80131f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80131fa:	2b00      	cmp	r3, #0
 80131fc:	dd05      	ble.n	801320a <_dtoa_r+0x842>
 80131fe:	4621      	mov	r1, r4
 8013200:	461a      	mov	r2, r3
 8013202:	4628      	mov	r0, r5
 8013204:	f000 fc08 	bl	8013a18 <__lshift>
 8013208:	4604      	mov	r4, r0
 801320a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801320c:	2b00      	cmp	r3, #0
 801320e:	d070      	beq.n	80132f2 <_dtoa_r+0x92a>
 8013210:	4621      	mov	r1, r4
 8013212:	4658      	mov	r0, fp
 8013214:	f000 fc70 	bl	8013af8 <__mcmp>
 8013218:	2800      	cmp	r0, #0
 801321a:	da6a      	bge.n	80132f2 <_dtoa_r+0x92a>
 801321c:	2300      	movs	r3, #0
 801321e:	4659      	mov	r1, fp
 8013220:	220a      	movs	r2, #10
 8013222:	4628      	mov	r0, r5
 8013224:	f000 fa4c 	bl	80136c0 <__multadd>
 8013228:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801322a:	4683      	mov	fp, r0
 801322c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013230:	2b00      	cmp	r3, #0
 8013232:	f000 8194 	beq.w	801355e <_dtoa_r+0xb96>
 8013236:	4631      	mov	r1, r6
 8013238:	2300      	movs	r3, #0
 801323a:	220a      	movs	r2, #10
 801323c:	4628      	mov	r0, r5
 801323e:	f000 fa3f 	bl	80136c0 <__multadd>
 8013242:	f1b9 0f00 	cmp.w	r9, #0
 8013246:	4606      	mov	r6, r0
 8013248:	f300 8093 	bgt.w	8013372 <_dtoa_r+0x9aa>
 801324c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801324e:	2b02      	cmp	r3, #2
 8013250:	dc57      	bgt.n	8013302 <_dtoa_r+0x93a>
 8013252:	e08e      	b.n	8013372 <_dtoa_r+0x9aa>
 8013254:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8013256:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801325a:	e757      	b.n	801310c <_dtoa_r+0x744>
 801325c:	9b08      	ldr	r3, [sp, #32]
 801325e:	1e5c      	subs	r4, r3, #1
 8013260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013262:	42a3      	cmp	r3, r4
 8013264:	bfb7      	itett	lt
 8013266:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8013268:	1b1c      	subge	r4, r3, r4
 801326a:	1ae2      	sublt	r2, r4, r3
 801326c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801326e:	bfbe      	ittt	lt
 8013270:	940a      	strlt	r4, [sp, #40]	; 0x28
 8013272:	189b      	addlt	r3, r3, r2
 8013274:	930e      	strlt	r3, [sp, #56]	; 0x38
 8013276:	9b08      	ldr	r3, [sp, #32]
 8013278:	bfb8      	it	lt
 801327a:	2400      	movlt	r4, #0
 801327c:	2b00      	cmp	r3, #0
 801327e:	bfbb      	ittet	lt
 8013280:	9b06      	ldrlt	r3, [sp, #24]
 8013282:	9a08      	ldrlt	r2, [sp, #32]
 8013284:	9f06      	ldrge	r7, [sp, #24]
 8013286:	1a9f      	sublt	r7, r3, r2
 8013288:	bfac      	ite	ge
 801328a:	9b08      	ldrge	r3, [sp, #32]
 801328c:	2300      	movlt	r3, #0
 801328e:	e73f      	b.n	8013110 <_dtoa_r+0x748>
 8013290:	3fe00000 	.word	0x3fe00000
 8013294:	40240000 	.word	0x40240000
 8013298:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801329a:	9f06      	ldr	r7, [sp, #24]
 801329c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 801329e:	e742      	b.n	8013126 <_dtoa_r+0x75e>
 80132a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80132a2:	e76b      	b.n	801317c <_dtoa_r+0x7b4>
 80132a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80132a6:	2b01      	cmp	r3, #1
 80132a8:	dc19      	bgt.n	80132de <_dtoa_r+0x916>
 80132aa:	9b04      	ldr	r3, [sp, #16]
 80132ac:	b9bb      	cbnz	r3, 80132de <_dtoa_r+0x916>
 80132ae:	9b05      	ldr	r3, [sp, #20]
 80132b0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80132b4:	b99b      	cbnz	r3, 80132de <_dtoa_r+0x916>
 80132b6:	9b05      	ldr	r3, [sp, #20]
 80132b8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80132bc:	0d1b      	lsrs	r3, r3, #20
 80132be:	051b      	lsls	r3, r3, #20
 80132c0:	b183      	cbz	r3, 80132e4 <_dtoa_r+0x91c>
 80132c2:	f04f 0801 	mov.w	r8, #1
 80132c6:	9b06      	ldr	r3, [sp, #24]
 80132c8:	3301      	adds	r3, #1
 80132ca:	9306      	str	r3, [sp, #24]
 80132cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132ce:	3301      	adds	r3, #1
 80132d0:	9309      	str	r3, [sp, #36]	; 0x24
 80132d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80132d4:	2b00      	cmp	r3, #0
 80132d6:	f47f af6a 	bne.w	80131ae <_dtoa_r+0x7e6>
 80132da:	2001      	movs	r0, #1
 80132dc:	e76f      	b.n	80131be <_dtoa_r+0x7f6>
 80132de:	f04f 0800 	mov.w	r8, #0
 80132e2:	e7f6      	b.n	80132d2 <_dtoa_r+0x90a>
 80132e4:	4698      	mov	r8, r3
 80132e6:	e7f4      	b.n	80132d2 <_dtoa_r+0x90a>
 80132e8:	f43f af7d 	beq.w	80131e6 <_dtoa_r+0x81e>
 80132ec:	4618      	mov	r0, r3
 80132ee:	301c      	adds	r0, #28
 80132f0:	e772      	b.n	80131d8 <_dtoa_r+0x810>
 80132f2:	9b08      	ldr	r3, [sp, #32]
 80132f4:	2b00      	cmp	r3, #0
 80132f6:	dc36      	bgt.n	8013366 <_dtoa_r+0x99e>
 80132f8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80132fa:	2b02      	cmp	r3, #2
 80132fc:	dd33      	ble.n	8013366 <_dtoa_r+0x99e>
 80132fe:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013302:	f1b9 0f00 	cmp.w	r9, #0
 8013306:	d10d      	bne.n	8013324 <_dtoa_r+0x95c>
 8013308:	4621      	mov	r1, r4
 801330a:	464b      	mov	r3, r9
 801330c:	2205      	movs	r2, #5
 801330e:	4628      	mov	r0, r5
 8013310:	f000 f9d6 	bl	80136c0 <__multadd>
 8013314:	4601      	mov	r1, r0
 8013316:	4604      	mov	r4, r0
 8013318:	4658      	mov	r0, fp
 801331a:	f000 fbed 	bl	8013af8 <__mcmp>
 801331e:	2800      	cmp	r0, #0
 8013320:	f73f adb8 	bgt.w	8012e94 <_dtoa_r+0x4cc>
 8013324:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8013326:	9f03      	ldr	r7, [sp, #12]
 8013328:	ea6f 0a03 	mvn.w	sl, r3
 801332c:	f04f 0800 	mov.w	r8, #0
 8013330:	4621      	mov	r1, r4
 8013332:	4628      	mov	r0, r5
 8013334:	f000 f9a2 	bl	801367c <_Bfree>
 8013338:	2e00      	cmp	r6, #0
 801333a:	f43f aea7 	beq.w	801308c <_dtoa_r+0x6c4>
 801333e:	f1b8 0f00 	cmp.w	r8, #0
 8013342:	d005      	beq.n	8013350 <_dtoa_r+0x988>
 8013344:	45b0      	cmp	r8, r6
 8013346:	d003      	beq.n	8013350 <_dtoa_r+0x988>
 8013348:	4641      	mov	r1, r8
 801334a:	4628      	mov	r0, r5
 801334c:	f000 f996 	bl	801367c <_Bfree>
 8013350:	4631      	mov	r1, r6
 8013352:	4628      	mov	r0, r5
 8013354:	f000 f992 	bl	801367c <_Bfree>
 8013358:	e698      	b.n	801308c <_dtoa_r+0x6c4>
 801335a:	2400      	movs	r4, #0
 801335c:	4626      	mov	r6, r4
 801335e:	e7e1      	b.n	8013324 <_dtoa_r+0x95c>
 8013360:	46c2      	mov	sl, r8
 8013362:	4626      	mov	r6, r4
 8013364:	e596      	b.n	8012e94 <_dtoa_r+0x4cc>
 8013366:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013368:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801336c:	2b00      	cmp	r3, #0
 801336e:	f000 80fd 	beq.w	801356c <_dtoa_r+0xba4>
 8013372:	2f00      	cmp	r7, #0
 8013374:	dd05      	ble.n	8013382 <_dtoa_r+0x9ba>
 8013376:	4631      	mov	r1, r6
 8013378:	463a      	mov	r2, r7
 801337a:	4628      	mov	r0, r5
 801337c:	f000 fb4c 	bl	8013a18 <__lshift>
 8013380:	4606      	mov	r6, r0
 8013382:	f1b8 0f00 	cmp.w	r8, #0
 8013386:	d05c      	beq.n	8013442 <_dtoa_r+0xa7a>
 8013388:	4628      	mov	r0, r5
 801338a:	6871      	ldr	r1, [r6, #4]
 801338c:	f000 f936 	bl	80135fc <_Balloc>
 8013390:	4607      	mov	r7, r0
 8013392:	b928      	cbnz	r0, 80133a0 <_dtoa_r+0x9d8>
 8013394:	4602      	mov	r2, r0
 8013396:	f240 21ea 	movw	r1, #746	; 0x2ea
 801339a:	4b7f      	ldr	r3, [pc, #508]	; (8013598 <_dtoa_r+0xbd0>)
 801339c:	f7ff bb28 	b.w	80129f0 <_dtoa_r+0x28>
 80133a0:	6932      	ldr	r2, [r6, #16]
 80133a2:	f106 010c 	add.w	r1, r6, #12
 80133a6:	3202      	adds	r2, #2
 80133a8:	0092      	lsls	r2, r2, #2
 80133aa:	300c      	adds	r0, #12
 80133ac:	f000 f90c 	bl	80135c8 <memcpy>
 80133b0:	2201      	movs	r2, #1
 80133b2:	4639      	mov	r1, r7
 80133b4:	4628      	mov	r0, r5
 80133b6:	f000 fb2f 	bl	8013a18 <__lshift>
 80133ba:	46b0      	mov	r8, r6
 80133bc:	4606      	mov	r6, r0
 80133be:	9b03      	ldr	r3, [sp, #12]
 80133c0:	3301      	adds	r3, #1
 80133c2:	9308      	str	r3, [sp, #32]
 80133c4:	9b03      	ldr	r3, [sp, #12]
 80133c6:	444b      	add	r3, r9
 80133c8:	930a      	str	r3, [sp, #40]	; 0x28
 80133ca:	9b04      	ldr	r3, [sp, #16]
 80133cc:	f003 0301 	and.w	r3, r3, #1
 80133d0:	9309      	str	r3, [sp, #36]	; 0x24
 80133d2:	9b08      	ldr	r3, [sp, #32]
 80133d4:	4621      	mov	r1, r4
 80133d6:	3b01      	subs	r3, #1
 80133d8:	4658      	mov	r0, fp
 80133da:	9304      	str	r3, [sp, #16]
 80133dc:	f7ff fa66 	bl	80128ac <quorem>
 80133e0:	4603      	mov	r3, r0
 80133e2:	4641      	mov	r1, r8
 80133e4:	3330      	adds	r3, #48	; 0x30
 80133e6:	9006      	str	r0, [sp, #24]
 80133e8:	4658      	mov	r0, fp
 80133ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80133ec:	f000 fb84 	bl	8013af8 <__mcmp>
 80133f0:	4632      	mov	r2, r6
 80133f2:	4681      	mov	r9, r0
 80133f4:	4621      	mov	r1, r4
 80133f6:	4628      	mov	r0, r5
 80133f8:	f000 fb9a 	bl	8013b30 <__mdiff>
 80133fc:	68c2      	ldr	r2, [r0, #12]
 80133fe:	4607      	mov	r7, r0
 8013400:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013402:	bb02      	cbnz	r2, 8013446 <_dtoa_r+0xa7e>
 8013404:	4601      	mov	r1, r0
 8013406:	4658      	mov	r0, fp
 8013408:	f000 fb76 	bl	8013af8 <__mcmp>
 801340c:	4602      	mov	r2, r0
 801340e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013410:	4639      	mov	r1, r7
 8013412:	4628      	mov	r0, r5
 8013414:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8013418:	f000 f930 	bl	801367c <_Bfree>
 801341c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801341e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8013420:	9f08      	ldr	r7, [sp, #32]
 8013422:	ea43 0102 	orr.w	r1, r3, r2
 8013426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013428:	430b      	orrs	r3, r1
 801342a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801342c:	d10d      	bne.n	801344a <_dtoa_r+0xa82>
 801342e:	2b39      	cmp	r3, #57	; 0x39
 8013430:	d029      	beq.n	8013486 <_dtoa_r+0xabe>
 8013432:	f1b9 0f00 	cmp.w	r9, #0
 8013436:	dd01      	ble.n	801343c <_dtoa_r+0xa74>
 8013438:	9b06      	ldr	r3, [sp, #24]
 801343a:	3331      	adds	r3, #49	; 0x31
 801343c:	9a04      	ldr	r2, [sp, #16]
 801343e:	7013      	strb	r3, [r2, #0]
 8013440:	e776      	b.n	8013330 <_dtoa_r+0x968>
 8013442:	4630      	mov	r0, r6
 8013444:	e7b9      	b.n	80133ba <_dtoa_r+0x9f2>
 8013446:	2201      	movs	r2, #1
 8013448:	e7e2      	b.n	8013410 <_dtoa_r+0xa48>
 801344a:	f1b9 0f00 	cmp.w	r9, #0
 801344e:	db06      	blt.n	801345e <_dtoa_r+0xa96>
 8013450:	9922      	ldr	r1, [sp, #136]	; 0x88
 8013452:	ea41 0909 	orr.w	r9, r1, r9
 8013456:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013458:	ea59 0101 	orrs.w	r1, r9, r1
 801345c:	d120      	bne.n	80134a0 <_dtoa_r+0xad8>
 801345e:	2a00      	cmp	r2, #0
 8013460:	ddec      	ble.n	801343c <_dtoa_r+0xa74>
 8013462:	4659      	mov	r1, fp
 8013464:	2201      	movs	r2, #1
 8013466:	4628      	mov	r0, r5
 8013468:	9308      	str	r3, [sp, #32]
 801346a:	f000 fad5 	bl	8013a18 <__lshift>
 801346e:	4621      	mov	r1, r4
 8013470:	4683      	mov	fp, r0
 8013472:	f000 fb41 	bl	8013af8 <__mcmp>
 8013476:	2800      	cmp	r0, #0
 8013478:	9b08      	ldr	r3, [sp, #32]
 801347a:	dc02      	bgt.n	8013482 <_dtoa_r+0xaba>
 801347c:	d1de      	bne.n	801343c <_dtoa_r+0xa74>
 801347e:	07da      	lsls	r2, r3, #31
 8013480:	d5dc      	bpl.n	801343c <_dtoa_r+0xa74>
 8013482:	2b39      	cmp	r3, #57	; 0x39
 8013484:	d1d8      	bne.n	8013438 <_dtoa_r+0xa70>
 8013486:	2339      	movs	r3, #57	; 0x39
 8013488:	9a04      	ldr	r2, [sp, #16]
 801348a:	7013      	strb	r3, [r2, #0]
 801348c:	463b      	mov	r3, r7
 801348e:	461f      	mov	r7, r3
 8013490:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8013494:	3b01      	subs	r3, #1
 8013496:	2a39      	cmp	r2, #57	; 0x39
 8013498:	d050      	beq.n	801353c <_dtoa_r+0xb74>
 801349a:	3201      	adds	r2, #1
 801349c:	701a      	strb	r2, [r3, #0]
 801349e:	e747      	b.n	8013330 <_dtoa_r+0x968>
 80134a0:	2a00      	cmp	r2, #0
 80134a2:	dd03      	ble.n	80134ac <_dtoa_r+0xae4>
 80134a4:	2b39      	cmp	r3, #57	; 0x39
 80134a6:	d0ee      	beq.n	8013486 <_dtoa_r+0xabe>
 80134a8:	3301      	adds	r3, #1
 80134aa:	e7c7      	b.n	801343c <_dtoa_r+0xa74>
 80134ac:	9a08      	ldr	r2, [sp, #32]
 80134ae:	990a      	ldr	r1, [sp, #40]	; 0x28
 80134b0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80134b4:	428a      	cmp	r2, r1
 80134b6:	d02a      	beq.n	801350e <_dtoa_r+0xb46>
 80134b8:	4659      	mov	r1, fp
 80134ba:	2300      	movs	r3, #0
 80134bc:	220a      	movs	r2, #10
 80134be:	4628      	mov	r0, r5
 80134c0:	f000 f8fe 	bl	80136c0 <__multadd>
 80134c4:	45b0      	cmp	r8, r6
 80134c6:	4683      	mov	fp, r0
 80134c8:	f04f 0300 	mov.w	r3, #0
 80134cc:	f04f 020a 	mov.w	r2, #10
 80134d0:	4641      	mov	r1, r8
 80134d2:	4628      	mov	r0, r5
 80134d4:	d107      	bne.n	80134e6 <_dtoa_r+0xb1e>
 80134d6:	f000 f8f3 	bl	80136c0 <__multadd>
 80134da:	4680      	mov	r8, r0
 80134dc:	4606      	mov	r6, r0
 80134de:	9b08      	ldr	r3, [sp, #32]
 80134e0:	3301      	adds	r3, #1
 80134e2:	9308      	str	r3, [sp, #32]
 80134e4:	e775      	b.n	80133d2 <_dtoa_r+0xa0a>
 80134e6:	f000 f8eb 	bl	80136c0 <__multadd>
 80134ea:	4631      	mov	r1, r6
 80134ec:	4680      	mov	r8, r0
 80134ee:	2300      	movs	r3, #0
 80134f0:	220a      	movs	r2, #10
 80134f2:	4628      	mov	r0, r5
 80134f4:	f000 f8e4 	bl	80136c0 <__multadd>
 80134f8:	4606      	mov	r6, r0
 80134fa:	e7f0      	b.n	80134de <_dtoa_r+0xb16>
 80134fc:	f1b9 0f00 	cmp.w	r9, #0
 8013500:	bfcc      	ite	gt
 8013502:	464f      	movgt	r7, r9
 8013504:	2701      	movle	r7, #1
 8013506:	f04f 0800 	mov.w	r8, #0
 801350a:	9a03      	ldr	r2, [sp, #12]
 801350c:	4417      	add	r7, r2
 801350e:	4659      	mov	r1, fp
 8013510:	2201      	movs	r2, #1
 8013512:	4628      	mov	r0, r5
 8013514:	9308      	str	r3, [sp, #32]
 8013516:	f000 fa7f 	bl	8013a18 <__lshift>
 801351a:	4621      	mov	r1, r4
 801351c:	4683      	mov	fp, r0
 801351e:	f000 faeb 	bl	8013af8 <__mcmp>
 8013522:	2800      	cmp	r0, #0
 8013524:	dcb2      	bgt.n	801348c <_dtoa_r+0xac4>
 8013526:	d102      	bne.n	801352e <_dtoa_r+0xb66>
 8013528:	9b08      	ldr	r3, [sp, #32]
 801352a:	07db      	lsls	r3, r3, #31
 801352c:	d4ae      	bmi.n	801348c <_dtoa_r+0xac4>
 801352e:	463b      	mov	r3, r7
 8013530:	461f      	mov	r7, r3
 8013532:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013536:	2a30      	cmp	r2, #48	; 0x30
 8013538:	d0fa      	beq.n	8013530 <_dtoa_r+0xb68>
 801353a:	e6f9      	b.n	8013330 <_dtoa_r+0x968>
 801353c:	9a03      	ldr	r2, [sp, #12]
 801353e:	429a      	cmp	r2, r3
 8013540:	d1a5      	bne.n	801348e <_dtoa_r+0xac6>
 8013542:	2331      	movs	r3, #49	; 0x31
 8013544:	f10a 0a01 	add.w	sl, sl, #1
 8013548:	e779      	b.n	801343e <_dtoa_r+0xa76>
 801354a:	4b14      	ldr	r3, [pc, #80]	; (801359c <_dtoa_r+0xbd4>)
 801354c:	f7ff baa8 	b.w	8012aa0 <_dtoa_r+0xd8>
 8013550:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8013552:	2b00      	cmp	r3, #0
 8013554:	f47f aa81 	bne.w	8012a5a <_dtoa_r+0x92>
 8013558:	4b11      	ldr	r3, [pc, #68]	; (80135a0 <_dtoa_r+0xbd8>)
 801355a:	f7ff baa1 	b.w	8012aa0 <_dtoa_r+0xd8>
 801355e:	f1b9 0f00 	cmp.w	r9, #0
 8013562:	dc03      	bgt.n	801356c <_dtoa_r+0xba4>
 8013564:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8013566:	2b02      	cmp	r3, #2
 8013568:	f73f aecb 	bgt.w	8013302 <_dtoa_r+0x93a>
 801356c:	9f03      	ldr	r7, [sp, #12]
 801356e:	4621      	mov	r1, r4
 8013570:	4658      	mov	r0, fp
 8013572:	f7ff f99b 	bl	80128ac <quorem>
 8013576:	9a03      	ldr	r2, [sp, #12]
 8013578:	f100 0330 	add.w	r3, r0, #48	; 0x30
 801357c:	f807 3b01 	strb.w	r3, [r7], #1
 8013580:	1aba      	subs	r2, r7, r2
 8013582:	4591      	cmp	r9, r2
 8013584:	ddba      	ble.n	80134fc <_dtoa_r+0xb34>
 8013586:	4659      	mov	r1, fp
 8013588:	2300      	movs	r3, #0
 801358a:	220a      	movs	r2, #10
 801358c:	4628      	mov	r0, r5
 801358e:	f000 f897 	bl	80136c0 <__multadd>
 8013592:	4683      	mov	fp, r0
 8013594:	e7eb      	b.n	801356e <_dtoa_r+0xba6>
 8013596:	bf00      	nop
 8013598:	0802e2eb 	.word	0x0802e2eb
 801359c:	0802e248 	.word	0x0802e248
 80135a0:	0802e26c 	.word	0x0802e26c

080135a4 <_localeconv_r>:
 80135a4:	4800      	ldr	r0, [pc, #0]	; (80135a8 <_localeconv_r+0x4>)
 80135a6:	4770      	bx	lr
 80135a8:	200002bc 	.word	0x200002bc

080135ac <memchr>:
 80135ac:	4603      	mov	r3, r0
 80135ae:	b510      	push	{r4, lr}
 80135b0:	b2c9      	uxtb	r1, r1
 80135b2:	4402      	add	r2, r0
 80135b4:	4293      	cmp	r3, r2
 80135b6:	4618      	mov	r0, r3
 80135b8:	d101      	bne.n	80135be <memchr+0x12>
 80135ba:	2000      	movs	r0, #0
 80135bc:	e003      	b.n	80135c6 <memchr+0x1a>
 80135be:	7804      	ldrb	r4, [r0, #0]
 80135c0:	3301      	adds	r3, #1
 80135c2:	428c      	cmp	r4, r1
 80135c4:	d1f6      	bne.n	80135b4 <memchr+0x8>
 80135c6:	bd10      	pop	{r4, pc}

080135c8 <memcpy>:
 80135c8:	440a      	add	r2, r1
 80135ca:	4291      	cmp	r1, r2
 80135cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80135d0:	d100      	bne.n	80135d4 <memcpy+0xc>
 80135d2:	4770      	bx	lr
 80135d4:	b510      	push	{r4, lr}
 80135d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80135da:	4291      	cmp	r1, r2
 80135dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80135e0:	d1f9      	bne.n	80135d6 <memcpy+0xe>
 80135e2:	bd10      	pop	{r4, pc}

080135e4 <__malloc_lock>:
 80135e4:	4801      	ldr	r0, [pc, #4]	; (80135ec <__malloc_lock+0x8>)
 80135e6:	f000 bd2c 	b.w	8014042 <__retarget_lock_acquire_recursive>
 80135ea:	bf00      	nop
 80135ec:	2000166c 	.word	0x2000166c

080135f0 <__malloc_unlock>:
 80135f0:	4801      	ldr	r0, [pc, #4]	; (80135f8 <__malloc_unlock+0x8>)
 80135f2:	f000 bd27 	b.w	8014044 <__retarget_lock_release_recursive>
 80135f6:	bf00      	nop
 80135f8:	2000166c 	.word	0x2000166c

080135fc <_Balloc>:
 80135fc:	b570      	push	{r4, r5, r6, lr}
 80135fe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013600:	4604      	mov	r4, r0
 8013602:	460d      	mov	r5, r1
 8013604:	b976      	cbnz	r6, 8013624 <_Balloc+0x28>
 8013606:	2010      	movs	r0, #16
 8013608:	f7fe fbb2 	bl	8011d70 <malloc>
 801360c:	4602      	mov	r2, r0
 801360e:	6260      	str	r0, [r4, #36]	; 0x24
 8013610:	b920      	cbnz	r0, 801361c <_Balloc+0x20>
 8013612:	2166      	movs	r1, #102	; 0x66
 8013614:	4b17      	ldr	r3, [pc, #92]	; (8013674 <_Balloc+0x78>)
 8013616:	4818      	ldr	r0, [pc, #96]	; (8013678 <_Balloc+0x7c>)
 8013618:	f000 fce2 	bl	8013fe0 <__assert_func>
 801361c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013620:	6006      	str	r6, [r0, #0]
 8013622:	60c6      	str	r6, [r0, #12]
 8013624:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8013626:	68f3      	ldr	r3, [r6, #12]
 8013628:	b183      	cbz	r3, 801364c <_Balloc+0x50>
 801362a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801362c:	68db      	ldr	r3, [r3, #12]
 801362e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013632:	b9b8      	cbnz	r0, 8013664 <_Balloc+0x68>
 8013634:	2101      	movs	r1, #1
 8013636:	fa01 f605 	lsl.w	r6, r1, r5
 801363a:	1d72      	adds	r2, r6, #5
 801363c:	4620      	mov	r0, r4
 801363e:	0092      	lsls	r2, r2, #2
 8013640:	f000 fb5e 	bl	8013d00 <_calloc_r>
 8013644:	b160      	cbz	r0, 8013660 <_Balloc+0x64>
 8013646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801364a:	e00e      	b.n	801366a <_Balloc+0x6e>
 801364c:	2221      	movs	r2, #33	; 0x21
 801364e:	2104      	movs	r1, #4
 8013650:	4620      	mov	r0, r4
 8013652:	f000 fb55 	bl	8013d00 <_calloc_r>
 8013656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013658:	60f0      	str	r0, [r6, #12]
 801365a:	68db      	ldr	r3, [r3, #12]
 801365c:	2b00      	cmp	r3, #0
 801365e:	d1e4      	bne.n	801362a <_Balloc+0x2e>
 8013660:	2000      	movs	r0, #0
 8013662:	bd70      	pop	{r4, r5, r6, pc}
 8013664:	6802      	ldr	r2, [r0, #0]
 8013666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801366a:	2300      	movs	r3, #0
 801366c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013670:	e7f7      	b.n	8013662 <_Balloc+0x66>
 8013672:	bf00      	nop
 8013674:	0802e279 	.word	0x0802e279
 8013678:	0802e2fc 	.word	0x0802e2fc

0801367c <_Bfree>:
 801367c:	b570      	push	{r4, r5, r6, lr}
 801367e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8013680:	4605      	mov	r5, r0
 8013682:	460c      	mov	r4, r1
 8013684:	b976      	cbnz	r6, 80136a4 <_Bfree+0x28>
 8013686:	2010      	movs	r0, #16
 8013688:	f7fe fb72 	bl	8011d70 <malloc>
 801368c:	4602      	mov	r2, r0
 801368e:	6268      	str	r0, [r5, #36]	; 0x24
 8013690:	b920      	cbnz	r0, 801369c <_Bfree+0x20>
 8013692:	218a      	movs	r1, #138	; 0x8a
 8013694:	4b08      	ldr	r3, [pc, #32]	; (80136b8 <_Bfree+0x3c>)
 8013696:	4809      	ldr	r0, [pc, #36]	; (80136bc <_Bfree+0x40>)
 8013698:	f000 fca2 	bl	8013fe0 <__assert_func>
 801369c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80136a0:	6006      	str	r6, [r0, #0]
 80136a2:	60c6      	str	r6, [r0, #12]
 80136a4:	b13c      	cbz	r4, 80136b6 <_Bfree+0x3a>
 80136a6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80136a8:	6862      	ldr	r2, [r4, #4]
 80136aa:	68db      	ldr	r3, [r3, #12]
 80136ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80136b0:	6021      	str	r1, [r4, #0]
 80136b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80136b6:	bd70      	pop	{r4, r5, r6, pc}
 80136b8:	0802e279 	.word	0x0802e279
 80136bc:	0802e2fc 	.word	0x0802e2fc

080136c0 <__multadd>:
 80136c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136c4:	4607      	mov	r7, r0
 80136c6:	460c      	mov	r4, r1
 80136c8:	461e      	mov	r6, r3
 80136ca:	2000      	movs	r0, #0
 80136cc:	690d      	ldr	r5, [r1, #16]
 80136ce:	f101 0c14 	add.w	ip, r1, #20
 80136d2:	f8dc 3000 	ldr.w	r3, [ip]
 80136d6:	3001      	adds	r0, #1
 80136d8:	b299      	uxth	r1, r3
 80136da:	fb02 6101 	mla	r1, r2, r1, r6
 80136de:	0c1e      	lsrs	r6, r3, #16
 80136e0:	0c0b      	lsrs	r3, r1, #16
 80136e2:	fb02 3306 	mla	r3, r2, r6, r3
 80136e6:	b289      	uxth	r1, r1
 80136e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80136ec:	4285      	cmp	r5, r0
 80136ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80136f2:	f84c 1b04 	str.w	r1, [ip], #4
 80136f6:	dcec      	bgt.n	80136d2 <__multadd+0x12>
 80136f8:	b30e      	cbz	r6, 801373e <__multadd+0x7e>
 80136fa:	68a3      	ldr	r3, [r4, #8]
 80136fc:	42ab      	cmp	r3, r5
 80136fe:	dc19      	bgt.n	8013734 <__multadd+0x74>
 8013700:	6861      	ldr	r1, [r4, #4]
 8013702:	4638      	mov	r0, r7
 8013704:	3101      	adds	r1, #1
 8013706:	f7ff ff79 	bl	80135fc <_Balloc>
 801370a:	4680      	mov	r8, r0
 801370c:	b928      	cbnz	r0, 801371a <__multadd+0x5a>
 801370e:	4602      	mov	r2, r0
 8013710:	21b5      	movs	r1, #181	; 0xb5
 8013712:	4b0c      	ldr	r3, [pc, #48]	; (8013744 <__multadd+0x84>)
 8013714:	480c      	ldr	r0, [pc, #48]	; (8013748 <__multadd+0x88>)
 8013716:	f000 fc63 	bl	8013fe0 <__assert_func>
 801371a:	6922      	ldr	r2, [r4, #16]
 801371c:	f104 010c 	add.w	r1, r4, #12
 8013720:	3202      	adds	r2, #2
 8013722:	0092      	lsls	r2, r2, #2
 8013724:	300c      	adds	r0, #12
 8013726:	f7ff ff4f 	bl	80135c8 <memcpy>
 801372a:	4621      	mov	r1, r4
 801372c:	4638      	mov	r0, r7
 801372e:	f7ff ffa5 	bl	801367c <_Bfree>
 8013732:	4644      	mov	r4, r8
 8013734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013738:	3501      	adds	r5, #1
 801373a:	615e      	str	r6, [r3, #20]
 801373c:	6125      	str	r5, [r4, #16]
 801373e:	4620      	mov	r0, r4
 8013740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013744:	0802e2eb 	.word	0x0802e2eb
 8013748:	0802e2fc 	.word	0x0802e2fc

0801374c <__hi0bits>:
 801374c:	0c02      	lsrs	r2, r0, #16
 801374e:	0412      	lsls	r2, r2, #16
 8013750:	4603      	mov	r3, r0
 8013752:	b9ca      	cbnz	r2, 8013788 <__hi0bits+0x3c>
 8013754:	0403      	lsls	r3, r0, #16
 8013756:	2010      	movs	r0, #16
 8013758:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801375c:	bf04      	itt	eq
 801375e:	021b      	lsleq	r3, r3, #8
 8013760:	3008      	addeq	r0, #8
 8013762:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8013766:	bf04      	itt	eq
 8013768:	011b      	lsleq	r3, r3, #4
 801376a:	3004      	addeq	r0, #4
 801376c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8013770:	bf04      	itt	eq
 8013772:	009b      	lsleq	r3, r3, #2
 8013774:	3002      	addeq	r0, #2
 8013776:	2b00      	cmp	r3, #0
 8013778:	db05      	blt.n	8013786 <__hi0bits+0x3a>
 801377a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801377e:	f100 0001 	add.w	r0, r0, #1
 8013782:	bf08      	it	eq
 8013784:	2020      	moveq	r0, #32
 8013786:	4770      	bx	lr
 8013788:	2000      	movs	r0, #0
 801378a:	e7e5      	b.n	8013758 <__hi0bits+0xc>

0801378c <__lo0bits>:
 801378c:	6803      	ldr	r3, [r0, #0]
 801378e:	4602      	mov	r2, r0
 8013790:	f013 0007 	ands.w	r0, r3, #7
 8013794:	d00b      	beq.n	80137ae <__lo0bits+0x22>
 8013796:	07d9      	lsls	r1, r3, #31
 8013798:	d421      	bmi.n	80137de <__lo0bits+0x52>
 801379a:	0798      	lsls	r0, r3, #30
 801379c:	bf49      	itett	mi
 801379e:	085b      	lsrmi	r3, r3, #1
 80137a0:	089b      	lsrpl	r3, r3, #2
 80137a2:	2001      	movmi	r0, #1
 80137a4:	6013      	strmi	r3, [r2, #0]
 80137a6:	bf5c      	itt	pl
 80137a8:	2002      	movpl	r0, #2
 80137aa:	6013      	strpl	r3, [r2, #0]
 80137ac:	4770      	bx	lr
 80137ae:	b299      	uxth	r1, r3
 80137b0:	b909      	cbnz	r1, 80137b6 <__lo0bits+0x2a>
 80137b2:	2010      	movs	r0, #16
 80137b4:	0c1b      	lsrs	r3, r3, #16
 80137b6:	b2d9      	uxtb	r1, r3
 80137b8:	b909      	cbnz	r1, 80137be <__lo0bits+0x32>
 80137ba:	3008      	adds	r0, #8
 80137bc:	0a1b      	lsrs	r3, r3, #8
 80137be:	0719      	lsls	r1, r3, #28
 80137c0:	bf04      	itt	eq
 80137c2:	091b      	lsreq	r3, r3, #4
 80137c4:	3004      	addeq	r0, #4
 80137c6:	0799      	lsls	r1, r3, #30
 80137c8:	bf04      	itt	eq
 80137ca:	089b      	lsreq	r3, r3, #2
 80137cc:	3002      	addeq	r0, #2
 80137ce:	07d9      	lsls	r1, r3, #31
 80137d0:	d403      	bmi.n	80137da <__lo0bits+0x4e>
 80137d2:	085b      	lsrs	r3, r3, #1
 80137d4:	f100 0001 	add.w	r0, r0, #1
 80137d8:	d003      	beq.n	80137e2 <__lo0bits+0x56>
 80137da:	6013      	str	r3, [r2, #0]
 80137dc:	4770      	bx	lr
 80137de:	2000      	movs	r0, #0
 80137e0:	4770      	bx	lr
 80137e2:	2020      	movs	r0, #32
 80137e4:	4770      	bx	lr
	...

080137e8 <__i2b>:
 80137e8:	b510      	push	{r4, lr}
 80137ea:	460c      	mov	r4, r1
 80137ec:	2101      	movs	r1, #1
 80137ee:	f7ff ff05 	bl	80135fc <_Balloc>
 80137f2:	4602      	mov	r2, r0
 80137f4:	b928      	cbnz	r0, 8013802 <__i2b+0x1a>
 80137f6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80137fa:	4b04      	ldr	r3, [pc, #16]	; (801380c <__i2b+0x24>)
 80137fc:	4804      	ldr	r0, [pc, #16]	; (8013810 <__i2b+0x28>)
 80137fe:	f000 fbef 	bl	8013fe0 <__assert_func>
 8013802:	2301      	movs	r3, #1
 8013804:	6144      	str	r4, [r0, #20]
 8013806:	6103      	str	r3, [r0, #16]
 8013808:	bd10      	pop	{r4, pc}
 801380a:	bf00      	nop
 801380c:	0802e2eb 	.word	0x0802e2eb
 8013810:	0802e2fc 	.word	0x0802e2fc

08013814 <__multiply>:
 8013814:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013818:	4691      	mov	r9, r2
 801381a:	690a      	ldr	r2, [r1, #16]
 801381c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8013820:	460c      	mov	r4, r1
 8013822:	429a      	cmp	r2, r3
 8013824:	bfbe      	ittt	lt
 8013826:	460b      	movlt	r3, r1
 8013828:	464c      	movlt	r4, r9
 801382a:	4699      	movlt	r9, r3
 801382c:	6927      	ldr	r7, [r4, #16]
 801382e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013832:	68a3      	ldr	r3, [r4, #8]
 8013834:	6861      	ldr	r1, [r4, #4]
 8013836:	eb07 060a 	add.w	r6, r7, sl
 801383a:	42b3      	cmp	r3, r6
 801383c:	b085      	sub	sp, #20
 801383e:	bfb8      	it	lt
 8013840:	3101      	addlt	r1, #1
 8013842:	f7ff fedb 	bl	80135fc <_Balloc>
 8013846:	b930      	cbnz	r0, 8013856 <__multiply+0x42>
 8013848:	4602      	mov	r2, r0
 801384a:	f240 115d 	movw	r1, #349	; 0x15d
 801384e:	4b43      	ldr	r3, [pc, #268]	; (801395c <__multiply+0x148>)
 8013850:	4843      	ldr	r0, [pc, #268]	; (8013960 <__multiply+0x14c>)
 8013852:	f000 fbc5 	bl	8013fe0 <__assert_func>
 8013856:	f100 0514 	add.w	r5, r0, #20
 801385a:	462b      	mov	r3, r5
 801385c:	2200      	movs	r2, #0
 801385e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013862:	4543      	cmp	r3, r8
 8013864:	d321      	bcc.n	80138aa <__multiply+0x96>
 8013866:	f104 0314 	add.w	r3, r4, #20
 801386a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 801386e:	f109 0314 	add.w	r3, r9, #20
 8013872:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8013876:	9202      	str	r2, [sp, #8]
 8013878:	1b3a      	subs	r2, r7, r4
 801387a:	3a15      	subs	r2, #21
 801387c:	f022 0203 	bic.w	r2, r2, #3
 8013880:	3204      	adds	r2, #4
 8013882:	f104 0115 	add.w	r1, r4, #21
 8013886:	428f      	cmp	r7, r1
 8013888:	bf38      	it	cc
 801388a:	2204      	movcc	r2, #4
 801388c:	9201      	str	r2, [sp, #4]
 801388e:	9a02      	ldr	r2, [sp, #8]
 8013890:	9303      	str	r3, [sp, #12]
 8013892:	429a      	cmp	r2, r3
 8013894:	d80c      	bhi.n	80138b0 <__multiply+0x9c>
 8013896:	2e00      	cmp	r6, #0
 8013898:	dd03      	ble.n	80138a2 <__multiply+0x8e>
 801389a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801389e:	2b00      	cmp	r3, #0
 80138a0:	d059      	beq.n	8013956 <__multiply+0x142>
 80138a2:	6106      	str	r6, [r0, #16]
 80138a4:	b005      	add	sp, #20
 80138a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80138aa:	f843 2b04 	str.w	r2, [r3], #4
 80138ae:	e7d8      	b.n	8013862 <__multiply+0x4e>
 80138b0:	f8b3 a000 	ldrh.w	sl, [r3]
 80138b4:	f1ba 0f00 	cmp.w	sl, #0
 80138b8:	d023      	beq.n	8013902 <__multiply+0xee>
 80138ba:	46a9      	mov	r9, r5
 80138bc:	f04f 0c00 	mov.w	ip, #0
 80138c0:	f104 0e14 	add.w	lr, r4, #20
 80138c4:	f85e 2b04 	ldr.w	r2, [lr], #4
 80138c8:	f8d9 1000 	ldr.w	r1, [r9]
 80138cc:	fa1f fb82 	uxth.w	fp, r2
 80138d0:	b289      	uxth	r1, r1
 80138d2:	fb0a 110b 	mla	r1, sl, fp, r1
 80138d6:	4461      	add	r1, ip
 80138d8:	f8d9 c000 	ldr.w	ip, [r9]
 80138dc:	0c12      	lsrs	r2, r2, #16
 80138de:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80138e2:	fb0a c202 	mla	r2, sl, r2, ip
 80138e6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80138ea:	b289      	uxth	r1, r1
 80138ec:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80138f0:	4577      	cmp	r7, lr
 80138f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80138f6:	f849 1b04 	str.w	r1, [r9], #4
 80138fa:	d8e3      	bhi.n	80138c4 <__multiply+0xb0>
 80138fc:	9a01      	ldr	r2, [sp, #4]
 80138fe:	f845 c002 	str.w	ip, [r5, r2]
 8013902:	9a03      	ldr	r2, [sp, #12]
 8013904:	3304      	adds	r3, #4
 8013906:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801390a:	f1b9 0f00 	cmp.w	r9, #0
 801390e:	d020      	beq.n	8013952 <__multiply+0x13e>
 8013910:	46ae      	mov	lr, r5
 8013912:	f04f 0a00 	mov.w	sl, #0
 8013916:	6829      	ldr	r1, [r5, #0]
 8013918:	f104 0c14 	add.w	ip, r4, #20
 801391c:	f8bc b000 	ldrh.w	fp, [ip]
 8013920:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8013924:	b289      	uxth	r1, r1
 8013926:	fb09 220b 	mla	r2, r9, fp, r2
 801392a:	4492      	add	sl, r2
 801392c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8013930:	f84e 1b04 	str.w	r1, [lr], #4
 8013934:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013938:	f8be 1000 	ldrh.w	r1, [lr]
 801393c:	0c12      	lsrs	r2, r2, #16
 801393e:	fb09 1102 	mla	r1, r9, r2, r1
 8013942:	4567      	cmp	r7, ip
 8013944:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8013948:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 801394c:	d8e6      	bhi.n	801391c <__multiply+0x108>
 801394e:	9a01      	ldr	r2, [sp, #4]
 8013950:	50a9      	str	r1, [r5, r2]
 8013952:	3504      	adds	r5, #4
 8013954:	e79b      	b.n	801388e <__multiply+0x7a>
 8013956:	3e01      	subs	r6, #1
 8013958:	e79d      	b.n	8013896 <__multiply+0x82>
 801395a:	bf00      	nop
 801395c:	0802e2eb 	.word	0x0802e2eb
 8013960:	0802e2fc 	.word	0x0802e2fc

08013964 <__pow5mult>:
 8013964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013968:	4615      	mov	r5, r2
 801396a:	f012 0203 	ands.w	r2, r2, #3
 801396e:	4606      	mov	r6, r0
 8013970:	460f      	mov	r7, r1
 8013972:	d007      	beq.n	8013984 <__pow5mult+0x20>
 8013974:	4c25      	ldr	r4, [pc, #148]	; (8013a0c <__pow5mult+0xa8>)
 8013976:	3a01      	subs	r2, #1
 8013978:	2300      	movs	r3, #0
 801397a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801397e:	f7ff fe9f 	bl	80136c0 <__multadd>
 8013982:	4607      	mov	r7, r0
 8013984:	10ad      	asrs	r5, r5, #2
 8013986:	d03d      	beq.n	8013a04 <__pow5mult+0xa0>
 8013988:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801398a:	b97c      	cbnz	r4, 80139ac <__pow5mult+0x48>
 801398c:	2010      	movs	r0, #16
 801398e:	f7fe f9ef 	bl	8011d70 <malloc>
 8013992:	4602      	mov	r2, r0
 8013994:	6270      	str	r0, [r6, #36]	; 0x24
 8013996:	b928      	cbnz	r0, 80139a4 <__pow5mult+0x40>
 8013998:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 801399c:	4b1c      	ldr	r3, [pc, #112]	; (8013a10 <__pow5mult+0xac>)
 801399e:	481d      	ldr	r0, [pc, #116]	; (8013a14 <__pow5mult+0xb0>)
 80139a0:	f000 fb1e 	bl	8013fe0 <__assert_func>
 80139a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80139a8:	6004      	str	r4, [r0, #0]
 80139aa:	60c4      	str	r4, [r0, #12]
 80139ac:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80139b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80139b4:	b94c      	cbnz	r4, 80139ca <__pow5mult+0x66>
 80139b6:	f240 2171 	movw	r1, #625	; 0x271
 80139ba:	4630      	mov	r0, r6
 80139bc:	f7ff ff14 	bl	80137e8 <__i2b>
 80139c0:	2300      	movs	r3, #0
 80139c2:	4604      	mov	r4, r0
 80139c4:	f8c8 0008 	str.w	r0, [r8, #8]
 80139c8:	6003      	str	r3, [r0, #0]
 80139ca:	f04f 0900 	mov.w	r9, #0
 80139ce:	07eb      	lsls	r3, r5, #31
 80139d0:	d50a      	bpl.n	80139e8 <__pow5mult+0x84>
 80139d2:	4639      	mov	r1, r7
 80139d4:	4622      	mov	r2, r4
 80139d6:	4630      	mov	r0, r6
 80139d8:	f7ff ff1c 	bl	8013814 <__multiply>
 80139dc:	4680      	mov	r8, r0
 80139de:	4639      	mov	r1, r7
 80139e0:	4630      	mov	r0, r6
 80139e2:	f7ff fe4b 	bl	801367c <_Bfree>
 80139e6:	4647      	mov	r7, r8
 80139e8:	106d      	asrs	r5, r5, #1
 80139ea:	d00b      	beq.n	8013a04 <__pow5mult+0xa0>
 80139ec:	6820      	ldr	r0, [r4, #0]
 80139ee:	b938      	cbnz	r0, 8013a00 <__pow5mult+0x9c>
 80139f0:	4622      	mov	r2, r4
 80139f2:	4621      	mov	r1, r4
 80139f4:	4630      	mov	r0, r6
 80139f6:	f7ff ff0d 	bl	8013814 <__multiply>
 80139fa:	6020      	str	r0, [r4, #0]
 80139fc:	f8c0 9000 	str.w	r9, [r0]
 8013a00:	4604      	mov	r4, r0
 8013a02:	e7e4      	b.n	80139ce <__pow5mult+0x6a>
 8013a04:	4638      	mov	r0, r7
 8013a06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013a0a:	bf00      	nop
 8013a0c:	0802e448 	.word	0x0802e448
 8013a10:	0802e279 	.word	0x0802e279
 8013a14:	0802e2fc 	.word	0x0802e2fc

08013a18 <__lshift>:
 8013a18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013a1c:	460c      	mov	r4, r1
 8013a1e:	4607      	mov	r7, r0
 8013a20:	4691      	mov	r9, r2
 8013a22:	6923      	ldr	r3, [r4, #16]
 8013a24:	6849      	ldr	r1, [r1, #4]
 8013a26:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013a2a:	68a3      	ldr	r3, [r4, #8]
 8013a2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013a30:	f108 0601 	add.w	r6, r8, #1
 8013a34:	42b3      	cmp	r3, r6
 8013a36:	db0b      	blt.n	8013a50 <__lshift+0x38>
 8013a38:	4638      	mov	r0, r7
 8013a3a:	f7ff fddf 	bl	80135fc <_Balloc>
 8013a3e:	4605      	mov	r5, r0
 8013a40:	b948      	cbnz	r0, 8013a56 <__lshift+0x3e>
 8013a42:	4602      	mov	r2, r0
 8013a44:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013a48:	4b29      	ldr	r3, [pc, #164]	; (8013af0 <__lshift+0xd8>)
 8013a4a:	482a      	ldr	r0, [pc, #168]	; (8013af4 <__lshift+0xdc>)
 8013a4c:	f000 fac8 	bl	8013fe0 <__assert_func>
 8013a50:	3101      	adds	r1, #1
 8013a52:	005b      	lsls	r3, r3, #1
 8013a54:	e7ee      	b.n	8013a34 <__lshift+0x1c>
 8013a56:	2300      	movs	r3, #0
 8013a58:	f100 0114 	add.w	r1, r0, #20
 8013a5c:	f100 0210 	add.w	r2, r0, #16
 8013a60:	4618      	mov	r0, r3
 8013a62:	4553      	cmp	r3, sl
 8013a64:	db37      	blt.n	8013ad6 <__lshift+0xbe>
 8013a66:	6920      	ldr	r0, [r4, #16]
 8013a68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013a6c:	f104 0314 	add.w	r3, r4, #20
 8013a70:	f019 091f 	ands.w	r9, r9, #31
 8013a74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013a78:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8013a7c:	d02f      	beq.n	8013ade <__lshift+0xc6>
 8013a7e:	468a      	mov	sl, r1
 8013a80:	f04f 0c00 	mov.w	ip, #0
 8013a84:	f1c9 0e20 	rsb	lr, r9, #32
 8013a88:	681a      	ldr	r2, [r3, #0]
 8013a8a:	fa02 f209 	lsl.w	r2, r2, r9
 8013a8e:	ea42 020c 	orr.w	r2, r2, ip
 8013a92:	f84a 2b04 	str.w	r2, [sl], #4
 8013a96:	f853 2b04 	ldr.w	r2, [r3], #4
 8013a9a:	4298      	cmp	r0, r3
 8013a9c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8013aa0:	d8f2      	bhi.n	8013a88 <__lshift+0x70>
 8013aa2:	1b03      	subs	r3, r0, r4
 8013aa4:	3b15      	subs	r3, #21
 8013aa6:	f023 0303 	bic.w	r3, r3, #3
 8013aaa:	3304      	adds	r3, #4
 8013aac:	f104 0215 	add.w	r2, r4, #21
 8013ab0:	4290      	cmp	r0, r2
 8013ab2:	bf38      	it	cc
 8013ab4:	2304      	movcc	r3, #4
 8013ab6:	f841 c003 	str.w	ip, [r1, r3]
 8013aba:	f1bc 0f00 	cmp.w	ip, #0
 8013abe:	d001      	beq.n	8013ac4 <__lshift+0xac>
 8013ac0:	f108 0602 	add.w	r6, r8, #2
 8013ac4:	3e01      	subs	r6, #1
 8013ac6:	4638      	mov	r0, r7
 8013ac8:	4621      	mov	r1, r4
 8013aca:	612e      	str	r6, [r5, #16]
 8013acc:	f7ff fdd6 	bl	801367c <_Bfree>
 8013ad0:	4628      	mov	r0, r5
 8013ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ad6:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ada:	3301      	adds	r3, #1
 8013adc:	e7c1      	b.n	8013a62 <__lshift+0x4a>
 8013ade:	3904      	subs	r1, #4
 8013ae0:	f853 2b04 	ldr.w	r2, [r3], #4
 8013ae4:	4298      	cmp	r0, r3
 8013ae6:	f841 2f04 	str.w	r2, [r1, #4]!
 8013aea:	d8f9      	bhi.n	8013ae0 <__lshift+0xc8>
 8013aec:	e7ea      	b.n	8013ac4 <__lshift+0xac>
 8013aee:	bf00      	nop
 8013af0:	0802e2eb 	.word	0x0802e2eb
 8013af4:	0802e2fc 	.word	0x0802e2fc

08013af8 <__mcmp>:
 8013af8:	4603      	mov	r3, r0
 8013afa:	690a      	ldr	r2, [r1, #16]
 8013afc:	6900      	ldr	r0, [r0, #16]
 8013afe:	b530      	push	{r4, r5, lr}
 8013b00:	1a80      	subs	r0, r0, r2
 8013b02:	d10d      	bne.n	8013b20 <__mcmp+0x28>
 8013b04:	3314      	adds	r3, #20
 8013b06:	3114      	adds	r1, #20
 8013b08:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013b0c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013b10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013b14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013b18:	4295      	cmp	r5, r2
 8013b1a:	d002      	beq.n	8013b22 <__mcmp+0x2a>
 8013b1c:	d304      	bcc.n	8013b28 <__mcmp+0x30>
 8013b1e:	2001      	movs	r0, #1
 8013b20:	bd30      	pop	{r4, r5, pc}
 8013b22:	42a3      	cmp	r3, r4
 8013b24:	d3f4      	bcc.n	8013b10 <__mcmp+0x18>
 8013b26:	e7fb      	b.n	8013b20 <__mcmp+0x28>
 8013b28:	f04f 30ff 	mov.w	r0, #4294967295
 8013b2c:	e7f8      	b.n	8013b20 <__mcmp+0x28>
	...

08013b30 <__mdiff>:
 8013b30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b34:	460d      	mov	r5, r1
 8013b36:	4607      	mov	r7, r0
 8013b38:	4611      	mov	r1, r2
 8013b3a:	4628      	mov	r0, r5
 8013b3c:	4614      	mov	r4, r2
 8013b3e:	f7ff ffdb 	bl	8013af8 <__mcmp>
 8013b42:	1e06      	subs	r6, r0, #0
 8013b44:	d111      	bne.n	8013b6a <__mdiff+0x3a>
 8013b46:	4631      	mov	r1, r6
 8013b48:	4638      	mov	r0, r7
 8013b4a:	f7ff fd57 	bl	80135fc <_Balloc>
 8013b4e:	4602      	mov	r2, r0
 8013b50:	b928      	cbnz	r0, 8013b5e <__mdiff+0x2e>
 8013b52:	f240 2132 	movw	r1, #562	; 0x232
 8013b56:	4b3a      	ldr	r3, [pc, #232]	; (8013c40 <__mdiff+0x110>)
 8013b58:	483a      	ldr	r0, [pc, #232]	; (8013c44 <__mdiff+0x114>)
 8013b5a:	f000 fa41 	bl	8013fe0 <__assert_func>
 8013b5e:	2301      	movs	r3, #1
 8013b60:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8013b64:	4610      	mov	r0, r2
 8013b66:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b6a:	bfa4      	itt	ge
 8013b6c:	4623      	movge	r3, r4
 8013b6e:	462c      	movge	r4, r5
 8013b70:	4638      	mov	r0, r7
 8013b72:	6861      	ldr	r1, [r4, #4]
 8013b74:	bfa6      	itte	ge
 8013b76:	461d      	movge	r5, r3
 8013b78:	2600      	movge	r6, #0
 8013b7a:	2601      	movlt	r6, #1
 8013b7c:	f7ff fd3e 	bl	80135fc <_Balloc>
 8013b80:	4602      	mov	r2, r0
 8013b82:	b918      	cbnz	r0, 8013b8c <__mdiff+0x5c>
 8013b84:	f44f 7110 	mov.w	r1, #576	; 0x240
 8013b88:	4b2d      	ldr	r3, [pc, #180]	; (8013c40 <__mdiff+0x110>)
 8013b8a:	e7e5      	b.n	8013b58 <__mdiff+0x28>
 8013b8c:	f102 0814 	add.w	r8, r2, #20
 8013b90:	46c2      	mov	sl, r8
 8013b92:	f04f 0c00 	mov.w	ip, #0
 8013b96:	6927      	ldr	r7, [r4, #16]
 8013b98:	60c6      	str	r6, [r0, #12]
 8013b9a:	692e      	ldr	r6, [r5, #16]
 8013b9c:	f104 0014 	add.w	r0, r4, #20
 8013ba0:	f105 0914 	add.w	r9, r5, #20
 8013ba4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8013ba8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8013bac:	3410      	adds	r4, #16
 8013bae:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8013bb2:	f859 3b04 	ldr.w	r3, [r9], #4
 8013bb6:	fa1f f18b 	uxth.w	r1, fp
 8013bba:	448c      	add	ip, r1
 8013bbc:	b299      	uxth	r1, r3
 8013bbe:	0c1b      	lsrs	r3, r3, #16
 8013bc0:	ebac 0101 	sub.w	r1, ip, r1
 8013bc4:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8013bc8:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8013bcc:	b289      	uxth	r1, r1
 8013bce:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8013bd2:	454e      	cmp	r6, r9
 8013bd4:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8013bd8:	f84a 3b04 	str.w	r3, [sl], #4
 8013bdc:	d8e7      	bhi.n	8013bae <__mdiff+0x7e>
 8013bde:	1b73      	subs	r3, r6, r5
 8013be0:	3b15      	subs	r3, #21
 8013be2:	f023 0303 	bic.w	r3, r3, #3
 8013be6:	3515      	adds	r5, #21
 8013be8:	3304      	adds	r3, #4
 8013bea:	42ae      	cmp	r6, r5
 8013bec:	bf38      	it	cc
 8013bee:	2304      	movcc	r3, #4
 8013bf0:	4418      	add	r0, r3
 8013bf2:	4443      	add	r3, r8
 8013bf4:	461e      	mov	r6, r3
 8013bf6:	4605      	mov	r5, r0
 8013bf8:	4575      	cmp	r5, lr
 8013bfa:	d30e      	bcc.n	8013c1a <__mdiff+0xea>
 8013bfc:	f10e 0103 	add.w	r1, lr, #3
 8013c00:	1a09      	subs	r1, r1, r0
 8013c02:	f021 0103 	bic.w	r1, r1, #3
 8013c06:	3803      	subs	r0, #3
 8013c08:	4586      	cmp	lr, r0
 8013c0a:	bf38      	it	cc
 8013c0c:	2100      	movcc	r1, #0
 8013c0e:	4419      	add	r1, r3
 8013c10:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8013c14:	b18b      	cbz	r3, 8013c3a <__mdiff+0x10a>
 8013c16:	6117      	str	r7, [r2, #16]
 8013c18:	e7a4      	b.n	8013b64 <__mdiff+0x34>
 8013c1a:	f855 8b04 	ldr.w	r8, [r5], #4
 8013c1e:	fa1f f188 	uxth.w	r1, r8
 8013c22:	4461      	add	r1, ip
 8013c24:	140c      	asrs	r4, r1, #16
 8013c26:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8013c2a:	b289      	uxth	r1, r1
 8013c2c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8013c30:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8013c34:	f846 1b04 	str.w	r1, [r6], #4
 8013c38:	e7de      	b.n	8013bf8 <__mdiff+0xc8>
 8013c3a:	3f01      	subs	r7, #1
 8013c3c:	e7e8      	b.n	8013c10 <__mdiff+0xe0>
 8013c3e:	bf00      	nop
 8013c40:	0802e2eb 	.word	0x0802e2eb
 8013c44:	0802e2fc 	.word	0x0802e2fc

08013c48 <__d2b>:
 8013c48:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8013c4c:	2101      	movs	r1, #1
 8013c4e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8013c52:	4690      	mov	r8, r2
 8013c54:	461d      	mov	r5, r3
 8013c56:	f7ff fcd1 	bl	80135fc <_Balloc>
 8013c5a:	4604      	mov	r4, r0
 8013c5c:	b930      	cbnz	r0, 8013c6c <__d2b+0x24>
 8013c5e:	4602      	mov	r2, r0
 8013c60:	f240 310a 	movw	r1, #778	; 0x30a
 8013c64:	4b24      	ldr	r3, [pc, #144]	; (8013cf8 <__d2b+0xb0>)
 8013c66:	4825      	ldr	r0, [pc, #148]	; (8013cfc <__d2b+0xb4>)
 8013c68:	f000 f9ba 	bl	8013fe0 <__assert_func>
 8013c6c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8013c70:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8013c74:	bb2d      	cbnz	r5, 8013cc2 <__d2b+0x7a>
 8013c76:	9301      	str	r3, [sp, #4]
 8013c78:	f1b8 0300 	subs.w	r3, r8, #0
 8013c7c:	d026      	beq.n	8013ccc <__d2b+0x84>
 8013c7e:	4668      	mov	r0, sp
 8013c80:	9300      	str	r3, [sp, #0]
 8013c82:	f7ff fd83 	bl	801378c <__lo0bits>
 8013c86:	9900      	ldr	r1, [sp, #0]
 8013c88:	b1f0      	cbz	r0, 8013cc8 <__d2b+0x80>
 8013c8a:	9a01      	ldr	r2, [sp, #4]
 8013c8c:	f1c0 0320 	rsb	r3, r0, #32
 8013c90:	fa02 f303 	lsl.w	r3, r2, r3
 8013c94:	430b      	orrs	r3, r1
 8013c96:	40c2      	lsrs	r2, r0
 8013c98:	6163      	str	r3, [r4, #20]
 8013c9a:	9201      	str	r2, [sp, #4]
 8013c9c:	9b01      	ldr	r3, [sp, #4]
 8013c9e:	2b00      	cmp	r3, #0
 8013ca0:	bf14      	ite	ne
 8013ca2:	2102      	movne	r1, #2
 8013ca4:	2101      	moveq	r1, #1
 8013ca6:	61a3      	str	r3, [r4, #24]
 8013ca8:	6121      	str	r1, [r4, #16]
 8013caa:	b1c5      	cbz	r5, 8013cde <__d2b+0x96>
 8013cac:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8013cb0:	4405      	add	r5, r0
 8013cb2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8013cb6:	603d      	str	r5, [r7, #0]
 8013cb8:	6030      	str	r0, [r6, #0]
 8013cba:	4620      	mov	r0, r4
 8013cbc:	b002      	add	sp, #8
 8013cbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013cc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8013cc6:	e7d6      	b.n	8013c76 <__d2b+0x2e>
 8013cc8:	6161      	str	r1, [r4, #20]
 8013cca:	e7e7      	b.n	8013c9c <__d2b+0x54>
 8013ccc:	a801      	add	r0, sp, #4
 8013cce:	f7ff fd5d 	bl	801378c <__lo0bits>
 8013cd2:	2101      	movs	r1, #1
 8013cd4:	9b01      	ldr	r3, [sp, #4]
 8013cd6:	6121      	str	r1, [r4, #16]
 8013cd8:	6163      	str	r3, [r4, #20]
 8013cda:	3020      	adds	r0, #32
 8013cdc:	e7e5      	b.n	8013caa <__d2b+0x62>
 8013cde:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8013ce2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8013ce6:	6038      	str	r0, [r7, #0]
 8013ce8:	6918      	ldr	r0, [r3, #16]
 8013cea:	f7ff fd2f 	bl	801374c <__hi0bits>
 8013cee:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8013cf2:	6031      	str	r1, [r6, #0]
 8013cf4:	e7e1      	b.n	8013cba <__d2b+0x72>
 8013cf6:	bf00      	nop
 8013cf8:	0802e2eb 	.word	0x0802e2eb
 8013cfc:	0802e2fc 	.word	0x0802e2fc

08013d00 <_calloc_r>:
 8013d00:	b570      	push	{r4, r5, r6, lr}
 8013d02:	fba1 5402 	umull	r5, r4, r1, r2
 8013d06:	b934      	cbnz	r4, 8013d16 <_calloc_r+0x16>
 8013d08:	4629      	mov	r1, r5
 8013d0a:	f7fe f8b1 	bl	8011e70 <_malloc_r>
 8013d0e:	4606      	mov	r6, r0
 8013d10:	b928      	cbnz	r0, 8013d1e <_calloc_r+0x1e>
 8013d12:	4630      	mov	r0, r6
 8013d14:	bd70      	pop	{r4, r5, r6, pc}
 8013d16:	220c      	movs	r2, #12
 8013d18:	2600      	movs	r6, #0
 8013d1a:	6002      	str	r2, [r0, #0]
 8013d1c:	e7f9      	b.n	8013d12 <_calloc_r+0x12>
 8013d1e:	462a      	mov	r2, r5
 8013d20:	4621      	mov	r1, r4
 8013d22:	f7fe f835 	bl	8011d90 <memset>
 8013d26:	e7f4      	b.n	8013d12 <_calloc_r+0x12>

08013d28 <__ssputs_r>:
 8013d28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013d2c:	688e      	ldr	r6, [r1, #8]
 8013d2e:	4682      	mov	sl, r0
 8013d30:	429e      	cmp	r6, r3
 8013d32:	460c      	mov	r4, r1
 8013d34:	4690      	mov	r8, r2
 8013d36:	461f      	mov	r7, r3
 8013d38:	d838      	bhi.n	8013dac <__ssputs_r+0x84>
 8013d3a:	898a      	ldrh	r2, [r1, #12]
 8013d3c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8013d40:	d032      	beq.n	8013da8 <__ssputs_r+0x80>
 8013d42:	6825      	ldr	r5, [r4, #0]
 8013d44:	6909      	ldr	r1, [r1, #16]
 8013d46:	3301      	adds	r3, #1
 8013d48:	eba5 0901 	sub.w	r9, r5, r1
 8013d4c:	6965      	ldr	r5, [r4, #20]
 8013d4e:	444b      	add	r3, r9
 8013d50:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013d54:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013d58:	106d      	asrs	r5, r5, #1
 8013d5a:	429d      	cmp	r5, r3
 8013d5c:	bf38      	it	cc
 8013d5e:	461d      	movcc	r5, r3
 8013d60:	0553      	lsls	r3, r2, #21
 8013d62:	d531      	bpl.n	8013dc8 <__ssputs_r+0xa0>
 8013d64:	4629      	mov	r1, r5
 8013d66:	f7fe f883 	bl	8011e70 <_malloc_r>
 8013d6a:	4606      	mov	r6, r0
 8013d6c:	b950      	cbnz	r0, 8013d84 <__ssputs_r+0x5c>
 8013d6e:	230c      	movs	r3, #12
 8013d70:	f04f 30ff 	mov.w	r0, #4294967295
 8013d74:	f8ca 3000 	str.w	r3, [sl]
 8013d78:	89a3      	ldrh	r3, [r4, #12]
 8013d7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d7e:	81a3      	strh	r3, [r4, #12]
 8013d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013d84:	464a      	mov	r2, r9
 8013d86:	6921      	ldr	r1, [r4, #16]
 8013d88:	f7ff fc1e 	bl	80135c8 <memcpy>
 8013d8c:	89a3      	ldrh	r3, [r4, #12]
 8013d8e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8013d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013d96:	81a3      	strh	r3, [r4, #12]
 8013d98:	6126      	str	r6, [r4, #16]
 8013d9a:	444e      	add	r6, r9
 8013d9c:	6026      	str	r6, [r4, #0]
 8013d9e:	463e      	mov	r6, r7
 8013da0:	6165      	str	r5, [r4, #20]
 8013da2:	eba5 0509 	sub.w	r5, r5, r9
 8013da6:	60a5      	str	r5, [r4, #8]
 8013da8:	42be      	cmp	r6, r7
 8013daa:	d900      	bls.n	8013dae <__ssputs_r+0x86>
 8013dac:	463e      	mov	r6, r7
 8013dae:	4632      	mov	r2, r6
 8013db0:	4641      	mov	r1, r8
 8013db2:	6820      	ldr	r0, [r4, #0]
 8013db4:	f000 f959 	bl	801406a <memmove>
 8013db8:	68a3      	ldr	r3, [r4, #8]
 8013dba:	2000      	movs	r0, #0
 8013dbc:	1b9b      	subs	r3, r3, r6
 8013dbe:	60a3      	str	r3, [r4, #8]
 8013dc0:	6823      	ldr	r3, [r4, #0]
 8013dc2:	4433      	add	r3, r6
 8013dc4:	6023      	str	r3, [r4, #0]
 8013dc6:	e7db      	b.n	8013d80 <__ssputs_r+0x58>
 8013dc8:	462a      	mov	r2, r5
 8013dca:	f000 f968 	bl	801409e <_realloc_r>
 8013dce:	4606      	mov	r6, r0
 8013dd0:	2800      	cmp	r0, #0
 8013dd2:	d1e1      	bne.n	8013d98 <__ssputs_r+0x70>
 8013dd4:	4650      	mov	r0, sl
 8013dd6:	6921      	ldr	r1, [r4, #16]
 8013dd8:	f7fd ffe2 	bl	8011da0 <_free_r>
 8013ddc:	e7c7      	b.n	8013d6e <__ssputs_r+0x46>
	...

08013de0 <_svfiprintf_r>:
 8013de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013de4:	4698      	mov	r8, r3
 8013de6:	898b      	ldrh	r3, [r1, #12]
 8013de8:	4607      	mov	r7, r0
 8013dea:	061b      	lsls	r3, r3, #24
 8013dec:	460d      	mov	r5, r1
 8013dee:	4614      	mov	r4, r2
 8013df0:	b09d      	sub	sp, #116	; 0x74
 8013df2:	d50e      	bpl.n	8013e12 <_svfiprintf_r+0x32>
 8013df4:	690b      	ldr	r3, [r1, #16]
 8013df6:	b963      	cbnz	r3, 8013e12 <_svfiprintf_r+0x32>
 8013df8:	2140      	movs	r1, #64	; 0x40
 8013dfa:	f7fe f839 	bl	8011e70 <_malloc_r>
 8013dfe:	6028      	str	r0, [r5, #0]
 8013e00:	6128      	str	r0, [r5, #16]
 8013e02:	b920      	cbnz	r0, 8013e0e <_svfiprintf_r+0x2e>
 8013e04:	230c      	movs	r3, #12
 8013e06:	603b      	str	r3, [r7, #0]
 8013e08:	f04f 30ff 	mov.w	r0, #4294967295
 8013e0c:	e0d1      	b.n	8013fb2 <_svfiprintf_r+0x1d2>
 8013e0e:	2340      	movs	r3, #64	; 0x40
 8013e10:	616b      	str	r3, [r5, #20]
 8013e12:	2300      	movs	r3, #0
 8013e14:	9309      	str	r3, [sp, #36]	; 0x24
 8013e16:	2320      	movs	r3, #32
 8013e18:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013e1c:	2330      	movs	r3, #48	; 0x30
 8013e1e:	f04f 0901 	mov.w	r9, #1
 8013e22:	f8cd 800c 	str.w	r8, [sp, #12]
 8013e26:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8013fcc <_svfiprintf_r+0x1ec>
 8013e2a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8013e2e:	4623      	mov	r3, r4
 8013e30:	469a      	mov	sl, r3
 8013e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013e36:	b10a      	cbz	r2, 8013e3c <_svfiprintf_r+0x5c>
 8013e38:	2a25      	cmp	r2, #37	; 0x25
 8013e3a:	d1f9      	bne.n	8013e30 <_svfiprintf_r+0x50>
 8013e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8013e40:	d00b      	beq.n	8013e5a <_svfiprintf_r+0x7a>
 8013e42:	465b      	mov	r3, fp
 8013e44:	4622      	mov	r2, r4
 8013e46:	4629      	mov	r1, r5
 8013e48:	4638      	mov	r0, r7
 8013e4a:	f7ff ff6d 	bl	8013d28 <__ssputs_r>
 8013e4e:	3001      	adds	r0, #1
 8013e50:	f000 80aa 	beq.w	8013fa8 <_svfiprintf_r+0x1c8>
 8013e54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013e56:	445a      	add	r2, fp
 8013e58:	9209      	str	r2, [sp, #36]	; 0x24
 8013e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	f000 80a2 	beq.w	8013fa8 <_svfiprintf_r+0x1c8>
 8013e64:	2300      	movs	r3, #0
 8013e66:	f04f 32ff 	mov.w	r2, #4294967295
 8013e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013e6e:	f10a 0a01 	add.w	sl, sl, #1
 8013e72:	9304      	str	r3, [sp, #16]
 8013e74:	9307      	str	r3, [sp, #28]
 8013e76:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013e7a:	931a      	str	r3, [sp, #104]	; 0x68
 8013e7c:	4654      	mov	r4, sl
 8013e7e:	2205      	movs	r2, #5
 8013e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013e84:	4851      	ldr	r0, [pc, #324]	; (8013fcc <_svfiprintf_r+0x1ec>)
 8013e86:	f7ff fb91 	bl	80135ac <memchr>
 8013e8a:	9a04      	ldr	r2, [sp, #16]
 8013e8c:	b9d8      	cbnz	r0, 8013ec6 <_svfiprintf_r+0xe6>
 8013e8e:	06d0      	lsls	r0, r2, #27
 8013e90:	bf44      	itt	mi
 8013e92:	2320      	movmi	r3, #32
 8013e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013e98:	0711      	lsls	r1, r2, #28
 8013e9a:	bf44      	itt	mi
 8013e9c:	232b      	movmi	r3, #43	; 0x2b
 8013e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8013ea6:	2b2a      	cmp	r3, #42	; 0x2a
 8013ea8:	d015      	beq.n	8013ed6 <_svfiprintf_r+0xf6>
 8013eaa:	4654      	mov	r4, sl
 8013eac:	2000      	movs	r0, #0
 8013eae:	f04f 0c0a 	mov.w	ip, #10
 8013eb2:	9a07      	ldr	r2, [sp, #28]
 8013eb4:	4621      	mov	r1, r4
 8013eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013eba:	3b30      	subs	r3, #48	; 0x30
 8013ebc:	2b09      	cmp	r3, #9
 8013ebe:	d94e      	bls.n	8013f5e <_svfiprintf_r+0x17e>
 8013ec0:	b1b0      	cbz	r0, 8013ef0 <_svfiprintf_r+0x110>
 8013ec2:	9207      	str	r2, [sp, #28]
 8013ec4:	e014      	b.n	8013ef0 <_svfiprintf_r+0x110>
 8013ec6:	eba0 0308 	sub.w	r3, r0, r8
 8013eca:	fa09 f303 	lsl.w	r3, r9, r3
 8013ece:	4313      	orrs	r3, r2
 8013ed0:	46a2      	mov	sl, r4
 8013ed2:	9304      	str	r3, [sp, #16]
 8013ed4:	e7d2      	b.n	8013e7c <_svfiprintf_r+0x9c>
 8013ed6:	9b03      	ldr	r3, [sp, #12]
 8013ed8:	1d19      	adds	r1, r3, #4
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	9103      	str	r1, [sp, #12]
 8013ede:	2b00      	cmp	r3, #0
 8013ee0:	bfbb      	ittet	lt
 8013ee2:	425b      	neglt	r3, r3
 8013ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8013ee8:	9307      	strge	r3, [sp, #28]
 8013eea:	9307      	strlt	r3, [sp, #28]
 8013eec:	bfb8      	it	lt
 8013eee:	9204      	strlt	r2, [sp, #16]
 8013ef0:	7823      	ldrb	r3, [r4, #0]
 8013ef2:	2b2e      	cmp	r3, #46	; 0x2e
 8013ef4:	d10c      	bne.n	8013f10 <_svfiprintf_r+0x130>
 8013ef6:	7863      	ldrb	r3, [r4, #1]
 8013ef8:	2b2a      	cmp	r3, #42	; 0x2a
 8013efa:	d135      	bne.n	8013f68 <_svfiprintf_r+0x188>
 8013efc:	9b03      	ldr	r3, [sp, #12]
 8013efe:	3402      	adds	r4, #2
 8013f00:	1d1a      	adds	r2, r3, #4
 8013f02:	681b      	ldr	r3, [r3, #0]
 8013f04:	9203      	str	r2, [sp, #12]
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	bfb8      	it	lt
 8013f0a:	f04f 33ff 	movlt.w	r3, #4294967295
 8013f0e:	9305      	str	r3, [sp, #20]
 8013f10:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8013fd0 <_svfiprintf_r+0x1f0>
 8013f14:	2203      	movs	r2, #3
 8013f16:	4650      	mov	r0, sl
 8013f18:	7821      	ldrb	r1, [r4, #0]
 8013f1a:	f7ff fb47 	bl	80135ac <memchr>
 8013f1e:	b140      	cbz	r0, 8013f32 <_svfiprintf_r+0x152>
 8013f20:	2340      	movs	r3, #64	; 0x40
 8013f22:	eba0 000a 	sub.w	r0, r0, sl
 8013f26:	fa03 f000 	lsl.w	r0, r3, r0
 8013f2a:	9b04      	ldr	r3, [sp, #16]
 8013f2c:	3401      	adds	r4, #1
 8013f2e:	4303      	orrs	r3, r0
 8013f30:	9304      	str	r3, [sp, #16]
 8013f32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f36:	2206      	movs	r2, #6
 8013f38:	4826      	ldr	r0, [pc, #152]	; (8013fd4 <_svfiprintf_r+0x1f4>)
 8013f3a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013f3e:	f7ff fb35 	bl	80135ac <memchr>
 8013f42:	2800      	cmp	r0, #0
 8013f44:	d038      	beq.n	8013fb8 <_svfiprintf_r+0x1d8>
 8013f46:	4b24      	ldr	r3, [pc, #144]	; (8013fd8 <_svfiprintf_r+0x1f8>)
 8013f48:	bb1b      	cbnz	r3, 8013f92 <_svfiprintf_r+0x1b2>
 8013f4a:	9b03      	ldr	r3, [sp, #12]
 8013f4c:	3307      	adds	r3, #7
 8013f4e:	f023 0307 	bic.w	r3, r3, #7
 8013f52:	3308      	adds	r3, #8
 8013f54:	9303      	str	r3, [sp, #12]
 8013f56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f58:	4433      	add	r3, r6
 8013f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8013f5c:	e767      	b.n	8013e2e <_svfiprintf_r+0x4e>
 8013f5e:	460c      	mov	r4, r1
 8013f60:	2001      	movs	r0, #1
 8013f62:	fb0c 3202 	mla	r2, ip, r2, r3
 8013f66:	e7a5      	b.n	8013eb4 <_svfiprintf_r+0xd4>
 8013f68:	2300      	movs	r3, #0
 8013f6a:	f04f 0c0a 	mov.w	ip, #10
 8013f6e:	4619      	mov	r1, r3
 8013f70:	3401      	adds	r4, #1
 8013f72:	9305      	str	r3, [sp, #20]
 8013f74:	4620      	mov	r0, r4
 8013f76:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013f7a:	3a30      	subs	r2, #48	; 0x30
 8013f7c:	2a09      	cmp	r2, #9
 8013f7e:	d903      	bls.n	8013f88 <_svfiprintf_r+0x1a8>
 8013f80:	2b00      	cmp	r3, #0
 8013f82:	d0c5      	beq.n	8013f10 <_svfiprintf_r+0x130>
 8013f84:	9105      	str	r1, [sp, #20]
 8013f86:	e7c3      	b.n	8013f10 <_svfiprintf_r+0x130>
 8013f88:	4604      	mov	r4, r0
 8013f8a:	2301      	movs	r3, #1
 8013f8c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013f90:	e7f0      	b.n	8013f74 <_svfiprintf_r+0x194>
 8013f92:	ab03      	add	r3, sp, #12
 8013f94:	9300      	str	r3, [sp, #0]
 8013f96:	462a      	mov	r2, r5
 8013f98:	4638      	mov	r0, r7
 8013f9a:	4b10      	ldr	r3, [pc, #64]	; (8013fdc <_svfiprintf_r+0x1fc>)
 8013f9c:	a904      	add	r1, sp, #16
 8013f9e:	f7fe f879 	bl	8012094 <_printf_float>
 8013fa2:	1c42      	adds	r2, r0, #1
 8013fa4:	4606      	mov	r6, r0
 8013fa6:	d1d6      	bne.n	8013f56 <_svfiprintf_r+0x176>
 8013fa8:	89ab      	ldrh	r3, [r5, #12]
 8013faa:	065b      	lsls	r3, r3, #25
 8013fac:	f53f af2c 	bmi.w	8013e08 <_svfiprintf_r+0x28>
 8013fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013fb2:	b01d      	add	sp, #116	; 0x74
 8013fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fb8:	ab03      	add	r3, sp, #12
 8013fba:	9300      	str	r3, [sp, #0]
 8013fbc:	462a      	mov	r2, r5
 8013fbe:	4638      	mov	r0, r7
 8013fc0:	4b06      	ldr	r3, [pc, #24]	; (8013fdc <_svfiprintf_r+0x1fc>)
 8013fc2:	a904      	add	r1, sp, #16
 8013fc4:	f7fe fb02 	bl	80125cc <_printf_i>
 8013fc8:	e7eb      	b.n	8013fa2 <_svfiprintf_r+0x1c2>
 8013fca:	bf00      	nop
 8013fcc:	0802e454 	.word	0x0802e454
 8013fd0:	0802e45a 	.word	0x0802e45a
 8013fd4:	0802e45e 	.word	0x0802e45e
 8013fd8:	08012095 	.word	0x08012095
 8013fdc:	08013d29 	.word	0x08013d29

08013fe0 <__assert_func>:
 8013fe0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8013fe2:	4614      	mov	r4, r2
 8013fe4:	461a      	mov	r2, r3
 8013fe6:	4b09      	ldr	r3, [pc, #36]	; (801400c <__assert_func+0x2c>)
 8013fe8:	4605      	mov	r5, r0
 8013fea:	681b      	ldr	r3, [r3, #0]
 8013fec:	68d8      	ldr	r0, [r3, #12]
 8013fee:	b14c      	cbz	r4, 8014004 <__assert_func+0x24>
 8013ff0:	4b07      	ldr	r3, [pc, #28]	; (8014010 <__assert_func+0x30>)
 8013ff2:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013ff6:	9100      	str	r1, [sp, #0]
 8013ff8:	462b      	mov	r3, r5
 8013ffa:	4906      	ldr	r1, [pc, #24]	; (8014014 <__assert_func+0x34>)
 8013ffc:	f000 f80e 	bl	801401c <fiprintf>
 8014000:	f000 faa2 	bl	8014548 <abort>
 8014004:	4b04      	ldr	r3, [pc, #16]	; (8014018 <__assert_func+0x38>)
 8014006:	461c      	mov	r4, r3
 8014008:	e7f3      	b.n	8013ff2 <__assert_func+0x12>
 801400a:	bf00      	nop
 801400c:	20000168 	.word	0x20000168
 8014010:	0802e465 	.word	0x0802e465
 8014014:	0802e472 	.word	0x0802e472
 8014018:	0802e4a0 	.word	0x0802e4a0

0801401c <fiprintf>:
 801401c:	b40e      	push	{r1, r2, r3}
 801401e:	b503      	push	{r0, r1, lr}
 8014020:	4601      	mov	r1, r0
 8014022:	ab03      	add	r3, sp, #12
 8014024:	4805      	ldr	r0, [pc, #20]	; (801403c <fiprintf+0x20>)
 8014026:	f853 2b04 	ldr.w	r2, [r3], #4
 801402a:	6800      	ldr	r0, [r0, #0]
 801402c:	9301      	str	r3, [sp, #4]
 801402e:	f000 f88d 	bl	801414c <_vfiprintf_r>
 8014032:	b002      	add	sp, #8
 8014034:	f85d eb04 	ldr.w	lr, [sp], #4
 8014038:	b003      	add	sp, #12
 801403a:	4770      	bx	lr
 801403c:	20000168 	.word	0x20000168

08014040 <__retarget_lock_init_recursive>:
 8014040:	4770      	bx	lr

08014042 <__retarget_lock_acquire_recursive>:
 8014042:	4770      	bx	lr

08014044 <__retarget_lock_release_recursive>:
 8014044:	4770      	bx	lr

08014046 <__ascii_mbtowc>:
 8014046:	b082      	sub	sp, #8
 8014048:	b901      	cbnz	r1, 801404c <__ascii_mbtowc+0x6>
 801404a:	a901      	add	r1, sp, #4
 801404c:	b142      	cbz	r2, 8014060 <__ascii_mbtowc+0x1a>
 801404e:	b14b      	cbz	r3, 8014064 <__ascii_mbtowc+0x1e>
 8014050:	7813      	ldrb	r3, [r2, #0]
 8014052:	600b      	str	r3, [r1, #0]
 8014054:	7812      	ldrb	r2, [r2, #0]
 8014056:	1e10      	subs	r0, r2, #0
 8014058:	bf18      	it	ne
 801405a:	2001      	movne	r0, #1
 801405c:	b002      	add	sp, #8
 801405e:	4770      	bx	lr
 8014060:	4610      	mov	r0, r2
 8014062:	e7fb      	b.n	801405c <__ascii_mbtowc+0x16>
 8014064:	f06f 0001 	mvn.w	r0, #1
 8014068:	e7f8      	b.n	801405c <__ascii_mbtowc+0x16>

0801406a <memmove>:
 801406a:	4288      	cmp	r0, r1
 801406c:	b510      	push	{r4, lr}
 801406e:	eb01 0402 	add.w	r4, r1, r2
 8014072:	d902      	bls.n	801407a <memmove+0x10>
 8014074:	4284      	cmp	r4, r0
 8014076:	4623      	mov	r3, r4
 8014078:	d807      	bhi.n	801408a <memmove+0x20>
 801407a:	1e43      	subs	r3, r0, #1
 801407c:	42a1      	cmp	r1, r4
 801407e:	d008      	beq.n	8014092 <memmove+0x28>
 8014080:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014084:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014088:	e7f8      	b.n	801407c <memmove+0x12>
 801408a:	4601      	mov	r1, r0
 801408c:	4402      	add	r2, r0
 801408e:	428a      	cmp	r2, r1
 8014090:	d100      	bne.n	8014094 <memmove+0x2a>
 8014092:	bd10      	pop	{r4, pc}
 8014094:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014098:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801409c:	e7f7      	b.n	801408e <memmove+0x24>

0801409e <_realloc_r>:
 801409e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140a2:	4680      	mov	r8, r0
 80140a4:	4614      	mov	r4, r2
 80140a6:	460e      	mov	r6, r1
 80140a8:	b921      	cbnz	r1, 80140b4 <_realloc_r+0x16>
 80140aa:	4611      	mov	r1, r2
 80140ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80140b0:	f7fd bede 	b.w	8011e70 <_malloc_r>
 80140b4:	b92a      	cbnz	r2, 80140c2 <_realloc_r+0x24>
 80140b6:	f7fd fe73 	bl	8011da0 <_free_r>
 80140ba:	4625      	mov	r5, r4
 80140bc:	4628      	mov	r0, r5
 80140be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140c2:	f000 fc61 	bl	8014988 <_malloc_usable_size_r>
 80140c6:	4284      	cmp	r4, r0
 80140c8:	4607      	mov	r7, r0
 80140ca:	d802      	bhi.n	80140d2 <_realloc_r+0x34>
 80140cc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80140d0:	d812      	bhi.n	80140f8 <_realloc_r+0x5a>
 80140d2:	4621      	mov	r1, r4
 80140d4:	4640      	mov	r0, r8
 80140d6:	f7fd fecb 	bl	8011e70 <_malloc_r>
 80140da:	4605      	mov	r5, r0
 80140dc:	2800      	cmp	r0, #0
 80140de:	d0ed      	beq.n	80140bc <_realloc_r+0x1e>
 80140e0:	42bc      	cmp	r4, r7
 80140e2:	4622      	mov	r2, r4
 80140e4:	4631      	mov	r1, r6
 80140e6:	bf28      	it	cs
 80140e8:	463a      	movcs	r2, r7
 80140ea:	f7ff fa6d 	bl	80135c8 <memcpy>
 80140ee:	4631      	mov	r1, r6
 80140f0:	4640      	mov	r0, r8
 80140f2:	f7fd fe55 	bl	8011da0 <_free_r>
 80140f6:	e7e1      	b.n	80140bc <_realloc_r+0x1e>
 80140f8:	4635      	mov	r5, r6
 80140fa:	e7df      	b.n	80140bc <_realloc_r+0x1e>

080140fc <__sfputc_r>:
 80140fc:	6893      	ldr	r3, [r2, #8]
 80140fe:	b410      	push	{r4}
 8014100:	3b01      	subs	r3, #1
 8014102:	2b00      	cmp	r3, #0
 8014104:	6093      	str	r3, [r2, #8]
 8014106:	da07      	bge.n	8014118 <__sfputc_r+0x1c>
 8014108:	6994      	ldr	r4, [r2, #24]
 801410a:	42a3      	cmp	r3, r4
 801410c:	db01      	blt.n	8014112 <__sfputc_r+0x16>
 801410e:	290a      	cmp	r1, #10
 8014110:	d102      	bne.n	8014118 <__sfputc_r+0x1c>
 8014112:	bc10      	pop	{r4}
 8014114:	f000 b94a 	b.w	80143ac <__swbuf_r>
 8014118:	6813      	ldr	r3, [r2, #0]
 801411a:	1c58      	adds	r0, r3, #1
 801411c:	6010      	str	r0, [r2, #0]
 801411e:	7019      	strb	r1, [r3, #0]
 8014120:	4608      	mov	r0, r1
 8014122:	bc10      	pop	{r4}
 8014124:	4770      	bx	lr

08014126 <__sfputs_r>:
 8014126:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014128:	4606      	mov	r6, r0
 801412a:	460f      	mov	r7, r1
 801412c:	4614      	mov	r4, r2
 801412e:	18d5      	adds	r5, r2, r3
 8014130:	42ac      	cmp	r4, r5
 8014132:	d101      	bne.n	8014138 <__sfputs_r+0x12>
 8014134:	2000      	movs	r0, #0
 8014136:	e007      	b.n	8014148 <__sfputs_r+0x22>
 8014138:	463a      	mov	r2, r7
 801413a:	4630      	mov	r0, r6
 801413c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014140:	f7ff ffdc 	bl	80140fc <__sfputc_r>
 8014144:	1c43      	adds	r3, r0, #1
 8014146:	d1f3      	bne.n	8014130 <__sfputs_r+0xa>
 8014148:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801414c <_vfiprintf_r>:
 801414c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014150:	460d      	mov	r5, r1
 8014152:	4614      	mov	r4, r2
 8014154:	4698      	mov	r8, r3
 8014156:	4606      	mov	r6, r0
 8014158:	b09d      	sub	sp, #116	; 0x74
 801415a:	b118      	cbz	r0, 8014164 <_vfiprintf_r+0x18>
 801415c:	6983      	ldr	r3, [r0, #24]
 801415e:	b90b      	cbnz	r3, 8014164 <_vfiprintf_r+0x18>
 8014160:	f000 fb10 	bl	8014784 <__sinit>
 8014164:	4b89      	ldr	r3, [pc, #548]	; (801438c <_vfiprintf_r+0x240>)
 8014166:	429d      	cmp	r5, r3
 8014168:	d11b      	bne.n	80141a2 <_vfiprintf_r+0x56>
 801416a:	6875      	ldr	r5, [r6, #4]
 801416c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801416e:	07d9      	lsls	r1, r3, #31
 8014170:	d405      	bmi.n	801417e <_vfiprintf_r+0x32>
 8014172:	89ab      	ldrh	r3, [r5, #12]
 8014174:	059a      	lsls	r2, r3, #22
 8014176:	d402      	bmi.n	801417e <_vfiprintf_r+0x32>
 8014178:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801417a:	f7ff ff62 	bl	8014042 <__retarget_lock_acquire_recursive>
 801417e:	89ab      	ldrh	r3, [r5, #12]
 8014180:	071b      	lsls	r3, r3, #28
 8014182:	d501      	bpl.n	8014188 <_vfiprintf_r+0x3c>
 8014184:	692b      	ldr	r3, [r5, #16]
 8014186:	b9eb      	cbnz	r3, 80141c4 <_vfiprintf_r+0x78>
 8014188:	4629      	mov	r1, r5
 801418a:	4630      	mov	r0, r6
 801418c:	f000 f96e 	bl	801446c <__swsetup_r>
 8014190:	b1c0      	cbz	r0, 80141c4 <_vfiprintf_r+0x78>
 8014192:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014194:	07dc      	lsls	r4, r3, #31
 8014196:	d50e      	bpl.n	80141b6 <_vfiprintf_r+0x6a>
 8014198:	f04f 30ff 	mov.w	r0, #4294967295
 801419c:	b01d      	add	sp, #116	; 0x74
 801419e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80141a2:	4b7b      	ldr	r3, [pc, #492]	; (8014390 <_vfiprintf_r+0x244>)
 80141a4:	429d      	cmp	r5, r3
 80141a6:	d101      	bne.n	80141ac <_vfiprintf_r+0x60>
 80141a8:	68b5      	ldr	r5, [r6, #8]
 80141aa:	e7df      	b.n	801416c <_vfiprintf_r+0x20>
 80141ac:	4b79      	ldr	r3, [pc, #484]	; (8014394 <_vfiprintf_r+0x248>)
 80141ae:	429d      	cmp	r5, r3
 80141b0:	bf08      	it	eq
 80141b2:	68f5      	ldreq	r5, [r6, #12]
 80141b4:	e7da      	b.n	801416c <_vfiprintf_r+0x20>
 80141b6:	89ab      	ldrh	r3, [r5, #12]
 80141b8:	0598      	lsls	r0, r3, #22
 80141ba:	d4ed      	bmi.n	8014198 <_vfiprintf_r+0x4c>
 80141bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80141be:	f7ff ff41 	bl	8014044 <__retarget_lock_release_recursive>
 80141c2:	e7e9      	b.n	8014198 <_vfiprintf_r+0x4c>
 80141c4:	2300      	movs	r3, #0
 80141c6:	9309      	str	r3, [sp, #36]	; 0x24
 80141c8:	2320      	movs	r3, #32
 80141ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80141ce:	2330      	movs	r3, #48	; 0x30
 80141d0:	f04f 0901 	mov.w	r9, #1
 80141d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80141d8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8014398 <_vfiprintf_r+0x24c>
 80141dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80141e0:	4623      	mov	r3, r4
 80141e2:	469a      	mov	sl, r3
 80141e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80141e8:	b10a      	cbz	r2, 80141ee <_vfiprintf_r+0xa2>
 80141ea:	2a25      	cmp	r2, #37	; 0x25
 80141ec:	d1f9      	bne.n	80141e2 <_vfiprintf_r+0x96>
 80141ee:	ebba 0b04 	subs.w	fp, sl, r4
 80141f2:	d00b      	beq.n	801420c <_vfiprintf_r+0xc0>
 80141f4:	465b      	mov	r3, fp
 80141f6:	4622      	mov	r2, r4
 80141f8:	4629      	mov	r1, r5
 80141fa:	4630      	mov	r0, r6
 80141fc:	f7ff ff93 	bl	8014126 <__sfputs_r>
 8014200:	3001      	adds	r0, #1
 8014202:	f000 80aa 	beq.w	801435a <_vfiprintf_r+0x20e>
 8014206:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014208:	445a      	add	r2, fp
 801420a:	9209      	str	r2, [sp, #36]	; 0x24
 801420c:	f89a 3000 	ldrb.w	r3, [sl]
 8014210:	2b00      	cmp	r3, #0
 8014212:	f000 80a2 	beq.w	801435a <_vfiprintf_r+0x20e>
 8014216:	2300      	movs	r3, #0
 8014218:	f04f 32ff 	mov.w	r2, #4294967295
 801421c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014220:	f10a 0a01 	add.w	sl, sl, #1
 8014224:	9304      	str	r3, [sp, #16]
 8014226:	9307      	str	r3, [sp, #28]
 8014228:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801422c:	931a      	str	r3, [sp, #104]	; 0x68
 801422e:	4654      	mov	r4, sl
 8014230:	2205      	movs	r2, #5
 8014232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014236:	4858      	ldr	r0, [pc, #352]	; (8014398 <_vfiprintf_r+0x24c>)
 8014238:	f7ff f9b8 	bl	80135ac <memchr>
 801423c:	9a04      	ldr	r2, [sp, #16]
 801423e:	b9d8      	cbnz	r0, 8014278 <_vfiprintf_r+0x12c>
 8014240:	06d1      	lsls	r1, r2, #27
 8014242:	bf44      	itt	mi
 8014244:	2320      	movmi	r3, #32
 8014246:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801424a:	0713      	lsls	r3, r2, #28
 801424c:	bf44      	itt	mi
 801424e:	232b      	movmi	r3, #43	; 0x2b
 8014250:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014254:	f89a 3000 	ldrb.w	r3, [sl]
 8014258:	2b2a      	cmp	r3, #42	; 0x2a
 801425a:	d015      	beq.n	8014288 <_vfiprintf_r+0x13c>
 801425c:	4654      	mov	r4, sl
 801425e:	2000      	movs	r0, #0
 8014260:	f04f 0c0a 	mov.w	ip, #10
 8014264:	9a07      	ldr	r2, [sp, #28]
 8014266:	4621      	mov	r1, r4
 8014268:	f811 3b01 	ldrb.w	r3, [r1], #1
 801426c:	3b30      	subs	r3, #48	; 0x30
 801426e:	2b09      	cmp	r3, #9
 8014270:	d94e      	bls.n	8014310 <_vfiprintf_r+0x1c4>
 8014272:	b1b0      	cbz	r0, 80142a2 <_vfiprintf_r+0x156>
 8014274:	9207      	str	r2, [sp, #28]
 8014276:	e014      	b.n	80142a2 <_vfiprintf_r+0x156>
 8014278:	eba0 0308 	sub.w	r3, r0, r8
 801427c:	fa09 f303 	lsl.w	r3, r9, r3
 8014280:	4313      	orrs	r3, r2
 8014282:	46a2      	mov	sl, r4
 8014284:	9304      	str	r3, [sp, #16]
 8014286:	e7d2      	b.n	801422e <_vfiprintf_r+0xe2>
 8014288:	9b03      	ldr	r3, [sp, #12]
 801428a:	1d19      	adds	r1, r3, #4
 801428c:	681b      	ldr	r3, [r3, #0]
 801428e:	9103      	str	r1, [sp, #12]
 8014290:	2b00      	cmp	r3, #0
 8014292:	bfbb      	ittet	lt
 8014294:	425b      	neglt	r3, r3
 8014296:	f042 0202 	orrlt.w	r2, r2, #2
 801429a:	9307      	strge	r3, [sp, #28]
 801429c:	9307      	strlt	r3, [sp, #28]
 801429e:	bfb8      	it	lt
 80142a0:	9204      	strlt	r2, [sp, #16]
 80142a2:	7823      	ldrb	r3, [r4, #0]
 80142a4:	2b2e      	cmp	r3, #46	; 0x2e
 80142a6:	d10c      	bne.n	80142c2 <_vfiprintf_r+0x176>
 80142a8:	7863      	ldrb	r3, [r4, #1]
 80142aa:	2b2a      	cmp	r3, #42	; 0x2a
 80142ac:	d135      	bne.n	801431a <_vfiprintf_r+0x1ce>
 80142ae:	9b03      	ldr	r3, [sp, #12]
 80142b0:	3402      	adds	r4, #2
 80142b2:	1d1a      	adds	r2, r3, #4
 80142b4:	681b      	ldr	r3, [r3, #0]
 80142b6:	9203      	str	r2, [sp, #12]
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	bfb8      	it	lt
 80142bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80142c0:	9305      	str	r3, [sp, #20]
 80142c2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 801439c <_vfiprintf_r+0x250>
 80142c6:	2203      	movs	r2, #3
 80142c8:	4650      	mov	r0, sl
 80142ca:	7821      	ldrb	r1, [r4, #0]
 80142cc:	f7ff f96e 	bl	80135ac <memchr>
 80142d0:	b140      	cbz	r0, 80142e4 <_vfiprintf_r+0x198>
 80142d2:	2340      	movs	r3, #64	; 0x40
 80142d4:	eba0 000a 	sub.w	r0, r0, sl
 80142d8:	fa03 f000 	lsl.w	r0, r3, r0
 80142dc:	9b04      	ldr	r3, [sp, #16]
 80142de:	3401      	adds	r4, #1
 80142e0:	4303      	orrs	r3, r0
 80142e2:	9304      	str	r3, [sp, #16]
 80142e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80142e8:	2206      	movs	r2, #6
 80142ea:	482d      	ldr	r0, [pc, #180]	; (80143a0 <_vfiprintf_r+0x254>)
 80142ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80142f0:	f7ff f95c 	bl	80135ac <memchr>
 80142f4:	2800      	cmp	r0, #0
 80142f6:	d03f      	beq.n	8014378 <_vfiprintf_r+0x22c>
 80142f8:	4b2a      	ldr	r3, [pc, #168]	; (80143a4 <_vfiprintf_r+0x258>)
 80142fa:	bb1b      	cbnz	r3, 8014344 <_vfiprintf_r+0x1f8>
 80142fc:	9b03      	ldr	r3, [sp, #12]
 80142fe:	3307      	adds	r3, #7
 8014300:	f023 0307 	bic.w	r3, r3, #7
 8014304:	3308      	adds	r3, #8
 8014306:	9303      	str	r3, [sp, #12]
 8014308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801430a:	443b      	add	r3, r7
 801430c:	9309      	str	r3, [sp, #36]	; 0x24
 801430e:	e767      	b.n	80141e0 <_vfiprintf_r+0x94>
 8014310:	460c      	mov	r4, r1
 8014312:	2001      	movs	r0, #1
 8014314:	fb0c 3202 	mla	r2, ip, r2, r3
 8014318:	e7a5      	b.n	8014266 <_vfiprintf_r+0x11a>
 801431a:	2300      	movs	r3, #0
 801431c:	f04f 0c0a 	mov.w	ip, #10
 8014320:	4619      	mov	r1, r3
 8014322:	3401      	adds	r4, #1
 8014324:	9305      	str	r3, [sp, #20]
 8014326:	4620      	mov	r0, r4
 8014328:	f810 2b01 	ldrb.w	r2, [r0], #1
 801432c:	3a30      	subs	r2, #48	; 0x30
 801432e:	2a09      	cmp	r2, #9
 8014330:	d903      	bls.n	801433a <_vfiprintf_r+0x1ee>
 8014332:	2b00      	cmp	r3, #0
 8014334:	d0c5      	beq.n	80142c2 <_vfiprintf_r+0x176>
 8014336:	9105      	str	r1, [sp, #20]
 8014338:	e7c3      	b.n	80142c2 <_vfiprintf_r+0x176>
 801433a:	4604      	mov	r4, r0
 801433c:	2301      	movs	r3, #1
 801433e:	fb0c 2101 	mla	r1, ip, r1, r2
 8014342:	e7f0      	b.n	8014326 <_vfiprintf_r+0x1da>
 8014344:	ab03      	add	r3, sp, #12
 8014346:	9300      	str	r3, [sp, #0]
 8014348:	462a      	mov	r2, r5
 801434a:	4630      	mov	r0, r6
 801434c:	4b16      	ldr	r3, [pc, #88]	; (80143a8 <_vfiprintf_r+0x25c>)
 801434e:	a904      	add	r1, sp, #16
 8014350:	f7fd fea0 	bl	8012094 <_printf_float>
 8014354:	4607      	mov	r7, r0
 8014356:	1c78      	adds	r0, r7, #1
 8014358:	d1d6      	bne.n	8014308 <_vfiprintf_r+0x1bc>
 801435a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801435c:	07d9      	lsls	r1, r3, #31
 801435e:	d405      	bmi.n	801436c <_vfiprintf_r+0x220>
 8014360:	89ab      	ldrh	r3, [r5, #12]
 8014362:	059a      	lsls	r2, r3, #22
 8014364:	d402      	bmi.n	801436c <_vfiprintf_r+0x220>
 8014366:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014368:	f7ff fe6c 	bl	8014044 <__retarget_lock_release_recursive>
 801436c:	89ab      	ldrh	r3, [r5, #12]
 801436e:	065b      	lsls	r3, r3, #25
 8014370:	f53f af12 	bmi.w	8014198 <_vfiprintf_r+0x4c>
 8014374:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014376:	e711      	b.n	801419c <_vfiprintf_r+0x50>
 8014378:	ab03      	add	r3, sp, #12
 801437a:	9300      	str	r3, [sp, #0]
 801437c:	462a      	mov	r2, r5
 801437e:	4630      	mov	r0, r6
 8014380:	4b09      	ldr	r3, [pc, #36]	; (80143a8 <_vfiprintf_r+0x25c>)
 8014382:	a904      	add	r1, sp, #16
 8014384:	f7fe f922 	bl	80125cc <_printf_i>
 8014388:	e7e4      	b.n	8014354 <_vfiprintf_r+0x208>
 801438a:	bf00      	nop
 801438c:	0802e5cc 	.word	0x0802e5cc
 8014390:	0802e5ec 	.word	0x0802e5ec
 8014394:	0802e5ac 	.word	0x0802e5ac
 8014398:	0802e454 	.word	0x0802e454
 801439c:	0802e45a 	.word	0x0802e45a
 80143a0:	0802e45e 	.word	0x0802e45e
 80143a4:	08012095 	.word	0x08012095
 80143a8:	08014127 	.word	0x08014127

080143ac <__swbuf_r>:
 80143ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80143ae:	460e      	mov	r6, r1
 80143b0:	4614      	mov	r4, r2
 80143b2:	4605      	mov	r5, r0
 80143b4:	b118      	cbz	r0, 80143be <__swbuf_r+0x12>
 80143b6:	6983      	ldr	r3, [r0, #24]
 80143b8:	b90b      	cbnz	r3, 80143be <__swbuf_r+0x12>
 80143ba:	f000 f9e3 	bl	8014784 <__sinit>
 80143be:	4b21      	ldr	r3, [pc, #132]	; (8014444 <__swbuf_r+0x98>)
 80143c0:	429c      	cmp	r4, r3
 80143c2:	d12b      	bne.n	801441c <__swbuf_r+0x70>
 80143c4:	686c      	ldr	r4, [r5, #4]
 80143c6:	69a3      	ldr	r3, [r4, #24]
 80143c8:	60a3      	str	r3, [r4, #8]
 80143ca:	89a3      	ldrh	r3, [r4, #12]
 80143cc:	071a      	lsls	r2, r3, #28
 80143ce:	d52f      	bpl.n	8014430 <__swbuf_r+0x84>
 80143d0:	6923      	ldr	r3, [r4, #16]
 80143d2:	b36b      	cbz	r3, 8014430 <__swbuf_r+0x84>
 80143d4:	6923      	ldr	r3, [r4, #16]
 80143d6:	6820      	ldr	r0, [r4, #0]
 80143d8:	b2f6      	uxtb	r6, r6
 80143da:	1ac0      	subs	r0, r0, r3
 80143dc:	6963      	ldr	r3, [r4, #20]
 80143de:	4637      	mov	r7, r6
 80143e0:	4283      	cmp	r3, r0
 80143e2:	dc04      	bgt.n	80143ee <__swbuf_r+0x42>
 80143e4:	4621      	mov	r1, r4
 80143e6:	4628      	mov	r0, r5
 80143e8:	f000 f938 	bl	801465c <_fflush_r>
 80143ec:	bb30      	cbnz	r0, 801443c <__swbuf_r+0x90>
 80143ee:	68a3      	ldr	r3, [r4, #8]
 80143f0:	3001      	adds	r0, #1
 80143f2:	3b01      	subs	r3, #1
 80143f4:	60a3      	str	r3, [r4, #8]
 80143f6:	6823      	ldr	r3, [r4, #0]
 80143f8:	1c5a      	adds	r2, r3, #1
 80143fa:	6022      	str	r2, [r4, #0]
 80143fc:	701e      	strb	r6, [r3, #0]
 80143fe:	6963      	ldr	r3, [r4, #20]
 8014400:	4283      	cmp	r3, r0
 8014402:	d004      	beq.n	801440e <__swbuf_r+0x62>
 8014404:	89a3      	ldrh	r3, [r4, #12]
 8014406:	07db      	lsls	r3, r3, #31
 8014408:	d506      	bpl.n	8014418 <__swbuf_r+0x6c>
 801440a:	2e0a      	cmp	r6, #10
 801440c:	d104      	bne.n	8014418 <__swbuf_r+0x6c>
 801440e:	4621      	mov	r1, r4
 8014410:	4628      	mov	r0, r5
 8014412:	f000 f923 	bl	801465c <_fflush_r>
 8014416:	b988      	cbnz	r0, 801443c <__swbuf_r+0x90>
 8014418:	4638      	mov	r0, r7
 801441a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801441c:	4b0a      	ldr	r3, [pc, #40]	; (8014448 <__swbuf_r+0x9c>)
 801441e:	429c      	cmp	r4, r3
 8014420:	d101      	bne.n	8014426 <__swbuf_r+0x7a>
 8014422:	68ac      	ldr	r4, [r5, #8]
 8014424:	e7cf      	b.n	80143c6 <__swbuf_r+0x1a>
 8014426:	4b09      	ldr	r3, [pc, #36]	; (801444c <__swbuf_r+0xa0>)
 8014428:	429c      	cmp	r4, r3
 801442a:	bf08      	it	eq
 801442c:	68ec      	ldreq	r4, [r5, #12]
 801442e:	e7ca      	b.n	80143c6 <__swbuf_r+0x1a>
 8014430:	4621      	mov	r1, r4
 8014432:	4628      	mov	r0, r5
 8014434:	f000 f81a 	bl	801446c <__swsetup_r>
 8014438:	2800      	cmp	r0, #0
 801443a:	d0cb      	beq.n	80143d4 <__swbuf_r+0x28>
 801443c:	f04f 37ff 	mov.w	r7, #4294967295
 8014440:	e7ea      	b.n	8014418 <__swbuf_r+0x6c>
 8014442:	bf00      	nop
 8014444:	0802e5cc 	.word	0x0802e5cc
 8014448:	0802e5ec 	.word	0x0802e5ec
 801444c:	0802e5ac 	.word	0x0802e5ac

08014450 <__ascii_wctomb>:
 8014450:	4603      	mov	r3, r0
 8014452:	4608      	mov	r0, r1
 8014454:	b141      	cbz	r1, 8014468 <__ascii_wctomb+0x18>
 8014456:	2aff      	cmp	r2, #255	; 0xff
 8014458:	d904      	bls.n	8014464 <__ascii_wctomb+0x14>
 801445a:	228a      	movs	r2, #138	; 0x8a
 801445c:	f04f 30ff 	mov.w	r0, #4294967295
 8014460:	601a      	str	r2, [r3, #0]
 8014462:	4770      	bx	lr
 8014464:	2001      	movs	r0, #1
 8014466:	700a      	strb	r2, [r1, #0]
 8014468:	4770      	bx	lr
	...

0801446c <__swsetup_r>:
 801446c:	4b32      	ldr	r3, [pc, #200]	; (8014538 <__swsetup_r+0xcc>)
 801446e:	b570      	push	{r4, r5, r6, lr}
 8014470:	681d      	ldr	r5, [r3, #0]
 8014472:	4606      	mov	r6, r0
 8014474:	460c      	mov	r4, r1
 8014476:	b125      	cbz	r5, 8014482 <__swsetup_r+0x16>
 8014478:	69ab      	ldr	r3, [r5, #24]
 801447a:	b913      	cbnz	r3, 8014482 <__swsetup_r+0x16>
 801447c:	4628      	mov	r0, r5
 801447e:	f000 f981 	bl	8014784 <__sinit>
 8014482:	4b2e      	ldr	r3, [pc, #184]	; (801453c <__swsetup_r+0xd0>)
 8014484:	429c      	cmp	r4, r3
 8014486:	d10f      	bne.n	80144a8 <__swsetup_r+0x3c>
 8014488:	686c      	ldr	r4, [r5, #4]
 801448a:	89a3      	ldrh	r3, [r4, #12]
 801448c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8014490:	0719      	lsls	r1, r3, #28
 8014492:	d42c      	bmi.n	80144ee <__swsetup_r+0x82>
 8014494:	06dd      	lsls	r5, r3, #27
 8014496:	d411      	bmi.n	80144bc <__swsetup_r+0x50>
 8014498:	2309      	movs	r3, #9
 801449a:	6033      	str	r3, [r6, #0]
 801449c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80144a0:	f04f 30ff 	mov.w	r0, #4294967295
 80144a4:	81a3      	strh	r3, [r4, #12]
 80144a6:	e03e      	b.n	8014526 <__swsetup_r+0xba>
 80144a8:	4b25      	ldr	r3, [pc, #148]	; (8014540 <__swsetup_r+0xd4>)
 80144aa:	429c      	cmp	r4, r3
 80144ac:	d101      	bne.n	80144b2 <__swsetup_r+0x46>
 80144ae:	68ac      	ldr	r4, [r5, #8]
 80144b0:	e7eb      	b.n	801448a <__swsetup_r+0x1e>
 80144b2:	4b24      	ldr	r3, [pc, #144]	; (8014544 <__swsetup_r+0xd8>)
 80144b4:	429c      	cmp	r4, r3
 80144b6:	bf08      	it	eq
 80144b8:	68ec      	ldreq	r4, [r5, #12]
 80144ba:	e7e6      	b.n	801448a <__swsetup_r+0x1e>
 80144bc:	0758      	lsls	r0, r3, #29
 80144be:	d512      	bpl.n	80144e6 <__swsetup_r+0x7a>
 80144c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80144c2:	b141      	cbz	r1, 80144d6 <__swsetup_r+0x6a>
 80144c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80144c8:	4299      	cmp	r1, r3
 80144ca:	d002      	beq.n	80144d2 <__swsetup_r+0x66>
 80144cc:	4630      	mov	r0, r6
 80144ce:	f7fd fc67 	bl	8011da0 <_free_r>
 80144d2:	2300      	movs	r3, #0
 80144d4:	6363      	str	r3, [r4, #52]	; 0x34
 80144d6:	89a3      	ldrh	r3, [r4, #12]
 80144d8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80144dc:	81a3      	strh	r3, [r4, #12]
 80144de:	2300      	movs	r3, #0
 80144e0:	6063      	str	r3, [r4, #4]
 80144e2:	6923      	ldr	r3, [r4, #16]
 80144e4:	6023      	str	r3, [r4, #0]
 80144e6:	89a3      	ldrh	r3, [r4, #12]
 80144e8:	f043 0308 	orr.w	r3, r3, #8
 80144ec:	81a3      	strh	r3, [r4, #12]
 80144ee:	6923      	ldr	r3, [r4, #16]
 80144f0:	b94b      	cbnz	r3, 8014506 <__swsetup_r+0x9a>
 80144f2:	89a3      	ldrh	r3, [r4, #12]
 80144f4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80144f8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80144fc:	d003      	beq.n	8014506 <__swsetup_r+0x9a>
 80144fe:	4621      	mov	r1, r4
 8014500:	4630      	mov	r0, r6
 8014502:	f000 fa01 	bl	8014908 <__smakebuf_r>
 8014506:	89a0      	ldrh	r0, [r4, #12]
 8014508:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801450c:	f010 0301 	ands.w	r3, r0, #1
 8014510:	d00a      	beq.n	8014528 <__swsetup_r+0xbc>
 8014512:	2300      	movs	r3, #0
 8014514:	60a3      	str	r3, [r4, #8]
 8014516:	6963      	ldr	r3, [r4, #20]
 8014518:	425b      	negs	r3, r3
 801451a:	61a3      	str	r3, [r4, #24]
 801451c:	6923      	ldr	r3, [r4, #16]
 801451e:	b943      	cbnz	r3, 8014532 <__swsetup_r+0xc6>
 8014520:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8014524:	d1ba      	bne.n	801449c <__swsetup_r+0x30>
 8014526:	bd70      	pop	{r4, r5, r6, pc}
 8014528:	0781      	lsls	r1, r0, #30
 801452a:	bf58      	it	pl
 801452c:	6963      	ldrpl	r3, [r4, #20]
 801452e:	60a3      	str	r3, [r4, #8]
 8014530:	e7f4      	b.n	801451c <__swsetup_r+0xb0>
 8014532:	2000      	movs	r0, #0
 8014534:	e7f7      	b.n	8014526 <__swsetup_r+0xba>
 8014536:	bf00      	nop
 8014538:	20000168 	.word	0x20000168
 801453c:	0802e5cc 	.word	0x0802e5cc
 8014540:	0802e5ec 	.word	0x0802e5ec
 8014544:	0802e5ac 	.word	0x0802e5ac

08014548 <abort>:
 8014548:	2006      	movs	r0, #6
 801454a:	b508      	push	{r3, lr}
 801454c:	f000 fa4c 	bl	80149e8 <raise>
 8014550:	2001      	movs	r0, #1
 8014552:	f7ef f95a 	bl	800380a <_exit>
	...

08014558 <__sflush_r>:
 8014558:	898a      	ldrh	r2, [r1, #12]
 801455a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801455c:	4605      	mov	r5, r0
 801455e:	0710      	lsls	r0, r2, #28
 8014560:	460c      	mov	r4, r1
 8014562:	d457      	bmi.n	8014614 <__sflush_r+0xbc>
 8014564:	684b      	ldr	r3, [r1, #4]
 8014566:	2b00      	cmp	r3, #0
 8014568:	dc04      	bgt.n	8014574 <__sflush_r+0x1c>
 801456a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801456c:	2b00      	cmp	r3, #0
 801456e:	dc01      	bgt.n	8014574 <__sflush_r+0x1c>
 8014570:	2000      	movs	r0, #0
 8014572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014574:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014576:	2e00      	cmp	r6, #0
 8014578:	d0fa      	beq.n	8014570 <__sflush_r+0x18>
 801457a:	2300      	movs	r3, #0
 801457c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8014580:	682f      	ldr	r7, [r5, #0]
 8014582:	602b      	str	r3, [r5, #0]
 8014584:	d032      	beq.n	80145ec <__sflush_r+0x94>
 8014586:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014588:	89a3      	ldrh	r3, [r4, #12]
 801458a:	075a      	lsls	r2, r3, #29
 801458c:	d505      	bpl.n	801459a <__sflush_r+0x42>
 801458e:	6863      	ldr	r3, [r4, #4]
 8014590:	1ac0      	subs	r0, r0, r3
 8014592:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014594:	b10b      	cbz	r3, 801459a <__sflush_r+0x42>
 8014596:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014598:	1ac0      	subs	r0, r0, r3
 801459a:	2300      	movs	r3, #0
 801459c:	4602      	mov	r2, r0
 801459e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80145a0:	4628      	mov	r0, r5
 80145a2:	6a21      	ldr	r1, [r4, #32]
 80145a4:	47b0      	blx	r6
 80145a6:	1c43      	adds	r3, r0, #1
 80145a8:	89a3      	ldrh	r3, [r4, #12]
 80145aa:	d106      	bne.n	80145ba <__sflush_r+0x62>
 80145ac:	6829      	ldr	r1, [r5, #0]
 80145ae:	291d      	cmp	r1, #29
 80145b0:	d82c      	bhi.n	801460c <__sflush_r+0xb4>
 80145b2:	4a29      	ldr	r2, [pc, #164]	; (8014658 <__sflush_r+0x100>)
 80145b4:	40ca      	lsrs	r2, r1
 80145b6:	07d6      	lsls	r6, r2, #31
 80145b8:	d528      	bpl.n	801460c <__sflush_r+0xb4>
 80145ba:	2200      	movs	r2, #0
 80145bc:	6062      	str	r2, [r4, #4]
 80145be:	6922      	ldr	r2, [r4, #16]
 80145c0:	04d9      	lsls	r1, r3, #19
 80145c2:	6022      	str	r2, [r4, #0]
 80145c4:	d504      	bpl.n	80145d0 <__sflush_r+0x78>
 80145c6:	1c42      	adds	r2, r0, #1
 80145c8:	d101      	bne.n	80145ce <__sflush_r+0x76>
 80145ca:	682b      	ldr	r3, [r5, #0]
 80145cc:	b903      	cbnz	r3, 80145d0 <__sflush_r+0x78>
 80145ce:	6560      	str	r0, [r4, #84]	; 0x54
 80145d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80145d2:	602f      	str	r7, [r5, #0]
 80145d4:	2900      	cmp	r1, #0
 80145d6:	d0cb      	beq.n	8014570 <__sflush_r+0x18>
 80145d8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80145dc:	4299      	cmp	r1, r3
 80145de:	d002      	beq.n	80145e6 <__sflush_r+0x8e>
 80145e0:	4628      	mov	r0, r5
 80145e2:	f7fd fbdd 	bl	8011da0 <_free_r>
 80145e6:	2000      	movs	r0, #0
 80145e8:	6360      	str	r0, [r4, #52]	; 0x34
 80145ea:	e7c2      	b.n	8014572 <__sflush_r+0x1a>
 80145ec:	6a21      	ldr	r1, [r4, #32]
 80145ee:	2301      	movs	r3, #1
 80145f0:	4628      	mov	r0, r5
 80145f2:	47b0      	blx	r6
 80145f4:	1c41      	adds	r1, r0, #1
 80145f6:	d1c7      	bne.n	8014588 <__sflush_r+0x30>
 80145f8:	682b      	ldr	r3, [r5, #0]
 80145fa:	2b00      	cmp	r3, #0
 80145fc:	d0c4      	beq.n	8014588 <__sflush_r+0x30>
 80145fe:	2b1d      	cmp	r3, #29
 8014600:	d001      	beq.n	8014606 <__sflush_r+0xae>
 8014602:	2b16      	cmp	r3, #22
 8014604:	d101      	bne.n	801460a <__sflush_r+0xb2>
 8014606:	602f      	str	r7, [r5, #0]
 8014608:	e7b2      	b.n	8014570 <__sflush_r+0x18>
 801460a:	89a3      	ldrh	r3, [r4, #12]
 801460c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014610:	81a3      	strh	r3, [r4, #12]
 8014612:	e7ae      	b.n	8014572 <__sflush_r+0x1a>
 8014614:	690f      	ldr	r7, [r1, #16]
 8014616:	2f00      	cmp	r7, #0
 8014618:	d0aa      	beq.n	8014570 <__sflush_r+0x18>
 801461a:	0793      	lsls	r3, r2, #30
 801461c:	bf18      	it	ne
 801461e:	2300      	movne	r3, #0
 8014620:	680e      	ldr	r6, [r1, #0]
 8014622:	bf08      	it	eq
 8014624:	694b      	ldreq	r3, [r1, #20]
 8014626:	1bf6      	subs	r6, r6, r7
 8014628:	600f      	str	r7, [r1, #0]
 801462a:	608b      	str	r3, [r1, #8]
 801462c:	2e00      	cmp	r6, #0
 801462e:	dd9f      	ble.n	8014570 <__sflush_r+0x18>
 8014630:	4633      	mov	r3, r6
 8014632:	463a      	mov	r2, r7
 8014634:	4628      	mov	r0, r5
 8014636:	6a21      	ldr	r1, [r4, #32]
 8014638:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 801463c:	47e0      	blx	ip
 801463e:	2800      	cmp	r0, #0
 8014640:	dc06      	bgt.n	8014650 <__sflush_r+0xf8>
 8014642:	89a3      	ldrh	r3, [r4, #12]
 8014644:	f04f 30ff 	mov.w	r0, #4294967295
 8014648:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801464c:	81a3      	strh	r3, [r4, #12]
 801464e:	e790      	b.n	8014572 <__sflush_r+0x1a>
 8014650:	4407      	add	r7, r0
 8014652:	1a36      	subs	r6, r6, r0
 8014654:	e7ea      	b.n	801462c <__sflush_r+0xd4>
 8014656:	bf00      	nop
 8014658:	20400001 	.word	0x20400001

0801465c <_fflush_r>:
 801465c:	b538      	push	{r3, r4, r5, lr}
 801465e:	690b      	ldr	r3, [r1, #16]
 8014660:	4605      	mov	r5, r0
 8014662:	460c      	mov	r4, r1
 8014664:	b913      	cbnz	r3, 801466c <_fflush_r+0x10>
 8014666:	2500      	movs	r5, #0
 8014668:	4628      	mov	r0, r5
 801466a:	bd38      	pop	{r3, r4, r5, pc}
 801466c:	b118      	cbz	r0, 8014676 <_fflush_r+0x1a>
 801466e:	6983      	ldr	r3, [r0, #24]
 8014670:	b90b      	cbnz	r3, 8014676 <_fflush_r+0x1a>
 8014672:	f000 f887 	bl	8014784 <__sinit>
 8014676:	4b14      	ldr	r3, [pc, #80]	; (80146c8 <_fflush_r+0x6c>)
 8014678:	429c      	cmp	r4, r3
 801467a:	d11b      	bne.n	80146b4 <_fflush_r+0x58>
 801467c:	686c      	ldr	r4, [r5, #4]
 801467e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014682:	2b00      	cmp	r3, #0
 8014684:	d0ef      	beq.n	8014666 <_fflush_r+0xa>
 8014686:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014688:	07d0      	lsls	r0, r2, #31
 801468a:	d404      	bmi.n	8014696 <_fflush_r+0x3a>
 801468c:	0599      	lsls	r1, r3, #22
 801468e:	d402      	bmi.n	8014696 <_fflush_r+0x3a>
 8014690:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014692:	f7ff fcd6 	bl	8014042 <__retarget_lock_acquire_recursive>
 8014696:	4628      	mov	r0, r5
 8014698:	4621      	mov	r1, r4
 801469a:	f7ff ff5d 	bl	8014558 <__sflush_r>
 801469e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80146a0:	4605      	mov	r5, r0
 80146a2:	07da      	lsls	r2, r3, #31
 80146a4:	d4e0      	bmi.n	8014668 <_fflush_r+0xc>
 80146a6:	89a3      	ldrh	r3, [r4, #12]
 80146a8:	059b      	lsls	r3, r3, #22
 80146aa:	d4dd      	bmi.n	8014668 <_fflush_r+0xc>
 80146ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80146ae:	f7ff fcc9 	bl	8014044 <__retarget_lock_release_recursive>
 80146b2:	e7d9      	b.n	8014668 <_fflush_r+0xc>
 80146b4:	4b05      	ldr	r3, [pc, #20]	; (80146cc <_fflush_r+0x70>)
 80146b6:	429c      	cmp	r4, r3
 80146b8:	d101      	bne.n	80146be <_fflush_r+0x62>
 80146ba:	68ac      	ldr	r4, [r5, #8]
 80146bc:	e7df      	b.n	801467e <_fflush_r+0x22>
 80146be:	4b04      	ldr	r3, [pc, #16]	; (80146d0 <_fflush_r+0x74>)
 80146c0:	429c      	cmp	r4, r3
 80146c2:	bf08      	it	eq
 80146c4:	68ec      	ldreq	r4, [r5, #12]
 80146c6:	e7da      	b.n	801467e <_fflush_r+0x22>
 80146c8:	0802e5cc 	.word	0x0802e5cc
 80146cc:	0802e5ec 	.word	0x0802e5ec
 80146d0:	0802e5ac 	.word	0x0802e5ac

080146d4 <std>:
 80146d4:	2300      	movs	r3, #0
 80146d6:	b510      	push	{r4, lr}
 80146d8:	4604      	mov	r4, r0
 80146da:	e9c0 3300 	strd	r3, r3, [r0]
 80146de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80146e2:	6083      	str	r3, [r0, #8]
 80146e4:	8181      	strh	r1, [r0, #12]
 80146e6:	6643      	str	r3, [r0, #100]	; 0x64
 80146e8:	81c2      	strh	r2, [r0, #14]
 80146ea:	6183      	str	r3, [r0, #24]
 80146ec:	4619      	mov	r1, r3
 80146ee:	2208      	movs	r2, #8
 80146f0:	305c      	adds	r0, #92	; 0x5c
 80146f2:	f7fd fb4d 	bl	8011d90 <memset>
 80146f6:	4b05      	ldr	r3, [pc, #20]	; (801470c <std+0x38>)
 80146f8:	6224      	str	r4, [r4, #32]
 80146fa:	6263      	str	r3, [r4, #36]	; 0x24
 80146fc:	4b04      	ldr	r3, [pc, #16]	; (8014710 <std+0x3c>)
 80146fe:	62a3      	str	r3, [r4, #40]	; 0x28
 8014700:	4b04      	ldr	r3, [pc, #16]	; (8014714 <std+0x40>)
 8014702:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014704:	4b04      	ldr	r3, [pc, #16]	; (8014718 <std+0x44>)
 8014706:	6323      	str	r3, [r4, #48]	; 0x30
 8014708:	bd10      	pop	{r4, pc}
 801470a:	bf00      	nop
 801470c:	08014a21 	.word	0x08014a21
 8014710:	08014a43 	.word	0x08014a43
 8014714:	08014a7b 	.word	0x08014a7b
 8014718:	08014a9f 	.word	0x08014a9f

0801471c <_cleanup_r>:
 801471c:	4901      	ldr	r1, [pc, #4]	; (8014724 <_cleanup_r+0x8>)
 801471e:	f000 b8af 	b.w	8014880 <_fwalk_reent>
 8014722:	bf00      	nop
 8014724:	0801465d 	.word	0x0801465d

08014728 <__sfmoreglue>:
 8014728:	2268      	movs	r2, #104	; 0x68
 801472a:	b570      	push	{r4, r5, r6, lr}
 801472c:	1e4d      	subs	r5, r1, #1
 801472e:	4355      	muls	r5, r2
 8014730:	460e      	mov	r6, r1
 8014732:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014736:	f7fd fb9b 	bl	8011e70 <_malloc_r>
 801473a:	4604      	mov	r4, r0
 801473c:	b140      	cbz	r0, 8014750 <__sfmoreglue+0x28>
 801473e:	2100      	movs	r1, #0
 8014740:	e9c0 1600 	strd	r1, r6, [r0]
 8014744:	300c      	adds	r0, #12
 8014746:	60a0      	str	r0, [r4, #8]
 8014748:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801474c:	f7fd fb20 	bl	8011d90 <memset>
 8014750:	4620      	mov	r0, r4
 8014752:	bd70      	pop	{r4, r5, r6, pc}

08014754 <__sfp_lock_acquire>:
 8014754:	4801      	ldr	r0, [pc, #4]	; (801475c <__sfp_lock_acquire+0x8>)
 8014756:	f7ff bc74 	b.w	8014042 <__retarget_lock_acquire_recursive>
 801475a:	bf00      	nop
 801475c:	2000166d 	.word	0x2000166d

08014760 <__sfp_lock_release>:
 8014760:	4801      	ldr	r0, [pc, #4]	; (8014768 <__sfp_lock_release+0x8>)
 8014762:	f7ff bc6f 	b.w	8014044 <__retarget_lock_release_recursive>
 8014766:	bf00      	nop
 8014768:	2000166d 	.word	0x2000166d

0801476c <__sinit_lock_acquire>:
 801476c:	4801      	ldr	r0, [pc, #4]	; (8014774 <__sinit_lock_acquire+0x8>)
 801476e:	f7ff bc68 	b.w	8014042 <__retarget_lock_acquire_recursive>
 8014772:	bf00      	nop
 8014774:	2000166e 	.word	0x2000166e

08014778 <__sinit_lock_release>:
 8014778:	4801      	ldr	r0, [pc, #4]	; (8014780 <__sinit_lock_release+0x8>)
 801477a:	f7ff bc63 	b.w	8014044 <__retarget_lock_release_recursive>
 801477e:	bf00      	nop
 8014780:	2000166e 	.word	0x2000166e

08014784 <__sinit>:
 8014784:	b510      	push	{r4, lr}
 8014786:	4604      	mov	r4, r0
 8014788:	f7ff fff0 	bl	801476c <__sinit_lock_acquire>
 801478c:	69a3      	ldr	r3, [r4, #24]
 801478e:	b11b      	cbz	r3, 8014798 <__sinit+0x14>
 8014790:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014794:	f7ff bff0 	b.w	8014778 <__sinit_lock_release>
 8014798:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801479c:	6523      	str	r3, [r4, #80]	; 0x50
 801479e:	4b13      	ldr	r3, [pc, #76]	; (80147ec <__sinit+0x68>)
 80147a0:	4a13      	ldr	r2, [pc, #76]	; (80147f0 <__sinit+0x6c>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	62a2      	str	r2, [r4, #40]	; 0x28
 80147a6:	42a3      	cmp	r3, r4
 80147a8:	bf08      	it	eq
 80147aa:	2301      	moveq	r3, #1
 80147ac:	4620      	mov	r0, r4
 80147ae:	bf08      	it	eq
 80147b0:	61a3      	streq	r3, [r4, #24]
 80147b2:	f000 f81f 	bl	80147f4 <__sfp>
 80147b6:	6060      	str	r0, [r4, #4]
 80147b8:	4620      	mov	r0, r4
 80147ba:	f000 f81b 	bl	80147f4 <__sfp>
 80147be:	60a0      	str	r0, [r4, #8]
 80147c0:	4620      	mov	r0, r4
 80147c2:	f000 f817 	bl	80147f4 <__sfp>
 80147c6:	2200      	movs	r2, #0
 80147c8:	2104      	movs	r1, #4
 80147ca:	60e0      	str	r0, [r4, #12]
 80147cc:	6860      	ldr	r0, [r4, #4]
 80147ce:	f7ff ff81 	bl	80146d4 <std>
 80147d2:	2201      	movs	r2, #1
 80147d4:	2109      	movs	r1, #9
 80147d6:	68a0      	ldr	r0, [r4, #8]
 80147d8:	f7ff ff7c 	bl	80146d4 <std>
 80147dc:	2202      	movs	r2, #2
 80147de:	2112      	movs	r1, #18
 80147e0:	68e0      	ldr	r0, [r4, #12]
 80147e2:	f7ff ff77 	bl	80146d4 <std>
 80147e6:	2301      	movs	r3, #1
 80147e8:	61a3      	str	r3, [r4, #24]
 80147ea:	e7d1      	b.n	8014790 <__sinit+0xc>
 80147ec:	0802e234 	.word	0x0802e234
 80147f0:	0801471d 	.word	0x0801471d

080147f4 <__sfp>:
 80147f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80147f6:	4607      	mov	r7, r0
 80147f8:	f7ff ffac 	bl	8014754 <__sfp_lock_acquire>
 80147fc:	4b1e      	ldr	r3, [pc, #120]	; (8014878 <__sfp+0x84>)
 80147fe:	681e      	ldr	r6, [r3, #0]
 8014800:	69b3      	ldr	r3, [r6, #24]
 8014802:	b913      	cbnz	r3, 801480a <__sfp+0x16>
 8014804:	4630      	mov	r0, r6
 8014806:	f7ff ffbd 	bl	8014784 <__sinit>
 801480a:	3648      	adds	r6, #72	; 0x48
 801480c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014810:	3b01      	subs	r3, #1
 8014812:	d503      	bpl.n	801481c <__sfp+0x28>
 8014814:	6833      	ldr	r3, [r6, #0]
 8014816:	b30b      	cbz	r3, 801485c <__sfp+0x68>
 8014818:	6836      	ldr	r6, [r6, #0]
 801481a:	e7f7      	b.n	801480c <__sfp+0x18>
 801481c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014820:	b9d5      	cbnz	r5, 8014858 <__sfp+0x64>
 8014822:	4b16      	ldr	r3, [pc, #88]	; (801487c <__sfp+0x88>)
 8014824:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014828:	60e3      	str	r3, [r4, #12]
 801482a:	6665      	str	r5, [r4, #100]	; 0x64
 801482c:	f7ff fc08 	bl	8014040 <__retarget_lock_init_recursive>
 8014830:	f7ff ff96 	bl	8014760 <__sfp_lock_release>
 8014834:	2208      	movs	r2, #8
 8014836:	4629      	mov	r1, r5
 8014838:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801483c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014840:	6025      	str	r5, [r4, #0]
 8014842:	61a5      	str	r5, [r4, #24]
 8014844:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014848:	f7fd faa2 	bl	8011d90 <memset>
 801484c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014850:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014854:	4620      	mov	r0, r4
 8014856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014858:	3468      	adds	r4, #104	; 0x68
 801485a:	e7d9      	b.n	8014810 <__sfp+0x1c>
 801485c:	2104      	movs	r1, #4
 801485e:	4638      	mov	r0, r7
 8014860:	f7ff ff62 	bl	8014728 <__sfmoreglue>
 8014864:	4604      	mov	r4, r0
 8014866:	6030      	str	r0, [r6, #0]
 8014868:	2800      	cmp	r0, #0
 801486a:	d1d5      	bne.n	8014818 <__sfp+0x24>
 801486c:	f7ff ff78 	bl	8014760 <__sfp_lock_release>
 8014870:	230c      	movs	r3, #12
 8014872:	603b      	str	r3, [r7, #0]
 8014874:	e7ee      	b.n	8014854 <__sfp+0x60>
 8014876:	bf00      	nop
 8014878:	0802e234 	.word	0x0802e234
 801487c:	ffff0001 	.word	0xffff0001

08014880 <_fwalk_reent>:
 8014880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014884:	4606      	mov	r6, r0
 8014886:	4688      	mov	r8, r1
 8014888:	2700      	movs	r7, #0
 801488a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801488e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014892:	f1b9 0901 	subs.w	r9, r9, #1
 8014896:	d505      	bpl.n	80148a4 <_fwalk_reent+0x24>
 8014898:	6824      	ldr	r4, [r4, #0]
 801489a:	2c00      	cmp	r4, #0
 801489c:	d1f7      	bne.n	801488e <_fwalk_reent+0xe>
 801489e:	4638      	mov	r0, r7
 80148a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80148a4:	89ab      	ldrh	r3, [r5, #12]
 80148a6:	2b01      	cmp	r3, #1
 80148a8:	d907      	bls.n	80148ba <_fwalk_reent+0x3a>
 80148aa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80148ae:	3301      	adds	r3, #1
 80148b0:	d003      	beq.n	80148ba <_fwalk_reent+0x3a>
 80148b2:	4629      	mov	r1, r5
 80148b4:	4630      	mov	r0, r6
 80148b6:	47c0      	blx	r8
 80148b8:	4307      	orrs	r7, r0
 80148ba:	3568      	adds	r5, #104	; 0x68
 80148bc:	e7e9      	b.n	8014892 <_fwalk_reent+0x12>

080148be <__swhatbuf_r>:
 80148be:	b570      	push	{r4, r5, r6, lr}
 80148c0:	460e      	mov	r6, r1
 80148c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80148c6:	4614      	mov	r4, r2
 80148c8:	2900      	cmp	r1, #0
 80148ca:	461d      	mov	r5, r3
 80148cc:	b096      	sub	sp, #88	; 0x58
 80148ce:	da08      	bge.n	80148e2 <__swhatbuf_r+0x24>
 80148d0:	2200      	movs	r2, #0
 80148d2:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80148d6:	602a      	str	r2, [r5, #0]
 80148d8:	061a      	lsls	r2, r3, #24
 80148da:	d410      	bmi.n	80148fe <__swhatbuf_r+0x40>
 80148dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80148e0:	e00e      	b.n	8014900 <__swhatbuf_r+0x42>
 80148e2:	466a      	mov	r2, sp
 80148e4:	f000 f902 	bl	8014aec <_fstat_r>
 80148e8:	2800      	cmp	r0, #0
 80148ea:	dbf1      	blt.n	80148d0 <__swhatbuf_r+0x12>
 80148ec:	9a01      	ldr	r2, [sp, #4]
 80148ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80148f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80148f6:	425a      	negs	r2, r3
 80148f8:	415a      	adcs	r2, r3
 80148fa:	602a      	str	r2, [r5, #0]
 80148fc:	e7ee      	b.n	80148dc <__swhatbuf_r+0x1e>
 80148fe:	2340      	movs	r3, #64	; 0x40
 8014900:	2000      	movs	r0, #0
 8014902:	6023      	str	r3, [r4, #0]
 8014904:	b016      	add	sp, #88	; 0x58
 8014906:	bd70      	pop	{r4, r5, r6, pc}

08014908 <__smakebuf_r>:
 8014908:	898b      	ldrh	r3, [r1, #12]
 801490a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801490c:	079d      	lsls	r5, r3, #30
 801490e:	4606      	mov	r6, r0
 8014910:	460c      	mov	r4, r1
 8014912:	d507      	bpl.n	8014924 <__smakebuf_r+0x1c>
 8014914:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014918:	6023      	str	r3, [r4, #0]
 801491a:	6123      	str	r3, [r4, #16]
 801491c:	2301      	movs	r3, #1
 801491e:	6163      	str	r3, [r4, #20]
 8014920:	b002      	add	sp, #8
 8014922:	bd70      	pop	{r4, r5, r6, pc}
 8014924:	466a      	mov	r2, sp
 8014926:	ab01      	add	r3, sp, #4
 8014928:	f7ff ffc9 	bl	80148be <__swhatbuf_r>
 801492c:	9900      	ldr	r1, [sp, #0]
 801492e:	4605      	mov	r5, r0
 8014930:	4630      	mov	r0, r6
 8014932:	f7fd fa9d 	bl	8011e70 <_malloc_r>
 8014936:	b948      	cbnz	r0, 801494c <__smakebuf_r+0x44>
 8014938:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801493c:	059a      	lsls	r2, r3, #22
 801493e:	d4ef      	bmi.n	8014920 <__smakebuf_r+0x18>
 8014940:	f023 0303 	bic.w	r3, r3, #3
 8014944:	f043 0302 	orr.w	r3, r3, #2
 8014948:	81a3      	strh	r3, [r4, #12]
 801494a:	e7e3      	b.n	8014914 <__smakebuf_r+0xc>
 801494c:	4b0d      	ldr	r3, [pc, #52]	; (8014984 <__smakebuf_r+0x7c>)
 801494e:	62b3      	str	r3, [r6, #40]	; 0x28
 8014950:	89a3      	ldrh	r3, [r4, #12]
 8014952:	6020      	str	r0, [r4, #0]
 8014954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014958:	81a3      	strh	r3, [r4, #12]
 801495a:	9b00      	ldr	r3, [sp, #0]
 801495c:	6120      	str	r0, [r4, #16]
 801495e:	6163      	str	r3, [r4, #20]
 8014960:	9b01      	ldr	r3, [sp, #4]
 8014962:	b15b      	cbz	r3, 801497c <__smakebuf_r+0x74>
 8014964:	4630      	mov	r0, r6
 8014966:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801496a:	f000 f8d1 	bl	8014b10 <_isatty_r>
 801496e:	b128      	cbz	r0, 801497c <__smakebuf_r+0x74>
 8014970:	89a3      	ldrh	r3, [r4, #12]
 8014972:	f023 0303 	bic.w	r3, r3, #3
 8014976:	f043 0301 	orr.w	r3, r3, #1
 801497a:	81a3      	strh	r3, [r4, #12]
 801497c:	89a0      	ldrh	r0, [r4, #12]
 801497e:	4305      	orrs	r5, r0
 8014980:	81a5      	strh	r5, [r4, #12]
 8014982:	e7cd      	b.n	8014920 <__smakebuf_r+0x18>
 8014984:	0801471d 	.word	0x0801471d

08014988 <_malloc_usable_size_r>:
 8014988:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801498c:	1f18      	subs	r0, r3, #4
 801498e:	2b00      	cmp	r3, #0
 8014990:	bfbc      	itt	lt
 8014992:	580b      	ldrlt	r3, [r1, r0]
 8014994:	18c0      	addlt	r0, r0, r3
 8014996:	4770      	bx	lr

08014998 <_raise_r>:
 8014998:	291f      	cmp	r1, #31
 801499a:	b538      	push	{r3, r4, r5, lr}
 801499c:	4604      	mov	r4, r0
 801499e:	460d      	mov	r5, r1
 80149a0:	d904      	bls.n	80149ac <_raise_r+0x14>
 80149a2:	2316      	movs	r3, #22
 80149a4:	6003      	str	r3, [r0, #0]
 80149a6:	f04f 30ff 	mov.w	r0, #4294967295
 80149aa:	bd38      	pop	{r3, r4, r5, pc}
 80149ac:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80149ae:	b112      	cbz	r2, 80149b6 <_raise_r+0x1e>
 80149b0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80149b4:	b94b      	cbnz	r3, 80149ca <_raise_r+0x32>
 80149b6:	4620      	mov	r0, r4
 80149b8:	f000 f830 	bl	8014a1c <_getpid_r>
 80149bc:	462a      	mov	r2, r5
 80149be:	4601      	mov	r1, r0
 80149c0:	4620      	mov	r0, r4
 80149c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149c6:	f000 b817 	b.w	80149f8 <_kill_r>
 80149ca:	2b01      	cmp	r3, #1
 80149cc:	d00a      	beq.n	80149e4 <_raise_r+0x4c>
 80149ce:	1c59      	adds	r1, r3, #1
 80149d0:	d103      	bne.n	80149da <_raise_r+0x42>
 80149d2:	2316      	movs	r3, #22
 80149d4:	6003      	str	r3, [r0, #0]
 80149d6:	2001      	movs	r0, #1
 80149d8:	e7e7      	b.n	80149aa <_raise_r+0x12>
 80149da:	2400      	movs	r4, #0
 80149dc:	4628      	mov	r0, r5
 80149de:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80149e2:	4798      	blx	r3
 80149e4:	2000      	movs	r0, #0
 80149e6:	e7e0      	b.n	80149aa <_raise_r+0x12>

080149e8 <raise>:
 80149e8:	4b02      	ldr	r3, [pc, #8]	; (80149f4 <raise+0xc>)
 80149ea:	4601      	mov	r1, r0
 80149ec:	6818      	ldr	r0, [r3, #0]
 80149ee:	f7ff bfd3 	b.w	8014998 <_raise_r>
 80149f2:	bf00      	nop
 80149f4:	20000168 	.word	0x20000168

080149f8 <_kill_r>:
 80149f8:	b538      	push	{r3, r4, r5, lr}
 80149fa:	2300      	movs	r3, #0
 80149fc:	4d06      	ldr	r5, [pc, #24]	; (8014a18 <_kill_r+0x20>)
 80149fe:	4604      	mov	r4, r0
 8014a00:	4608      	mov	r0, r1
 8014a02:	4611      	mov	r1, r2
 8014a04:	602b      	str	r3, [r5, #0]
 8014a06:	f7ee fef0 	bl	80037ea <_kill>
 8014a0a:	1c43      	adds	r3, r0, #1
 8014a0c:	d102      	bne.n	8014a14 <_kill_r+0x1c>
 8014a0e:	682b      	ldr	r3, [r5, #0]
 8014a10:	b103      	cbz	r3, 8014a14 <_kill_r+0x1c>
 8014a12:	6023      	str	r3, [r4, #0]
 8014a14:	bd38      	pop	{r3, r4, r5, pc}
 8014a16:	bf00      	nop
 8014a18:	20001668 	.word	0x20001668

08014a1c <_getpid_r>:
 8014a1c:	f7ee bede 	b.w	80037dc <_getpid>

08014a20 <__sread>:
 8014a20:	b510      	push	{r4, lr}
 8014a22:	460c      	mov	r4, r1
 8014a24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a28:	f000 f894 	bl	8014b54 <_read_r>
 8014a2c:	2800      	cmp	r0, #0
 8014a2e:	bfab      	itete	ge
 8014a30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014a32:	89a3      	ldrhlt	r3, [r4, #12]
 8014a34:	181b      	addge	r3, r3, r0
 8014a36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014a3a:	bfac      	ite	ge
 8014a3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8014a3e:	81a3      	strhlt	r3, [r4, #12]
 8014a40:	bd10      	pop	{r4, pc}

08014a42 <__swrite>:
 8014a42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a46:	461f      	mov	r7, r3
 8014a48:	898b      	ldrh	r3, [r1, #12]
 8014a4a:	4605      	mov	r5, r0
 8014a4c:	05db      	lsls	r3, r3, #23
 8014a4e:	460c      	mov	r4, r1
 8014a50:	4616      	mov	r6, r2
 8014a52:	d505      	bpl.n	8014a60 <__swrite+0x1e>
 8014a54:	2302      	movs	r3, #2
 8014a56:	2200      	movs	r2, #0
 8014a58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a5c:	f000 f868 	bl	8014b30 <_lseek_r>
 8014a60:	89a3      	ldrh	r3, [r4, #12]
 8014a62:	4632      	mov	r2, r6
 8014a64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8014a68:	81a3      	strh	r3, [r4, #12]
 8014a6a:	4628      	mov	r0, r5
 8014a6c:	463b      	mov	r3, r7
 8014a6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014a76:	f000 b817 	b.w	8014aa8 <_write_r>

08014a7a <__sseek>:
 8014a7a:	b510      	push	{r4, lr}
 8014a7c:	460c      	mov	r4, r1
 8014a7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014a82:	f000 f855 	bl	8014b30 <_lseek_r>
 8014a86:	1c43      	adds	r3, r0, #1
 8014a88:	89a3      	ldrh	r3, [r4, #12]
 8014a8a:	bf15      	itete	ne
 8014a8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8014a8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014a92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014a96:	81a3      	strheq	r3, [r4, #12]
 8014a98:	bf18      	it	ne
 8014a9a:	81a3      	strhne	r3, [r4, #12]
 8014a9c:	bd10      	pop	{r4, pc}

08014a9e <__sclose>:
 8014a9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014aa2:	f000 b813 	b.w	8014acc <_close_r>
	...

08014aa8 <_write_r>:
 8014aa8:	b538      	push	{r3, r4, r5, lr}
 8014aaa:	4604      	mov	r4, r0
 8014aac:	4608      	mov	r0, r1
 8014aae:	4611      	mov	r1, r2
 8014ab0:	2200      	movs	r2, #0
 8014ab2:	4d05      	ldr	r5, [pc, #20]	; (8014ac8 <_write_r+0x20>)
 8014ab4:	602a      	str	r2, [r5, #0]
 8014ab6:	461a      	mov	r2, r3
 8014ab8:	f7ee fece 	bl	8003858 <_write>
 8014abc:	1c43      	adds	r3, r0, #1
 8014abe:	d102      	bne.n	8014ac6 <_write_r+0x1e>
 8014ac0:	682b      	ldr	r3, [r5, #0]
 8014ac2:	b103      	cbz	r3, 8014ac6 <_write_r+0x1e>
 8014ac4:	6023      	str	r3, [r4, #0]
 8014ac6:	bd38      	pop	{r3, r4, r5, pc}
 8014ac8:	20001668 	.word	0x20001668

08014acc <_close_r>:
 8014acc:	b538      	push	{r3, r4, r5, lr}
 8014ace:	2300      	movs	r3, #0
 8014ad0:	4d05      	ldr	r5, [pc, #20]	; (8014ae8 <_close_r+0x1c>)
 8014ad2:	4604      	mov	r4, r0
 8014ad4:	4608      	mov	r0, r1
 8014ad6:	602b      	str	r3, [r5, #0]
 8014ad8:	f7ee feda 	bl	8003890 <_close>
 8014adc:	1c43      	adds	r3, r0, #1
 8014ade:	d102      	bne.n	8014ae6 <_close_r+0x1a>
 8014ae0:	682b      	ldr	r3, [r5, #0]
 8014ae2:	b103      	cbz	r3, 8014ae6 <_close_r+0x1a>
 8014ae4:	6023      	str	r3, [r4, #0]
 8014ae6:	bd38      	pop	{r3, r4, r5, pc}
 8014ae8:	20001668 	.word	0x20001668

08014aec <_fstat_r>:
 8014aec:	b538      	push	{r3, r4, r5, lr}
 8014aee:	2300      	movs	r3, #0
 8014af0:	4d06      	ldr	r5, [pc, #24]	; (8014b0c <_fstat_r+0x20>)
 8014af2:	4604      	mov	r4, r0
 8014af4:	4608      	mov	r0, r1
 8014af6:	4611      	mov	r1, r2
 8014af8:	602b      	str	r3, [r5, #0]
 8014afa:	f7ee fed4 	bl	80038a6 <_fstat>
 8014afe:	1c43      	adds	r3, r0, #1
 8014b00:	d102      	bne.n	8014b08 <_fstat_r+0x1c>
 8014b02:	682b      	ldr	r3, [r5, #0]
 8014b04:	b103      	cbz	r3, 8014b08 <_fstat_r+0x1c>
 8014b06:	6023      	str	r3, [r4, #0]
 8014b08:	bd38      	pop	{r3, r4, r5, pc}
 8014b0a:	bf00      	nop
 8014b0c:	20001668 	.word	0x20001668

08014b10 <_isatty_r>:
 8014b10:	b538      	push	{r3, r4, r5, lr}
 8014b12:	2300      	movs	r3, #0
 8014b14:	4d05      	ldr	r5, [pc, #20]	; (8014b2c <_isatty_r+0x1c>)
 8014b16:	4604      	mov	r4, r0
 8014b18:	4608      	mov	r0, r1
 8014b1a:	602b      	str	r3, [r5, #0]
 8014b1c:	f7ee fed2 	bl	80038c4 <_isatty>
 8014b20:	1c43      	adds	r3, r0, #1
 8014b22:	d102      	bne.n	8014b2a <_isatty_r+0x1a>
 8014b24:	682b      	ldr	r3, [r5, #0]
 8014b26:	b103      	cbz	r3, 8014b2a <_isatty_r+0x1a>
 8014b28:	6023      	str	r3, [r4, #0]
 8014b2a:	bd38      	pop	{r3, r4, r5, pc}
 8014b2c:	20001668 	.word	0x20001668

08014b30 <_lseek_r>:
 8014b30:	b538      	push	{r3, r4, r5, lr}
 8014b32:	4604      	mov	r4, r0
 8014b34:	4608      	mov	r0, r1
 8014b36:	4611      	mov	r1, r2
 8014b38:	2200      	movs	r2, #0
 8014b3a:	4d05      	ldr	r5, [pc, #20]	; (8014b50 <_lseek_r+0x20>)
 8014b3c:	602a      	str	r2, [r5, #0]
 8014b3e:	461a      	mov	r2, r3
 8014b40:	f7ee feca 	bl	80038d8 <_lseek>
 8014b44:	1c43      	adds	r3, r0, #1
 8014b46:	d102      	bne.n	8014b4e <_lseek_r+0x1e>
 8014b48:	682b      	ldr	r3, [r5, #0]
 8014b4a:	b103      	cbz	r3, 8014b4e <_lseek_r+0x1e>
 8014b4c:	6023      	str	r3, [r4, #0]
 8014b4e:	bd38      	pop	{r3, r4, r5, pc}
 8014b50:	20001668 	.word	0x20001668

08014b54 <_read_r>:
 8014b54:	b538      	push	{r3, r4, r5, lr}
 8014b56:	4604      	mov	r4, r0
 8014b58:	4608      	mov	r0, r1
 8014b5a:	4611      	mov	r1, r2
 8014b5c:	2200      	movs	r2, #0
 8014b5e:	4d05      	ldr	r5, [pc, #20]	; (8014b74 <_read_r+0x20>)
 8014b60:	602a      	str	r2, [r5, #0]
 8014b62:	461a      	mov	r2, r3
 8014b64:	f7ee fe5b 	bl	800381e <_read>
 8014b68:	1c43      	adds	r3, r0, #1
 8014b6a:	d102      	bne.n	8014b72 <_read_r+0x1e>
 8014b6c:	682b      	ldr	r3, [r5, #0]
 8014b6e:	b103      	cbz	r3, 8014b72 <_read_r+0x1e>
 8014b70:	6023      	str	r3, [r4, #0]
 8014b72:	bd38      	pop	{r3, r4, r5, pc}
 8014b74:	20001668 	.word	0x20001668

08014b78 <fmin>:
 8014b78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014b7a:	4604      	mov	r4, r0
 8014b7c:	460d      	mov	r5, r1
 8014b7e:	4616      	mov	r6, r2
 8014b80:	461f      	mov	r7, r3
 8014b82:	f000 f813 	bl	8014bac <__fpclassifyd>
 8014b86:	b158      	cbz	r0, 8014ba0 <fmin+0x28>
 8014b88:	4630      	mov	r0, r6
 8014b8a:	4639      	mov	r1, r7
 8014b8c:	f000 f80e 	bl	8014bac <__fpclassifyd>
 8014b90:	b140      	cbz	r0, 8014ba4 <fmin+0x2c>
 8014b92:	4632      	mov	r2, r6
 8014b94:	463b      	mov	r3, r7
 8014b96:	4620      	mov	r0, r4
 8014b98:	4629      	mov	r1, r5
 8014b9a:	f7eb ff7b 	bl	8000a94 <__aeabi_dcmplt>
 8014b9e:	b908      	cbnz	r0, 8014ba4 <fmin+0x2c>
 8014ba0:	4634      	mov	r4, r6
 8014ba2:	463d      	mov	r5, r7
 8014ba4:	4620      	mov	r0, r4
 8014ba6:	4629      	mov	r1, r5
 8014ba8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014bac <__fpclassifyd>:
 8014bac:	b510      	push	{r4, lr}
 8014bae:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
 8014bb2:	460b      	mov	r3, r1
 8014bb4:	d019      	beq.n	8014bea <__fpclassifyd+0x3e>
 8014bb6:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
 8014bba:	490e      	ldr	r1, [pc, #56]	; (8014bf4 <__fpclassifyd+0x48>)
 8014bbc:	428a      	cmp	r2, r1
 8014bbe:	d90e      	bls.n	8014bde <__fpclassifyd+0x32>
 8014bc0:	f103 42ff 	add.w	r2, r3, #2139095040	; 0x7f800000
 8014bc4:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
 8014bc8:	428a      	cmp	r2, r1
 8014bca:	d908      	bls.n	8014bde <__fpclassifyd+0x32>
 8014bcc:	4a0a      	ldr	r2, [pc, #40]	; (8014bf8 <__fpclassifyd+0x4c>)
 8014bce:	4213      	tst	r3, r2
 8014bd0:	d007      	beq.n	8014be2 <__fpclassifyd+0x36>
 8014bd2:	4294      	cmp	r4, r2
 8014bd4:	d107      	bne.n	8014be6 <__fpclassifyd+0x3a>
 8014bd6:	fab0 f080 	clz	r0, r0
 8014bda:	0940      	lsrs	r0, r0, #5
 8014bdc:	bd10      	pop	{r4, pc}
 8014bde:	2004      	movs	r0, #4
 8014be0:	e7fc      	b.n	8014bdc <__fpclassifyd+0x30>
 8014be2:	2003      	movs	r0, #3
 8014be4:	e7fa      	b.n	8014bdc <__fpclassifyd+0x30>
 8014be6:	2000      	movs	r0, #0
 8014be8:	e7f8      	b.n	8014bdc <__fpclassifyd+0x30>
 8014bea:	2800      	cmp	r0, #0
 8014bec:	d1ee      	bne.n	8014bcc <__fpclassifyd+0x20>
 8014bee:	2002      	movs	r0, #2
 8014bf0:	e7f4      	b.n	8014bdc <__fpclassifyd+0x30>
 8014bf2:	bf00      	nop
 8014bf4:	7fdfffff 	.word	0x7fdfffff
 8014bf8:	7ff00000 	.word	0x7ff00000

08014bfc <sqrt>:
 8014bfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014bfe:	4606      	mov	r6, r0
 8014c00:	460f      	mov	r7, r1
 8014c02:	f000 f81f 	bl	8014c44 <__ieee754_sqrt>
 8014c06:	4632      	mov	r2, r6
 8014c08:	4604      	mov	r4, r0
 8014c0a:	460d      	mov	r5, r1
 8014c0c:	463b      	mov	r3, r7
 8014c0e:	4630      	mov	r0, r6
 8014c10:	4639      	mov	r1, r7
 8014c12:	f7eb ff67 	bl	8000ae4 <__aeabi_dcmpun>
 8014c16:	b990      	cbnz	r0, 8014c3e <sqrt+0x42>
 8014c18:	2200      	movs	r2, #0
 8014c1a:	2300      	movs	r3, #0
 8014c1c:	4630      	mov	r0, r6
 8014c1e:	4639      	mov	r1, r7
 8014c20:	f7eb ff38 	bl	8000a94 <__aeabi_dcmplt>
 8014c24:	b158      	cbz	r0, 8014c3e <sqrt+0x42>
 8014c26:	f7fd f879 	bl	8011d1c <__errno>
 8014c2a:	2321      	movs	r3, #33	; 0x21
 8014c2c:	2200      	movs	r2, #0
 8014c2e:	6003      	str	r3, [r0, #0]
 8014c30:	2300      	movs	r3, #0
 8014c32:	4610      	mov	r0, r2
 8014c34:	4619      	mov	r1, r3
 8014c36:	f7eb fde5 	bl	8000804 <__aeabi_ddiv>
 8014c3a:	4604      	mov	r4, r0
 8014c3c:	460d      	mov	r5, r1
 8014c3e:	4620      	mov	r0, r4
 8014c40:	4629      	mov	r1, r5
 8014c42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014c44 <__ieee754_sqrt>:
 8014c44:	f8df c158 	ldr.w	ip, [pc, #344]	; 8014da0 <__ieee754_sqrt+0x15c>
 8014c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c4c:	ea3c 0c01 	bics.w	ip, ip, r1
 8014c50:	4606      	mov	r6, r0
 8014c52:	460d      	mov	r5, r1
 8014c54:	460c      	mov	r4, r1
 8014c56:	460a      	mov	r2, r1
 8014c58:	4607      	mov	r7, r0
 8014c5a:	4603      	mov	r3, r0
 8014c5c:	d10f      	bne.n	8014c7e <__ieee754_sqrt+0x3a>
 8014c5e:	4602      	mov	r2, r0
 8014c60:	460b      	mov	r3, r1
 8014c62:	f7eb fca5 	bl	80005b0 <__aeabi_dmul>
 8014c66:	4602      	mov	r2, r0
 8014c68:	460b      	mov	r3, r1
 8014c6a:	4630      	mov	r0, r6
 8014c6c:	4629      	mov	r1, r5
 8014c6e:	f7eb fae9 	bl	8000244 <__adddf3>
 8014c72:	4606      	mov	r6, r0
 8014c74:	460d      	mov	r5, r1
 8014c76:	4630      	mov	r0, r6
 8014c78:	4629      	mov	r1, r5
 8014c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c7e:	2900      	cmp	r1, #0
 8014c80:	dc0e      	bgt.n	8014ca0 <__ieee754_sqrt+0x5c>
 8014c82:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8014c86:	ea5c 0707 	orrs.w	r7, ip, r7
 8014c8a:	d0f4      	beq.n	8014c76 <__ieee754_sqrt+0x32>
 8014c8c:	b141      	cbz	r1, 8014ca0 <__ieee754_sqrt+0x5c>
 8014c8e:	4602      	mov	r2, r0
 8014c90:	460b      	mov	r3, r1
 8014c92:	f7eb fad5 	bl	8000240 <__aeabi_dsub>
 8014c96:	4602      	mov	r2, r0
 8014c98:	460b      	mov	r3, r1
 8014c9a:	f7eb fdb3 	bl	8000804 <__aeabi_ddiv>
 8014c9e:	e7e8      	b.n	8014c72 <__ieee754_sqrt+0x2e>
 8014ca0:	1521      	asrs	r1, r4, #20
 8014ca2:	d075      	beq.n	8014d90 <__ieee754_sqrt+0x14c>
 8014ca4:	07cc      	lsls	r4, r1, #31
 8014ca6:	f04f 0400 	mov.w	r4, #0
 8014caa:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8014cae:	f2a1 37ff 	subw	r7, r1, #1023	; 0x3ff
 8014cb2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8014cb6:	bf5e      	ittt	pl
 8014cb8:	0fd9      	lsrpl	r1, r3, #31
 8014cba:	005b      	lslpl	r3, r3, #1
 8014cbc:	eb01 0242 	addpl.w	r2, r1, r2, lsl #1
 8014cc0:	0fd9      	lsrs	r1, r3, #31
 8014cc2:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 8014cc6:	2516      	movs	r5, #22
 8014cc8:	4620      	mov	r0, r4
 8014cca:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8014cce:	107f      	asrs	r7, r7, #1
 8014cd0:	005b      	lsls	r3, r3, #1
 8014cd2:	1846      	adds	r6, r0, r1
 8014cd4:	4296      	cmp	r6, r2
 8014cd6:	bfde      	ittt	le
 8014cd8:	1b92      	suble	r2, r2, r6
 8014cda:	1870      	addle	r0, r6, r1
 8014cdc:	1864      	addle	r4, r4, r1
 8014cde:	0052      	lsls	r2, r2, #1
 8014ce0:	3d01      	subs	r5, #1
 8014ce2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8014ce6:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8014cea:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014cee:	d1f0      	bne.n	8014cd2 <__ieee754_sqrt+0x8e>
 8014cf0:	4629      	mov	r1, r5
 8014cf2:	f04f 0e20 	mov.w	lr, #32
 8014cf6:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8014cfa:	4282      	cmp	r2, r0
 8014cfc:	eb06 0c05 	add.w	ip, r6, r5
 8014d00:	dc02      	bgt.n	8014d08 <__ieee754_sqrt+0xc4>
 8014d02:	d113      	bne.n	8014d2c <__ieee754_sqrt+0xe8>
 8014d04:	459c      	cmp	ip, r3
 8014d06:	d811      	bhi.n	8014d2c <__ieee754_sqrt+0xe8>
 8014d08:	f1bc 0f00 	cmp.w	ip, #0
 8014d0c:	eb0c 0506 	add.w	r5, ip, r6
 8014d10:	da43      	bge.n	8014d9a <__ieee754_sqrt+0x156>
 8014d12:	2d00      	cmp	r5, #0
 8014d14:	db41      	blt.n	8014d9a <__ieee754_sqrt+0x156>
 8014d16:	f100 0801 	add.w	r8, r0, #1
 8014d1a:	1a12      	subs	r2, r2, r0
 8014d1c:	4640      	mov	r0, r8
 8014d1e:	459c      	cmp	ip, r3
 8014d20:	bf88      	it	hi
 8014d22:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8014d26:	eba3 030c 	sub.w	r3, r3, ip
 8014d2a:	4431      	add	r1, r6
 8014d2c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8014d30:	f1be 0e01 	subs.w	lr, lr, #1
 8014d34:	eb0c 0242 	add.w	r2, ip, r2, lsl #1
 8014d38:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8014d3c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8014d40:	d1db      	bne.n	8014cfa <__ieee754_sqrt+0xb6>
 8014d42:	4313      	orrs	r3, r2
 8014d44:	d006      	beq.n	8014d54 <__ieee754_sqrt+0x110>
 8014d46:	1c48      	adds	r0, r1, #1
 8014d48:	bf0b      	itete	eq
 8014d4a:	4671      	moveq	r1, lr
 8014d4c:	3101      	addne	r1, #1
 8014d4e:	3401      	addeq	r4, #1
 8014d50:	f021 0101 	bicne.w	r1, r1, #1
 8014d54:	1063      	asrs	r3, r4, #1
 8014d56:	0849      	lsrs	r1, r1, #1
 8014d58:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8014d5c:	07e2      	lsls	r2, r4, #31
 8014d5e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8014d62:	bf48      	it	mi
 8014d64:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8014d68:	460e      	mov	r6, r1
 8014d6a:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8014d6e:	e782      	b.n	8014c76 <__ieee754_sqrt+0x32>
 8014d70:	0ada      	lsrs	r2, r3, #11
 8014d72:	3815      	subs	r0, #21
 8014d74:	055b      	lsls	r3, r3, #21
 8014d76:	2a00      	cmp	r2, #0
 8014d78:	d0fa      	beq.n	8014d70 <__ieee754_sqrt+0x12c>
 8014d7a:	02d5      	lsls	r5, r2, #11
 8014d7c:	d50a      	bpl.n	8014d94 <__ieee754_sqrt+0x150>
 8014d7e:	f1c1 0420 	rsb	r4, r1, #32
 8014d82:	fa23 f404 	lsr.w	r4, r3, r4
 8014d86:	1e4d      	subs	r5, r1, #1
 8014d88:	408b      	lsls	r3, r1
 8014d8a:	4322      	orrs	r2, r4
 8014d8c:	1b41      	subs	r1, r0, r5
 8014d8e:	e789      	b.n	8014ca4 <__ieee754_sqrt+0x60>
 8014d90:	4608      	mov	r0, r1
 8014d92:	e7f0      	b.n	8014d76 <__ieee754_sqrt+0x132>
 8014d94:	0052      	lsls	r2, r2, #1
 8014d96:	3101      	adds	r1, #1
 8014d98:	e7ef      	b.n	8014d7a <__ieee754_sqrt+0x136>
 8014d9a:	4680      	mov	r8, r0
 8014d9c:	e7bd      	b.n	8014d1a <__ieee754_sqrt+0xd6>
 8014d9e:	bf00      	nop
 8014da0:	7ff00000 	.word	0x7ff00000

08014da4 <_init>:
 8014da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014da6:	bf00      	nop
 8014da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014daa:	bc08      	pop	{r3}
 8014dac:	469e      	mov	lr, r3
 8014dae:	4770      	bx	lr

08014db0 <_fini>:
 8014db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014db2:	bf00      	nop
 8014db4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014db6:	bc08      	pop	{r3}
 8014db8:	469e      	mov	lr, r3
 8014dba:	4770      	bx	lr
