module wideexpr_00298(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = 1'b1;
  assign y1 = (((+(-(6'sb000010)))^~(s4))<<(s2))>>>($signed((((ctrl[1]?5'sb00011:3'sb001))-((ctrl[4]?6'sb111011:2'sb10)))<($signed({4{s4}}))));
  assign y2 = (u1)+(($signed(u3))<<<(((ctrl[1]?3'sb110:(s5)>>>(6'b001110)))&(2'sb01)));
  assign y3 = {s2,(ctrl[1]?s6:5'sb10110),u6,(ctrl[4]?({({4{(ctrl[7]?^(3'sb011):6'sb001000)}})&($signed(-((u2)^(2'sb10)))),($signed(((s3)|(s5))<<((6'sb111011)<<(s0))))>($signed(((s1)>=(1'sb0))>>>((s7)>>(s4)))),(ctrl[3]?6'sb010100:$signed(($signed(s2))>=($unsigned(2'b01))))})-({(((ctrl[6]?~|(2'b01):u4))+($unsigned((ctrl[5]?u4:u7))))<<<($signed($unsigned(s6)))}):{3{(ctrl[1]?s6:5'sb01000)}})};
  assign y4 = -(($signed((s2)<<<((6'sb001111)<<(s7))))>>>({s2,1'sb0}));
  assign y5 = s3;
  assign y6 = s5;
  assign y7 = s6;
endmodule
