/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:18:08 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 7
# Timing Graph Levels: 8

#Path 1
Startpoint: addrA[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[5].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874868 side: (RIGHT,) (41,68,0)0))                                0.000     0.779
| (CHANY:2710333 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     0.840
| (CHANX:2512798 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.901
| (CHANY:2714717 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.962
| (IPIN:1703794 side: (RIGHT,) (42,67,0)0))                                0.101     1.063
| (intra 'bram' routing)                                                   0.000     1.063
DATA_OUT_B2[10]_1.ADDR_A1[10] (RS_TDP36K at (42,65))                      -0.000     1.063
data arrival time                                                                    1.063

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.063
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.072


#Path 2
Startpoint: addrA[3].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[3].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880623 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519467 L4 length:4 (43,68,0)-> (40,68,0))                       0.119     0.898
| (CHANY:2714685 L4 length:3 (42,68,0)-> (42,66,0))                       0.119     1.017
| (IPIN:1703776 side: (RIGHT,) (42,67,0)0))                               0.101     1.118
| (intra 'bram' routing)                                                  0.000     1.118
DATA_OUT_B2[10]_1.ADDR_A1[8] (RS_TDP36K at (42,65))                       0.000     1.118
data arrival time                                                                   1.118

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.118
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.127


#Path 3
Startpoint: addrB[6].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[6].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874872 side: (RIGHT,) (41,68,0)0))                                0.000     0.779
| (CHANY:2710173 L4 length:4 (41,68,0)-> (41,65,0))                        0.119     0.898
| (CHANX:2512812 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.959
| (IPIN:1703685 side: (TOP,) (42,67,0)0))                                  0.101     1.060
| (intra 'bram' routing)                                                   0.000     1.060
DATA_OUT_B2[10]_1.ADDR_B2[11] (RS_TDP36K at (42,65))                       0.000     1.060
data arrival time                                                                    1.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.133     0.913
data required time                                                                   0.913
------------------------------------------------------------------------------------------
data required time                                                                  -0.913
data arrival time                                                                    1.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.147


#Path 4
Startpoint: addrB[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[0].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880578 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519633 L1 length:1 (43,68,0)-> (43,68,0))                       0.061     0.840
| (CHANY:2714637 L4 length:4 (42,68,0)-> (42,65,0))                       0.119     0.959
| (IPIN:1703628 side: (RIGHT,) (42,66,0)0))                               0.101     1.060
| (intra 'bram' routing)                                                  0.000     1.060
DATA_OUT_B2[10]_1.ADDR_B2[5] (RS_TDP36K at (42,65))                       0.000     1.060
data arrival time                                                                   1.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.133     0.913
data required time                                                                  0.913
-----------------------------------------------------------------------------------------
data required time                                                                 -0.913
data arrival time                                                                   1.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.147


#Path 5
Startpoint: addrB[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[0].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880578 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519633 L1 length:1 (43,68,0)-> (43,68,0))                       0.061     0.840
| (CHANY:2714637 L4 length:4 (42,68,0)-> (42,65,0))                       0.119     0.959
| (IPIN:1703628 side: (RIGHT,) (42,66,0)0))                               0.101     1.060
| (intra 'bram' routing)                                                  0.000     1.060
DATA_OUT_B2[10]_1.ADDR_B1[5] (RS_TDP36K at (42,65))                       0.000     1.060
data arrival time                                                                   1.060

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.130     0.910
data required time                                                                  0.910
-----------------------------------------------------------------------------------------
data required time                                                                 -0.910
data arrival time                                                                   1.060
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.150


#Path 6
Startpoint: addrB[6].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[6].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874872 side: (RIGHT,) (41,68,0)0))                                0.000     0.779
| (CHANY:2710173 L4 length:4 (41,68,0)-> (41,65,0))                        0.119     0.898
| (CHANX:2512812 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.959
| (IPIN:1703685 side: (TOP,) (42,67,0)0))                                  0.101     1.060
| (intra 'bram' routing)                                                   0.000     1.060
DATA_OUT_B2[10]_1.ADDR_B1[11] (RS_TDP36K at (42,65))                       0.000     1.060
data arrival time                                                                    1.060

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.130     0.910
data required time                                                                   0.910
------------------------------------------------------------------------------------------
data required time                                                                  -0.910
data arrival time                                                                    1.060
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.150


#Path 7
Startpoint: addrA[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[5].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874868 side: (RIGHT,) (41,68,0)0))                                0.000     0.779
| (CHANY:2710333 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     0.840
| (CHANX:2512798 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.901
| (CHANY:2714717 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     0.962
| (IPIN:1703794 side: (RIGHT,) (42,67,0)0))                                0.101     1.063
| (intra 'bram' routing)                                                   0.000     1.063
DATA_OUT_B2[10]_1.ADDR_A2[10] (RS_TDP36K at (42,65))                      -0.000     1.063
data arrival time                                                                    1.063

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.125     0.905
data required time                                                                   0.905
------------------------------------------------------------------------------------------
data required time                                                                  -0.905
data arrival time                                                                    1.063
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.158


#Path 8
Startpoint: addrA[2].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[2].inpad[0] (.input at (42,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1877726 side: (TOP,) (42,68,0)0))                                 0.000     0.779
| (CHANX:2519561 L1 length:1 (42,68,0)-> (42,68,0))                       0.061     0.840
| (CHANY:2710191 L4 length:4 (41,68,0)-> (41,65,0))                       0.119     0.959
| (CHANX:2506052 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.020
| (CHANY:2714659 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.081
| (IPIN:1703649 side: (RIGHT,) (42,66,0)0))                               0.101     1.182
| (intra 'bram' routing)                                                  0.000     1.182
DATA_OUT_B2[10]_1.ADDR_A1[7] (RS_TDP36K at (42,65))                      -0.000     1.182
data arrival time                                                                   1.182

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.182
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.191


#Path 9
Startpoint: addrB[8].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[8].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874831 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519530 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2714749 L4 length:2 (42,68,0)-> (42,67,0))                        0.119     1.017
| (IPIN:1703793 side: (RIGHT,) (42,67,0)0))                                0.101     1.118
| (intra 'bram' routing)                                                   0.000     1.118
DATA_OUT_B2[10]_1.ADDR_B2[13] (RS_TDP36K at (42,65))                       0.000     1.118
data arrival time                                                                    1.118

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.133     0.913
data required time                                                                   0.913
------------------------------------------------------------------------------------------
data required time                                                                  -0.913
data arrival time                                                                    1.118
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.205


#Path 10
Startpoint: addrB[3].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[3].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880569 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519615 L1 length:1 (43,68,0)-> (43,68,0))                       0.061     0.840
| (CHANY:2714705 L4 length:3 (42,68,0)-> (42,66,0))                       0.119     0.959
| (CHANX:2512811 L1 length:1 (42,67,0)-> (42,67,0))                       0.061     1.020
| (IPIN:1703684 side: (TOP,) (42,67,0)0))                                 0.101     1.121
| (intra 'bram' routing)                                                  0.000     1.121
DATA_OUT_B2[10]_1.ADDR_B2[8] (RS_TDP36K at (42,65))                       0.000     1.121
data arrival time                                                                   1.121

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.133     0.913
data required time                                                                  0.913
-----------------------------------------------------------------------------------------
data required time                                                                 -0.913
data arrival time                                                                   1.121
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.208


#Path 11
Startpoint: addrB[1].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[1].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880630 side: (RIGHT,) (43,68,0)0))                               0.000     0.779
| (CHANY:2719191 L4 length:2 (43,68,0)-> (43,67,0))                       0.119     0.898
| (CHANX:2506131 L1 length:1 (43,66,0)-> (43,66,0))                       0.061     0.959
| (CHANY:2714675 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.020
| (IPIN:1703641 side: (RIGHT,) (42,66,0)0))                               0.101     1.121
| (intra 'bram' routing)                                                  0.000     1.121
DATA_OUT_B2[10]_1.ADDR_B2[6] (RS_TDP36K at (42,65))                       0.000     1.121
data arrival time                                                                   1.121

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.133     0.913
data required time                                                                  0.913
-----------------------------------------------------------------------------------------
data required time                                                                 -0.913
data arrival time                                                                   1.121
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.208


#Path 12
Startpoint: addrB[8].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[8].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874831 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519530 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2714749 L4 length:2 (42,68,0)-> (42,67,0))                        0.119     1.017
| (IPIN:1703793 side: (RIGHT,) (42,67,0)0))                                0.101     1.118
| (intra 'bram' routing)                                                   0.000     1.118
DATA_OUT_B2[10]_1.ADDR_B1[13] (RS_TDP36K at (42,65))                       0.000     1.118
data arrival time                                                                    1.118

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.130     0.910
data required time                                                                   0.910
------------------------------------------------------------------------------------------
data required time                                                                  -0.910
data arrival time                                                                    1.118
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.208


#Path 13
Startpoint: addrB[3].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[3].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880569 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519615 L1 length:1 (43,68,0)-> (43,68,0))                       0.061     0.840
| (CHANY:2714705 L4 length:3 (42,68,0)-> (42,66,0))                       0.119     0.959
| (CHANX:2512811 L1 length:1 (42,67,0)-> (42,67,0))                       0.061     1.020
| (IPIN:1703684 side: (TOP,) (42,67,0)0))                                 0.101     1.121
| (intra 'bram' routing)                                                  0.000     1.121
DATA_OUT_B2[10]_1.ADDR_B1[8] (RS_TDP36K at (42,65))                       0.000     1.121
data arrival time                                                                   1.121

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.130     0.910
data required time                                                                  0.910
-----------------------------------------------------------------------------------------
data required time                                                                 -0.910
data arrival time                                                                   1.121
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.211


#Path 14
Startpoint: addrB[1].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[1].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880630 side: (RIGHT,) (43,68,0)0))                               0.000     0.779
| (CHANY:2719191 L4 length:2 (43,68,0)-> (43,67,0))                       0.119     0.898
| (CHANX:2506131 L1 length:1 (43,66,0)-> (43,66,0))                       0.061     0.959
| (CHANY:2714675 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.020
| (IPIN:1703641 side: (RIGHT,) (42,66,0)0))                               0.101     1.121
| (intra 'bram' routing)                                                  0.000     1.121
DATA_OUT_B2[10]_1.ADDR_B1[6] (RS_TDP36K at (42,65))                       0.000     1.121
data arrival time                                                                   1.121

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.130     0.910
data required time                                                                  0.910
-----------------------------------------------------------------------------------------
data required time                                                                 -0.910
data arrival time                                                                   1.121
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.211


#Path 15
Startpoint: addrA[3].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[3].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880623 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519467 L4 length:4 (43,68,0)-> (40,68,0))                       0.119     0.898
| (CHANY:2714685 L4 length:3 (42,68,0)-> (42,66,0))                       0.119     1.017
| (IPIN:1703776 side: (RIGHT,) (42,67,0)0))                               0.101     1.118
| (intra 'bram' routing)                                                  0.000     1.118
DATA_OUT_B2[10]_1.ADDR_A2[8] (RS_TDP36K at (42,65))                       0.000     1.118
data arrival time                                                                   1.118

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.125     0.905
data required time                                                                  0.905
-----------------------------------------------------------------------------------------
data required time                                                                 -0.905
data arrival time                                                                   1.118
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.213


#Path 16
Startpoint: addrA[7].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[7].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874810 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519345 L4 length:4 (41,68,0)-> (38,68,0))                        0.119     0.898
| (CHANY:2696835 L4 length:4 (38,68,0)-> (38,65,0))                        0.119     1.017
| (CHANX:2505888 L4 length:4 (39,66,0)-> (42,66,0))                        0.119     1.136
| (IPIN:1703602 side: (TOP,) (42,66,0)0))                                  0.101     1.237
| (intra 'bram' routing)                                                   0.000     1.237
DATA_OUT_B2[10]_1.ADDR_A1[12] (RS_TDP36K at (42,65))                       0.000     1.237
data arrival time                                                                    1.237

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.237
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.246


#Path 17
Startpoint: addrA[8].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[8].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1871955 side: (TOP,) (40,68,0)0))                                  0.000     0.779
| (CHANX:2519442 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.840
| (CHANY:2705905 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.901
| (CHANX:2512754 L1 length:1 (41,67,0)-> (41,67,0))                        0.061     0.962
| (CHANY:2710289 L1 length:1 (41,67,0)-> (41,67,0))                        0.061     1.023
| (CHANX:2506066 L1 length:1 (42,66,0)-> (42,66,0))                        0.061     1.084
| (CHANY:2714673 L1 length:1 (42,66,0)-> (42,66,0))                        0.061     1.145
| (IPIN:1703640 side: (RIGHT,) (42,66,0)0))                                0.101     1.246
| (intra 'bram' routing)                                                   0.000     1.246
DATA_OUT_B2[10]_1.ADDR_A1[13] (RS_TDP36K at (42,65))                       0.000     1.246
data arrival time                                                                    1.246

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.246
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.255


#Path 18
Startpoint: addrB[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[5].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874851 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519522 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2710231 L4 length:3 (41,68,0)-> (41,66,0))                        0.119     1.017
| (CHANX:2512796 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     1.078
| (IPIN:1703677 side: (TOP,) (42,67,0)0))                                  0.101     1.179
| (intra 'bram' routing)                                                   0.000     1.179
DATA_OUT_B2[10]_1.ADDR_B2[10] (RS_TDP36K at (42,65))                       0.000     1.179
data arrival time                                                                    1.179

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.133     0.913
data required time                                                                   0.913
------------------------------------------------------------------------------------------
data required time                                                                  -0.913
data arrival time                                                                    1.179
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.266


#Path 19
Startpoint: addrB[2].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[2].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880631 side: (RIGHT,) (43,68,0)0))                               0.000     0.779
| (CHANY:2719267 L4 length:1 (43,68,0)-> (43,68,0))                       0.119     0.898
| (CHANX:2512871 L1 length:1 (43,67,0)-> (43,67,0))                       0.061     0.959
| (CHANY:2714559 L4 length:4 (42,67,0)-> (42,64,0))                       0.119     1.078
| (IPIN:1703639 side: (RIGHT,) (42,66,0)0))                               0.101     1.179
| (intra 'bram' routing)                                                  0.000     1.179
DATA_OUT_B2[10]_1.ADDR_B2[7] (RS_TDP36K at (42,65))                       0.000     1.179
data arrival time                                                                   1.179

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.133     0.913
data required time                                                                  0.913
-----------------------------------------------------------------------------------------
data required time                                                                 -0.913
data arrival time                                                                   1.179
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.266


#Path 20
Startpoint: addrB[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[5].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874851 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519522 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2710231 L4 length:3 (41,68,0)-> (41,66,0))                        0.119     1.017
| (CHANX:2512796 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     1.078
| (IPIN:1703677 side: (TOP,) (42,67,0)0))                                  0.101     1.179
| (intra 'bram' routing)                                                   0.000     1.179
DATA_OUT_B2[10]_1.ADDR_B1[10] (RS_TDP36K at (42,65))                       0.000     1.179
data arrival time                                                                    1.179

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.130     0.910
data required time                                                                   0.910
------------------------------------------------------------------------------------------
data required time                                                                  -0.910
data arrival time                                                                    1.179
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.269


#Path 21
Startpoint: addrB[7].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[7].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874804 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519508 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2719225 L1 length:1 (43,68,0)-> (43,68,0))                        0.061     0.959
| (CHANX:2512721 L4 length:4 (43,67,0)-> (40,67,0))                        0.119     1.078
| (IPIN:1703690 side: (TOP,) (42,67,0)0))                                  0.101     1.179
| (intra 'bram' routing)                                                   0.000     1.179
DATA_OUT_B2[10]_1.ADDR_B1[12] (RS_TDP36K at (42,65))                       0.000     1.179
data arrival time                                                                    1.179

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.130     0.910
data required time                                                                   0.910
------------------------------------------------------------------------------------------
data required time                                                                  -0.910
data arrival time                                                                    1.179
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.269


#Path 22
Startpoint: addrB[2].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrB[2].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880631 side: (RIGHT,) (43,68,0)0))                               0.000     0.779
| (CHANY:2719267 L4 length:1 (43,68,0)-> (43,68,0))                       0.119     0.898
| (CHANX:2512871 L1 length:1 (43,67,0)-> (43,67,0))                       0.061     0.959
| (CHANY:2714559 L4 length:4 (42,67,0)-> (42,64,0))                       0.119     1.078
| (IPIN:1703639 side: (RIGHT,) (42,66,0)0))                               0.101     1.179
| (intra 'bram' routing)                                                  0.000     1.179
DATA_OUT_B2[10]_1.ADDR_B1[7] (RS_TDP36K at (42,65))                       0.000     1.179
data arrival time                                                                   1.179

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.130     0.910
data required time                                                                  0.910
-----------------------------------------------------------------------------------------
data required time                                                                 -0.910
data arrival time                                                                   1.179
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.269


#Path 23
Startpoint: addrA[2].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[2].inpad[0] (.input at (42,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1877726 side: (TOP,) (42,68,0)0))                                 0.000     0.779
| (CHANX:2519561 L1 length:1 (42,68,0)-> (42,68,0))                       0.061     0.840
| (CHANY:2710191 L4 length:4 (41,68,0)-> (41,65,0))                       0.119     0.959
| (CHANX:2506052 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.020
| (CHANY:2714659 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.081
| (IPIN:1703649 side: (RIGHT,) (42,66,0)0))                               0.101     1.182
| (intra 'bram' routing)                                                  0.000     1.182
DATA_OUT_B2[10]_1.ADDR_A2[7] (RS_TDP36K at (42,65))                      -0.000     1.182
data arrival time                                                                   1.182

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.125     0.905
data required time                                                                  0.905
-----------------------------------------------------------------------------------------
data required time                                                                 -0.905
data arrival time                                                                   1.182
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.277


#Path 24
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.WEN_B1[0] (RS_TDP36K at (42,65))                       0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.231     1.010
data required time                                                                 1.010
----------------------------------------------------------------------------------------
data required time                                                                -1.010
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.288


#Path 25
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.WEN_B2[0] (RS_TDP36K at (42,65))                       0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.228     1.007
data required time                                                                 1.007
----------------------------------------------------------------------------------------
data required time                                                                -1.007
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.291


#Path 26
Startpoint: addrA[4].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[4].inpad[0] (.input at (41,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1874853 side: (TOP,) (41,68,0)0))                                 0.000     0.779
| (CHANX:2519479 L1 length:1 (41,68,0)-> (41,68,0))                       0.061     0.840
| (CHANY:2705811 L4 length:3 (40,68,0)-> (40,66,0))                       0.119     0.959
| (CHANX:2506002 L1 length:1 (41,66,0)-> (41,66,0))                       0.061     1.020
| (CHANY:2710294 L4 length:2 (41,67,0)-> (41,68,0))                       0.119     1.139
| (CHANX:2512794 L1 length:1 (42,67,0)-> (42,67,0))                       0.061     1.200
| (IPIN:1703692 side: (TOP,) (42,67,0)0))                                 0.101     1.301
| (intra 'bram' routing)                                                  0.000     1.301
DATA_OUT_B2[10]_1.ADDR_A1[9] (RS_TDP36K at (42,65))                      -0.000     1.301
data arrival time                                                                   1.301

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.301
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.309


#Path 27
Startpoint: addrB[7].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[7].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874804 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519508 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     0.898
| (CHANY:2719225 L1 length:1 (43,68,0)-> (43,68,0))                        0.061     0.959
| (CHANX:2512721 L4 length:4 (43,67,0)-> (40,67,0))                        0.119     1.078
| (CHANX:2512809 L1 length:1 (42,67,0)-> (42,67,0))                        0.061     1.139
| (IPIN:1703683 side: (TOP,) (42,67,0)0))                                  0.101     1.240
| (intra 'bram' routing)                                                   0.000     1.240
DATA_OUT_B2[10]_1.ADDR_B2[12] (RS_TDP36K at (42,65))                       0.000     1.240
data arrival time                                                                    1.240

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.133     0.913
data required time                                                                   0.913
------------------------------------------------------------------------------------------
data required time                                                                  -0.913
data arrival time                                                                    1.240
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.327


#Path 28
Startpoint: addrA[7].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[7].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874810 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519345 L4 length:4 (41,68,0)-> (38,68,0))                        0.119     0.898
| (CHANY:2696835 L4 length:4 (38,68,0)-> (38,65,0))                        0.119     1.017
| (CHANX:2505888 L4 length:4 (39,66,0)-> (42,66,0))                        0.119     1.136
| (IPIN:1703602 side: (TOP,) (42,66,0)0))                                  0.101     1.237
| (intra 'bram' routing)                                                   0.000     1.237
DATA_OUT_B2[10]_1.ADDR_A2[12] (RS_TDP36K at (42,65))                       0.000     1.237
data arrival time                                                                    1.237

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.125     0.905
data required time                                                                   0.905
------------------------------------------------------------------------------------------
data required time                                                                  -0.905
data arrival time                                                                    1.237
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.332


#Path 29
Startpoint: addrA[8].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[8].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1871955 side: (TOP,) (40,68,0)0))                                  0.000     0.779
| (CHANX:2519442 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.840
| (CHANY:2705905 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.901
| (CHANX:2512754 L1 length:1 (41,67,0)-> (41,67,0))                        0.061     0.962
| (CHANY:2710289 L1 length:1 (41,67,0)-> (41,67,0))                        0.061     1.023
| (CHANX:2506066 L1 length:1 (42,66,0)-> (42,66,0))                        0.061     1.084
| (CHANY:2714673 L1 length:1 (42,66,0)-> (42,66,0))                        0.061     1.145
| (IPIN:1703640 side: (RIGHT,) (42,66,0)0))                                0.101     1.246
| (intra 'bram' routing)                                                   0.000     1.246
DATA_OUT_B2[10]_1.ADDR_A2[13] (RS_TDP36K at (42,65))                       0.000     1.246
data arrival time                                                                    1.246

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.125     0.905
data required time                                                                   0.905
------------------------------------------------------------------------------------------
data required time                                                                  -0.905
data arrival time                                                                    1.246
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.341


#Path 30
Startpoint: addrA[9].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[14] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[9].inpad[0] (.input at (42,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1877689 side: (TOP,) (42,68,0)0))                                  0.000     0.779
| (CHANX:2519407 L4 length:4 (42,68,0)-> (39,68,0))                        0.119     0.898
| (CHANY:2696901 L4 length:3 (38,68,0)-> (38,66,0))                        0.119     1.017
| (CHANX:2512646 L4 length:4 (39,67,0)-> (42,67,0))                        0.119     1.136
| (CHANY:2714565 L4 length:4 (42,67,0)-> (42,64,0))                        0.119     1.255
| (IPIN:1703774 side: (RIGHT,) (42,67,0)0))                                0.101     1.356
| (intra 'bram' routing)                                                   0.000     1.356
DATA_OUT_B2[10]_1.ADDR_A1[14] (RS_TDP36K at (42,65))                       0.000     1.356
data arrival time                                                                    1.356

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.356
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.364


#Path 31
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                       0.119     0.898
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                       0.119     1.017
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                       0.119     1.136
| (CHANX:2506060 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.197
| (CHANY:2714667 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.258
| (IPIN:1703637 side: (RIGHT,) (42,66,0)0))                               0.101     1.359
| (intra 'bram' routing)                                                  0.000     1.359
DATA_OUT_B2[10]_1.ADDR_A1[5] (RS_TDP36K at (42,65))                       0.000     1.359
data arrival time                                                                   1.359

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.359
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.367


#Path 32
Startpoint: addrA[6].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[6].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874842 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519489 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     0.840
| (CHANY:2705745 L4 length:4 (40,68,0)-> (40,65,0))                        0.119     0.959
| (CHANX:2492530 L4 length:4 (41,64,0)-> (44,64,0))                        0.119     1.078
| (CHANX:2492558 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.139
| (CHANY:2714618 L4 length:4 (42,65,0)-> (42,68,0))                        0.119     1.258
| (IPIN:1703796 side: (RIGHT,) (42,67,0)0))                                0.101     1.359
| (intra 'bram' routing)                                                   0.000     1.359
DATA_OUT_B2[10]_1.ADDR_A1[11] (RS_TDP36K at (42,65))                       0.000     1.359
data arrival time                                                                    1.359

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.212     0.991
data required time                                                                   0.991
------------------------------------------------------------------------------------------
data required time                                                                  -0.991
data arrival time                                                                    1.359
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.367


#Path 33
Startpoint: addrB[9].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_B1[14] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrB[9].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1871962 side: (TOP,) (40,68,0)0))                                  0.000     0.779
| (CHANX:2519456 L4 length:4 (40,68,0)-> (43,68,0))                        0.119     0.898
| (CHANX:2519512 L4 length:4 (41,68,0)-> (44,68,0))                        0.119     1.017
| (CHANY:2714787 L1 length:1 (42,68,0)-> (42,68,0))                        0.061     1.078
| (CHANX:2512647 L4 length:4 (42,67,0)-> (39,67,0))                        0.119     1.197
| (IPIN:1703693 side: (TOP,) (42,67,0)0))                                  0.101     1.298
| (intra 'bram' routing)                                                   0.000     1.298
DATA_OUT_B2[10]_1.ADDR_B1[14] (RS_TDP36K at (42,65))                       0.000     1.298
data arrival time                                                                    1.298

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.130     0.910
data required time                                                                   0.910
------------------------------------------------------------------------------------------
data required time                                                                  -0.910
data arrival time                                                                    1.298
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.388


#Path 34
Startpoint: addrA[4].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[4].inpad[0] (.input at (41,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1874853 side: (TOP,) (41,68,0)0))                                 0.000     0.779
| (CHANX:2519479 L1 length:1 (41,68,0)-> (41,68,0))                       0.061     0.840
| (CHANY:2705811 L4 length:3 (40,68,0)-> (40,66,0))                       0.119     0.959
| (CHANX:2506002 L1 length:1 (41,66,0)-> (41,66,0))                       0.061     1.020
| (CHANY:2710294 L4 length:2 (41,67,0)-> (41,68,0))                       0.119     1.139
| (CHANX:2512794 L1 length:1 (42,67,0)-> (42,67,0))                       0.061     1.200
| (IPIN:1703692 side: (TOP,) (42,67,0)0))                                 0.101     1.301
| (intra 'bram' routing)                                                  0.000     1.301
DATA_OUT_B2[10]_1.ADDR_A2[9] (RS_TDP36K at (42,65))                      -0.000     1.301
data arrival time                                                                   1.301

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.125     0.905
data required time                                                                  0.905
-----------------------------------------------------------------------------------------
data required time                                                                 -0.905
data arrival time                                                                   1.301
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.396


#Path 35
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.BE_B1[0] (RS_TDP36K at (42,65))                        0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.111     0.890
data required time                                                                 0.890
----------------------------------------------------------------------------------------
data required time                                                                -0.890
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.407


#Path 36
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_B1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.BE_B1[1] (RS_TDP36K at (42,65))                        0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.111     0.890
data required time                                                                 0.890
----------------------------------------------------------------------------------------
data required time                                                                -0.890
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.407


#Path 37
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_B2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.BE_B2[0] (RS_TDP36K at (42,65))                        0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.109     0.889
data required time                                                                 0.889
----------------------------------------------------------------------------------------
data required time                                                                -0.889
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.409


#Path 38
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_B2[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                     Incr      Path
----------------------------------------------------------------------------------------
clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
input external delay                                                     0.000     0.000
weB.inpad[0] (.input at (42,68))                                         0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                      0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                      0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                      0.119     1.078
| (CHANY:2714549 L4 length:4 (42,67,0)-> (42,64,0))                      0.119     1.197
| (IPIN:1703651 side: (RIGHT,) (42,66,0)0))                              0.101     1.298
| (intra 'bram' routing)                                                 0.000     1.298
DATA_OUT_B2[10]_1.BE_B2[1] (RS_TDP36K at (42,65))                        0.000     1.298
data arrival time                                                                  1.298

clock clk (rise edge)                                                    0.000     0.000
clock source latency                                                     0.000     0.000
clk.inpad[0] (.input at (1,2))                                           0.000     0.000
| (intra 'io' routing)                                                   0.779     0.779
| (inter-block routing:global net)                                       0.000     0.779
| (intra 'bram' routing)                                                 0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                       0.000     0.779
clock uncertainty                                                        0.000     0.779
cell hold time                                                           0.109     0.889
data required time                                                                 0.889
----------------------------------------------------------------------------------------
data required time                                                                -0.889
data arrival time                                                                  1.298
----------------------------------------------------------------------------------------
slack (MET)                                                                        0.409


#Path 39
Startpoint: addrA[1].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[1].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880582 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519640 L4 length:4 (43,68,0)-> (46,68,0))                       0.119     0.898
| (CHANY:2732469 L4 length:3 (46,68,0)-> (46,66,0))                       0.119     1.017
| (CHANX:2499381 L4 length:4 (46,65,0)-> (43,65,0))                       0.119     1.136
| (CHANY:2714674 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.197
| (CHANX:2505877 L4 length:4 (42,66,0)-> (39,66,0))                       0.119     1.316
| (IPIN:1703607 side: (TOP,) (42,66,0)0))                                 0.101     1.416
| (intra 'bram' routing)                                                  0.000     1.416
DATA_OUT_B2[10]_1.ADDR_A1[6] (RS_TDP36K at (42,65))                       0.000     1.416
data arrival time                                                                   1.416

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.212     0.991
data required time                                                                  0.991
-----------------------------------------------------------------------------------------
data required time                                                                 -0.991
data arrival time                                                                   1.416
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.425


#Path 40
Startpoint: dinB[13].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[13].D[0] (dffre at (41,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[13].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1874866 side: (RIGHT,) (41,68,0)0))                                                      0.000     0.779
| (CHANY:2710317 L4 length:2 (41,68,0)-> (41,67,0))                                              0.119     0.898
| (CHANX:2512737 L1 length:1 (41,67,0)-> (41,67,0))                                              0.061     0.959
| (IPIN:1747516 side: (TOP,) (41,67,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.131     1.191
$auto$memory_dff.cc:777:handle_rd_port_addr$51[13].D[0] (dffre at (41,67))                       0.000     1.191
data arrival time                                                                                          1.191

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[13].C[0] (dffre at (41,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.191
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.440


#Path 41
Startpoint: dinA[7].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[7].D[0] (dffre at (43,66) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinA[7].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1880629 side: (RIGHT,) (43,68,0)0))                                                     0.000     0.779
| (CHANY:2719131 L4 length:3 (43,68,0)-> (43,66,0))                                             0.119     0.898
| (CHANX:2506123 L1 length:1 (43,66,0)-> (43,66,0))                                             0.061     0.959
| (IPIN:1728926 side: (TOP,) (43,66,0)0))                                                       0.101     1.060
| (intra 'clb' routing)                                                                         0.131     1.191
$auto$memory_dff.cc:777:handle_rd_port_addr$60[7].D[0] (dffre at (43,66))                       0.000     1.191
data arrival time                                                                                         1.191

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[7].C[0] (dffre at (43,66))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.191
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.440


#Path 42
Startpoint: dinB[27].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[27].D[0] (dffre at (45,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[27].inpad[0] (.input at (45,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1886386 side: (RIGHT,) (45,68,0)0))                                                      0.000     0.779
| (CHANY:2728085 L4 length:2 (45,68,0)-> (45,67,0))                                              0.119     0.898
| (CHANX:2512985 L1 length:1 (45,67,0)-> (45,67,0))                                              0.061     0.959
| (IPIN:1747965 side: (TOP,) (45,67,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.131     1.191
$auto$memory_dff.cc:777:handle_rd_port_addr$51[27].D[0] (dffre at (45,67))                       0.000     1.191
data arrival time                                                                                          1.191

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[27].C[0] (dffre at (45,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.191
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.440


#Path 43
Startpoint: dinB[26].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[26].D[0] (dffre at (45,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[26].inpad[0] (.input at (45,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1886392 side: (RIGHT,) (45,68,0)0))                                                      0.000     0.779
| (CHANY:2727985 L4 length:4 (45,68,0)-> (45,65,0))                                              0.119     0.898
| (CHANX:2513001 L1 length:1 (45,67,0)-> (45,67,0))                                              0.061     0.959
| (IPIN:1747973 side: (TOP,) (45,67,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.131     1.191
$auto$memory_dff.cc:777:handle_rd_port_addr$51[26].D[0] (dffre at (45,67))                       0.000     1.191
data arrival time                                                                                          1.191

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[26].C[0] (dffre at (45,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.191
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.440


#Path 44
Startpoint: dinB[18].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[18].D[0] (dffre at (40,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[18].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1871985 side: (RIGHT,) (40,68,0)0))                                                      0.000     0.779
| (CHANY:2705801 L4 length:3 (40,68,0)-> (40,66,0))                                              0.119     0.898
| (CHANX:2499169 L1 length:1 (40,65,0)-> (40,65,0))                                              0.061     0.959
| (IPIN:1702702 side: (TOP,) (40,65,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.131     1.191
$auto$memory_dff.cc:777:handle_rd_port_addr$51[18].D[0] (dffre at (40,65))                       0.000     1.191
data arrival time                                                                                          1.191

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[18].C[0] (dffre at (40,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.191
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.440


#Path 45
Startpoint: dinB[14].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[14].D[0] (dffre at (41,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[14].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1874837 side: (TOP,) (41,68,0)0))                                                        0.000     0.779
| (CHANX:2519478 L1 length:1 (41,68,0)-> (41,68,0))                                              0.061     0.840
| (CHANY:2710325 L1 length:1 (41,68,0)-> (41,68,0))                                              0.061     0.901
| (CHANX:2512725 L1 length:1 (41,67,0)-> (41,67,0))                                              0.061     0.962
| (IPIN:1747510 side: (TOP,) (41,67,0)0))                                                        0.101     1.063
| (intra 'clb' routing)                                                                          0.131     1.194
$auto$memory_dff.cc:777:handle_rd_port_addr$51[14].D[0] (dffre at (41,67))                      -0.000     1.194
data arrival time                                                                                          1.194

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[14].C[0] (dffre at (41,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.194
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.443


#Path 46
Startpoint: addrA[6].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
addrA[6].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1874842 side: (TOP,) (41,68,0)0))                                  0.000     0.779
| (CHANX:2519489 L1 length:1 (41,68,0)-> (41,68,0))                        0.061     0.840
| (CHANY:2705745 L4 length:4 (40,68,0)-> (40,65,0))                        0.119     0.959
| (CHANX:2492530 L4 length:4 (41,64,0)-> (44,64,0))                        0.119     1.078
| (CHANX:2492558 L1 length:1 (42,64,0)-> (42,64,0))                        0.061     1.139
| (CHANY:2714618 L4 length:4 (42,65,0)-> (42,68,0))                        0.119     1.258
| (IPIN:1703796 side: (RIGHT,) (42,67,0)0))                                0.101     1.359
| (intra 'bram' routing)                                                   0.000     1.359
DATA_OUT_B2[10]_1.ADDR_A2[11] (RS_TDP36K at (42,65))                       0.000     1.359
data arrival time                                                                    1.359

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.125     0.905
data required time                                                                   0.905
------------------------------------------------------------------------------------------
data required time                                                                  -0.905
data arrival time                                                                    1.359
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.454


#Path 47
Startpoint: addrA[0].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[0].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880601 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519471 L4 length:4 (43,68,0)-> (40,68,0))                       0.119     0.898
| (CHANY:2705793 L4 length:3 (40,68,0)-> (40,66,0))                       0.119     1.017
| (CHANX:2506012 L4 length:4 (41,66,0)-> (44,66,0))                       0.119     1.136
| (CHANX:2506060 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.197
| (CHANY:2714667 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.258
| (IPIN:1703637 side: (RIGHT,) (42,66,0)0))                               0.101     1.359
| (intra 'bram' routing)                                                  0.000     1.359
DATA_OUT_B2[10]_1.ADDR_A2[5] (RS_TDP36K at (42,65))                       0.000     1.359
data arrival time                                                                   1.359

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.125     0.905
data required time                                                                  0.905
-----------------------------------------------------------------------------------------
data required time                                                                 -0.905
data arrival time                                                                   1.359
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.454


#Path 48
Startpoint: dinA[17].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[17].D[0] (dffre at (43,64) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[17].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880624 side: (RIGHT,) (43,68,0)0))                                                      0.000     0.779
| (CHANY:2719077 L4 length:4 (43,68,0)-> (43,65,0))                                              0.119     0.898
| (CHANX:2492613 L1 length:1 (43,64,0)-> (43,64,0))                                              0.061     0.959
| (IPIN:1681367 side: (TOP,) (43,64,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.167     1.227
$auto$memory_dff.cc:777:handle_rd_port_addr$60[17].D[0] (dffre at (43,64))                       0.000     1.227
data arrival time                                                                                          1.227

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[17].C[0] (dffre at (43,64))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.227
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.476


#Path 49
Startpoint: dinA[19].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[19].D[0] (dffre at (44,64) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[19].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883508 side: (RIGHT,) (44,68,0)0))                                                      0.000     0.779
| (CHANY:2723523 L4 length:4 (44,68,0)-> (44,65,0))                                              0.119     0.898
| (CHANX:2492679 L1 length:1 (44,64,0)-> (44,64,0))                                              0.061     0.959
| (IPIN:1681519 side: (TOP,) (44,64,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.167     1.227
$auto$memory_dff.cc:777:handle_rd_port_addr$60[19].D[0] (dffre at (44,64))                       0.000     1.227
data arrival time                                                                                          1.227

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[19].C[0] (dffre at (44,64))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.227
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.476


#Path 50
Startpoint: dinA[31].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[31].D[0] (dffre at (43,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[31].inpad[0] (.input at (42,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1877752 side: (RIGHT,) (42,68,0)0))                                                      0.000     0.779
| (CHANY:2714617 L4 length:4 (42,68,0)-> (42,65,0))                                              0.119     0.898
| (CHANX:2499364 L1 length:1 (43,65,0)-> (43,65,0))                                              0.061     0.959
| (IPIN:1703887 side: (TOP,) (43,65,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.167     1.227
$auto$memory_dff.cc:777:handle_rd_port_addr$60[31].D[0] (dffre at (43,65))                       0.000     1.227
data arrival time                                                                                          1.227

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[31].C[0] (dffre at (43,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.227
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.476


#Path 51
Startpoint: dinB[28].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[28].D[0] (dffre at (44,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[28].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883467 side: (TOP,) (44,68,0)0))                                                        0.000     0.779
| (CHANX:2519682 L1 length:1 (44,68,0)-> (44,68,0))                                              0.061     0.840
| (CHANY:2723681 L1 length:1 (44,68,0)-> (44,68,0))                                              0.061     0.901
| (CHANX:2512777 L4 length:4 (44,67,0)-> (41,67,0))                                              0.119     1.020
| (IPIN:1747812 side: (TOP,) (44,67,0)0))                                                        0.101     1.121
| (intra 'clb' routing)                                                                          0.131     1.252
$auto$memory_dff.cc:777:handle_rd_port_addr$51[28].D[0] (dffre at (44,67))                       0.000     1.252
data arrival time                                                                                          1.252

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[28].C[0] (dffre at (44,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.252
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.501


#Path 52
Startpoint: dinB[7].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[7].D[0] (dffre at (40,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[7].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1871961 side: (TOP,) (40,68,0)0))                                                       0.000     0.779
| (CHANX:2519422 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.840
| (CHANY:2705885 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.901
| (CHANX:2512525 L4 length:4 (40,67,0)-> (37,67,0))                                             0.119     1.020
| (IPIN:1747367 side: (TOP,) (40,67,0)0))                                                       0.101     1.121
| (intra 'clb' routing)                                                                         0.131     1.252
$auto$memory_dff.cc:777:handle_rd_port_addr$51[7].D[0] (dffre at (40,67))                       0.000     1.252
data arrival time                                                                                         1.252

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[7].C[0] (dffre at (40,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.252
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.501


#Path 53
Startpoint: addrA[1].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.ADDR_A2[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      0.000     0.000
addrA[1].inpad[0] (.input at (43,68))                                     0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (OPIN:1880582 side: (TOP,) (43,68,0)0))                                 0.000     0.779
| (CHANX:2519640 L4 length:4 (43,68,0)-> (46,68,0))                       0.119     0.898
| (CHANY:2732469 L4 length:3 (46,68,0)-> (46,66,0))                       0.119     1.017
| (CHANX:2499381 L4 length:4 (46,65,0)-> (43,65,0))                       0.119     1.136
| (CHANY:2714674 L1 length:1 (42,66,0)-> (42,66,0))                       0.061     1.197
| (CHANX:2505877 L4 length:4 (42,66,0)-> (39,66,0))                       0.119     1.316
| (IPIN:1703607 side: (TOP,) (42,66,0)0))                                 0.101     1.416
| (intra 'bram' routing)                                                  0.000     1.416
DATA_OUT_B2[10]_1.ADDR_A2[6] (RS_TDP36K at (42,65))                       0.000     1.416
data arrival time                                                                   1.416

clock clk (rise edge)                                                     0.000     0.000
clock source latency                                                      0.000     0.000
clk.inpad[0] (.input at (1,2))                                            0.000     0.000
| (intra 'io' routing)                                                    0.779     0.779
| (inter-block routing:global net)                                        0.000     0.779
| (intra 'bram' routing)                                                  0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                        0.000     0.779
clock uncertainty                                                         0.000     0.779
cell hold time                                                            0.125     0.905
data required time                                                                  0.905
-----------------------------------------------------------------------------------------
data required time                                                                 -0.905
data arrival time                                                                   1.416
-----------------------------------------------------------------------------------------
slack (MET)                                                                         0.512


#Path 54
Startpoint: dinB[24].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[24].D[0] (dffre at (40,66) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[24].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1871992 side: (RIGHT,) (40,68,0)0))                                                      0.000     0.779
| (CHANY:2705717 L4 length:4 (40,68,0)-> (40,65,0))                                              0.119     0.898
| (CHANX:2505911 L1 length:1 (40,66,0)-> (40,66,0))                                              0.061     0.959
| (IPIN:1728614 side: (TOP,) (40,66,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.221     1.280
$auto$memory_dff.cc:777:handle_rd_port_addr$51[24].D[0] (dffre at (40,66))                       0.000     1.280
data arrival time                                                                                          1.280

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[24].C[0] (dffre at (40,66))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.280
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.530


#Path 55
Startpoint: dinB[17].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[17].D[0] (dffre at (40,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[17].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1871993 side: (RIGHT,) (40,68,0)0))                                                      0.000     0.779
| (CHANY:2705805 L4 length:3 (40,68,0)-> (40,66,0))                                              0.119     0.898
| (CHANX:2499165 L1 length:1 (40,65,0)-> (40,65,0))                                              0.061     0.959
| (IPIN:1702700 side: (TOP,) (40,65,0)0))                                                        0.101     1.060
| (intra 'clb' routing)                                                                          0.221     1.280
$auto$memory_dff.cc:777:handle_rd_port_addr$51[17].D[0] (dffre at (40,65))                       0.000     1.280
data arrival time                                                                                          1.280

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[17].C[0] (dffre at (40,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.280
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.530


#Path 56
Startpoint: dinB[25].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[25].D[0] (dffre at (45,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[25].inpad[0] (.input at (45,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1886343 side: (TOP,) (45,68,0)0))                                                        0.000     0.779
| (CHANX:2519738 L1 length:1 (45,68,0)-> (45,68,0))                                              0.061     0.840
| (CHANY:2728121 L1 length:1 (45,68,0)-> (45,68,0))                                              0.061     0.901
| (CHANX:2512849 L4 length:4 (45,67,0)-> (42,67,0))                                              0.119     1.020
| (IPIN:1747979 side: (TOP,) (45,67,0)0))                                                        0.101     1.121
| (intra 'clb' routing)                                                                          0.165     1.286
$auto$memory_dff.cc:777:handle_rd_port_addr$51[25].D[0] (dffre at (45,67))                       0.000     1.286
data arrival time                                                                                          1.286

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[25].C[0] (dffre at (45,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.286
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.535


#Path 57
Startpoint: dinB[19].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[19].D[0] (dffre at (39,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[19].inpad[0] (.input at (39,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1869049 side: (TOP,) (39,68,0)0))                                                        0.000     0.779
| (CHANX:2519358 L1 length:1 (39,68,0)-> (39,68,0))                                              0.061     0.840
| (CHANY:2701437 L1 length:1 (39,68,0)-> (39,68,0))                                              0.061     0.901
| (CHANX:2512461 L4 length:4 (39,67,0)-> (36,67,0))                                              0.119     1.020
| (IPIN:1747224 side: (TOP,) (39,67,0)0))                                                        0.101     1.121
| (intra 'clb' routing)                                                                          0.165     1.286
$auto$memory_dff.cc:777:handle_rd_port_addr$51[19].D[0] (dffre at (39,67))                       0.000     1.286
data arrival time                                                                                          1.286

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[19].C[0] (dffre at (39,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.286
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.535


#Path 58
Startpoint: dinB[20].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[20].D[0] (dffre at (39,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[20].inpad[0] (.input at (39,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1869064 side: (TOP,) (39,68,0)0))                                                        0.000     0.779
| (CHANX:2519356 L1 length:1 (39,68,0)-> (39,68,0))                                              0.061     0.840
| (CHANY:2701435 L1 length:1 (39,68,0)-> (39,68,0))                                              0.061     0.901
| (CHANX:2512463 L4 length:4 (39,67,0)-> (36,67,0))                                              0.119     1.020
| (IPIN:1747212 side: (TOP,) (39,67,0)0))                                                        0.101     1.121
| (intra 'clb' routing)                                                                          0.167     1.288
$auto$memory_dff.cc:777:handle_rd_port_addr$51[20].D[0] (dffre at (39,67))                       0.000     1.288
data arrival time                                                                                          1.288

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[20].C[0] (dffre at (39,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.288
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.537


#Path 59
Startpoint: dinB[9].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[9].D[0] (dffre at (40,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[9].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1871956 side: (TOP,) (40,68,0)0))                                                       0.000     0.779
| (CHANX:2519412 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.840
| (CHANY:2705939 L4 length:1 (40,68,0)-> (40,68,0))                                             0.119     0.959
| (CHANX:2512663 L1 length:1 (40,67,0)-> (40,67,0))                                             0.061     1.020
| (IPIN:1747360 side: (TOP,) (40,67,0)0))                                                       0.101     1.121
| (intra 'clb' routing)                                                                         0.167     1.288
$auto$memory_dff.cc:777:handle_rd_port_addr$51[9].D[0] (dffre at (40,67))                       0.000     1.288
data arrival time                                                                                         1.288

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[9].C[0] (dffre at (40,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.288
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.537


#Path 60
Startpoint: dinB[0].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[0].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1877725 side: (TOP,) (42,68,0)0))                                  0.000     0.779
| (CHANX:2519559 L1 length:1 (42,68,0)-> (42,68,0))                        0.061     0.840
| (CHANY:2710255 L4 length:3 (41,68,0)-> (41,66,0))                        0.119     0.959
| (CHANX:2505991 L1 length:1 (41,66,0)-> (41,66,0))                        0.061     1.020
| (IPIN:1728773 side: (TOP,) (41,66,0)0))                                  0.101     1.121
| (intra 'clb' routing)                                                    0.066     1.187
WDATA_B1[0]_1.in[0] (.names at (41,66))                                    0.000     1.187
| (primitive '.names' combinational delay)                                 0.101     1.288
WDATA_B1[0]_1.out[0] (.names at (41,66))                                   0.000     1.288
| (intra 'clb' routing)                                                    0.000     1.288
| (OPIN:1728755 side: (RIGHT,) (41,66,0)0))                                0.000     1.288
| (CHANY:2710209 L1 length:1 (41,66,0)-> (41,66,0))                        0.061     1.349
| (CHANX:2499298 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.410
| (CHANY:2714593 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.471
| (IPIN:1703514 side: (RIGHT,) (42,65,0)0))                                0.101     1.572
| (intra 'bram' routing)                                                   0.000     1.572
DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (42,65))                      -0.000     1.572
data arrival time                                                                    1.572

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.241     1.020
data required time                                                                   1.020
------------------------------------------------------------------------------------------
data required time                                                                  -1.020
data arrival time                                                                    1.572
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.552


#Path 61
Startpoint: dinB[25].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[25].inpad[0] (.input at (45,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1886343 side: (TOP,) (45,68,0)0))                                  0.000     0.779
| (CHANX:2519738 L1 length:1 (45,68,0)-> (45,68,0))                        0.061     0.840
| (CHANY:2728121 L1 length:1 (45,68,0)-> (45,68,0))                        0.061     0.901
| (CHANX:2512849 L4 length:4 (45,67,0)-> (42,67,0))                        0.119     1.020
| (IPIN:1747979 side: (TOP,) (45,67,0)0))                                  0.101     1.121
| (intra 'clb' routing)                                                    0.066     1.187
WDATA_B2[9]_1.in[0] (.names at (45,67))                                    0.000     1.187
| (primitive '.names' combinational delay)                                 0.099     1.286
WDATA_B2[9]_1.out[0] (.names at (45,67))                                   0.000     1.286
| (intra 'clb' routing)                                                    0.000     1.286
| (OPIN:1747939 side: (TOP,) (45,67,0)0))                                  0.000     1.286
| (CHANX:2512827 L4 length:4 (45,67,0)-> (42,67,0))                        0.119     1.405
| (IPIN:1703696 side: (TOP,) (42,67,0)0))                                  0.101     1.506
| (intra 'bram' routing)                                                   0.000     1.506
DATA_OUT_B2[10]_1.WDATA_B2[9] (RS_TDP36K at (42,65))                       0.000     1.506
data arrival time                                                                    1.506

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.168     0.947
data required time                                                                   0.947
------------------------------------------------------------------------------------------
data required time                                                                  -0.947
data arrival time                                                                    1.506
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.559


#Path 62
Startpoint: weA.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:775:handle_rd_port_addr$58.D[0] (dffre at (43,65) clocked by clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
weA.inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (OPIN:1877729 side: (TOP,) (42,68,0)0))                                                    0.000     0.779
| (CHANX:2519582 L4 length:4 (42,68,0)-> (45,68,0))                                          0.119     0.898
| (CHANY:2719061 L4 length:4 (43,68,0)-> (43,65,0))                                          0.119     1.017
| (CHANX:2499353 L1 length:1 (43,65,0)-> (43,65,0))                                          0.061     1.078
| (IPIN:1703881 side: (TOP,) (43,65,0)0))                                                    0.101     1.179
| (intra 'clb' routing)                                                                      0.131     1.310
$auto$memory_dff.cc:775:handle_rd_port_addr$58.D[0] (dffre at (43,65))                       0.000     1.310
data arrival time                                                                                      1.310

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                               0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
$auto$memory_dff.cc:775:handle_rd_port_addr$58.C[0] (dffre at (43,65))                       0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.310
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.559


#Path 63
Startpoint: dinB[21].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[21].D[0] (dffre at (39,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[21].inpad[0] (.input at (39,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1869058 side: (TOP,) (39,68,0)0))                                                        0.000     0.779
| (CHANX:2519201 L4 length:4 (39,68,0)-> (36,68,0))                                              0.119     0.898
| (CHANY:2696949 L4 length:2 (38,68,0)-> (38,67,0))                                              0.119     1.017
| (CHANX:2512600 L1 length:1 (39,67,0)-> (39,67,0))                                              0.061     1.078
| (IPIN:1747210 side: (TOP,) (39,67,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.131     1.310
$auto$memory_dff.cc:777:handle_rd_port_addr$51[21].D[0] (dffre at (39,67))                       0.000     1.310
data arrival time                                                                                          1.310

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[21].C[0] (dffre at (39,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.310
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.559


#Path 64
Startpoint: dinB[10].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[10].D[0] (dffre at (43,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[10].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880591 side: (TOP,) (43,68,0)0))                                                        0.000     0.779
| (CHANX:2519627 L1 length:1 (43,68,0)-> (43,68,0))                                              0.061     0.840
| (CHANY:2714829 L4 length:1 (42,68,0)-> (42,68,0))                                              0.119     0.959
| (CHANX:2512910 L4 length:4 (43,67,0)-> (46,67,0))                                              0.119     1.078
| (IPIN:1747665 side: (TOP,) (43,67,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.131     1.310
$auto$memory_dff.cc:777:handle_rd_port_addr$51[10].D[0] (dffre at (43,67))                       0.000     1.310
data arrival time                                                                                          1.310

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[10].C[0] (dffre at (43,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.310
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.559


#Path 65
Startpoint: dinB[6].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[6].D[0] (dffre at (43,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[6].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1880596 side: (TOP,) (43,68,0)0))                                                       0.000     0.779
| (CHANX:2519636 L4 length:4 (43,68,0)-> (46,68,0))                                             0.119     0.898
| (CHANY:2732595 L1 length:1 (46,68,0)-> (46,68,0))                                             0.061     0.959
| (CHANX:2512887 L4 length:4 (46,67,0)-> (43,67,0))                                             0.119     1.078
| (IPIN:1747668 side: (TOP,) (43,67,0)0))                                                       0.101     1.179
| (intra 'clb' routing)                                                                         0.131     1.310
$auto$memory_dff.cc:777:handle_rd_port_addr$51[6].D[0] (dffre at (43,67))                       0.000     1.310
data arrival time                                                                                         1.310

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[6].C[0] (dffre at (43,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.310
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.559


#Path 66
Startpoint: dinB[5].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[5].D[0] (dffre at (41,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[5].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1874818 side: (TOP,) (41,68,0)0))                                                       0.000     0.779
| (CHANX:2519520 L4 length:4 (41,68,0)-> (44,68,0))                                             0.119     0.898
| (CHANY:2710293 L4 length:2 (41,68,0)-> (41,67,0))                                             0.119     1.017
| (CHANX:2512729 L1 length:1 (41,67,0)-> (41,67,0))                                             0.061     1.078
| (IPIN:1747512 side: (TOP,) (41,67,0)0))                                                       0.101     1.179
| (intra 'clb' routing)                                                                         0.131     1.310
$auto$memory_dff.cc:777:handle_rd_port_addr$51[5].D[0] (dffre at (41,67))                       0.000     1.310
data arrival time                                                                                         1.310

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[5].C[0] (dffre at (41,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.310
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.559


#Path 67
Startpoint: dinB[6].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[6].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1880596 side: (TOP,) (43,68,0)0))                                  0.000     0.779
| (CHANX:2519636 L4 length:4 (43,68,0)-> (46,68,0))                        0.119     0.898
| (CHANY:2732595 L1 length:1 (46,68,0)-> (46,68,0))                        0.061     0.959
| (CHANX:2512887 L4 length:4 (46,67,0)-> (43,67,0))                        0.119     1.078
| (IPIN:1747668 side: (TOP,) (43,67,0)0))                                  0.101     1.179
| (intra 'clb' routing)                                                    0.066     1.245
WDATA_B1[6]_1.in[0] (.names at (43,67))                                    0.000     1.245
| (primitive '.names' combinational delay)                                 0.065     1.310
WDATA_B1[6]_1.out[0] (.names at (43,67))                                   0.000     1.310
| (intra 'clb' routing)                                                    0.000     1.310
| (OPIN:1747652 side: (RIGHT,) (43,67,0)0))                                0.000     1.310
| (CHANY:2719169 L1 length:1 (43,67,0)-> (43,67,0))                        0.061     1.371
| (CHANX:2505961 L4 length:4 (43,66,0)-> (40,66,0))                        0.119     1.490
| (IPIN:1703608 side: (TOP,) (42,66,0)0))                                  0.101     1.590
| (intra 'bram' routing)                                                   0.000     1.590
DATA_OUT_B2[10]_1.WDATA_B1[6] (RS_TDP36K at (42,65))                       0.000     1.590
data arrival time                                                                    1.590

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.241     1.020
data required time                                                                   1.020
------------------------------------------------------------------------------------------
data required time                                                                  -1.020
data arrival time                                                                    1.590
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.570


#Path 68
Startpoint: dinB[13].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[13].inpad[0] (.input at (41,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:1874866 side: (RIGHT,) (41,68,0)0))                                 0.000     0.779
| (CHANY:2710317 L4 length:2 (41,68,0)-> (41,67,0))                         0.119     0.898
| (CHANX:2512737 L1 length:1 (41,67,0)-> (41,67,0))                         0.061     0.959
| (IPIN:1747516 side: (TOP,) (41,67,0)0))                                   0.101     1.060
| (intra 'clb' routing)                                                     0.066     1.126
WDATA_B1[13]_1.in[0] (.names at (41,67))                                    0.000     1.126
| (primitive '.names' combinational delay)                                  0.065     1.191
WDATA_B1[13]_1.out[0] (.names at (41,67))                                   0.000     1.191
| (intra 'clb' routing)                                                     0.000     1.191
| (OPIN:1747496 side: (RIGHT,) (41,67,0)0))                                 0.000     1.191
| (CHANY:2710119 L4 length:4 (41,67,0)-> (41,64,0))                         0.119     1.310
| (CHANX:2492590 L4 length:4 (42,64,0)-> (45,64,0))                         0.119     1.429
| (CHANY:2714594 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.490
| (IPIN:1703515 side: (RIGHT,) (42,65,0)0))                                 0.101     1.590
| (intra 'bram' routing)                                                    0.000     1.590
DATA_OUT_B2[10]_1.WDATA_B1[13] (RS_TDP36K at (42,65))                       0.000     1.590
data arrival time                                                                     1.590

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'bram' routing)                                                    0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.241     1.020
data required time                                                                    1.020
-------------------------------------------------------------------------------------------
data required time                                                                   -1.020
data arrival time                                                                     1.590
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.570


#Path 69
Startpoint: dinB[14].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[14].inpad[0] (.input at (41,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:1874837 side: (TOP,) (41,68,0)0))                                   0.000     0.779
| (CHANX:2519478 L1 length:1 (41,68,0)-> (41,68,0))                         0.061     0.840
| (CHANY:2710325 L1 length:1 (41,68,0)-> (41,68,0))                         0.061     0.901
| (CHANX:2512725 L1 length:1 (41,67,0)-> (41,67,0))                         0.061     0.962
| (IPIN:1747510 side: (TOP,) (41,67,0)0))                                   0.101     1.063
| (intra 'clb' routing)                                                     0.066     1.129
WDATA_B1[14]_1.in[0] (.names at (41,67))                                   -0.000     1.129
| (primitive '.names' combinational delay)                                  0.065     1.194
WDATA_B1[14]_1.out[0] (.names at (41,67))                                   0.000     1.194
| (intra 'clb' routing)                                                     0.000     1.194
| (OPIN:1747505 side: (RIGHT,) (41,67,0)0))                                 0.000     1.194
| (CHANY:2710121 L4 length:4 (41,67,0)-> (41,64,0))                         0.119     1.313
| (CHANX:2499346 L4 length:4 (42,65,0)-> (45,65,0))                         0.119     1.432
| (CHANY:2714607 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.493
| (IPIN:1703521 side: (RIGHT,) (42,65,0)0))                                 0.101     1.593
| (intra 'bram' routing)                                                    0.000     1.593
DATA_OUT_B2[10]_1.WDATA_B1[14] (RS_TDP36K at (42,65))                       0.000     1.593
data arrival time                                                                     1.593

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'bram' routing)                                                    0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.241     1.020
data required time                                                                    1.020
-------------------------------------------------------------------------------------------
data required time                                                                   -1.020
data arrival time                                                                     1.593
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.573


#Path 70
Startpoint: dinB[0].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[0].D[0] (dffre at (44,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[0].inpad[0] (.input at (42,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1877725 side: (TOP,) (42,68,0)0))                                                       0.000     0.779
| (CHANX:2519590 L4 length:4 (42,68,0)-> (45,68,0))                                             0.119     0.898
| (CHANY:2723579 L4 length:3 (44,68,0)-> (44,66,0))                                             0.119     1.017
| (IPIN:1747846 side: (RIGHT,) (44,67,0)0))                                                     0.101     1.118
| (intra 'clb' routing)                                                                         0.210     1.328
$auto$memory_dff.cc:777:handle_rd_port_addr$51[0].D[0] (dffre at (44,67))                       0.000     1.328
data arrival time                                                                                         1.328

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[0].C[0] (dffre at (44,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.328
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.577


#Path 71
Startpoint: dinA[3].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[3].D[0] (dffre at (44,64) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinA[3].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1883510 side: (RIGHT,) (44,68,0)0))                                                     0.000     0.779
| (CHANY:2723651 L4 length:2 (44,68,0)-> (44,67,0))                                             0.119     0.898
| (CHANY:2723459 L4 length:4 (44,67,0)-> (44,64,0))                                             0.119     1.017
| (IPIN:1681545 side: (RIGHT,) (44,64,0)0))                                                     0.101     1.118
| (intra 'clb' routing)                                                                         0.210     1.328
$auto$memory_dff.cc:777:handle_rd_port_addr$60[3].D[0] (dffre at (44,64))                       0.000     1.328
data arrival time                                                                                         1.328

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[3].C[0] (dffre at (44,64))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.328
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.577


#Path 72
Startpoint: dinB[1].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[1].D[0] (dffre at (45,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[1].inpad[0] (.input at (45,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1886362 side: (TOP,) (45,68,0)0))                                                       0.000     0.779
| (CHANX:2519744 L1 length:1 (45,68,0)-> (45,68,0))                                             0.061     0.840
| (CHANY:2728127 L1 length:1 (45,68,0)-> (45,68,0))                                             0.061     0.901
| (CHANX:2512843 L4 length:4 (45,67,0)-> (42,67,0))                                             0.119     1.020
| (IPIN:1747983 side: (TOP,) (45,67,0)0))                                                       0.101     1.121
| (intra 'clb' routing)                                                                         0.210     1.331
$auto$memory_dff.cc:777:handle_rd_port_addr$51[1].D[0] (dffre at (45,67))                       0.000     1.331
data arrival time                                                                                         1.331

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[1].C[0] (dffre at (45,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.331
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.580


#Path 73
Startpoint: dinB[12].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[12].D[0] (dffre at (43,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[12].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880585 side: (TOP,) (43,68,0)0))                                                        0.000     0.779
| (CHANX:2519614 L1 length:1 (43,68,0)-> (43,68,0))                                              0.061     0.840
| (CHANY:2719229 L1 length:1 (43,68,0)-> (43,68,0))                                              0.061     0.901
| (CHANX:2512717 L4 length:4 (43,67,0)-> (40,67,0))                                              0.119     1.020
| (IPIN:1747677 side: (TOP,) (43,67,0)0))                                                        0.101     1.121
| (intra 'clb' routing)                                                                          0.210     1.331
$auto$memory_dff.cc:777:handle_rd_port_addr$51[12].D[0] (dffre at (43,67))                       0.000     1.331
data arrival time                                                                                          1.331

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[12].C[0] (dffre at (43,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.331
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.580


#Path 74
Startpoint: dinA[17].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[17].inpad[0] (.input at (43,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1880624 side: (RIGHT,) (43,68,0)0))                                0.000     0.779
| (CHANY:2719077 L4 length:4 (43,68,0)-> (43,65,0))                        0.119     0.898
| (CHANX:2492613 L1 length:1 (43,64,0)-> (43,64,0))                        0.061     0.959
| (IPIN:1681367 side: (TOP,) (43,64,0)0))                                  0.101     1.060
| (intra 'clb' routing)                                                    0.066     1.126
WDATA_A2[1]_1.in[0] (.names at (43,64))                                    0.000     1.126
| (primitive '.names' combinational delay)                                 0.101     1.227
WDATA_A2[1]_1.out[0] (.names at (43,64))                                   0.000     1.227
| (intra 'clb' routing)                                                    0.000     1.227
| (OPIN:1681354 side: (RIGHT,) (43,64,0)0))                                0.000     1.227
| (CHANY:2718984 L1 length:1 (43,64,0)-> (43,64,0))                        0.061     1.288
| (CHANX:2492619 L1 length:1 (43,64,0)-> (43,64,0))                        0.061     1.349
| (CHANY:2714600 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.410
| (IPIN:1703518 side: (RIGHT,) (42,65,0)0))                                0.101     1.511
| (intra 'bram' routing)                                                   0.000     1.511
DATA_OUT_B2[10]_1.WDATA_A2[1] (RS_TDP36K at (42,65))                       0.000     1.511
data arrival time                                                                    1.511

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.144     0.924
data required time                                                                   0.924
------------------------------------------------------------------------------------------
data required time                                                                  -0.924
data arrival time                                                                    1.511
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.587


#Path 75
Startpoint: dinB[4].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[4].D[0] (dffre at (40,65) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[4].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1871957 side: (TOP,) (40,68,0)0))                                                       0.000     0.779
| (CHANX:2519415 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.840
| (CHANY:2701363 L4 length:3 (39,68,0)-> (39,66,0))                                             0.119     0.959
| (CHANX:2499156 L1 length:1 (40,65,0)-> (40,65,0))                                             0.061     1.020
| (IPIN:1702696 side: (TOP,) (40,65,0)0))                                                       0.101     1.121
| (intra 'clb' routing)                                                                         0.221     1.341
$auto$memory_dff.cc:777:handle_rd_port_addr$51[4].D[0] (dffre at (40,65))                       0.000     1.341
data arrival time                                                                                         1.341

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[4].C[0] (dffre at (40,65))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.341
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.591


#Path 76
Startpoint: dinB[8].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[8].D[0] (dffre at (40,67) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[8].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1871935 side: (TOP,) (40,68,0)0))                                                       0.000     0.779
| (CHANX:2519434 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.840
| (CHANY:2705897 L1 length:1 (40,68,0)-> (40,68,0))                                             0.061     0.901
| (CHANX:2512513 L4 length:4 (40,67,0)-> (37,67,0))                                             0.119     1.020
| (IPIN:1747359 side: (TOP,) (40,67,0)0))                                                       0.101     1.121
| (intra 'clb' routing)                                                                         0.221     1.341
$auto$memory_dff.cc:777:handle_rd_port_addr$51[8].D[0] (dffre at (40,67))                       0.000     1.341
data arrival time                                                                                         1.341

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[8].C[0] (dffre at (40,67))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.341
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.591


#Path 77
Startpoint: weB.inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:775:handle_rd_port_addr$49.D[0] (dffre at (44,67) clocked by clk)
Path Type : hold

Point                                                                                         Incr      Path
------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
input external delay                                                                         0.000     0.000
weB.inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (OPIN:1877735 side: (TOP,) (42,68,0)0))                                                    0.000     0.779
| (CHANX:2519578 L4 length:4 (42,68,0)-> (45,68,0))                                          0.119     0.898
| (CHANY:2723691 L1 length:1 (44,68,0)-> (44,68,0))                                          0.061     0.959
| (CHANX:2512767 L4 length:4 (44,67,0)-> (41,67,0))                                          0.119     1.078
| (IPIN:1747824 side: (TOP,) (44,67,0)0))                                                    0.101     1.179
| (intra 'clb' routing)                                                                      0.165     1.344
$auto$memory_dff.cc:775:handle_rd_port_addr$49.D[0] (dffre at (44,67))                       0.000     1.344
data arrival time                                                                                      1.344

clock clk (rise edge)                                                                        0.000     0.000
clock source latency                                                                         0.000     0.000
clk.inpad[0] (.input at (1,2))                                                               0.000     0.000
| (intra 'io' routing)                                                                       0.779     0.779
| (inter-block routing:global net)                                                           0.000     0.779
| (intra 'clb' routing)                                                                      0.000     0.779
$auto$memory_dff.cc:775:handle_rd_port_addr$49.C[0] (dffre at (44,67))                       0.000     0.779
clock uncertainty                                                                            0.000     0.779
cell hold time                                                                              -0.028     0.751
data required time                                                                                     0.751
------------------------------------------------------------------------------------------------------------
data required time                                                                                    -0.751
data arrival time                                                                                      1.344
------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                            0.593


#Path 78
Startpoint: dinB[16].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[16].D[0] (dffre at (40,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[16].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1871965 side: (TOP,) (40,68,0)0))                                                        0.000     0.779
| (CHANX:2519431 L1 length:1 (40,68,0)-> (40,68,0))                                              0.061     0.840
| (CHANY:2701359 L4 length:3 (39,68,0)-> (39,66,0))                                              0.119     0.959
| (CHANX:2499216 L4 length:4 (40,65,0)-> (43,65,0))                                              0.119     1.078
| (IPIN:1702712 side: (TOP,) (40,65,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.165     1.344
$auto$memory_dff.cc:777:handle_rd_port_addr$51[16].D[0] (dffre at (40,65))                       0.000     1.344
data arrival time                                                                                          1.344

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[16].C[0] (dffre at (40,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.344
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.593


#Path 79
Startpoint: dinB[23].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[23].D[0] (dffre at (40,66) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[23].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1871939 side: (TOP,) (40,68,0)0))                                                        0.000     0.779
| (CHANX:2519458 L4 length:4 (40,68,0)-> (43,68,0))                                              0.119     0.898
| (CHANY:2705783 L4 length:3 (40,68,0)-> (40,66,0))                                              0.119     1.017
| (CHANX:2505919 L1 length:1 (40,66,0)-> (40,66,0))                                              0.061     1.078
| (IPIN:1728634 side: (TOP,) (40,66,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.165     1.344
$auto$memory_dff.cc:777:handle_rd_port_addr$51[23].D[0] (dffre at (40,66))                       0.000     1.344
data arrival time                                                                                          1.344

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[23].C[0] (dffre at (40,66))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.344
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.593


#Path 80
Startpoint: dinB[2].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[2].D[0] (dffre at (40,66) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinB[2].inpad[0] (.input at (40,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1871964 side: (TOP,) (40,68,0)0))                                                       0.000     0.779
| (CHANX:2519269 L4 length:4 (40,68,0)-> (37,68,0))                                             0.119     0.898
| (CHANY:2701273 L4 length:4 (39,68,0)-> (39,65,0))                                             0.119     1.017
| (CHANX:2505922 L1 length:1 (40,66,0)-> (40,66,0))                                             0.061     1.078
| (IPIN:1728636 side: (TOP,) (40,66,0)0))                                                       0.101     1.179
| (intra 'clb' routing)                                                                         0.165     1.344
$auto$memory_dff.cc:777:handle_rd_port_addr$51[2].D[0] (dffre at (40,66))                       0.000     1.344
data arrival time                                                                                         1.344

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[2].C[0] (dffre at (40,66))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.344
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.593


#Path 81
Startpoint: dinA[26].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[26].D[0] (dffre at (44,66) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[26].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883488 side: (TOP,) (44,68,0)0))                                                        0.000     0.779
| (CHANX:2519693 L1 length:1 (44,68,0)-> (44,68,0))                                              0.061     0.840
| (CHANY:2719213 L4 length:2 (43,68,0)-> (43,67,0))                                              0.119     0.959
| (CHANX:2506222 L4 length:4 (44,66,0)-> (47,66,0))                                              0.119     1.078
| (IPIN:1729070 side: (TOP,) (44,66,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$60[26].D[0] (dffre at (44,66))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[26].C[0] (dffre at (44,66))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 82
Startpoint: dinB[15].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[15].D[0] (dffre at (41,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[15].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1874839 side: (TOP,) (41,68,0)0))                                                        0.000     0.779
| (CHANX:2519483 L1 length:1 (41,68,0)-> (41,68,0))                                              0.061     0.840
| (CHANY:2705937 L4 length:1 (40,68,0)-> (40,68,0))                                              0.119     0.959
| (CHANX:2512786 L4 length:4 (41,67,0)-> (44,67,0))                                              0.119     1.078
| (IPIN:1747514 side: (TOP,) (41,67,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$51[15].D[0] (dffre at (41,67))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[15].C[0] (dffre at (41,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 83
Startpoint: dinA[14].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[14].D[0] (dffre at (45,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[14].inpad[0] (.input at (45,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1886377 side: (TOP,) (45,68,0)0))                                                        0.000     0.779
| (CHANX:2519743 L1 length:1 (45,68,0)-> (45,68,0))                                              0.061     0.840
| (CHANY:2723601 L4 length:3 (44,68,0)-> (44,66,0))                                              0.119     0.959
| (CHANX:2499538 L4 length:4 (45,65,0)-> (48,65,0))                                              0.119     1.078
| (IPIN:1704185 side: (TOP,) (45,65,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$60[14].D[0] (dffre at (45,65))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[14].C[0] (dffre at (45,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 84
Startpoint: dinA[23].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[23].D[0] (dffre at (41,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[23].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1874809 side: (TOP,) (41,68,0)0))                                                        0.000     0.779
| (CHANX:2519487 L1 length:1 (41,68,0)-> (41,68,0))                                              0.061     0.840
| (CHANY:2705809 L4 length:3 (40,68,0)-> (40,66,0))                                              0.119     0.959
| (CHANX:2499282 L4 length:4 (41,65,0)-> (44,65,0))                                              0.119     1.078
| (IPIN:1702851 side: (TOP,) (41,65,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$60[23].D[0] (dffre at (41,65))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[23].C[0] (dffre at (41,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 85
Startpoint: dinB[11].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[11].D[0] (dffre at (43,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[11].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880570 side: (TOP,) (43,68,0)0))                                                        0.000     0.779
| (CHANX:2519457 L4 length:4 (43,68,0)-> (40,68,0))                                              0.119     0.898
| (CHANY:2714741 L4 length:2 (42,68,0)-> (42,67,0))                                              0.119     1.017
| (CHANX:2512856 L1 length:1 (43,67,0)-> (43,67,0))                                              0.061     1.078
| (IPIN:1747663 side: (TOP,) (43,67,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$51[11].D[0] (dffre at (43,67))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[11].C[0] (dffre at (43,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 86
Startpoint: dinB[29].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[29].D[0] (dffre at (44,67) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[29].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880610 side: (TOP,) (43,68,0)0))                                                        0.000     0.779
| (CHANX:2519648 L4 length:4 (43,68,0)-> (46,68,0))                                              0.119     0.898
| (CHANY:2719189 L4 length:2 (43,68,0)-> (43,67,0))                                              0.119     1.017
| (CHANX:2512920 L1 length:1 (44,67,0)-> (44,67,0))                                              0.061     1.078
| (IPIN:1747814 side: (TOP,) (44,67,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.167     1.346
$auto$memory_dff.cc:777:handle_rd_port_addr$51[29].D[0] (dffre at (44,67))                       0.000     1.346
data arrival time                                                                                          1.346

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[29].C[0] (dffre at (44,67))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.346
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.595


#Path 87
Startpoint: dinB[8].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[8].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1871935 side: (TOP,) (40,68,0)0))                                  0.000     0.779
| (CHANX:2519434 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.840
| (CHANY:2705897 L1 length:1 (40,68,0)-> (40,68,0))                        0.061     0.901
| (CHANX:2512513 L4 length:4 (40,67,0)-> (37,67,0))                        0.119     1.020
| (IPIN:1747359 side: (TOP,) (40,67,0)0))                                  0.101     1.121
| (intra 'clb' routing)                                                    0.066     1.187
WDATA_B1[8]_1.in[0] (.names at (40,67))                                    0.000     1.187
| (primitive '.names' combinational delay)                                 0.154     1.341
WDATA_B1[8]_1.out[0] (.names at (40,67))                                   0.000     1.341
| (intra 'clb' routing)                                                    0.000     1.341
| (OPIN:1747354 side: (RIGHT,) (40,67,0)0))                                0.000     1.341
| (CHANY:2705832 L1 length:1 (40,67,0)-> (40,67,0))                        0.061     1.402
| (CHANX:2512764 L4 length:4 (41,67,0)-> (44,67,0))                        0.119     1.521
| (IPIN:1703682 side: (TOP,) (42,67,0)0))                                  0.101     1.622
| (intra 'bram' routing)                                                   0.000     1.622
DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (42,65))                       0.000     1.622
data arrival time                                                                    1.622

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.241     1.020
data required time                                                                   1.020
------------------------------------------------------------------------------------------
data required time                                                                  -1.020
data arrival time                                                                    1.622
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.602


#Path 88
Startpoint: dinB[15].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[15].inpad[0] (.input at (41,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:1874839 side: (TOP,) (41,68,0)0))                                   0.000     0.779
| (CHANX:2519483 L1 length:1 (41,68,0)-> (41,68,0))                         0.061     0.840
| (CHANY:2705937 L4 length:1 (40,68,0)-> (40,68,0))                         0.119     0.959
| (CHANX:2512786 L4 length:4 (41,67,0)-> (44,67,0))                         0.119     1.078
| (IPIN:1747514 side: (TOP,) (41,67,0)0))                                   0.101     1.179
| (intra 'clb' routing)                                                     0.066     1.245
WDATA_B1[15]_1.in[0] (.names at (41,67))                                    0.000     1.245
| (primitive '.names' combinational delay)                                  0.101     1.346
WDATA_B1[15]_1.out[0] (.names at (41,67))                                   0.000     1.346
| (intra 'clb' routing)                                                     0.000     1.346
| (OPIN:1747499 side: (RIGHT,) (41,67,0)0))                                 0.000     1.346
| (CHANY:2710125 L4 length:4 (41,67,0)-> (41,64,0))                         0.119     1.465
| (CHANX:2499294 L1 length:1 (42,65,0)-> (42,65,0))                         0.061     1.526
| (IPIN:1703502 side: (TOP,) (42,65,0)0))                                   0.101     1.627
| (intra 'bram' routing)                                                    0.000     1.627
DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (42,65))                       0.000     1.627
data arrival time                                                                     1.627

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'bram' routing)                                                    0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.241     1.020
data required time                                                                    1.020
-------------------------------------------------------------------------------------------
data required time                                                                   -1.020
data arrival time                                                                     1.627
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.607


#Path 89
Startpoint: dinB[10].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[10].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:1880591 side: (TOP,) (43,68,0)0))                                   0.000     0.779
| (CHANX:2519627 L1 length:1 (43,68,0)-> (43,68,0))                         0.061     0.840
| (CHANY:2714829 L4 length:1 (42,68,0)-> (42,68,0))                         0.119     0.959
| (CHANX:2512910 L4 length:4 (43,67,0)-> (46,67,0))                         0.119     1.078
| (IPIN:1747665 side: (TOP,) (43,67,0)0))                                   0.101     1.179
| (intra 'clb' routing)                                                     0.066     1.245
WDATA_B1[10]_1.in[0] (.names at (43,67))                                    0.000     1.245
| (primitive '.names' combinational delay)                                  0.065     1.310
WDATA_B1[10]_1.out[0] (.names at (43,67))                                   0.000     1.310
| (intra 'clb' routing)                                                     0.000     1.310
| (OPIN:1747647 side: (RIGHT,) (43,67,0)0))                                 0.000     1.310
| (CHANY:2719158 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.371
| (CHANX:2512857 L1 length:1 (43,67,0)-> (43,67,0))                         0.061     1.432
| (CHANY:2714573 L4 length:4 (42,67,0)-> (42,64,0))                         0.119     1.551
| (IPIN:1703790 side: (RIGHT,) (42,67,0)0))                                 0.101     1.651
| (intra 'bram' routing)                                                    0.000     1.651
DATA_OUT_B2[10]_1.WDATA_B1[10] (RS_TDP36K at (42,65))                       0.000     1.651
data arrival time                                                                     1.651

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'bram' routing)                                                    0.000     0.779
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.241     1.020
data required time                                                                    1.020
-------------------------------------------------------------------------------------------
data required time                                                                   -1.020
data arrival time                                                                     1.651
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.631


#Path 90
Startpoint: dinA[12].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[12].D[0] (dffre at (44,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[12].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883501 side: (TOP,) (44,68,0)0))                                                        0.000     0.779
| (CHANX:2519687 L1 length:1 (44,68,0)-> (44,68,0))                                              0.061     0.840
| (CHANY:2719151 L4 length:3 (43,68,0)-> (43,66,0))                                              0.119     0.959
| (CHANX:2499472 L4 length:4 (44,65,0)-> (47,65,0))                                              0.119     1.078
| (IPIN:1704046 side: (TOP,) (44,65,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.210     1.389
$auto$memory_dff.cc:777:handle_rd_port_addr$60[12].D[0] (dffre at (44,65))                       0.000     1.389
data arrival time                                                                                          1.389

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[12].C[0] (dffre at (44,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.389
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.638


#Path 91
Startpoint: dinA[18].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[18].D[0] (dffre at (43,64) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[18].inpad[0] (.input at (43,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1880602 side: (TOP,) (43,68,0)0))                                                        0.000     0.779
| (CHANX:2519617 L1 length:1 (43,68,0)-> (43,68,0))                                              0.061     0.840
| (CHANY:2714641 L4 length:4 (42,68,0)-> (42,65,0))                                              0.119     0.959
| (CHANX:2492658 L4 length:4 (43,64,0)-> (46,64,0))                                              0.119     1.078
| (IPIN:1681371 side: (TOP,) (43,64,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.210     1.389
$auto$memory_dff.cc:777:handle_rd_port_addr$60[18].D[0] (dffre at (43,64))                       0.000     1.389
data arrival time                                                                                          1.389

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[18].C[0] (dffre at (43,64))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.389
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.638


#Path 92
Startpoint: dinA[6].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[6].D[0] (dffre at (44,65) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinA[6].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1883446 side: (TOP,) (44,68,0)0))                                                       0.000     0.779
| (CHANX:2519673 L1 length:1 (44,68,0)-> (44,68,0))                                             0.061     0.840
| (CHANY:2719091 L4 length:4 (43,68,0)-> (43,65,0))                                             0.119     0.959
| (CHANX:2492660 L1 length:1 (44,64,0)-> (44,64,0))                                             0.061     1.020
| (CHANY:2723476 L1 length:1 (44,65,0)-> (44,65,0))                                             0.061     1.081
| (IPIN:1704058 side: (RIGHT,) (44,65,0)0))                                                     0.101     1.182
| (intra 'clb' routing)                                                                         0.210     1.392
$auto$memory_dff.cc:777:handle_rd_port_addr$60[6].D[0] (dffre at (44,65))                      -0.000     1.392
data arrival time                                                                                         1.392

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[6].C[0] (dffre at (44,65))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.392
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.641


#Path 93
Startpoint: dinA[1].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[1].D[0] (dffre at (44,66) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinA[1].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1883481 side: (TOP,) (44,68,0)0))                                                       0.000     0.779
| (CHANX:2519679 L1 length:1 (44,68,0)-> (44,68,0))                                             0.061     0.840
| (CHANY:2719153 L4 length:3 (43,68,0)-> (43,66,0))                                             0.119     0.959
| (CHANX:2506188 L1 length:1 (44,66,0)-> (44,66,0))                                             0.061     1.020
| (CHANY:2723563 L1 length:1 (44,66,0)-> (44,66,0))                                             0.061     1.081
| (IPIN:1729105 side: (RIGHT,) (44,66,0)0))                                                     0.101     1.182
| (intra 'clb' routing)                                                                         0.210     1.392
$auto$memory_dff.cc:777:handle_rd_port_addr$60[1].D[0] (dffre at (44,66))                      -0.000     1.392
data arrival time                                                                                         1.392

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[1].C[0] (dffre at (44,66))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.392
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.641


#Path 94
Startpoint: dinA[2].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[2].D[0] (dffre at (41,65) clocked by clk)
Path Type : hold

Point                                                                                            Incr      Path
---------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
input external delay                                                                            0.000     0.000
dinA[2].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (OPIN:1874834 side: (TOP,) (41,68,0)0))                                                       0.000     0.779
| (CHANX:2519505 L1 length:1 (41,68,0)-> (41,68,0))                                             0.061     0.840
| (CHANY:2705741 L4 length:4 (40,68,0)-> (40,65,0))                                             0.119     0.959
| (CHANX:2499232 L1 length:1 (41,65,0)-> (41,65,0))                                             0.061     1.020
| (CHANY:2710143 L1 length:1 (41,65,0)-> (41,65,0))                                             0.061     1.081
| (IPIN:1702880 side: (RIGHT,) (41,65,0)0))                                                     0.101     1.182
| (intra 'clb' routing)                                                                         0.210     1.392
$auto$memory_dff.cc:777:handle_rd_port_addr$60[2].D[0] (dffre at (41,65))                      -0.000     1.392
data arrival time                                                                                         1.392

clock clk (rise edge)                                                                           0.000     0.000
clock source latency                                                                            0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                  0.000     0.000
| (intra 'io' routing)                                                                          0.779     0.779
| (inter-block routing:global net)                                                              0.000     0.779
| (intra 'clb' routing)                                                                         0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[2].C[0] (dffre at (41,65))                       0.000     0.779
clock uncertainty                                                                               0.000     0.779
cell hold time                                                                                 -0.028     0.751
data required time                                                                                        0.751
---------------------------------------------------------------------------------------------------------------
data required time                                                                                       -0.751
data arrival time                                                                                         1.392
---------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                               0.641


#Path 95
Startpoint: dinA[19].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[3] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[19].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1883508 side: (RIGHT,) (44,68,0)0))                                0.000     0.779
| (CHANY:2723523 L4 length:4 (44,68,0)-> (44,65,0))                        0.119     0.898
| (CHANX:2492679 L1 length:1 (44,64,0)-> (44,64,0))                        0.061     0.959
| (IPIN:1681519 side: (TOP,) (44,64,0)0))                                  0.101     1.060
| (intra 'clb' routing)                                                    0.066     1.126
WDATA_A2[3]_1.in[0] (.names at (44,64))                                    0.000     1.126
| (primitive '.names' combinational delay)                                 0.101     1.227
WDATA_A2[3]_1.out[0] (.names at (44,64))                                   0.000     1.227
| (intra 'clb' routing)                                                    0.000     1.227
| (OPIN:1681495 side: (RIGHT,) (44,64,0)0))                                0.000     1.227
| (CHANY:2723460 L4 length:4 (44,64,0)-> (44,67,0))                        0.119     1.346
| (CHANX:2499271 L4 length:4 (44,65,0)-> (41,65,0))                        0.119     1.465
| (IPIN:1703503 side: (TOP,) (42,65,0)0))                                  0.101     1.566
| (intra 'bram' routing)                                                   0.000     1.566
DATA_OUT_B2[10]_1.WDATA_A2[3] (RS_TDP36K at (42,65))                       0.000     1.566
data arrival time                                                                    1.566

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.144     0.924
data required time                                                                   0.924
------------------------------------------------------------------------------------------
data required time                                                                  -0.924
data arrival time                                                                    1.566
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.642


#Path 96
Startpoint: dinB[18].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[18].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (OPIN:1871985 side: (RIGHT,) (40,68,0)0))                                0.000     0.779
| (CHANY:2705801 L4 length:3 (40,68,0)-> (40,66,0))                        0.119     0.898
| (CHANX:2499169 L1 length:1 (40,65,0)-> (40,65,0))                        0.061     0.959
| (IPIN:1702702 side: (TOP,) (40,65,0)0))                                  0.101     1.060
| (intra 'clb' routing)                                                    0.066     1.126
WDATA_B2[2]_1.in[0] (.names at (40,65))                                    0.000     1.126
| (primitive '.names' combinational delay)                                 0.065     1.191
WDATA_B2[2]_1.out[0] (.names at (40,65))                                   0.000     1.191
| (intra 'clb' routing)                                                    0.000     1.191
| (OPIN:1702687 side: (RIGHT,) (40,65,0)0))                                0.000     1.191
| (CHANY:2705728 L4 length:4 (40,65,0)-> (40,68,0))                        0.119     1.310
| (CHANX:2499256 L4 length:4 (41,65,0)-> (44,65,0))                        0.119     1.429
| (CHANY:2714595 L1 length:1 (42,65,0)-> (42,65,0))                        0.061     1.490
| (IPIN:1703531 side: (RIGHT,) (42,65,0)0))                                0.101     1.590
| (intra 'bram' routing)                                                   0.000     1.590
DATA_OUT_B2[10]_1.WDATA_B2[2] (RS_TDP36K at (42,65))                       0.000     1.590
data arrival time                                                                    1.590

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.779     0.779
| (inter-block routing:global net)                                         0.000     0.779
| (intra 'bram' routing)                                                   0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.779
clock uncertainty                                                          0.000     0.779
cell hold time                                                             0.168     0.947
data required time                                                                   0.947
------------------------------------------------------------------------------------------
data required time                                                                  -0.947
data arrival time                                                                    1.590
------------------------------------------------------------------------------------------
slack (MET)                                                                          0.643


#Path 97
Startpoint: dinB[26].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (42,65) clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[26].inpad[0] (.input at (45,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (OPIN:1886392 side: (RIGHT,) (45,68,0)0))                                 0.000     0.779
| (CHANY:2727985 L4 length:4 (45,68,0)-> (45,65,0))                         0.119     0.898
| (CHANX:2513001 L1 length:1 (45,67,0)-> (45,67,0))                         0.061     0.959
| (IPIN:1747973 side: (TOP,) (45,67,0)0))                                   0.101     1.060
| (intra 'clb' routing)                                                     0.066     1.126
WDATA_B2[10]_1.in[0] (.names at (45,67))                                    0.000     1.126
| (primitive '.names' combinational delay)                                  0.065     1.191
WDATA_B2[10]_1.out[0] (.names at (45,67))                                   0.000     1.191
| (intra 'clb' routing)                                                     0.000     1.191
| (OPIN:1747952 side: (RIGHT,) (45,67,0)0))                                 0.000     1.191
| (CHANY:2728061 L1 length:1 (45,67,0)-> (45,67,0))                         0.061     1.252
| (CHANX:2506093 L4 length:4 (45,66,0)-> (42,66,0))                         0.119     1.371
| (CHANY:2714720 L1 length:1 (42,67,0)-> (42,67,0))                         0.061     1.432
| (CHANX:2512803 L1 length:1 (42,67,0)-> (42,67,0))                         0.061     1.493
| (IPIN:1703680 side: (TOP,) (42,67,0)0))                                   0.101     1.593
| (intra 'bram' routing)                                                    0.000     1.593
DATA_OUT_B2[10]_1.WDATA_B2[10] (RS_TDP36K at (42,65))                      -0.000     1.593
data arrival time                                                                     1.593

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.779     0.779
| (inter-block routing:global net)                                          0.000     0.779
| (intra 'bram' routing)                                                    0.000     0.779
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                          0.000     0.779
clock uncertainty                                                           0.000     0.779
cell hold time                                                              0.168     0.947
data required time                                                                    0.947
-------------------------------------------------------------------------------------------
data required time                                                                   -0.947
data arrival time                                                                     1.593
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.646


#Path 98
Startpoint: dinB[22].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$51[22].D[0] (dffre at (40,66) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinB[22].inpad[0] (.input at (41,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1874805 side: (TOP,) (41,68,0)0))                                                        0.000     0.779
| (CHANX:2519335 L4 length:4 (41,68,0)-> (38,68,0))                                              0.119     0.898
| (CHANY:2701275 L4 length:4 (39,68,0)-> (39,65,0))                                              0.119     1.017
| (CHANX:2505928 L1 length:1 (40,66,0)-> (40,66,0))                                              0.061     1.078
| (IPIN:1728623 side: (TOP,) (40,66,0)0))                                                        0.101     1.179
| (intra 'clb' routing)                                                                          0.221     1.399
$auto$memory_dff.cc:777:handle_rd_port_addr$51[22].D[0] (dffre at (40,66))                       0.000     1.399
data arrival time                                                                                          1.399

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$51[22].C[0] (dffre at (40,66))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.399
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.648


#Path 99
Startpoint: dinA[11].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[11].D[0] (dffre at (44,65) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[11].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883496 side: (TOP,) (44,68,0)0))                                                        0.000     0.779
| (CHANX:2519533 L4 length:4 (44,68,0)-> (41,68,0))                                              0.119     0.898
| (CHANY:2719071 L4 length:4 (43,68,0)-> (43,65,0))                                              0.119     1.017
| (CHANX:2499446 L4 length:4 (44,65,0)-> (47,65,0))                                              0.119     1.136
| (IPIN:1704034 side: (TOP,) (44,65,0)0))                                                        0.101     1.237
| (intra 'clb' routing)                                                                          0.167     1.404
$auto$memory_dff.cc:777:handle_rd_port_addr$60[11].D[0] (dffre at (44,65))                       0.000     1.404
data arrival time                                                                                          1.404

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[11].C[0] (dffre at (44,65))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.404
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.653


#Path 100
Startpoint: dinA[20].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : $auto$memory_dff.cc:777:handle_rd_port_addr$60[20].D[0] (dffre at (44,64) clocked by clk)
Path Type : hold

Point                                                                                             Incr      Path
----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
input external delay                                                                             0.000     0.000
dinA[20].inpad[0] (.input at (44,68))                                                            0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (OPIN:1883511 side: (RIGHT,) (44,68,0)0))                                                      0.000     0.779
| (CHANY:2723711 L4 length:1 (44,68,0)-> (44,68,0))                                              0.119     0.898
| (CHANX:2512939 L1 length:1 (44,67,0)-> (44,67,0))                                              0.061     0.959
| (CHANY:2719003 L4 length:4 (43,67,0)-> (43,64,0))                                              0.119     1.078
| (CHANX:2492682 L1 length:1 (44,64,0)-> (44,64,0))                                              0.061     1.139
| (IPIN:1681521 side: (TOP,) (44,64,0)0))                                                        0.101     1.240
| (intra 'clb' routing)                                                                          0.167     1.407
$auto$memory_dff.cc:777:handle_rd_port_addr$60[20].D[0] (dffre at (44,64))                       0.000     1.407
data arrival time                                                                                          1.407

clock clk (rise edge)                                                                            0.000     0.000
clock source latency                                                                             0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                   0.000     0.000
| (intra 'io' routing)                                                                           0.779     0.779
| (inter-block routing:global net)                                                               0.000     0.779
| (intra 'clb' routing)                                                                          0.000     0.779
$auto$memory_dff.cc:777:handle_rd_port_addr$60[20].C[0] (dffre at (44,64))                       0.000     0.779
clock uncertainty                                                                                0.000     0.779
cell hold time                                                                                  -0.028     0.751
data required time                                                                                         0.751
----------------------------------------------------------------------------------------------------------------
data required time                                                                                        -0.751
data arrival time                                                                                          1.407
----------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                0.656


#End of timing report
