# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do {D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/sim_reg/sim_reg.mdo}
# Loading project sim_reg
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:53:01 on May 27,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr" -work work D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_N.v 
# -- Compiling module reg_siso
# 
# Top level modules:
# 	reg_siso
# End time: 21:53:01 on May 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:53:01 on May 27,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr" -work work D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v 
# -- Compiling module reg_siso_tb
# 
# Top level modules:
# 	reg_siso_tb
# End time: 21:53:01 on May 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Lattice OEM Edition-64 vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 21:53:01 on May 27,2025
# vlog -reportprogress 300 "+incdir+D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr" -work work D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_M.v 
# -- Compiling module reg_siso_M
# 
# Top level modules:
# 	reg_siso_M
# End time: 21:53:01 on May 27,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -L work -L pmi_work -L ovi_ecp5u reg_siso_tb 
# Start time: 21:53:01 on May 27,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.reg_siso_tb(fast)
# Loading work.reg_siso(fast)
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v(50)
#    Time: 90 ns  Iteration: 0  Instance: /reg_siso_tb
# Break in Module reg_siso_tb at D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v line 50
# Causality operation skipped due to absence of debug database file
add wave -position end  sim:/reg_siso_tb/uut/D_reg
add wave -position end  sim:/reg_siso_tb/uut2/D_reg
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.reg_siso_tb(fast)
# Loading work.reg_siso(fast)
run
run
# ** Note: $stop    : D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v(50)
#    Time: 90 ns  Iteration: 0  Instance: /reg_siso_tb
# Break in Module reg_siso_tb at D:/RTL_FPGA/SD2/VERILOG/aula5-reg_lr/reg_siso_tf.v line 50
# End time: 21:54:57 on May 27,2025, Elapsed time: 0:01:56
# Errors: 0, Warnings: 2
