// Seed: 3414760235
module module_0 (
    output wire id_0,
    output wire id_1
);
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    output supply1 id_2,
    output wor id_3
    , id_26,
    input supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    input wor id_9,
    input tri0 id_10
    , id_27,
    output uwire id_11,
    input tri id_12,
    output wor id_13,
    input wand id_14,
    input wor id_15,
    input uwire id_16,
    output wor id_17,
    input tri0 id_18,
    input wire id_19,
    input wire id_20,
    input wire id_21,
    input wire id_22,
    output tri0 id_23,
    output supply0 id_24
);
  assign id_2  = 1;
  assign id_3  = id_8;
  assign id_24 = 1;
  module_0 modCall_1 (
      id_17,
      id_11
  );
endmodule
