
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/opt/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.45.1.el7.x86_64) on Sat Sep 23 22:22:47 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/DW_conv'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_DW_conv 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb DW_conv_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'DW_conv_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top DW_conv 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 25 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../DW_conv_test.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Generating csim.exe
1
3072
768
6 8 8 8
26 38 38 38
50 74 74 74
74 110 110 110
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.34 seconds. CPU system time: 0.51 seconds. Elapsed time: 2.31 seconds; current allocated memory: -937.109 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] Analyzing design file 'DW_conv.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.54 seconds. CPU system time: 0.56 seconds. Elapsed time: 5.25 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 7 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DW_conv.cpp:14:19)
INFO: [HLS 214-115] Multiple burst reads of length 6 and bit width 32 has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DW_conv.cpp:22:23)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.27 seconds. CPU system time: 0.52 seconds. Elapsed time: 4.03 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 264.160 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 264.160 MB.
INFO: [XFORM 203-510] Pipelining loop 'In_Channel' (DW_conv.cpp:66) in function 'DW_conv' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'DW_conv' (DW_conv.cpp:5)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 328.160 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'Output_Channel' (DW_conv.cpp:49:21) in function 'DW_conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'Kernel_Col' (DW_conv.cpp:49:21) in function 'DW_conv' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'Kernel_Row' (DW_conv.cpp:49:21) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Column' (DW_conv.cpp:47:22) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (DW_conv.cpp:44:18) in function 'DW_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (DW_conv.cpp:41:14) in function 'DW_conv'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DW_conv' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'In_Channel'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', DW_conv.cpp:73)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', DW_conv.cpp:73)) in the first pipeline iteration (II = 2 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', DW_conv.cpp:73)) in the first pipeline iteration (II = 3 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', DW_conv.cpp:73)) in the first pipeline iteration (II = 4 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln73', DW_conv.cpp:73)) in the first pipeline iteration (II = 35 cycles).
Resolution: For help on HLS 200-878 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 36, Depth = 36, loop 'In_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.21 seconds; current allocated memory: 328.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 328.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv_Pipeline_In_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_62s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv_Pipeline_In_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/bias' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/shape_para' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/conv_para' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DW_conv/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DW_conv' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in_r', 'kernel', 'bias', 'shape_para', 'conv_para', 'out_r' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_128ns_160_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32s_64_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_64ns_96_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_96ns_128_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_31ns_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_62s_32s_62_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32s_32ns_32_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 328.160 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 328.160 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for DW_conv.
INFO: [VLOG 209-307] Generating Verilog RTL for DW_conv.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 54.79 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13.24 seconds. CPU system time: 1.24 seconds. Elapsed time: 15.83 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling DW_conv.cpp_pre.cpp.tb.cpp
   Compiling apatb_DW_conv.cpp
   Compiling DW_conv_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_DW_conv_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
1
3072
768
6 8 8 8
26 38 38 38
50 74 74 74
74 110 110 110
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2871.945 ; gain = 2.023 ; free physical = 148712 ; free virtual = 179070
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 22:23:36 2023...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_DW_conv_top glbl -Oenable_linking_all_libraries -prj DW_conv.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s DW_conv 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/ip/xil_defaultlib/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/ip/xil_defaultlib/DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_96ns_128_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_96ns_128_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_srem_32ns_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_srem_32ns_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module DW_conv_srem_32ns_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DW_conv_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_fadd_32ns_32ns_32_2_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_32s_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_32s_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_fmul_32ns_32ns_32_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_fmul_32ns_32ns_32_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_sdiv_32s_32ns_32_36_seq_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_sdiv_32s_32ns_32_36_seq_1_divseq
INFO: [VRFC 10-311] analyzing module DW_conv_sdiv_32s_32ns_32_36_seq_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_DW_conv_Pipeline_In_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_DW_conv_Pipeline_In_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_62s_31ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_62s_31ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_read
INFO: [VRFC 10-2458] undeclared symbol buf_data_nvalid, assumed default net type wire [/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_gmem0_m_axi.v:1652]
INFO: [VRFC 10-311] analyzing module DW_conv_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_62s_62s_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_62s_62s_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_64ns_96_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_64ns_96_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32s_32s_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32s_32s_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_62s_32s_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_62s_32s_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_srem_32ns_32ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_srem_32ns_32ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module DW_conv_srem_32ns_32ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_128ns_160_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_128ns_160_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv_mul_32ns_32s_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DW_conv_mul_32ns_32s_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_13.floating_point_v7_1_13_pkg
Compiling package floating_point_v7_1_13.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=48,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_13.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_13.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_13.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.DW_conv_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.DW_conv_fmul_32ns_32ns_32_2_max_...
Compiling module xil_defaultlib.DW_conv_mul_62s_62s_62_1_1(NUM_S...
Compiling module xil_defaultlib.DW_conv_srem_32ns_32ns_32_36_1_d...
Compiling module xil_defaultlib.DW_conv_srem_32ns_32ns_32_36_1(N...
Compiling module xil_defaultlib.DW_conv_DW_conv_Pipeline_In_Chan...
Compiling module xil_defaultlib.DW_conv_control_s_axi
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_fifo(DEPTH=5...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_fifo(DATA_BI...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_write(NUM_WR...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_buffer(DATA_...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_reg_slice(N=...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_read(NUM_REA...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi_throttle(ADD...
Compiling module xil_defaultlib.DW_conv_gmem0_m_axi(NUM_READ_OUT...
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu250-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_13.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_13.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=10,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_13.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_13.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_13.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_13.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_13.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_13.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13_viv [\floating_point_v7_1_13_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_13.floating_point_v7_1_13 [\floating_point_v7_1_13(c_xdevic...]
Compiling module xil_defaultlib.DW_conv_fadd_32ns_32ns_32_2_full...
Compiling module xil_defaultlib.DW_conv_fadd_32ns_32ns_32_2_full...
Compiling module xil_defaultlib.DW_conv_sdiv_32s_32ns_32_36_seq_...
Compiling module xil_defaultlib.DW_conv_sdiv_32s_32ns_32_36_seq_...
Compiling module xil_defaultlib.DW_conv_mul_32ns_32ns_64_1_1(NUM...
Compiling module xil_defaultlib.DW_conv_mul_32s_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.DW_conv_mul_32s_32s_62_1_1(NUM_S...
Compiling module xil_defaultlib.DW_conv_mul_32ns_64ns_96_1_1(NUM...
Compiling module xil_defaultlib.DW_conv_mul_32ns_96ns_128_1_1(NU...
Compiling module xil_defaultlib.DW_conv_mul_32ns_128ns_160_1_1(N...
Compiling module xil_defaultlib.DW_conv_mul_32ns_32s_64_1_1(NUM_...
Compiling module xil_defaultlib.DW_conv_mul_32ns_32s_62_1_1(NUM_...
Compiling module xil_defaultlib.DW_conv_mul_62s_32s_62_1_1(NUM_S...
Compiling module xil_defaultlib.DW_conv_mul_62s_31ns_62_1_1(NUM_...
Compiling module xil_defaultlib.DW_conv_srem_32ns_32ns_32_36_seq...
Compiling module xil_defaultlib.DW_conv_srem_32ns_32ns_32_36_seq...
Compiling module xil_defaultlib.DW_conv
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=133)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=39)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_DW_conv_top
Compiling module work.glbl
Built simulation snapshot DW_conv

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/DW_conv/xsim_script.tcl
# xsim {DW_conv} -autoloadwcfg -tclbatch {DW_conv.tcl}
Time resolution is 1 ps
source DW_conv.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "163000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 686187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1094187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1502087500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1910037500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2521437500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3132837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3744287500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4152237500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4763637500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5375037500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5986487500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6394437500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7005837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7617237500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8228837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8501187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8909187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9317187500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9725087500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10133037500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10744437500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11355837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11967287500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12375237500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12986637500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13598037500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14209487500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14617437500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15228837500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15840237500 ps  Iteration: 16  Process: /apatb_DW_conv_top/AESL_inst_DW_conv/fadd_32ns_32ns_32_2_full_dsp_1_U20/DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /opt/Xilinx/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [n/a] @ "16449288000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 16449437500 ps : File "/users/student/mr111/jhchen22/ViT_HLS/DW_conv/proj_DW_conv/solution1/sim/verilog/DW_conv.autotb.v" Line 509
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2808.188 ; gain = 0.000 ; free physical = 148805 ; free virtual = 179302
## quit
INFO: xsimkernel Simulation Memory Usage: 129352 KB (Peak: 177456 KB), Simulation CPU Usage: 17130 ms
INFO: [Common 17-206] Exiting xsim at Sat Sep 23 22:24:21 2023...
INFO: [COSIM 212-316] Starting C post checking ...
1
3072
768
6 8 8 8
26 38 38 38
50 74 74 74
74 110 110 110
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 81.11 seconds. CPU system time: 5.01 seconds. Elapsed time: 74.72 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2870.980 ; gain = 2.023 ; free physical = 148558 ; free virtual = 179057
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DW_conv_fadd_32ns_32ns_32_2_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DW_conv_fmul_32ns_32ns_32_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 22:24:41 2023...
INFO: [HLS 200-802] Generated output file proj_DW_conv/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.92 seconds. CPU system time: 1.47 seconds. Elapsed time: 19.44 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 118.47 seconds. Total CPU system time: 8.78 seconds. Total elapsed time: 114.57 seconds; peak allocated memory: 328.160 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sat Sep 23 22:24:41 2023...
