Fitter report for top
Wed Apr 26 21:26:05 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Bidir Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. PLL Summary
 18. PLL Usage
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Fitter RAM Summary
 26. Routing Usage Summary
 27. LAB Logic Elements
 28. LAB-wide Signals
 29. LAB Signals Sourced
 30. LAB Signals Sourced Out
 31. LAB Distinct Inputs
 32. I/O Rules Summary
 33. I/O Rules Details
 34. I/O Rules Matrix
 35. Fitter Device Options
 36. Operating Settings and Conditions
 37. Estimated Delay Added for Hold Timing Summary
 38. Estimated Delay Added for Hold Timing Details
 39. Fitter Messages
 40. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Wed Apr 26 21:26:05 2023       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Device                             ; EP4CE10F17C8                                ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 2,691 / 10,320 ( 26 % )                     ;
;     Total combinational functions  ; 2,464 / 10,320 ( 24 % )                     ;
;     Dedicated logic registers      ; 990 / 10,320 ( 10 % )                       ;
; Total registers                    ; 990                                         ;
; Total pins                         ; 85 / 180 ( 47 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 8,192 / 423,936 ( 2 % )                     ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                              ;
; Total PLLs                         ; 2 / 2 ( 100 % )                             ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                             ; Setting             ; Default Value                         ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                             ; EP4CE10F17C8        ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                            ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                              ; Off                 ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                  ; On                                    ;
; Enable compact report table                                        ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                    ; On                  ; On                                    ;
; Router Timing Optimization Level                                   ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                  ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                 ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                 ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                 ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                   ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                 ; Off                                   ;
; PCI I/O                                                            ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                 ; Off                                   ;
; Auto Packed Registers                                              ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                  ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                 ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                ; Auto                                  ;
; Auto Global Clock                                                  ; On                  ; On                                    ;
; Auto Global Register Control Signals                               ; On                  ; On                                    ;
; Synchronizer Identification                                        ; Auto                ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                  ; On                                    ;
; Optimize Design for Metastability                                  ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                 ; Off                                   ;
+--------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   3.5%      ;
;     Processor 3            ;   3.3%      ;
;     Processor 4            ;   3.2%      ;
;     Processor 5            ;   3.0%      ;
;     Processor 6            ;   2.9%      ;
;     Processor 7            ;   2.8%      ;
;     Processor 8            ;   2.7%      ;
;     Processors 9-10        ;   2.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 3678 ) ; 0.00 % ( 0 / 3678 )        ; 0.00 % ( 0 / 3678 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 3678 ) ; 0.00 % ( 0 / 3678 )        ; 0.00 % ( 0 / 3678 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 3673 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 5 )      ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/output_files/top.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,691 / 10,320 ( 26 % )  ;
;     -- Combinational with no register       ; 1701                     ;
;     -- Register only                        ; 227                      ;
;     -- Combinational with a register        ; 763                      ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 1427                     ;
;     -- 3 input functions                    ; 438                      ;
;     -- <=2 input functions                  ; 599                      ;
;     -- Register only                        ; 227                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 2001                     ;
;     -- arithmetic mode                      ; 463                      ;
;                                             ;                          ;
; Total registers*                            ; 990 / 11,172 ( 9 % )     ;
;     -- Dedicated logic registers            ; 990 / 10,320 ( 10 % )    ;
;     -- I/O registers                        ; 0 / 852 ( 0 % )          ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 196 / 645 ( 30 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 85 / 180 ( 47 % )        ;
;     -- Clock pins                           ; 2 / 3 ( 67 % )           ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; M9Ks                                        ; 2 / 46 ( 4 % )           ;
; Total block memory bits                     ; 8,192 / 423,936 ( 2 % )  ;
; Total block memory implementation bits      ; 18,432 / 423,936 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )           ;
; PLLs                                        ; 2 / 2 ( 100 % )          ;
; Global signals                              ; 3                        ;
;     -- Global clocks                        ; 3 / 10 ( 30 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 5.3% / 5.2% / 5.3%       ;
; Peak interconnect usage (total/H/V)         ; 7.5% / 8.4% / 8.6%       ;
; Maximum fan-out                             ; 403                      ;
; Highest non-global fan-out                  ; 403                      ;
; Total fan-out                               ; 11714                    ;
; Average fan-out                             ; 3.06                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2691 / 10320 ( 26 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 1701                  ; 0                              ;
;     -- Register only                        ; 227                   ; 0                              ;
;     -- Combinational with a register        ; 763                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 1427                  ; 0                              ;
;     -- 3 input functions                    ; 438                   ; 0                              ;
;     -- <=2 input functions                  ; 599                   ; 0                              ;
;     -- Register only                        ; 227                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 2001                  ; 0                              ;
;     -- arithmetic mode                      ; 463                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 990                   ; 0                              ;
;     -- Dedicated logic registers            ; 990 / 10320 ( 10 % )  ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 196 / 645 ( 30 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 85                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 8192                  ; 0                              ;
; Total RAM block bits                        ; 18432                 ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )         ; 2 / 2 ( 100 % )                ;
; M9K                                         ; 2 / 46 ( 4 % )        ; 0 / 46 ( 0 % )                 ;
; Clock control block                         ; 1 / 12 ( 8 % )        ; 3 / 12 ( 25 % )                ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 713                   ; 2                              ;
;     -- Registered Input Connections         ; 693                   ; 0                              ;
;     -- Output Connections                   ; 20                    ; 695                            ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 11726                 ; 702                            ;
;     -- Registered Connections               ; 5490                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 36                    ; 697                            ;
;     -- hard_block:auto_generated_inst       ; 697                   ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 14                    ; 2                              ;
;     -- Output Ports                         ; 53                    ; 2                              ;
;     -- Bidir Ports                          ; 18                    ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 1                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                  ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; clk        ; E1    ; 1        ; 0            ; 11           ; 7            ; 220                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[0] ; G2    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[1] ; J2    ; 2        ; 0            ; 10           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[2] ; J1    ; 2        ; 0            ; 10           ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[3] ; K2    ; 2        ; 0            ; 8            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[4] ; K1    ; 2        ; 0            ; 8            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[5] ; L2    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[6] ; L1    ; 2        ; 0            ; 8            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_db[7] ; N5    ; 3        ; 7            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_href  ; G1    ; 1        ; 0            ; 18           ; 21           ; 18                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_pclk  ; M6    ; 3        ; 7            ; 0            ; 7            ; 83                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; cmos_vsync ; F1    ; 1        ; 0            ; 19           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; key_sel    ; E16   ; 6        ; 34           ; 12           ; 7            ; 21                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; rst_n      ; N13   ; 5        ; 34           ; 2            ; 21           ; 403                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; cmos_pwdn      ; M7    ; 3        ; 9            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_clk        ; B5    ; 8        ; 5            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[0]    ; B9    ; 7        ; 16           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[10]   ; B12   ; 7        ; 25           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[11]   ; A11   ; 7        ; 25           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[12]   ; B11   ; 7        ; 25           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[13]   ; A10   ; 7        ; 21           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[14]   ; B10   ; 7        ; 21           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[15]   ; A9    ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[16]   ; D8    ; 8        ; 13           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[17]   ; C8    ; 8        ; 13           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[18]   ; F8    ; 8        ; 13           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[19]   ; E7    ; 8        ; 7            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[1]    ; A8    ; 8        ; 16           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[20]   ; C6    ; 8        ; 9            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[21]   ; D6    ; 8        ; 3            ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[22]   ; D5    ; 8        ; 3            ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[23]   ; A13   ; 7        ; 30           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[2]    ; B8    ; 8        ; 16           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[3]    ; A7    ; 8        ; 11           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[4]    ; B7    ; 8        ; 11           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[5]    ; A6    ; 8        ; 9            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[6]    ; B6    ; 8        ; 9            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[7]    ; A5    ; 8        ; 7            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[8]    ; B13   ; 7        ; 30           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_data[9]    ; A12   ; 7        ; 25           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_de         ; A4    ; 8        ; 5            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_hs         ; B4    ; 8        ; 5            ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; lcd_vs         ; A3    ; 8        ; 3            ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[0]  ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[10] ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[11] ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[12] ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[1]  ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[2]  ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[3]  ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[4]  ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[5]  ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[6]  ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[7]  ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[8]  ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_addr[9]  ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[0]    ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ba[1]    ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cas_n    ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cke      ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_clk      ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_cs_n     ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[0]   ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_dqm[1]   ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_ras_n    ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; sdram_we_n     ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; uart_tx        ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                  ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; cmos_scl     ; F3    ; 1        ; 0            ; 21           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen (inverted) ;
; cmos_sda     ; F2    ; 1        ; 0            ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sda_oen (inverted) ;
; sdram_dq[0]  ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[10] ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[11] ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[12] ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[13] ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[14] ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[15] ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[1]  ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[2]  ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[3]  ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[4]  ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[5]  ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[6]  ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[7]  ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[8]  ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
; sdram_dq[9]  ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; sdram_core:sdram_core_m0|sdr_dq_oe (inverted)                                                                                                        ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; sdram_dq[10]     ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; sdram_dq[11]     ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; sdram_dq[8]      ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; sdram_dqm[1]     ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; sdram_cke        ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; sdram_addr[12]   ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3    ; Use as regular IO      ; lcd_data[18]     ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4     ; Use as regular IO      ; lcd_data[4]      ; Dual Purpose Pin          ;
; E7       ; DATA5                 ; Use as regular IO      ; lcd_data[19]     ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T6n, DATA7     ; Use as regular IO      ; lcd_data[7]      ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 6 / 17 ( 35 % )  ; 3.3V          ; --           ;
; 2        ; 7 / 19 ( 37 % )  ; 3.3V          ; --           ;
; 3        ; 3 / 26 ( 12 % )  ; 3.3V          ; --           ;
; 4        ; 3 / 27 ( 11 % )  ; 3.3V          ; --           ;
; 5        ; 18 / 25 ( 72 % ) ; 3.3V          ; --           ;
; 6        ; 13 / 14 ( 93 % ) ; 3.3V          ; --           ;
; 7        ; 17 / 26 ( 65 % ) ; 3.3V          ; --           ;
; 8        ; 18 / 26 ( 69 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; lcd_vs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 196        ; 8        ; lcd_de         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 192        ; 8        ; lcd_data[7]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 188        ; 8        ; lcd_data[5]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 183        ; 8        ; lcd_data[3]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 177        ; 8        ; lcd_data[1]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 175        ; 7        ; lcd_data[15]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 168        ; 7        ; lcd_data[13]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ; 161        ; 7        ; lcd_data[11]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A12      ; 159        ; 7        ; lcd_data[9]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 153        ; 7        ; lcd_data[23]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 155        ; 7        ; sdram_addr[4]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; sdram_addr[5]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; lcd_hs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 195        ; 8        ; lcd_clk        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 189        ; 8        ; lcd_data[6]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 184        ; 8        ; lcd_data[4]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 178        ; 8        ; lcd_data[2]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 176        ; 7        ; lcd_data[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 169        ; 7        ; lcd_data[14]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 162        ; 7        ; lcd_data[12]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 160        ; 7        ; lcd_data[10]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 154        ; 7        ; lcd_data[8]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 156        ; 7        ; sdram_clk      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; sdram_addr[6]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; lcd_data[20]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; lcd_data[17]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 172        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; sdram_addr[3]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; sdram_addr[7]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; sdram_addr[8]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 0          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ; 198        ; 8        ; lcd_data[22]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 199        ; 8        ; lcd_data[21]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; lcd_data[16]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 173        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 152        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; sdram_addr[2]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; sdram_addr[9]  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; sdram_addr[11] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; clk            ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; lcd_data[19]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 157        ; 7        ; sdram_addr[1]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 127        ; 6        ; key_sel        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; cmos_vsync     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 11         ; 1        ; cmos_sda       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 6          ; 1        ; cmos_scl       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 185        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 186        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 182        ; 8        ; lcd_data[18]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 165        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 164        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 166        ; 7        ; sdram_addr[0]  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; sdram_ba[1]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; sdram_addr[10] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; sdram_addr[12] ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; sdram_cke      ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; cmos_href      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 13         ; 1        ; cmos_db[0]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; sdram_ba[0]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; sdram_dqm[1]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; sdram_dq[8]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; cmos_db[2]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 27         ; 2        ; cmos_db[1]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; sdram_dq[9]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; sdram_cas_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; sdram_we_n     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; sdram_dqm[0]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; sdram_dq[11]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; sdram_dq[10]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; cmos_db[4]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 32         ; 2        ; cmos_db[3]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 30         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; sdram_cs_n     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; sdram_ras_n    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; sdram_dq[7]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; sdram_dq[13]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; sdram_dq[12]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; cmos_db[6]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 34         ; 2        ; cmos_db[5]     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 36         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 65         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L8       ; 68         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; sdram_dq[6]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; sdram_dq[3]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; sdram_dq[4]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; sdram_dq[5]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; sdram_dq[15]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; sdram_dq[14]   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; cmos_pclk      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M7       ; 59         ; 3        ; cmos_pwdn      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M8       ; 69         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M11      ; 100        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M12      ; 103        ; 5        ; sdram_dq[1]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 125        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 38         ; 2        ; uart_tx        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; cmos_db[7]     ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N9       ; 79         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N12      ; 101        ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N13      ; 102        ; 5        ; rst_n          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; sdram_dq[2]    ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 111        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; sdram_dq[0]    ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 108        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                                                                         ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Name                          ; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 ; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; SDC pin name                  ; video_pll_m0|altpll_component|auto_generated|pll1                                   ; sys_pll_m0|altpll_component|auto_generated|pll1                               ;
; PLL mode                      ; Normal                                                                              ; Normal                                                                        ;
; Compensate clock              ; clock0                                                                              ; clock0                                                                        ;
; Compensated input/output pins ; --                                                                                  ; --                                                                            ;
; Switchover type               ; --                                                                                  ; --                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Input frequency 1             ; --                                                                                  ; --                                                                            ;
; Nominal PFD frequency         ; 10.0 MHz                                                                            ; 50.0 MHz                                                                      ;
; Nominal VCO frequency         ; 330.0 MHz                                                                           ; 600.0 MHz                                                                     ;
; VCO post scale K counter      ; 2                                                                                   ; 2                                                                             ;
; VCO frequency control         ; Auto                                                                                ; Auto                                                                          ;
; VCO phase shift step          ; 378 ps                                                                              ; 208 ps                                                                        ;
; VCO multiply                  ; --                                                                                  ; --                                                                            ;
; VCO divide                    ; --                                                                                  ; --                                                                            ;
; Freq min lock                 ; 49.0 MHz                                                                            ; 25.0 MHz                                                                      ;
; Freq max lock                 ; 98.52 MHz                                                                           ; 54.18 MHz                                                                     ;
; M VCO Tap                     ; 0                                                                                   ; 0                                                                             ;
; M Initial                     ; 1                                                                                   ; 1                                                                             ;
; M value                       ; 33                                                                                  ; 12                                                                            ;
; N value                       ; 5                                                                                   ; 1                                                                             ;
; Charge pump current           ; setting 1                                                                           ; setting 1                                                                     ;
; Loop filter resistance        ; setting 24                                                                          ; setting 27                                                                    ;
; Loop filter capacitance       ; setting 0                                                                           ; setting 0                                                                     ;
; Bandwidth                     ; 450 kHz to 980 kHz                                                                  ; 680 kHz to 980 kHz                                                            ;
; Bandwidth type                ; Medium                                                                              ; Medium                                                                        ;
; Real time reconfigurable      ; Off                                                                                 ; Off                                                                           ;
; Scan chain MIF file           ; --                                                                                  ; --                                                                            ;
; Preserve PLL counter order    ; Off                                                                                 ; Off                                                                           ;
; PLL location                  ; PLL_1                                                                               ; PLL_2                                                                         ;
; Inclk0 signal                 ; clk                                                                                 ; clk                                                                           ;
; Inclk1 signal                 ; --                                                                                  ; --                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                       ; Global Clock                                                                  ;
; Inclk1 signal type            ; --                                                                                  ; --                                                                            ;
+-------------------------------+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; Name                                                                                            ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                             ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 33   ; 50  ; 33.0 MHz         ; 0 (0 ps)    ; 4.50 (378 ps)    ; 50/50      ; C0      ; 10            ; 5/5 Even   ; --            ; 1       ; 0       ; video_pll_m0|altpll_component|auto_generated|pll1|clk[0] ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; clock0       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 7.50 (208 ps)    ; 50/50      ; C0      ; 6             ; 3/3 Even   ; --            ; 1       ; 0       ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]   ;
+-------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+----------------------------------------------------------+


+-----------------------------------------+
; I/O Assignment Warnings                 ;
+----------------+------------------------+
; Pin Name       ; Reason                 ;
+----------------+------------------------+
; uart_tx        ; Missing drive strength ;
; cmos_pwdn      ; Missing drive strength ;
; lcd_clk        ; Missing drive strength ;
; lcd_hs         ; Missing drive strength ;
; lcd_vs         ; Missing drive strength ;
; lcd_de         ; Missing drive strength ;
; lcd_data[0]    ; Missing drive strength ;
; lcd_data[1]    ; Missing drive strength ;
; lcd_data[2]    ; Missing drive strength ;
; lcd_data[3]    ; Missing drive strength ;
; lcd_data[4]    ; Missing drive strength ;
; lcd_data[5]    ; Missing drive strength ;
; lcd_data[6]    ; Missing drive strength ;
; lcd_data[7]    ; Missing drive strength ;
; lcd_data[8]    ; Missing drive strength ;
; lcd_data[9]    ; Missing drive strength ;
; lcd_data[10]   ; Missing drive strength ;
; lcd_data[11]   ; Missing drive strength ;
; lcd_data[12]   ; Missing drive strength ;
; lcd_data[13]   ; Missing drive strength ;
; lcd_data[14]   ; Missing drive strength ;
; lcd_data[15]   ; Missing drive strength ;
; lcd_data[16]   ; Missing drive strength ;
; lcd_data[17]   ; Missing drive strength ;
; lcd_data[18]   ; Missing drive strength ;
; lcd_data[19]   ; Missing drive strength ;
; lcd_data[20]   ; Missing drive strength ;
; lcd_data[21]   ; Missing drive strength ;
; lcd_data[22]   ; Missing drive strength ;
; lcd_data[23]   ; Missing drive strength ;
; sdram_clk      ; Missing drive strength ;
; sdram_cke      ; Missing drive strength ;
; sdram_cs_n     ; Missing drive strength ;
; sdram_we_n     ; Missing drive strength ;
; sdram_cas_n    ; Missing drive strength ;
; sdram_ras_n    ; Missing drive strength ;
; sdram_dqm[0]   ; Missing drive strength ;
; sdram_dqm[1]   ; Missing drive strength ;
; sdram_ba[0]    ; Missing drive strength ;
; sdram_ba[1]    ; Missing drive strength ;
; sdram_addr[0]  ; Missing drive strength ;
; sdram_addr[1]  ; Missing drive strength ;
; sdram_addr[2]  ; Missing drive strength ;
; sdram_addr[3]  ; Missing drive strength ;
; sdram_addr[4]  ; Missing drive strength ;
; sdram_addr[5]  ; Missing drive strength ;
; sdram_addr[6]  ; Missing drive strength ;
; sdram_addr[7]  ; Missing drive strength ;
; sdram_addr[8]  ; Missing drive strength ;
; sdram_addr[9]  ; Missing drive strength ;
; sdram_addr[10] ; Missing drive strength ;
; sdram_addr[11] ; Missing drive strength ;
; sdram_addr[12] ; Missing drive strength ;
; cmos_scl       ; Missing drive strength ;
; cmos_sda       ; Missing drive strength ;
; sdram_dq[0]    ; Missing drive strength ;
; sdram_dq[1]    ; Missing drive strength ;
; sdram_dq[2]    ; Missing drive strength ;
; sdram_dq[3]    ; Missing drive strength ;
; sdram_dq[4]    ; Missing drive strength ;
; sdram_dq[5]    ; Missing drive strength ;
; sdram_dq[6]    ; Missing drive strength ;
; sdram_dq[7]    ; Missing drive strength ;
; sdram_dq[8]    ; Missing drive strength ;
; sdram_dq[9]    ; Missing drive strength ;
; sdram_dq[10]   ; Missing drive strength ;
; sdram_dq[11]   ; Missing drive strength ;
; sdram_dq[12]   ; Missing drive strength ;
; sdram_dq[13]   ; Missing drive strength ;
; sdram_dq[14]   ; Missing drive strength ;
; sdram_dq[15]   ; Missing drive strength ;
+----------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                  ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                  ; Entity Name               ; Library Name ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                                        ; 2691 (1)    ; 990 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 85   ; 0            ; 1701 (1)     ; 227 (0)           ; 763 (0)          ; |top                                                                                                                                                                 ; top                       ; work         ;
;    |cmos_8_16bit:cmos_8_16bit_m0|                           ; 26 (26)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 18 (18)          ; |top|cmos_8_16bit:cmos_8_16bit_m0                                                                                                                                    ; cmos_8_16bit              ; work         ;
;    |cmos_write_req_gen:cmos_write_req_gen_m0|               ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 2 (2)            ; |top|cmos_write_req_gen:cmos_write_req_gen_m0                                                                                                                        ; cmos_write_req_gen        ; work         ;
;    |display:display_m0|                                     ; 33 (33)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 24 (24)          ; |top|display:display_m0                                                                                                                                              ; display                   ; work         ;
;    |frame_read_write:frame_read_write_m0|                   ; 452 (0)     ; 316 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 134 (0)      ; 121 (0)           ; 197 (0)          ; |top|frame_read_write:frame_read_write_m0                                                                                                                            ; frame_read_write          ; work         ;
;       |afifo_16_256:read_buf|                               ; 126 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 54 (0)            ; 52 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf                                                                                                      ; afifo_16_256              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 126 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 54 (0)            ; 52 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component                                                                              ; dcfifo                    ; work         ;
;             |dcfifo_aql1:auto_generated|                    ; 126 (36)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (7)       ; 54 (25)           ; 52 (6)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                   ; dcfifo_aql1               ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; a_gray2bin_ugb            ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; a_gray2bin_ugb            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                ; 17 (17)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; a_graycounter_pjc         ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                ; 18 (18)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                       ; a_graycounter_t57         ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                 ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                        ; alt_synch_pipe_0ol        ; work         ;
;                   |dffpipe_hd9:dffpipe13|                   ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13  ; dffpipe_hd9               ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                 ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                        ; alt_synch_pipe_1ol        ; work         ;
;                   |dffpipe_id9:dffpipe16|                   ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16  ; dffpipe_id9               ; work         ;
;                |altsyncram_mv61:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                          ; altsyncram_mv61           ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; cmpr_f66                  ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; cmpr_f66                  ; work         ;
;                |dffpipe_gd9:ws_brp|                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_brp                                ; dffpipe_gd9               ; work         ;
;                |dffpipe_gd9:ws_bwp|                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 7 (7)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:ws_bwp                                ; dffpipe_gd9               ; work         ;
;       |afifo_16_256:write_buf|                              ; 129 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 53 (0)            ; 52 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf                                                                                                     ; afifo_16_256              ; work         ;
;          |dcfifo:dcfifo_component|                          ; 129 (0)     ; 105 (0)                   ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 53 (0)            ; 52 (0)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component                                                                             ; dcfifo                    ; work         ;
;             |dcfifo_aql1:auto_generated|                    ; 129 (37)    ; 105 (27)                  ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (7)       ; 53 (25)           ; 52 (7)           ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated                                                  ; dcfifo_aql1               ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; a_gray2bin_ugb            ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|            ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; a_gray2bin_ugb            ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                ; 20 (20)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p                      ; a_graycounter_pjc         ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                ; 19 (19)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 12 (12)          ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; a_graycounter_t57         ; work         ;
;                |alt_synch_pipe_0ol:rs_dgwp|                 ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp                       ; alt_synch_pipe_0ol        ; work         ;
;                   |dffpipe_hd9:dffpipe13|                   ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe13 ; dffpipe_hd9               ; work         ;
;                |alt_synch_pipe_1ol:ws_dgrp|                 ; 18 (0)      ; 18 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 5 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp                       ; alt_synch_pipe_1ol        ; work         ;
;                   |dffpipe_id9:dffpipe16|                   ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (13)           ; 5 (5)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16 ; dffpipe_id9               ; work         ;
;                |altsyncram_mv61:fifo_ram|                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram                         ; altsyncram_mv61           ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                   ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; cmpr_f66                  ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                    ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; cmpr_f66                  ; work         ;
;                |dffpipe_gd9:rs_brp|                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp                               ; dffpipe_gd9               ; work         ;
;                |dffpipe_gd9:rs_bwp|                         ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |top|frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_bwp                               ; dffpipe_gd9               ; work         ;
;       |frame_fifo_read:frame_fifo_read_m0|                  ; 99 (99)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 8 (8)             ; 46 (46)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0                                                                                         ; frame_fifo_read           ; work         ;
;       |frame_fifo_write:frame_fifo_write_m0|                ; 98 (98)     ; 52 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 6 (6)             ; 47 (47)          ; |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0                                                                                       ; frame_fifo_write          ; work         ;
;    |i2c_config:i2c_config_m0|                               ; 296 (26)    ; 131 (14)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (12)     ; 2 (0)             ; 129 (14)         ; |top|i2c_config:i2c_config_m0                                                                                                                                        ; i2c_config                ; work         ;
;       |i2c_master_top:i2c_master_top_m0|                    ; 270 (78)    ; 117 (21)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 153 (57)     ; 2 (1)             ; 115 (20)         ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0                                                                                                       ; i2c_master_top            ; work         ;
;          |i2c_master_byte_ctrl:byte_controller|             ; 192 (50)    ; 96 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 96 (25)      ; 1 (0)             ; 95 (25)          ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller                                                                  ; i2c_master_byte_ctrl      ; work         ;
;             |i2c_master_bit_ctrl:bit_controller|            ; 142 (142)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (71)      ; 1 (1)             ; 70 (70)          ; |top|i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller                               ; i2c_master_bit_ctrl       ; work         ;
;    |lut_ov5640_rgb565_800_480:lut_ov5640_rgb565_800_480_m0| ; 363 (363)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 363 (363)    ; 0 (0)             ; 0 (0)            ; |top|lut_ov5640_rgb565_800_480:lut_ov5640_rgb565_800_480_m0                                                                                                          ; lut_ov5640_rgb565_800_480 ; work         ;
;    |sdram_core:sdram_core_m0|                               ; 233 (233)   ; 135 (135)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (98)      ; 46 (46)           ; 89 (89)          ; |top|sdram_core:sdram_core_m0                                                                                                                                        ; sdram_core                ; work         ;
;    |sys_pll:sys_pll_m0|                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0                                                                                                                                              ; sys_pll                   ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component                                                                                                                      ; altpll                    ; work         ;
;          |sys_pll_altpll:auto_generated|                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated                                                                                        ; sys_pll_altpll            ; work         ;
;    |thres_scan:thres_scan_m0|                               ; 1039 (868)  ; 185 (185)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 841 (670)    ; 17 (17)           ; 181 (180)        ; |top|thres_scan:thres_scan_m0                                                                                                                                        ; thres_scan                ; work         ;
;       |lpm_divide:Div0|                                     ; 172 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (0)      ; 0 (0)             ; 1 (0)            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0                                                                                                                        ; lpm_divide                ; work         ;
;          |lpm_divide_3jm:auto_generated|                    ; 172 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (0)      ; 0 (0)             ; 1 (0)            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated                                                                                          ; lpm_divide_3jm            ; work         ;
;             |sign_div_unsign_rlh:divider|                   ; 172 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (0)      ; 0 (0)             ; 1 (0)            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider                                                              ; sign_div_unsign_rlh       ; work         ;
;                |alt_u_div_a7f:divider|                      ; 172 (172)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 171 (171)    ; 0 (0)             ; 1 (1)            ; |top|thres_scan:thres_scan_m0|lpm_divide:Div0|lpm_divide_3jm:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_a7f:divider                                        ; alt_u_div_a7f             ; work         ;
;    |thrould_rgb:thrould_rgb_m0|                             ; 9 (9)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 2 (2)             ; 2 (2)            ; |top|thrould_rgb:thrould_rgb_m0                                                                                                                                      ; thrould_rgb               ; work         ;
;    |uart_top:uart_top_m0|                                   ; 176 (123)   ; 87 (50)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 61 (45)      ; 4 (0)             ; 111 (78)         ; |top|uart_top:uart_top_m0                                                                                                                                            ; uart_top                  ; work         ;
;       |uart_tx:uart_tx_m0|                                  ; 53 (53)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 4 (4)             ; 33 (33)          ; |top|uart_top:uart_top_m0|uart_tx:uart_tx_m0                                                                                                                         ; uart_tx                   ; work         ;
;    |video_pll:video_pll_m0|                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0                                                                                                                                          ; video_pll                 ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component                                                                                                                  ; altpll                    ; work         ;
;          |video_pll_altpll:auto_generated|                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated                                                                                  ; video_pll_altpll          ; work         ;
;    |video_timing_data:video_timing_data_m0|                 ; 101 (24)    ; 72 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (0)       ; 13 (6)            ; 59 (17)          ; |top|video_timing_data:video_timing_data_m0                                                                                                                          ; video_timing_data         ; work         ;
;       |rgb_timing:rgb_timing_m0|                            ; 78 (78)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 7 (7)             ; 42 (42)          ; |top|video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0                                                                                                 ; rgb_timing                ; work         ;
+-------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; uart_tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_pwdn      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_clk        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_hs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_vs         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_de         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[2]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[3]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[4]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[5]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[6]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[7]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[8]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[9]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[10]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[11]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[12]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[13]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[14]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[15]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[16]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[17]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[18]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[19]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[20]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[21]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[22]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; lcd_data[23]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_clk      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cke      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cs_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_we_n     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_cas_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ras_n    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_dqm[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[0]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_ba[1]    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sdram_addr[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cmos_scl       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_sda       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[0]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[1]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[2]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[3]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[4]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[5]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[6]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[7]    ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; sdram_dq[8]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[9]    ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[10]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[11]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[12]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[13]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[14]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; sdram_dq[15]   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; key_sel        ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rst_n          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_pclk      ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; cmos_href      ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[5]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[6]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[7]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_db[0]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[1]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; cmos_db[4]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; cmos_vsync     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                               ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; cmos_scl                                                                                                                                                                          ;                   ;         ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~1                                   ; 1                 ; 6       ;
; cmos_sda                                                                                                                                                                          ;                   ;         ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~1                                   ; 0                 ; 6       ;
; sdram_dq[0]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]~feeder                                                                                                                               ; 0                 ; 6       ;
; sdram_dq[1]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[2]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[3]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[4]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]~feeder                                                                                                                               ; 1                 ; 6       ;
; sdram_dq[5]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]~feeder                                                                                                                               ; 1                 ; 6       ;
; sdram_dq[6]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[7]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                                                                                                      ; 1                 ; 6       ;
; sdram_dq[8]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]~feeder                                                                                                                               ; 0                 ; 6       ;
; sdram_dq[9]                                                                                                                                                                       ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]                                                                                                                                      ; 0                 ; 6       ;
; sdram_dq[10]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[11]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[12]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[13]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[14]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]~feeder                                                                                                                              ; 0                 ; 6       ;
; sdram_dq[15]                                                                                                                                                                      ;                   ;         ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                                                                                                     ; 0                 ; 6       ;
; clk                                                                                                                                                                               ;                   ;         ;
; key_sel                                                                                                                                                                           ;                   ;         ;
; rst_n                                                                                                                                                                             ;                   ;         ;
;      - video_timing_data:video_timing_data_m0|read_en                                                                                                                             ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_vs                                                                                                                            ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_hs                                                                                                                            ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[9]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[8]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[7]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[6]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[5]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[4]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[3]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[2]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[1]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_y[0]                                                                                                                          ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|stop                                                                                                             ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|write                                                                                                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|al                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|start                                                                                                            ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid                                                                                                                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSDA                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sto_condition                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_stop                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[23]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[23]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[9]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[9]                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[12]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[12]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[7]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[7]                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[8]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[8]                                                                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|sSCL                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[7]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[6]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[5]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[4]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[3]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[2]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[1]                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|sr[0]                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[22]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[22]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[16]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[16]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[21]                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_clk_r[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[10]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[11]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[12]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[13]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[14]                                                                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[18]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[16]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[15]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[14]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[10]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[11]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[12]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[13]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[17]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[19]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[20]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[21]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[22]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[23]                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_7p5us[10]                                                                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[18]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[16]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[15]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[14]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[10]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[11]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[12]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[13]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[17]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[19]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[20]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[21]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[22]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[23]                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[9]                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[9]                                                                                        ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[8]                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[8]                                                                                        ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[0]                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[2]                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[3]                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[4]                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[5]                            ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|filter_cnt[6]                            ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_cnt[7]                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_cnt[7]                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_we_n                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_cas_n                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ras_n                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba[0]                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba[1]                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[2]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[3]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[4]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[5]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[6]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[7]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[8]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[9]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[10]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[11]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr[12]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|we_n_r                                                                                                                                            ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cas_n_r                                                                                                                                           ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|ras_n_r                                                                                                                                           ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ba_r[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[0]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[1]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[2]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[3]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[4]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[5]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[6]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[7]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[8]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[9]                                                                                                                                   ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[10]                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[11]                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_addr_r[12]                                                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_hs                                                                                                     ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|rgb_vs                                                                                                     ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_active                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_active                                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                                                                                          ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[1]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[2]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[3]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[4]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[5]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[6]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[7]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[8]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[9]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[10]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[11]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[12]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[13]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[14]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_in[15]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_DONE                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WD                                                                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_len[7]                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_WRITE                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_PRE                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_PRE                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_MRS                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_RD                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_READ                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_AR                                                                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR1                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_AR2                                                                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_len[7]                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_ACTIVE                                                                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[10]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[10]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[11]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[11]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[13]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[13]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[14]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[14]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[15]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[15]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[17]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[17]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[18]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[18]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[19]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[19]                                                                                ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[20]                                                                                  ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[20]                                                                                ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[0]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_oe                                                                                                                                         ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[1]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[2]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[3]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[4]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[5]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[6]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[7]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[8]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[9]                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[10]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[11]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[12]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[13]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[14]                                                                                                                                    ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdr_dq_out[15]                                                                                                                                    ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[7]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[0]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[11]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[9]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[8]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[2]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[1]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[5]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[10]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[6]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[4]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|h_cnt[3]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[0]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[1]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[2]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[8]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[11]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[10]                                                                                                  ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[9]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[7]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[6]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[5]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[4]                                                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|v_cnt[3]                                                                                                   ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d2                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK                                                                                        ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TMRD                                                                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_CHECK_FIFO                                                                               ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d2                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRP                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRP                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF1                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_TRF2                                                                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRFC                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TWR                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_TRCD                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|cnt_200us[0]                                                                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_INIT_NOP                                                                                                                                  ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|sdram_ref_req                                                                                                                                     ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|state.S_IDLE                                                                                                                                      ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_CHECK_FIFO                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_req                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_req                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[1]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d1[0]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST                                                                                 ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d1                                                                                                                            ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|rd_burst_data_valid_d0                                                                                                                            ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[1]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d1[0]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d1                                                                                                                              ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req_d0                                                                                                                              ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~0                                                                                                                                       ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|read_flag~1                                                                                                                                       ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|always2~0                                                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7                                ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[0]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[3]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[2]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[1]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[4]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[5]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[6]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[7]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[8]                                                                                                                          ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|video_x[9]                                                                                                                          ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d1                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST_END                                                                             ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_IDLE                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_IDLE                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST_END                                                                          ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_len_latch[10]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d1                                                                                     ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_latch[10]                                                                                 ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[1]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_addr_index_d0[0]                                                                              ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_END                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[1]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_addr_index_d0[0]                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_END                                                                                      ; 0                 ; 6       ;
;      - sdram_core:sdram_core_m0|wr_burst_data_req                                                                                                                                 ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|always2~0                                ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|ack_in                                                                                                           ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                                          ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                                   ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d0                                                                                        ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d1[10]                                                                                    ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_d0                                                                                     ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[1]                                                                                                                ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[0]                                                                                                                ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[1]                                                                                                               ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[0]                                                                                                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSCL~0                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[7]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                                                   ; 0                 ; 6       ;
;      - video_timing_data:video_timing_data_m0|read_req                                                                                                                            ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_len_d0[10]                                                                                    ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                                     ; 0                 ; 6       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~1                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~2                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt~3                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_STOP                                                                                                  ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_DEV_ADDR                                                                                              ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR                                                                                              ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_DATA                                                                                                  ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_REG_ADDR1                                                                                             ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|shift~0                                                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|dSDA~0                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~0                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]~0                                ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~1                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSDA~2                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~1                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~2                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL~3                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[9]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[8]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[4]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[3]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[2]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[1]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[5]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[0]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[6]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|lut_index[7]                                                                                                                                      ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[6]                                                                                                           ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_ack                                                                                       ; 0                 ; 6       ;
;      - frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_ack                                                                                    ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_ERR_NACK                                                                                              ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_IDLE                                                                                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~0                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~0                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|state.S_WR_I2C                                                                                                                                    ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WR_ACK                                                                                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|state.S_WR_I2C_CHECK                                                                                                                              ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|state.S_WR_I2C_DONE                                                                                                                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[5]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_write_req~0                                                                                                                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|state.S_WAIT                                                                                                     ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSDA~1                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cSCL~1                                   ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[4]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[3]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[2]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[1]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|txr[0]                                                                                                           ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~31                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~33                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~34                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~35                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|c_state~36                               ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_txd~3                                                                  ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd~13                                                                 ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|cmd_ack~5                                ; 0                 ; 6       ;
;      - i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|ack_out~3                                                                   ; 0                 ; 6       ;
; cmos_pclk                                                                                                                                                                         ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|de_o                                                                                                                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[8]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[7]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[6]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[5]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[4]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[3]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[2]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[1]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[0]                                                  ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[8] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[7] ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[6] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[5] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[4] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[3] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[2] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[1] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe18a[0] ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[12]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[15]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[6]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[7]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[8]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[9]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                                                   ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[0]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[1]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o[4]                                                                                                                                    ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[1]                                                                                                                ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|read_addr_index[0]                                                                                                                ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[1]                                                                                                               ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_addr_index[0]                                                                                                               ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[8] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[6] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[7] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[4] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[5] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[2] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[3] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[0] ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 1                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]                                                                                                                                 ; 0                 ; 0       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]                                                                                                                                 ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[8]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[7]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[6]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[5]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[4]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[3]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[2]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[1]                                          ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|delayed_wrptr_g[0]                                          ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                                     ; 0                 ; 0       ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                                     ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ; 0                 ; 0       ;
;      - frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; 0                 ; 0       ;
; cmos_href                                                                                                                                                                         ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|x_cnt[0]                                                                                                                                      ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|always4~0                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~0                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~1                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~2                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~3                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~4                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~5                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~6                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~7                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~8                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~9                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~10                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~11                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~12                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~13                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~14                                                                                                                                    ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~15                                                                                                                                    ; 1                 ; 6       ;
; cmos_db[5]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~5                                                                                                                                     ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[5]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[6]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[6]                                                                                                                                 ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~6                                                                                                                                     ; 1                 ; 6       ;
; cmos_db[7]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~7                                                                                                                                     ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[7]~feeder                                                                                                                          ; 1                 ; 6       ;
; cmos_db[0]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~11                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[0]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[1]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~12                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[1]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[2]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~13                                                                                                                                    ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[2]~feeder                                                                                                                          ; 0                 ; 6       ;
; cmos_db[3]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[3]                                                                                                                                 ; 0                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~14                                                                                                                                    ; 0                 ; 6       ;
; cmos_db[4]                                                                                                                                                                        ;                   ;         ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_i_d0[4]                                                                                                                                 ; 1                 ; 6       ;
;      - cmos_8_16bit:cmos_8_16bit_m0|pdata_o~15                                                                                                                                    ; 1                 ; 6       ;
; cmos_vsync                                                                                                                                                                        ;                   ;         ;
;      - cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0~feeder                                                                                                              ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                        ; Location           ; Fan-Out ; Usage                                               ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; clk                                                                                                                                         ; PIN_E1             ; 2       ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                         ; PIN_E1             ; 219     ; Clock                                               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; cmos_href                                                                                                                                   ; PIN_G1             ; 18      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; cmos_pclk                                                                                                                                   ; PIN_M6             ; 83      ; Clock                                               ; no     ; --                   ; --               ; --                        ;
; cmos_write_req_gen:cmos_write_req_gen_m0|always1~0                                                                                          ; LCCOMB_X21_Y4_N28  ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0                 ; LCCOMB_X25_Y9_N26  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~0                 ; LCCOMB_X23_Y9_N14  ; 18      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_rdreq~0                ; LCCOMB_X18_Y3_N0   ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|valid_wrreq~0                ; LCCOMB_X14_Y3_N2   ; 20      ; Clock enable, Write enable                          ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|fifo_aclr                                                           ; FF_X26_Y9_N7       ; 106     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|rd_burst_addr[21]~0                                                 ; LCCOMB_X28_Y8_N16  ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_ACK                                                         ; FF_X26_Y12_N25     ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state.S_READ_BURST                                                  ; FF_X26_Y12_N11     ; 44      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                         ; FF_X8_Y3_N21       ; 106     ; Async. clear                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_ACK                                                       ; FF_X12_Y3_N1       ; 24      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state.S_WRITE_BURST                                               ; FF_X12_Y3_N3       ; 44      ; Sync. clear, Sync. load                             ; no     ; --                   ; --               ; --                        ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|wr_burst_addr[21]~0                                               ; LCCOMB_X12_Y3_N8   ; 17      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|cmd_ack                                      ; FF_X16_Y5_N7       ; 14      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|core_cmd[2]~3                                ; LCCOMB_X14_Y5_N30  ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|dcnt[1]~0                                    ; LCCOMB_X13_Y5_N8   ; 11      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|fSCL[1]~0 ; LCCOMB_X10_Y9_N4   ; 20      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; i2c_config:i2c_config_m0|i2c_master_top:i2c_master_top_m0|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller|scl_oen~7 ; LCCOMB_X13_Y7_N2   ; 19      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; rst_n                                                                                                                                       ; PIN_N13            ; 403     ; Async. clear, Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan1~2                                                                                                        ; LCCOMB_X30_Y2_N20  ; 15      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|LessThan2~2                                                                                                        ; LCCOMB_X29_Y7_N30  ; 11      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|Selector12~7                                                                                                       ; LCCOMB_X30_Y8_N16  ; 10      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|WideOr17~0                                                                                                         ; LCCOMB_X30_Y7_N24  ; 18      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdr_dq_oe                                                                                                          ; FF_X30_Y7_N25      ; 16      ; Output enable                                       ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|sdram_ba_r[1]~0                                                                                                    ; LCCOMB_X30_Y7_N0   ; 2       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; sdram_core:sdram_core_m0|state.S_RD                                                                                                         ; FF_X30_Y8_N5       ; 25      ; Clock enable, Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]                                                   ; PLL_2              ; 364     ; Clock                                               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; thres_scan:thres_scan_m0|always2~5                                                                                                          ; LCCOMB_X14_Y10_N12 ; 5       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_bit_witdh[0]~23                                                                                                ; LCCOMB_X14_Y10_N8  ; 7       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_bit_witdh[3]~21                                                                                                ; LCCOMB_X14_Y10_N0  ; 7       ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_data_cnt[6]~38                                                                                                 ; LCCOMB_X14_Y10_N30 ; 6       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_left[0]~1                                                                                                      ; LCCOMB_X14_Y10_N6  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_right[9]~0                                                                                                     ; LCCOMB_X14_Y10_N4  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|bar_step[9]~1                                                                                                      ; LCCOMB_X21_Y12_N30 ; 9       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[10][1]~14                                                                                                ; LCCOMB_X25_Y15_N12 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[11][1]~12                                                                                                ; LCCOMB_X25_Y15_N4  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[12][1]~8                                                                                                 ; LCCOMB_X25_Y16_N22 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[1][1]~19                                                                                                 ; LCCOMB_X25_Y15_N14 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[2][1]~21                                                                                                 ; LCCOMB_X25_Y15_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[3][1]~20                                                                                                 ; LCCOMB_X25_Y15_N24 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[4][1]~22                                                                                                 ; LCCOMB_X24_Y17_N0  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[5][1]~16                                                                                                 ; LCCOMB_X25_Y14_N18 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[6][1]~18                                                                                                 ; LCCOMB_X25_Y14_N8  ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[7][1]~17                                                                                                 ; LCCOMB_X25_Y17_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[8][1]~15                                                                                                 ; LCCOMB_X24_Y17_N26 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; thres_scan:thres_scan_m0|scan_data[9][1]~10                                                                                                 ; LCCOMB_X25_Y15_N20 ; 4       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|LessThan0~10                                                                                                           ; LCCOMB_X24_Y14_N14 ; 33      ; Sync. clear                                         ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|WideOr0~2                                                                                                              ; LCCOMB_X26_Y15_N22 ; 8       ; Sync. load                                          ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|send_cnt[0]~0                                                                                                          ; LCCOMB_X24_Y14_N0  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|send_data[7]~22                                                                                                        ; LCCOMB_X24_Y14_N6  ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|state.WAIT                                                                                                             ; FF_X24_Y14_N13     ; 36      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_cnt[1]~0                                                                                       ; LCCOMB_X25_Y18_N12 ; 3       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|send_data_r[7]~0                                                                                    ; LCCOMB_X25_Y18_N18 ; 8       ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|state.WAIT                                                                                          ; FF_X25_Y18_N25     ; 29      ; Clock enable, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0]                                             ; PLL_1              ; 330     ; Clock                                               ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|Equal2~2                                                                    ; LCCOMB_X24_Y12_N4  ; 14      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|LessThan0~0                                                                 ; LCCOMB_X22_Y13_N26 ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
; video_timing_data:video_timing_data_m0|rgb_timing:rgb_timing_m0|LessThan1~0                                                                 ; LCCOMB_X22_Y12_N2  ; 10      ; Clock enable                                        ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+-----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                            ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; clk                                                                                             ; PIN_E1   ; 219     ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0]       ; PLL_2    ; 364     ; 21                                   ; Global Clock         ; GCLK8            ; --                        ;
; video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1    ; 330     ; 31                                   ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                               ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location      ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; M9K_X27_Y9_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks ; 256          ; 16           ; 256          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 4096 ; 256                         ; 16                          ; 256                         ; 16                          ; 4096                ; 1    ; None ; M9K_X15_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Routing Usage Summary                           ;
+-----------------------+-------------------------+
; Routing Resource Type ; Usage                   ;
+-----------------------+-------------------------+
; Block interconnects   ; 2,777 / 32,401 ( 9 % )  ;
; C16 interconnects     ; 34 / 1,326 ( 3 % )      ;
; C4 interconnects      ; 1,130 / 21,816 ( 5 % )  ;
; Direct links          ; 668 / 32,401 ( 2 % )    ;
; Global clocks         ; 3 / 10 ( 30 % )         ;
; Local interconnects   ; 1,562 / 10,320 ( 15 % ) ;
; R24 interconnects     ; 51 / 1,289 ( 4 % )      ;
; R4 interconnects      ; 1,387 / 28,186 ( 5 % )  ;
+-----------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.73) ; Number of LABs  (Total = 196) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 7                             ;
; 2                                           ; 1                             ;
; 3                                           ; 2                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 3                             ;
; 7                                           ; 3                             ;
; 8                                           ; 3                             ;
; 9                                           ; 2                             ;
; 10                                          ; 7                             ;
; 11                                          ; 4                             ;
; 12                                          ; 3                             ;
; 13                                          ; 6                             ;
; 14                                          ; 13                            ;
; 15                                          ; 19                            ;
; 16                                          ; 117                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.31) ; Number of LABs  (Total = 196) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 58                            ;
; 1 Clock                            ; 118                           ;
; 1 Clock enable                     ; 46                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 8                             ;
; 2 Async. clears                    ; 4                             ;
; 2 Clock enables                    ; 6                             ;
; 2 Clocks                           ; 8                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 18.16) ; Number of LABs  (Total = 196) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 5                             ;
; 3                                            ; 5                             ;
; 4                                            ; 0                             ;
; 5                                            ; 1                             ;
; 6                                            ; 1                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 1                             ;
; 11                                           ; 4                             ;
; 12                                           ; 2                             ;
; 13                                           ; 3                             ;
; 14                                           ; 7                             ;
; 15                                           ; 22                            ;
; 16                                           ; 34                            ;
; 17                                           ; 3                             ;
; 18                                           ; 6                             ;
; 19                                           ; 9                             ;
; 20                                           ; 5                             ;
; 21                                           ; 6                             ;
; 22                                           ; 7                             ;
; 23                                           ; 8                             ;
; 24                                           ; 13                            ;
; 25                                           ; 10                            ;
; 26                                           ; 8                             ;
; 27                                           ; 6                             ;
; 28                                           ; 6                             ;
; 29                                           ; 3                             ;
; 30                                           ; 3                             ;
; 31                                           ; 3                             ;
; 32                                           ; 3                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.45) ; Number of LABs  (Total = 196) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 16                            ;
; 2                                               ; 18                            ;
; 3                                               ; 8                             ;
; 4                                               ; 17                            ;
; 5                                               ; 20                            ;
; 6                                               ; 18                            ;
; 7                                               ; 7                             ;
; 8                                               ; 15                            ;
; 9                                               ; 17                            ;
; 10                                              ; 11                            ;
; 11                                              ; 9                             ;
; 12                                              ; 9                             ;
; 13                                              ; 11                            ;
; 14                                              ; 7                             ;
; 15                                              ; 0                             ;
; 16                                              ; 9                             ;
; 17                                              ; 0                             ;
; 18                                              ; 1                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 1                             ;
; 22                                              ; 0                             ;
; 23                                              ; 0                             ;
; 24                                              ; 0                             ;
; 25                                              ; 0                             ;
; 26                                              ; 0                             ;
; 27                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 12.78) ; Number of LABs  (Total = 196) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 2                             ;
; 3                                            ; 5                             ;
; 4                                            ; 9                             ;
; 5                                            ; 3                             ;
; 6                                            ; 8                             ;
; 7                                            ; 12                            ;
; 8                                            ; 12                            ;
; 9                                            ; 17                            ;
; 10                                           ; 12                            ;
; 11                                           ; 15                            ;
; 12                                           ; 10                            ;
; 13                                           ; 10                            ;
; 14                                           ; 11                            ;
; 15                                           ; 6                             ;
; 16                                           ; 7                             ;
; 17                                           ; 9                             ;
; 18                                           ; 8                             ;
; 19                                           ; 9                             ;
; 20                                           ; 6                             ;
; 21                                           ; 8                             ;
; 22                                           ; 4                             ;
; 23                                           ; 2                             ;
; 24                                           ; 1                             ;
; 25                                           ; 2                             ;
; 26                                           ; 3                             ;
; 27                                           ; 1                             ;
; 28                                           ; 1                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 0                             ;
; 33                                           ; 0                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 85        ; 0            ; 85        ; 0            ; 0            ; 85        ; 85        ; 0            ; 85        ; 85        ; 0            ; 0            ; 0            ; 0            ; 32           ; 0            ; 0            ; 32           ; 0            ; 0            ; 2            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 85        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 85           ; 0         ; 85           ; 85           ; 0         ; 0         ; 85           ; 0         ; 0         ; 85           ; 85           ; 85           ; 85           ; 53           ; 85           ; 85           ; 53           ; 85           ; 85           ; 83           ; 85           ; 85           ; 85           ; 85           ; 85           ; 85           ; 0         ; 85           ; 85           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; uart_tx            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pwdn          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_clk            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_de             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[16]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[17]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[18]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[19]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[20]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[21]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[22]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; lcd_data[23]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_clk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cke          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cs_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_we_n         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_cas_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ras_n        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[0]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dqm[1]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_ba[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[0]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[1]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[2]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[3]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[4]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[5]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[6]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[7]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[8]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[9]      ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[10]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[11]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_addr[12]     ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_scl           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_sda           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[8]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[9]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[10]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[11]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[12]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[13]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[14]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sdram_dq[15]       ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_sel            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rst_n              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_pclk          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_href          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[5]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[6]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[7]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[0]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[1]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[2]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[3]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_db[4]         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cmos_vsync         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                 ;
+------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; Source Clock(s)                                                  ; Destination Clock(s)                                   ; Delay Added in ns ;
+------------------------------------------------------------------+--------------------------------------------------------+-------------------+
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0],clk     ; clk                                                    ; 18.5              ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0]           ; cmos_pclk                                              ; 9.9               ;
; video_pll_m0|altpll_component|auto_generated|pll1|clk[0]         ; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0] ; 3.8               ;
; I/O                                                              ; cmos_pclk                                              ; 2.0               ;
; cmos_pclk                                                        ; cmos_pclk                                              ; 1.2               ;
; sys_pll_m0|altpll_component|auto_generated|pll1|clk[0],cmos_pclk ; cmos_pclk                                              ; 1.2               ;
+------------------------------------------------------------------+--------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                       ; Destination Register                                                                                                                                                       ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; thres_scan:thres_scan_m0|scan_data[12][2]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[9][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[11][2]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[10][2]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[8][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[5][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[7][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[6][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[4][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[2][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[3][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[1][2]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; uart_top:uart_top_m0|send_cnt[3]                                                                                                                      ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; uart_top:uart_top_m0|send_cnt[2]                                                                                                                      ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; uart_top:uart_top_m0|send_cnt[1]                                                                                                                      ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; uart_top:uart_top_m0|send_cnt[0]                                                                                                                      ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.643             ;
; thres_scan:thres_scan_m0|scan_data[12][1]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[9][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[11][1]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[10][1]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[8][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[5][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[7][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[6][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[4][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[2][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[3][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[1][1]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.640             ;
; thres_scan:thres_scan_m0|scan_data[12][0]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[9][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[11][0]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[10][0]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[8][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[5][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[7][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[6][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[4][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[1][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[3][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[2][0]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.613             ;
; thres_scan:thres_scan_m0|scan_data[12][3]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[9][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[11][3]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[10][3]                                                                                                             ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[8][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[5][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[7][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[6][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[4][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[1][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[3][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; thres_scan:thres_scan_m0|scan_data[2][3]                                                                                                              ; uart_top:uart_top_m0|send_data[3]                                                                                                                                          ; 4.611             ;
; video_timing_data:video_timing_data_m0|read_req                                                                                                       ; frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|read_req_d0                                                                                        ; 3.805             ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|write_req_ack                                                               ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 2.384             ;
; frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|fifo_aclr                                                                   ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe16|dffe17a[1] ; 1.498             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d0                                                                                                ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 1.192             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|cmos_vsync_d1                                                                                                ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 1.192             ;
; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                    ; cmos_write_req_gen:cmos_write_req_gen_m0|write_req                                                                                                                         ; 1.192             ;
; cmos_pclk                                                                                                                                             ; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[11]                                                                                                                                   ; 0.613             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[13]                                                                                                              ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a2~porta_datain_reg0    ; 0.200             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[3]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a14~porta_datain_reg0   ; 0.177             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[2]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a13~porta_datain_reg0   ; 0.177             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[5]                                                                                                               ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a5~porta_datain_reg0    ; 0.177             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[10]                                                                                                              ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a10~porta_datain_reg0   ; 0.175             ;
; cmos_8_16bit:cmos_8_16bit_m0|pdata_o[14]                                                                                                              ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a3~porta_datain_reg0    ; 0.175             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; 0.134             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|rdptr_g[1]                             ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; 0.128             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|wrptr_g[1]                             ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|altsyncram_mv61:fifo_ram|ram_block11a0~porta_address_reg0   ; 0.124             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1  ; frame_read_write:frame_read_write_m0|afifo_16_256:read_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                  ; 0.112             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; 0.075             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|rdptr_g[7]                             ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; 0.073             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; 0.073             ;
; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[20]                                                                                                   ; uart_top:uart_top_m0|uart_tx:uart_tx_m0|clk_cnt[8]                                                                                                                         ; 0.072             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|rdptr_g[8]                             ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; 0.070             ;
; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0 ; frame_read_write:frame_read_write_m0|afifo_16_256:write_buf|dcfifo:dcfifo_component|dcfifo_aql1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; 0.020             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 75 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (119006): Selected device EP4CE10F17C8 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v Line: 44
Info (15535): Implemented PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] port File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 44
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE6F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Info (12825): DCLK dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176127): The parameters of the PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 and the PLL video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 do not have the same values - hence these PLLs cannot be merged File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 78
    Info (176120): The values of the parameter "M" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "M" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 33
        Info (176121): The value of the parameter "M" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 12
    Info (176120): The values of the parameter "N" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "N" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 5
        Info (176121): The value of the parameter "N" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 1
    Info (176120): The values of the parameter "LOOP FILTER R" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 6000
        Info (176121): The value of the parameter "LOOP FILTER R" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 4000
    Info (176120): The values of the parameter "Min Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 10150
        Info (176121): The value of the parameter "Min Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 18456
    Info (176120): The values of the parameter "Max Lock Period" do not match for the PLL atoms video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 and PLL sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1 is 20408
        Info (176121): The value of the parameter "Max Lock Period" for the PLL atom sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1 is 39996
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aql1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_id9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe13|dffe14a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 3
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_2) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8
    Info (176355): Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0
Info (176353): Automatically promoted node video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v Line: 78
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15064): PLL "video_pll:video_pll_m0|altpll:altpll_component|video_pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "lcd_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/video_pll_altpll.v Line: 44
Warning (15055): PLL "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" input clock inclk[0] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 44
    Info (15024): Input port INCLK[0] of node "sys_pll:sys_pll_m0|altpll:altpll_component|sys_pll_altpll:auto_generated|pll1" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/db/sys_pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (11888): Total time spent on timing analysis during the Fitter is 1.39 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (169177): 32 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin cmos_scl uses I/O standard 3.3-V LVTTL at F3 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 9
    Info (169178): Pin cmos_sda uses I/O standard 3.3-V LVTTL at F2 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 10
    Info (169178): Pin sdram_dq[0] uses I/O standard 3.3-V LVTTL at P14 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[1] uses I/O standard 3.3-V LVTTL at M12 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[2] uses I/O standard 3.3-V LVTTL at N14 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[3] uses I/O standard 3.3-V LVTTL at L12 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[4] uses I/O standard 3.3-V LVTTL at L13 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[5] uses I/O standard 3.3-V LVTTL at L14 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[6] uses I/O standard 3.3-V LVTTL at L11 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[7] uses I/O standard 3.3-V LVTTL at K12 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[8] uses I/O standard 3.3-V LVTTL at G16 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[9] uses I/O standard 3.3-V LVTTL at J11 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[10] uses I/O standard 3.3-V LVTTL at J16 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[11] uses I/O standard 3.3-V LVTTL at J15 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[12] uses I/O standard 3.3-V LVTTL at K16 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[13] uses I/O standard 3.3-V LVTTL at K15 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[14] uses I/O standard 3.3-V LVTTL at L16 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin sdram_dq[15] uses I/O standard 3.3-V LVTTL at L15 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 37
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at E1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 3
    Info (169178): Pin key_sel uses I/O standard 3.3-V LVTTL at E16 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 5
    Info (169178): Pin rst_n uses I/O standard 3.3-V LVTTL at N13 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 4
    Info (169178): Pin cmos_pclk uses I/O standard 3.3-V LVTTL at M6 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 13
    Info (169178): Pin cmos_href uses I/O standard 3.3-V LVTTL at G1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 12
    Info (169178): Pin cmos_db[5] uses I/O standard 3.3-V LVTTL at L2 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[6] uses I/O standard 3.3-V LVTTL at L1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[7] uses I/O standard 3.3-V LVTTL at N5 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[0] uses I/O standard 3.3-V LVTTL at G2 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[1] uses I/O standard 3.3-V LVTTL at J2 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[2] uses I/O standard 3.3-V LVTTL at J1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[3] uses I/O standard 3.3-V LVTTL at K2 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_db[4] uses I/O standard 3.3-V LVTTL at K1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 14
    Info (169178): Pin cmos_vsync uses I/O standard 3.3-V LVTTL at F1 File: E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/src/top.sv Line: 11
Info (144001): Generated suppressed messages file E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5976 megabytes
    Info: Processing ended: Wed Apr 26 21:26:05 2023
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in E:/FPGA_work/Cyclone/Code_LCD/barcode_ov5640_uart_lcd800/output_files/top.fit.smsg.


