// Seed: 684330883
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign id_2 = id_5;
  assign id_2 = -1'b0;
endmodule
module module_0 #(
    parameter id_6 = 32'd12,
    parameter id_7 = 32'd48
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    id_8,
    id_9,
    module_1,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_4,
      id_14
  );
  input wire _id_7;
  inout wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_6 : id_7] id_18;
endmodule
