|lcd_modes_test
LCD_RS <= LCD:inst4.lcd_rs
CLOCK_50 => LCD:inst4.clock_50MHz
CLOCK_50 => spiker_50kHz:inst.ck
KEY[2] => spiker_50kHz:inst.n_ce
KEY[3] => spiker_50kHz:inst.n_cl
KEY[3] => LCD:inst4.reset
SW[2] => LCD:inst4.mode[0]
SW[3] => LCD:inst4.mode[1]
LCD_EN <= LCD:inst4.lcd_en
LCD_RW <= LCD:inst4.lcd_rw
LCD_ON <= LCD:inst4.lcd_on
LCD_BLON <= LCD:inst4.lcd_blon
LCD_DATA[0] <= LCD:inst4.lcd_data[0]
LCD_DATA[1] <= LCD:inst4.lcd_data[1]
LCD_DATA[2] <= LCD:inst4.lcd_data[2]
LCD_DATA[3] <= LCD:inst4.lcd_data[3]
LCD_DATA[4] <= LCD:inst4.lcd_data[4]
LCD_DATA[5] <= LCD:inst4.lcd_data[5]
LCD_DATA[6] <= LCD:inst4.lcd_data[6]
LCD_DATA[7] <= LCD:inst4.lcd_data[7]
LEDR[0] <= LCD:inst4.debug[0]
LEDR[1] <= LCD:inst4.debug[1]
LEDR[2] <= LCD:inst4.debug[2]
LEDR[3] <= LCD:inst4.debug[3]
LEDR[4] <= LCD:inst4.debug[4]
LEDR[5] <= LCD:inst4.debug[5]
LEDR[6] <= LCD:inst4.debug[6]
LEDR[7] <= LCD:inst4.debug[7]
LEDR[8] <= LCD:inst4.debug[8]
LEDR[9] <= LCD:inst4.debug[9]
LEDR[10] <= LCD:inst4.debug[10]
LEDR[11] <= LCD:inst4.debug[11]
LEDR[12] <= LCD:inst4.debug[12]
LEDR[13] <= LCD:inst4.debug[13]
LEDR[14] <= LCD:inst4.debug[14]
LEDR[15] <= LCD:inst4.debug[15]
LEDR[16] <= LCD:inst4.debug[16]
LEDR[17] <= LCD:inst4.debug[17]


|lcd_modes_test|LCD:inst4
clock_50MHz => string_seed[0].CLK
clock_50MHz => string_seed[1].CLK
clock_50MHz => string_seed[2].CLK
clock_50MHz => string_seed[3].CLK
clock_50MHz => char_pointer[0].CLK
clock_50MHz => char_pointer[1].CLK
clock_50MHz => char_pointer[2].CLK
clock_50MHz => char_pointer[3].CLK
clock_50MHz => char_pointer[4].CLK
clock_50MHz => delay_count[0].CLK
clock_50MHz => delay_count[1].CLK
clock_50MHz => delay_count[2].CLK
clock_50MHz => delay_count[3].CLK
clock_50MHz => delay_count[4].CLK
clock_50MHz => delay_count[5].CLK
clock_50MHz => delay_count[6].CLK
clock_50MHz => delay_count[7].CLK
clock_50MHz => delay_count[8].CLK
clock_50MHz => delay_count[9].CLK
clock_50MHz => delay_count[10].CLK
clock_50MHz => delay_count[11].CLK
clock_50MHz => delay_count[12].CLK
clock_50MHz => delay_count[13].CLK
clock_50MHz => delay_count[14].CLK
clock_50MHz => delay_count[15].CLK
clock_50MHz => debug[0]~reg0.CLK
clock_50MHz => debug[1]~reg0.CLK
clock_50MHz => debug[2]~reg0.CLK
clock_50MHz => debug[3]~reg0.CLK
clock_50MHz => debug[4]~reg0.CLK
clock_50MHz => debug[5]~reg0.CLK
clock_50MHz => debug[6]~reg0.CLK
clock_50MHz => debug[7]~reg0.CLK
clock_50MHz => debug[8]~reg0.CLK
clock_50MHz => debug[9]~reg0.CLK
clock_50MHz => debug[10]~reg0.CLK
clock_50MHz => debug[11]~reg0.CLK
clock_50MHz => debug[12]~reg0.CLK
clock_50MHz => debug[13]~reg0.CLK
clock_50MHz => debug[14]~reg0.CLK
clock_50MHz => debug[15]~reg0.CLK
clock_50MHz => debug[16]~reg0.CLK
clock_50MHz => debug[17]~reg0.CLK
clock_50MHz => lcd_rw_int.CLK
clock_50MHz => lcd_rs~reg0.CLK
clock_50MHz => lcd_en~reg0.CLK
clock_50MHz => lcd_data_int[0].CLK
clock_50MHz => lcd_data_int[1].CLK
clock_50MHz => lcd_data_int[2].CLK
clock_50MHz => lcd_data_int[3].CLK
clock_50MHz => lcd_data_int[4].CLK
clock_50MHz => lcd_data_int[5].CLK
clock_50MHz => lcd_data_int[6].CLK
clock_50MHz => lcd_data_int[7].CLK
clock_50MHz => next_state~1.DATAIN
clock_50MHz => lcd_fsm~37.DATAIN
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => lcd_fsm.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => delay_count.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => next_state.OUTPUTSELECT
spike_50kHz => char_pointer.OUTPUTSELECT
spike_50kHz => char_pointer.OUTPUTSELECT
spike_50kHz => char_pointer.OUTPUTSELECT
spike_50kHz => char_pointer.OUTPUTSELECT
spike_50kHz => char_pointer.OUTPUTSELECT
spike_50kHz => string_seed.OUTPUTSELECT
spike_50kHz => string_seed.OUTPUTSELECT
spike_50kHz => string_seed.OUTPUTSELECT
spike_50kHz => string_seed.OUTPUTSELECT
spike_50kHz => lcd_data_int[7].ENA
spike_50kHz => lcd_data_int[6].ENA
spike_50kHz => lcd_data_int[5].ENA
spike_50kHz => lcd_data_int[4].ENA
spike_50kHz => lcd_data_int[3].ENA
spike_50kHz => lcd_data_int[2].ENA
spike_50kHz => lcd_data_int[1].ENA
spike_50kHz => lcd_data_int[0].ENA
spike_50kHz => lcd_en~reg0.ENA
spike_50kHz => lcd_rs~reg0.ENA
spike_50kHz => lcd_rw_int.ENA
spike_50kHz => debug[17]~reg0.ENA
spike_50kHz => debug[16]~reg0.ENA
spike_50kHz => debug[15]~reg0.ENA
spike_50kHz => debug[14]~reg0.ENA
spike_50kHz => debug[13]~reg0.ENA
spike_50kHz => debug[12]~reg0.ENA
spike_50kHz => debug[11]~reg0.ENA
spike_50kHz => debug[10]~reg0.ENA
spike_50kHz => debug[9]~reg0.ENA
spike_50kHz => debug[8]~reg0.ENA
spike_50kHz => debug[7]~reg0.ENA
spike_50kHz => debug[6]~reg0.ENA
spike_50kHz => debug[5]~reg0.ENA
spike_50kHz => debug[4]~reg0.ENA
spike_50kHz => debug[3]~reg0.ENA
spike_50kHz => debug[2]~reg0.ENA
spike_50kHz => debug[1]~reg0.ENA
spike_50kHz => debug[0]~reg0.ENA
reset => debug[0]~reg0.ACLR
reset => debug[1]~reg0.ACLR
reset => debug[2]~reg0.ACLR
reset => debug[3]~reg0.ACLR
reset => debug[4]~reg0.ACLR
reset => debug[5]~reg0.ACLR
reset => debug[6]~reg0.ACLR
reset => debug[7]~reg0.ACLR
reset => debug[8]~reg0.ACLR
reset => debug[9]~reg0.ACLR
reset => debug[10]~reg0.ACLR
reset => debug[11]~reg0.ACLR
reset => debug[12]~reg0.ACLR
reset => debug[13]~reg0.ACLR
reset => debug[14]~reg0.ACLR
reset => debug[15]~reg0.ACLR
reset => debug[16]~reg0.ACLR
reset => debug[17]~reg0.ACLR
reset => lcd_rw_int.PRESET
reset => lcd_rs~reg0.ACLR
reset => lcd_en~reg0.PRESET
reset => lcd_data_int[0].ACLR
reset => lcd_data_int[1].ACLR
reset => lcd_data_int[2].ACLR
reset => lcd_data_int[3].PRESET
reset => lcd_data_int[4].PRESET
reset => lcd_data_int[5].PRESET
reset => lcd_data_int[6].ACLR
reset => lcd_data_int[7].ACLR
reset => next_state~3.DATAIN
reset => lcd_fsm~39.DATAIN
reset => string_seed[0].ENA
reset => delay_count[15].ENA
reset => delay_count[14].ENA
reset => delay_count[13].ENA
reset => delay_count[12].ENA
reset => delay_count[11].ENA
reset => delay_count[10].ENA
reset => delay_count[9].ENA
reset => delay_count[8].ENA
reset => delay_count[7].ENA
reset => delay_count[6].ENA
reset => delay_count[5].ENA
reset => delay_count[4].ENA
reset => delay_count[3].ENA
reset => delay_count[2].ENA
reset => delay_count[1].ENA
reset => delay_count[0].ENA
reset => char_pointer[4].ENA
reset => char_pointer[3].ENA
reset => char_pointer[2].ENA
reset => char_pointer[1].ENA
reset => char_pointer[0].ENA
reset => string_seed[3].ENA
reset => string_seed[2].ENA
reset => string_seed[1].ENA
mode[0] => Mux0.IN5
mode[0] => Mux1.IN5
mode[0] => Mux2.IN5
mode[0] => Mux27.IN5
mode[1] => Mux0.IN4
mode[1] => Mux1.IN4
mode[1] => Mux2.IN4
mode[1] => Mux27.IN4
lcd_rs <= lcd_rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_en <= lcd_en~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_rw <= lcd_rw_int.DB_MAX_OUTPUT_PORT_TYPE
lcd_on <= <VCC>
lcd_blon <= <VCC>
debug[0] <= debug[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[1] <= debug[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[2] <= debug[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[3] <= debug[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[4] <= debug[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[5] <= debug[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[6] <= debug[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[7] <= debug[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[8] <= debug[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[9] <= debug[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[10] <= debug[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[11] <= debug[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[12] <= debug[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[13] <= debug[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[14] <= debug[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[15] <= debug[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[16] <= debug[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
debug[17] <= debug[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <> lcd_data[0]
lcd_data[1] <> lcd_data[1]
lcd_data[2] <> lcd_data[2]
lcd_data[3] <> lcd_data[3]
lcd_data[4] <> lcd_data[4]
lcd_data[5] <> lcd_data[5]
lcd_data[6] <> lcd_data[6]
lcd_data[7] <> lcd_data[7]


|lcd_modes_test|spiker_50kHz:inst
ck => n_rc~reg0.CLK
ck => cnt_clk[0].CLK
ck => cnt_clk[1].CLK
ck => cnt_clk[2].CLK
ck => cnt_clk[3].CLK
ck => cnt_clk[4].CLK
ck => cnt_clk[5].CLK
ck => cnt_clk[6].CLK
ck => cnt_clk[7].CLK
ck => cnt_clk[8].CLK
ck => cnt_clk[9].CLK
ck => cnt_clk[10].CLK
ck => cnt_clk[11].CLK
ck => cnt_clk[12].CLK
ck => cnt_clk[13].CLK
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => cnt_clk.OUTPUTSELECT
n_cl => n_rc~reg0.ENA
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => cnt_clk.OUTPUTSELECT
n_ce => n_rc.OUTPUTSELECT
n_rc <= n_rc~reg0.DB_MAX_OUTPUT_PORT_TYPE


