const t='{"documentCount":456,"nextId":456,"documentIds":{"0":"/00-summary#_00-课程简介","1":"/01-introduction-1#_01-概论-1-2","2":"/01-introduction-1#电子计算机与存储程序控制","3":"/01-introduction-1#电子计算机的发展","4":"/01-introduction-1#存储程序概念","5":"/01-introduction-1#计算机的硬件组成","6":"/01-introduction-1#计算机的主要部件","7":"/01-introduction-1#计算机各大部件之间的连接","8":"/01-introduction-1#总线结构-小、微型机的典型结构","9":"/01-introduction-1#大、中型计算机的典型结构","10":"/01-introduction-1#不同对象观察到的计算机硬件系统","11":"/02-introduction-2#_01-概论-3-4","12":"/02-introduction-2#计算机系统","13":"/02-introduction-2#硬件与软件的关系","14":"/02-introduction-2#系列机和软件养容","15":"/02-introduction-2#计算机系统的多层次结构","16":"/02-introduction-2#计算机系统的国产化替代","17":"/02-introduction-2#计算机的工作过程和主要性能指标","18":"/02-introduction-2#计算机的工作过程","19":"/02-introduction-2#计算机的主要性能指标","20":"/03-m-level-repr-of-data-1#_02-数据的机器层次表示-1-3","21":"/03-m-level-repr-of-data-1#数值数据的表示","22":"/03-m-level-repr-of-data-1#计算机中的数值教据","23":"/03-m-level-repr-of-data-1#无符号数和带符号数","24":"/03-m-level-repr-of-data-1#原码表示法","25":"/03-m-level-repr-of-data-1#补码表示法","26":"/03-m-level-repr-of-data-1#模和同余","27":"/03-m-level-repr-of-data-1#补码表示","28":"/03-m-level-repr-of-data-1#由真值、原码转换为补码","29":"/03-m-level-repr-of-data-1#反码表示法","30":"/03-m-level-repr-of-data-1#三种码制的比较与转换","31":"/03-m-level-repr-of-data-1#比较","32":"/03-m-level-repr-of-data-1#转换","33":"/03-m-level-repr-of-data-1#机器数的定点表示与浮点表示","34":"/03-m-level-repr-of-data-1#定点表示法","35":"/03-m-level-repr-of-data-1#定点小数","36":"/03-m-level-repr-of-data-1#定点整数","37":"/03-m-level-repr-of-data-1#浮点表示法","38":"/03-m-level-repr-of-data-1#浮点数的表示范围","39":"/03-m-level-repr-of-data-1#规格化浮点数","40":"/03-m-level-repr-of-data-1#浮点数阶码的移码表示法","41":"/03-m-level-repr-of-data-1#浮点教尾教的基教","42":"/03-m-level-repr-of-data-1#尾数基数大小的选择","43":"/03-m-level-repr-of-data-1#尾数基数-r-对浮点数特性的影响","44":"/03-m-level-repr-of-data-1#ieee-754-标准浮点數","45":"/03-m-level-repr-of-data-1#定点、浮点表示法与定点、浮点计算机","46":"/03-m-level-repr-of-data-1#定点、浮点表示法的区别","47":"/03-m-level-repr-of-data-1#定点机与浮点机","48":"/03-m-level-repr-of-data-1#非数值数据的表示","49":"/03-m-level-repr-of-data-1#字符和字符串的表示","50":"/03-m-level-repr-of-data-1#ascii-字符编码","51":"/03-m-level-repr-of-data-1#字符串的存放","52":"/03-m-level-repr-of-data-1#汉字的表示","53":"/03-m-level-repr-of-data-1#汉字国标码","54":"/03-m-level-repr-of-data-1#汉字区位码","55":"/03-m-level-repr-of-data-1#汉字机内码","56":"/03-m-level-repr-of-data-1#汉字字形码","57":"/03-m-level-repr-of-data-1#汉字编码的发展","58":"/03-m-level-repr-of-data-1#统一代码","59":"/04-m-level-repr-of-data-2#_02-数据的机器层次表示-4-6","60":"/04-m-level-repr-of-data-2#十进制数和数串的表示","61":"/04-m-level-repr-of-data-2#十进制数的编码","62":"/04-m-level-repr-of-data-2#_8421-码","63":"/04-m-level-repr-of-data-2#_2421-码","64":"/04-m-level-repr-of-data-2#余-3-码","65":"/04-m-level-repr-of-data-2#格雷码","66":"/04-m-level-repr-of-data-2#十进制数串","67":"/04-m-level-repr-of-data-2#非压缩的十进制数串","68":"/04-m-level-repr-of-data-2#压缩的十进制数串","69":"/04-m-level-repr-of-data-2#不同类型的数据表示举例","70":"/04-m-level-repr-of-data-2#c-语言中的数据表示","71":"/04-m-level-repr-of-data-2#现代微机系统中的数据表示举例","72":"/04-m-level-repr-of-data-2#数据校验码","73":"/04-m-level-repr-of-data-2#奇偶校验码","74":"/04-m-level-repr-of-data-2#奇偶校验概念","75":"/04-m-level-repr-of-data-2#简单奇偶校验","76":"/04-m-level-repr-of-data-2#交叉奇偶校验","77":"/04-m-level-repr-of-data-2#汉-海-明校验码","78":"/04-m-level-repr-of-data-2#循环冗余校验码","79":"/05-command-sys-1#_03-指令系统-1-3","80":"/05-command-sys-1#指令格式","81":"/05-command-sys-1#机器指令的基本格式","82":"/05-command-sys-1#地址码结构","83":"/05-command-sys-1#四地址指令","84":"/05-command-sys-1#三地址指令","85":"/05-command-sys-1#二地址指令","86":"/05-command-sys-1#一地址指令","87":"/05-command-sys-1#零地址指令","88":"/05-command-sys-1#规整型编码-定长编码","89":"/05-command-sys-1#非规整型编码-变长编码","90":"/05-command-sys-1#寻址技术","91":"/05-command-sys-1#编址","92":"/05-command-sys-1#编址单位","93":"/05-command-sys-1#指令中地址码的位数","94":"/05-command-sys-1#指令寻址和数据寻址","95":"/05-command-sys-1#基本的数据寻址方式","96":"/05-command-sys-1#立即寻址","97":"/05-command-sys-1#直接寻址","98":"/05-command-sys-1#间接寻址","99":"/05-command-sys-1#寄存器间接寻址","100":"/05-command-sys-1#变址寻址","101":"/05-command-sys-1#基址寻址","102":"/05-command-sys-1#相对寻址","103":"/05-command-sys-1#页面寻址","104":"/05-command-sys-1#基本的数据寻址速度比较","105":"/05-command-sys-1#变型或组合寻址方式","106":"/05-command-sys-1#自增型寄存器间址和自减型寄存器间址","107":"/05-command-sys-1#扩展变址方式","108":"/05-command-sys-1#堆栈与堆栈操作","109":"/05-command-sys-1#堆栈结构","110":"/05-command-sys-1#寄存器堆栈","111":"/05-command-sys-1#存储器堆栈","112":"/05-command-sys-1#堆栈操作","113":"/06-command-sys-2#_03-指令系统-4-5","114":"/06-command-sys-2#指令类型","115":"/06-command-sys-2#数据传送类指令","116":"/06-command-sys-2#一般传送指令","117":"/06-command-sys-2#堆栈操作指令","118":"/06-command-sys-2#数据交换指令","119":"/06-command-sys-2#运算类指令","120":"/06-command-sys-2#算术运算类指令","121":"/06-command-sys-2#逻辑运算类指令","122":"/06-command-sys-2#移位类指令","123":"/06-command-sys-2#程序控制类指令","124":"/06-command-sys-2#转移指令","125":"/06-command-sys-2#子程序调用指令","126":"/06-command-sys-2#返回指令","127":"/06-command-sys-2#输入输出类指令","128":"/06-command-sys-2#独立编址的-i-o-指令","129":"/06-command-sys-2#统一编址的-i-o-指令","130":"/06-command-sys-2#两种编址方式比较","131":"/06-command-sys-2#_80x86-指令系统举例","132":"/06-command-sys-2#指令系统的发展","133":"/06-command-sys-2#x86-架构的扩展指令集","134":"/06-command-sys-2#从复杂指令系统到精简指令系统","135":"/06-command-sys-2#vliw-和-epic","136":"/06-command-sys-2#vliw-和-epic-概念","137":"/06-command-sys-2#intel-的-ia-64","138":"/07-num-m-operation-1#_04-数值的机器运算-1-3","139":"/07-num-m-operation-1#本章学习内容","140":"/07-num-m-operation-1#基本算术运算的实现","141":"/07-num-m-operation-1#加法器","142":"/07-num-m-operation-1#全加器","143":"/07-num-m-operation-1#串行加法器与并行加法器","144":"/07-num-m-operation-1#进位的产生和传递","145":"/07-num-m-operation-1#并行加法器的快速进位","146":"/07-num-m-operation-1#并行进位方式","147":"/07-num-m-operation-1#分组并行进位方式","148":"/07-num-m-operation-1#定点加减运算","149":"/07-num-m-operation-1#原码加减运算","150":"/07-num-m-operation-1#补码加减运算","151":"/07-num-m-operation-1#补码加法","152":"/07-num-m-operation-1#补码减法","153":"/07-num-m-operation-1#补码加减运算规则","154":"/07-num-m-operation-1#符号扩展","155":"/07-num-m-operation-1#补码的溢出判断与检测方法","156":"/07-num-m-operation-1#溢出的产生","157":"/07-num-m-operation-1#溢出检测方法","158":"/07-num-m-operation-1#补码定点加减运算的实现","159":"/07-num-m-operation-1#带符号数的移位和舍入操作","160":"/07-num-m-operation-1#带符号数的移位操作","161":"/07-num-m-operation-1#原码的移位规则","162":"/07-num-m-operation-1#补码的移位规则","163":"/07-num-m-operation-1#移位功能的实现","164":"/07-num-m-operation-1#带符号数的舍入操作","165":"/08-num-m-operation-2#_04-数值的机器运算-4-6","166":"/08-num-m-operation-2#定点乘法运算","167":"/08-num-m-operation-2#原码一位乘法","168":"/08-num-m-operation-2#原码一位乘法算法","169":"/08-num-m-operation-2#原码一位乘法运算的实现","170":"/08-num-m-operation-2#补码一位乘法","171":"/08-num-m-operation-2#校正法","172":"/08-num-m-operation-2#比较法——booth-乘法","173":"/08-num-m-operation-2#补码两位乘法","174":"/08-num-m-operation-2#定点除法运算","175":"/08-num-m-operation-2#原码除法运算","176":"/08-num-m-operation-2#原码比较法和恢复余数法","177":"/08-num-m-operation-2#原码不恢复余数法-原码加减交替法","178":"/08-num-m-operation-2#原码加减交替除法的实现","179":"/08-num-m-operation-2#补码除法运算","180":"/08-num-m-operation-2#够减的判断","181":"/08-num-m-operation-2#上商规则","182":"/08-num-m-operation-2#商符的确定","183":"/08-num-m-operation-2#求新部分余数","184":"/08-num-m-operation-2#末位恒置-1","185":"/08-num-m-operation-2#规格化浮点运算","186":"/08-num-m-operation-2#浮点加减运算","187":"/08-num-m-operation-2#浮点数加减运算步骤","188":"/08-num-m-operation-2#浮点数加减运算举例","189":"/08-num-m-operation-2#浮点乘除运算","190":"/08-num-m-operation-2#乘法步骤","191":"/08-num-m-operation-2#除法步骤","192":"/08-num-m-operation-2#浮点运算器的实现","193":"/09-num-m-operation-3#_04-数值的机器运算-7-9","194":"/09-num-m-operation-3#十进制整数的加法运算","195":"/09-num-m-operation-3#一位十进制加法运算","196":"/09-num-m-operation-3#_8421-码加法运算","197":"/09-num-m-operation-3#余-3-码加法运算","198":"/09-num-m-operation-3#十进制加法器","199":"/09-num-m-operation-3#一位-8421-码加法器","200":"/09-num-m-operation-3#一位余-3-码加法器","201":"/09-num-m-operation-3#多位十进制加法","202":"/09-num-m-operation-3#逻辑运算与实现","203":"/09-num-m-operation-3#逻辑非","204":"/09-num-m-operation-3#逻辑乘","205":"/09-num-m-operation-3#逻辑加","206":"/09-num-m-operation-3#逻辑异或","207":"/09-num-m-operation-3#运算器的基本组成与实例","208":"/09-num-m-operation-3#运算器结构","209":"/09-num-m-operation-3#运算器的基本组成","210":"/09-num-m-operation-3#运算器的内部总线结构","211":"/09-num-m-operation-3#alu-举例","212":"/09-num-m-operation-3#alu-电路","213":"/09-num-m-operation-3#_4-位-alu-芯片","214":"/09-num-m-operation-3#alu-的应用","215":"/09-num-m-operation-3#浮点运算器举例","216":"/09-num-m-operation-3#_80x87-的数据格式","217":"/09-num-m-operation-3#_80x87-的内部结构","218":"/10-stor-sys-and-struct-1#_05-存储系统和结构-1-3","219":"/10-stor-sys-and-struct-1#存储系统的组成","220":"/10-stor-sys-and-struct-1#存储器分类","221":"/10-stor-sys-and-struct-1#按存储器在计算机系统中的作用分类","222":"/10-stor-sys-and-struct-1#按存取方式分类","223":"/10-stor-sys-and-struct-1#按存储介质分类","224":"/10-stor-sys-and-struct-1#按信息的可保存性分类","225":"/10-stor-sys-and-struct-1#存储系统层次结构","226":"/10-stor-sys-and-struct-1#cache-主存存储层次-cache-存储系统","227":"/10-stor-sys-and-struct-1#主存-−-辅存存储层次-虚拟存储系统","228":"/10-stor-sys-and-struct-1#主存储器的组织","229":"/10-stor-sys-and-struct-1#主存储器的基本结构","230":"/10-stor-sys-and-struct-1#主存储器的存储单元","231":"/10-stor-sys-and-struct-1#主存储器的主要技术指标","232":"/10-stor-sys-and-struct-1#存储容量","233":"/10-stor-sys-and-struct-1#存取速度","234":"/10-stor-sys-and-struct-1#可靠性","235":"/10-stor-sys-and-struct-1#功耗","236":"/10-stor-sys-and-struct-1#数据在主存中的存放","237":"/10-stor-sys-and-struct-1#不浪费存储器资源的存放方法","238":"/10-stor-sys-and-struct-1#从存储字的起始位置开始存放的方法","239":"/10-stor-sys-and-struct-1#边界对齐的数据存放方法","240":"/10-stor-sys-and-struct-1#半导体随机存储器和只读存储器","241":"/10-stor-sys-and-struct-1#ram-记忆单元电路","242":"/10-stor-sys-and-struct-1#_6-管-sram-记忆单元电路","243":"/10-stor-sys-and-struct-1#_4-管-dram-记忆单元电路","244":"/10-stor-sys-and-struct-1#单管-dram-记忆单元","245":"/10-stor-sys-and-struct-1#动态-ram-的刷新","246":"/10-stor-sys-and-struct-1#刷新间隔","247":"/10-stor-sys-and-struct-1#刷新方式","248":"/10-stor-sys-and-struct-1#刷新控制","249":"/10-stor-sys-and-struct-1#ram-芯片分析","250":"/10-stor-sys-and-struct-1#ram-芯片","251":"/10-stor-sys-and-struct-1#地址译码方式","252":"/10-stor-sys-and-struct-1#ram-的读写时序","253":"/10-stor-sys-and-struct-1#半导体只读存储器-rom","254":"/10-stor-sys-and-struct-1#rom-的类型","255":"/10-stor-sys-and-struct-1#rom-芯片","256":"/10-stor-sys-and-struct-1#半导体存储器的封装","257":"/10-stor-sys-and-struct-1#dip-存储芯片","258":"/10-stor-sys-and-struct-1#内存条","259":"/11-stor-sys-and-struct-2#_05-存储系统和结构-4-6","260":"/11-stor-sys-and-struct-2#主存储器的连接与控制","261":"/11-stor-sys-and-struct-2#主存容量的扩展","262":"/11-stor-sys-and-struct-2#存储芯片的地址分配和片选","263":"/11-stor-sys-and-struct-2#线选法","264":"/11-stor-sys-and-struct-2#全译码法","265":"/11-stor-sys-and-struct-2#部分译码","266":"/11-stor-sys-and-struct-2#主存储器和-cpu-的连接","267":"/11-stor-sys-and-struct-2#主存和-cpu-之间的硬连接","268":"/11-stor-sys-and-struct-2#cpu-对主存的基本操作","269":"/11-stor-sys-and-struct-2#主存的校验","270":"/11-stor-sys-and-struct-2#主存的奇偶校验","271":"/11-stor-sys-and-struct-2#错误检验与校正-ecc","272":"/11-stor-sys-and-struct-2#pc-系列微机的存储器接口","273":"/11-stor-sys-and-struct-2#_8-位存储器接口","274":"/11-stor-sys-and-struct-2#_16-位存储器接口","275":"/11-stor-sys-and-struct-2#_32-位存储器接口","276":"/11-stor-sys-and-struct-2#_64-位存储器接口","277":"/11-stor-sys-and-struct-2#提高主存读写速度的技术","278":"/11-stor-sys-and-struct-2#主存与-cpu-速度的匹配","279":"/11-stor-sys-and-struct-2#fpm-dram","280":"/11-stor-sys-and-struct-2#edo-dram","281":"/11-stor-sys-and-struct-2#sdram","282":"/11-stor-sys-and-struct-2#ddr-sdram","283":"/11-stor-sys-and-struct-2#ddr2、ddr3-、ddr4-和-ddr5-sdram","284":"/11-stor-sys-and-struct-2#ddr2sdram","285":"/11-stor-sys-and-struct-2#ddr3sdram","286":"/11-stor-sys-and-struct-2#ddr4sdram","287":"/11-stor-sys-and-struct-2#ddr5-sdram","288":"/11-stor-sys-and-struct-2#rambus-dram","289":"/11-stor-sys-and-struct-2#多体交叉存储技术","290":"/11-stor-sys-and-struct-2#并行访问存储器","291":"/11-stor-sys-and-struct-2#交叉访问存储器","292":"/12-stor-sys-and-struct-3#_05-存储系统和结构-7-8","293":"/12-stor-sys-and-struct-3#高速缓冲存储器","294":"/12-stor-sys-and-struct-3#高速缓存工作原理","295":"/12-stor-sys-and-struct-3#程序的局部性原理","296":"/12-stor-sys-and-struct-3#cache-的基本结构","297":"/12-stor-sys-and-struct-3#cache-的读写操作","298":"/12-stor-sys-and-struct-3#cache-的读操作","299":"/12-stor-sys-and-struct-3#cache-的写操作","300":"/12-stor-sys-and-struct-3#地址映象","301":"/12-stor-sys-and-struct-3#全相联映像","302":"/12-stor-sys-and-struct-3#直接映像","303":"/12-stor-sys-and-struct-3#组相联映像","304":"/12-stor-sys-and-struct-3#替换算法","305":"/12-stor-sys-and-struct-3#随机算法","306":"/12-stor-sys-and-struct-3#先进先出-fifo-算法","307":"/12-stor-sys-and-struct-3#近期最少使用-lru-算法","308":"/12-stor-sys-and-struct-3#更新策略","309":"/12-stor-sys-and-struct-3#pc-机中-cache-技术的实现","310":"/12-stor-sys-and-struct-3#虚拟存储器","311":"/12-stor-sys-and-struct-3#虚拟存储器的基本概念","312":"/12-stor-sys-and-struct-3#页式虚拟存储器","313":"/12-stor-sys-and-struct-3#段式虚拟存储器","314":"/12-stor-sys-and-struct-3#段页式虚拟存储器","315":"/12-stor-sys-and-struct-3#快表与慢表","316":"/13-central-processor-1#_06-中央处理器-1-3","317":"/13-central-processor-1#中央处理器的功能和组成","318":"/13-central-processor-1#cpu-的功能","319":"/13-central-processor-1#cpu-中的主要寄存器","320":"/13-central-processor-1#通用寄存器","321":"/13-central-processor-1#专用寄存器","322":"/13-central-processor-1#cpu-的组成","323":"/13-central-processor-1#cpu-的主要技术参数","324":"/13-central-processor-1#字长","325":"/13-central-processor-1#内部工作频率","326":"/13-central-processor-1#外部工作频率","327":"/13-central-processor-1#前端总线频率","328":"/13-central-processor-1#qpi-数据传输速率","329":"/13-central-processor-1#dmi-数据传输速率","330":"/13-central-processor-1#片内-cache-的容量和速率","331":"/13-central-processor-1#工作电压","332":"/13-central-processor-1#地址总线宽度","333":"/13-central-processor-1#数据总线宽度","334":"/13-central-processor-1#tdp-功耗","335":"/13-central-processor-1#制造工艺","336":"/13-central-processor-1#控制器的组成和实现方法","337":"/13-central-processor-1#控制器的基本组成","338":"/13-central-processor-1#指令部件","339":"/13-central-processor-1#时序部件","340":"/13-central-processor-1#微操作信号发生器","341":"/13-central-processor-1#中断控制逻辑","342":"/13-central-processor-1#控制器的硬件实现方法","343":"/13-central-processor-1#组合逻辑型","344":"/13-central-processor-1#存储逻辑型","345":"/13-central-processor-1#组合逻辑和存储逻辑结合型","346":"/13-central-processor-1#时序系统与控制方式","347":"/13-central-processor-1#时序系统","348":"/13-central-processor-1#指令周期和机器周期","349":"/13-central-processor-1#节拍","350":"/13-central-processor-1#工作脉冲","351":"/13-central-processor-1#多级时序系统","352":"/13-central-processor-1#控制方式","353":"/13-central-processor-1#同步控制方式","354":"/13-central-processor-1#异步控制方式","355":"/13-central-processor-1#联合控制方式","356":"/13-central-processor-1#指令运行的基本过程","357":"/13-central-processor-1#分析取数阶段","358":"/13-central-processor-1#执行阶段","359":"/13-central-processor-1#指令的微操作序列","360":"/13-central-processor-1#加法指令","361":"/13-central-processor-1#转移指令-jca","362":"/14-central-processor-2#_06-中央处理器-4-6","363":"/14-central-processor-2#微程序控制原理","364":"/14-central-processor-2#微程序控制的基本概念","365":"/14-central-processor-2#微程序设计的提出与发展","366":"/14-central-processor-2#基本术语","367":"/14-central-processor-2#微指令编码法","368":"/14-central-processor-2#直接控制法-不译码法","369":"/14-central-processor-2#最短编码法","370":"/14-central-processor-2#字段编码法","371":"/14-central-processor-2#微程序控制器的组成和工作过程","372":"/14-central-processor-2#微程序控制器的基本组成","373":"/14-central-processor-2#微程序控制器的工作过程","374":"/14-central-processor-2#机器指令对应的微程序","375":"/14-central-processor-2#微程序入口地址的形成","376":"/14-central-processor-2#一级功能转换","377":"/14-central-processor-2#二级功能转换","378":"/14-central-processor-2#通过-pla-电路实现功能转换","379":"/14-central-processor-2#后继微地址的形成","380":"/14-central-processor-2#增量方式-顺序-转移型微地址","381":"/14-central-processor-2#断定方式","382":"/14-central-processor-2#微程序设计","383":"/14-central-processor-2#控制单元的设计","384":"/14-central-processor-2#简单的-cpu-模型","385":"/14-central-processor-2#非访存指令","386":"/14-central-processor-2#访存指令","387":"/14-central-processor-2#转移类指令","388":"/14-central-processor-2#组合逻辑控制单元设计","389":"/14-central-processor-2#微操作的节拍安排","390":"/14-central-processor-2#组合逻辑设计步骤","391":"/14-central-processor-2#微程序控制单元设计","392":"/14-central-processor-2#流水线技术","393":"/14-central-processor-2#重叠控制","394":"/14-central-processor-2#先行控制原理","395":"/14-central-processor-2#流水工作原理","396":"/14-central-processor-2#流水线","397":"/14-central-processor-2#流水线分类","398":"/14-central-processor-2#指令流水线的相关性","399":"/15-central-processor-3#_06-中央处理器-7-8","400":"/15-central-processor-3#精简指令系统计算机","401":"/15-central-processor-3#risc-的特点和优势","402":"/15-central-processor-3#risc-的主要特点","403":"/15-central-processor-3#risc-的优势","404":"/15-central-processor-3#risc-基本技术","405":"/15-central-processor-3#risc-寄存器管理技术","406":"/15-central-processor-3#流水线技术","407":"/15-central-processor-3#延时转移技术","408":"/15-central-processor-3#微处理器中的新技术","409":"/15-central-processor-3#超标量和超流水线技术","410":"/15-central-processor-3#epic-的指令级并行处理","411":"/15-central-processor-3#超线程技术","412":"/15-central-processor-3#双核与多核技术","413":"/16-bus-1#_07-总线-1-2","414":"/16-bus-1#总线概述","415":"/16-bus-1#总线的基本概念","416":"/16-bus-1#三态门和总线电路","417":"/16-bus-1#总线事务","418":"/16-bus-1#总线使用权","419":"/16-bus-1#总线的分类","420":"/16-bus-1#按功能层次分类","421":"/16-bus-1#按数据线的多少分类","422":"/16-bus-1#总线的组成及性能指标","423":"/16-bus-1#总线结构","424":"/16-bus-1#总线特性","425":"/16-bus-1#总线的性能指标","426":"/16-bus-1#总线仲裁","427":"/16-bus-1#集中仲裁方式","428":"/16-bus-1#链式查询方式","429":"/16-bus-1#计数器定时查询方式","430":"/16-bus-1#独立请求方式","431":"/16-bus-1#分布仲裁方式","432":"/17-bus-2#_07-总线-3-4","433":"/17-bus-2#总线定时控制","434":"/17-bus-2#同步定时方式","435":"/17-bus-2#异步定时方式","436":"/17-bus-2#总线标准","437":"/17-bus-2#系统总线标准","438":"/17-bus-2#外部总线标准","439":"/18-exter-device-1#_08-外部设备-1-3","440":"/18-exter-device-1#外部设备概述","441":"/18-exter-device-1#外部设备的分类","442":"/18-exter-device-1#输入输出设备","443":"/18-exter-device-1#辅助存储器","444":"/18-exter-device-1#终端设备","445":"/18-exter-device-1#过程控制设备","446":"/README#computer-composition-principle-learning","447":"/README#local-development","448":"/README#_1-enable-corepack-pnpm","449":"/README#_2-clone-the-repository","450":"/README#_2-install-dependencies","451":"/README#_3-start-the-development-server","452":"/README#_4-some-useful-commands","453":"/README#contributions","454":"/README#thanks","455":"/README#license"},"fieldIds":{"title":0,"titles":1,"text":2},"fieldLength":{"0":[2,1,11],"1":[4,1,1],"2":[1,4,1],"3":[1,4,133],"4":[1,4,27],"5":[1,4,20],"6":[1,4,30],"7":[1,4,1],"8":[4,5,10],"9":[2,5,16],"10":[1,4,15],"11":[4,1,1],"12":[1,4,6],"13":[1,4,27],"14":[1,4,20],"15":[1,4,30],"16":[1,4,10],"17":[1,4,8],"18":[1,4,43],"19":[1,4,70],"20":[4,1,1],"21":[1,4,8],"22":[1,4,36],"23":[1,4,34],"24":[1,4,48],"25":[1,4,1],"26":[1,5,59],"27":[1,5,43],"28":[2,5,29],"29":[1,4,40],"30":[1,4,1],"31":[1,5,24],"32":[1,5,26],"33":[1,4,6],"34":[1,4,3],"35":[1,5,51],"36":[1,5,22],"37":[1,4,30],"38":[1,5,25],"39":[1,5,45],"40":[1,4,75],"41":[1,4,1],"42":[1,5,20],"43":[3,5,13],"44":[3,4,40],"45":[3,4,1],"46":[2,7,19],"47":[1,7,9],"48":[1,4,8],"49":[1,4,1],"50":[2,5,26],"51":[1,5,26],"52":[1,4,1],"53":[1,5,17],"54":[1,5,49],"55":[1,5,33],"56":[1,5,20],"57":[1,5,16],"58":[1,4,46],"59":[4,1,1],"60":[1,4,4],"61":[1,4,26],"62":[2,5,22],"63":[2,5,33],"64":[3,5,30],"65":[1,5,16],"66":[1,4,1],"67":[1,5,34],"68":[1,5,28],"69":[1,4,5],"70":[2,4,19],"71":[1,4,77],"72":[1,4,24],"73":[1,4,1],"74":[1,5,30],"75":[1,5,48],"76":[1,5,17],"77":[4,4,50],"78":[2,4,30],"79":[4,1,28],"80":[1,4,8],"81":[1,4,13],"82":[1,4,18],"83":[1,5,15],"84":[1,5,34],"85":[1,5,28],"86":[1,5,27],"87":[1,5,26],"88":[3,5,19],"89":[3,5,43],"90":[1,4,7],"91":[1,5,7],"92":[1,5,26],"93":[1,5,90],"94":[1,4,21],"95":[1,4,7],"96":[1,5,33],"97":[1,5,14],"98":[1,5,34],"99":[1,5,6],"100":[1,5,36],"101":[1,5,27],"102":[1,5,37],"103":[1,5,61],"104":[1,4,13],"105":[1,4,7],"106":[1,5,43],"107":[1,5,37],"108":[1,4,8],"109":[1,4,1],"110":[1,5,7],"111":[1,5,56],"112":[1,4,78],"113":[4,1,1],"114":[1,4,3],"115":[1,4,1],"116":[1,5,29],"117":[1,5,10],"118":[1,5,7],"119":[1,4,1],"120":[1,5,16],"121":[1,5,48],"122":[1,5,23],"123":[1,4,1],"124":[1,5,30],"125":[1,5,46],"126":[1,5,10],"127":[1,4,1],"128":[4,5,14],"129":[4,5,13],"130":[1,5,2],"131":[3,4,19],"132":[1,4,5],"133":[3,4,13],"134":[1,4,44],"135":[3,4,1],"136":[4,7,22],"137":[4,7,24],"138":[4,1,6],"139":[1,4,34],"140":[1,4,9],"141":[1,4,1],"142":[1,5,24],"143":[1,5,35],"144":[1,4,47],"145":[1,4,1],"146":[1,5,20],"147":[1,5,78],"148":[1,4,6],"149":[1,4,21],"150":[1,4,1],"151":[1,5,12],"152":[1,5,67],"153":[1,5,10],"154":[1,5,13],"155":[1,4,1],"156":[1,5,28],"157":[1,5,74],"158":[1,4,25],"159":[1,4,20],"160":[1,4,1],"161":[1,5,20],"162":[1,5,21],"163":[1,5,15],"164":[1,4,59],"165":[4,1,1],"166":[1,4,4],"167":[1,4,1],"168":[1,5,47],"169":[1,5,1],"170":[1,4,5],"171":[1,5,20],"172":[3,5,66],"173":[1,4,54],"174":[1,4,9],"175":[1,4,1],"176":[1,5,47],"177":[3,5,107],"178":[1,5,1],"179":[1,4,1],"180":[1,5,18],"181":[1,5,21],"182":[1,5,17],"183":[1,5,21],"184":[2,5,31],"185":[1,4,1],"186":[1,4,28],"187":[1,5,130],"188":[1,5,60],"189":[1,4,19],"190":[1,5,43],"191":[1,5,46],"192":[1,4,18],"193":[4,1,1],"194":[1,4,4],"195":[1,4,1],"196":[2,5,24],"197":[3,5,22],"198":[1,4,1],"199":[3,5,9],"200":[3,5,11],"201":[1,4,14],"202":[1,4,12],"203":[1,4,13],"204":[1,4,14],"205":[1,4,14],"206":[1,4,17],"207":[1,4,4],"208":[1,4,1],"209":[1,5,47],"210":[1,5,39],"211":[2,4,1],"212":[2,6,18],"213":[4,6,13],"214":[2,6,27],"215":[1,4,1],"216":[2,5,30],"217":[2,5,21],"218":[4,1,50],"219":[1,4,4],"220":[1,4,1],"221":[1,5,18],"222":[1,5,33],"223":[1,5,48],"224":[1,5,18],"225":[1,4,122],"226":[4,5,13],"227":[5,5,11],"228":[1,4,5],"229":[1,4,16],"230":[1,4,36],"231":[1,4,1],"232":[1,5,19],"233":[1,5,44],"234":[1,5,7],"235":[1,5,8],"236":[1,4,25],"237":[1,5,15],"238":[1,5,12],"239":[1,5,15],"240":[1,4,8],"241":[2,4,19],"242":[4,6,41],"243":[4,6,57],"244":[3,6,1],"245":[3,4,1],"246":[1,7,32],"247":[1,7,104],"248":[1,7,28],"249":[2,4,1],"250":[2,6,56],"251":[2,6,112],"252":[2,6,59],"253":[3,4,1],"254":[2,7,93],"255":[2,7,24],"256":[1,4,1],"257":[2,5,23],"258":[1,5,74],"259":[4,1,1],"260":[1,4,8],"261":[2,4,2],"262":[1,4,17],"263":[1,5,32],"264":[1,5,33],"265":[1,5,48],"266":[3,4,1],"267":[3,7,31],"268":[2,7,39],"269":[1,4,7],"270":[1,5,31],"271":[3,5,28],"272":[2,4,1],"273":[2,6,25],"274":[2,6,49],"275":[2,6,25],"276":[2,6,27],"277":[1,4,13],"278":[3,4,15],"279":[2,4,43],"280":[2,4,67],"281":[1,4,63],"282":[2,4,28],"283":[6,4,1],"284":[1,10,15],"285":[1,10,13],"286":[1,10,15],"287":[2,10,21],"288":[2,4,108],"289":[1,4,6],"290":[1,4,35],"291":[1,4,37],"292":[4,1,1],"293":[1,4,15],"294":[1,4,1],"295":[1,5,23],"296":[2,5,21],"297":[2,4,1],"298":[2,6,19],"299":[2,6,27],"300":[1,4,5],"301":[1,5,11],"302":[1,5,22],"303":[1,5,29],"304":[1,4,1],"305":[1,5,7],"306":[3,5,16],"307":[3,5,16],"308":[1,4,21],"309":[4,4,22],"310":[1,4,7],"311":[1,4,31],"312":[1,4,22],"313":[1,4,24],"314":[1,4,29],"315":[1,4,14],"316":[4,1,47],"317":[1,4,7],"318":[2,4,25],"319":[2,4,1],"320":[1,6,29],"321":[1,6,69],"322":[2,4,16],"323":[2,4,6],"324":[1,6,11],"325":[1,6,43],"326":[1,6,26],"327":[1,6,28],"328":[2,6,40],"329":[2,6,52],"330":[3,6,42],"331":[1,6,14],"332":[1,6,6],"333":[1,6,9],"334":[2,6,27],"335":[1,6,30],"336":[1,4,6],"337":[1,4,2],"338":[1,5,11],"339":[1,5,18],"340":[1,5,6],"341":[1,5,5],"342":[1,4,20],"343":[1,5,18],"344":[1,5,17],"345":[1,5,14],"346":[1,4,6],"347":[1,4,1],"348":[1,5,31],"349":[1,5,54],"350":[1,5,16],"351":[1,5,18],"352":[1,4,1],"353":[1,5,16],"354":[1,5,28],"355":[1,5,7],"356":[1,4,29],"357":[1,5,12],"358":[1,5,11],"359":[1,4,21],"360":[3,5,81],"361":[2,5,50],"362":[4,1,1],"363":[1,4,9],"364":[1,4,1],"365":[1,5,28],"366":[1,5,69],"367":[1,4,15],"368":[3,5,35],"369":[1,5,21],"370":[1,5,37],"371":[1,4,1],"372":[1,5,21],"373":[1,5,34],"374":[1,5,11],"375":[1,4,10],"376":[1,5,3],"377":[1,5,12],"378":[3,5,8],"379":[1,4,1],"380":[4,5,22],"381":[1,5,14],"382":[1,4,36],"383":[1,4,18],"384":[3,4,22],"385":[1,7,16],"386":[1,7,12],"387":[1,7,10],"388":[1,4,1],"389":[1,5,56],"390":[1,5,10],"391":[1,4,26],"392":[1,4,18],"393":[1,4,33],"394":[1,4,26],"395":[1,4,5],"396":[1,5,25],"397":[1,5,42],"398":[1,5,26],"399":[4,1,1],"400":[1,4,9],"401":[2,4,1],"402":[2,6,30],"403":[2,6,40],"404":[2,4,1],"405":[2,6,21],"406":[1,6,11],"407":[1,6,19],"408":[1,4,2],"409":[1,4,17],"410":[2,4,27],"411":[1,4,23],"412":[1,4,14],"413":[4,1,37],"414":[1,4,1],"415":[1,4,13],"416":[1,5,19],"417":[1,5,23],"418":[1,5,15],"419":[1,4,1],"420":[1,5,23],"421":[1,5,13],"422":[1,4,1],"423":[1,5,16],"424":[1,5,5],"425":[1,5,32],"426":[1,4,12],"427":[1,4,1],"428":[1,5,22],"429":[1,5,34],"430":[1,5,18],"431":[1,4,11],"432":[4,1,1],"433":[1,4,5],"434":[1,4,21],"435":[1,4,39],"436":[1,4,9],"437":[1,4,99],"438":[1,4,99],"439":[4,1,49],"440":[1,4,1],"441":[1,4,1],"442":[1,4,13],"443":[1,4,9],"444":[1,4,7],"445":[1,4,9],"446":[4,1,15],"447":[2,4,8],"448":[5,6,24],"449":[4,6,11],"450":[3,6,3],"451":[5,6,26],"452":[4,6,12],"453":[1,4,36],"454":[1,4,45],"455":[1,4,32]},"averageFieldLength":[1.5021929824561406,4.5679824561403475,22.870614035087716],"storedFields":{"0":{"title":"00 课程简介","titles":[]},"1":{"title":"01 概论 (1~2)","titles":[]},"2":{"title":"电子计算机与存储程序控制","titles":["01 概论 (1~2)"]},"3":{"title":"电子计算机的发展","titles":["01 概论 (1~2)","电子计算机与存储程序控制"]},"4":{"title":"存储程序概念","titles":["01 概论 (1~2)","电子计算机与存储程序控制"]},"5":{"title":"计算机的硬件组成","titles":["01 概论 (1~2)"]},"6":{"title":"计算机的主要部件","titles":["01 概论 (1~2)","计算机的硬件组成"]},"7":{"title":"计算机各大部件之间的连接","titles":["01 概论 (1~2)","计算机的硬件组成"]},"8":{"title":"总线结构（小、微型机的典型结构）","titles":["01 概论 (1~2)","计算机的硬件组成","计算机各大部件之间的连接"]},"9":{"title":"大、中型计算机的典型结构","titles":["01 概论 (1~2)","计算机的硬件组成","计算机各大部件之间的连接"]},"10":{"title":"不同对象观察到的计算机硬件系统","titles":["01 概论 (1~2)","计算机的硬件组成"]},"11":{"title":"01 概论 (3~4)","titles":[]},"12":{"title":"计算机系统","titles":["01 概论 (3~4)"]},"13":{"title":"硬件与软件的关系","titles":["01 概论 (3~4)","计算机系统"]},"14":{"title":"系列机和软件养容","titles":["01 概论 (3~4)","计算机系统"]},"15":{"title":"计算机系统的多层次结构","titles":["01 概论 (3~4)","计算机系统"]},"16":{"title":"计算机系统的国产化替代","titles":["01 概论 (3~4)","计算机系统"]},"17":{"title":"计算机的工作过程和主要性能指标","titles":["01 概论 (3~4)"]},"18":{"title":"计算机的工作过程","titles":["01 概论 (3~4)","计算机的工作过程和主要性能指标"]},"19":{"title":"计算机的主要性能指标","titles":["01 概论 (3~4)","计算机的工作过程和主要性能指标"]},"20":{"title":"02 数据的机器层次表示 (1~3)","titles":[]},"21":{"title":"数值数据的表示","titles":["02 数据的机器层次表示 (1~3)"]},"22":{"title":"计算机中的数值教据","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"23":{"title":"无符号数和带符号数","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"24":{"title":"原码表示法","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"25":{"title":"补码表示法","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"26":{"title":"模和同余","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示","补码表示法"]},"27":{"title":"补码表示","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示","补码表示法"]},"28":{"title":"由真值、原码转换为补码","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示","补码表示法"]},"29":{"title":"反码表示法","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"30":{"title":"三种码制的比较与转换","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示"]},"31":{"title":"比较","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示","三种码制的比较与转换"]},"32":{"title":"转换","titles":["02 数据的机器层次表示 (1~3)","数值数据的表示","三种码制的比较与转换"]},"33":{"title":"机器数的定点表示与浮点表示","titles":["02 数据的机器层次表示 (1~3)"]},"34":{"title":"定点表示法","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"35":{"title":"定点小数","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","定点表示法"]},"36":{"title":"定点整数","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","定点表示法"]},"37":{"title":"浮点表示法","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"38":{"title":"浮点数的表示范围","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","浮点表示法"]},"39":{"title":"规格化浮点数","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","浮点表示法"]},"40":{"title":"浮点数阶码的移码表示法","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"41":{"title":"浮点教尾教的基教","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"42":{"title":"尾数基数大小的选择","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","浮点教尾教的基教"]},"43":{"title":"尾数基数 r 对浮点数特性的影响","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","浮点教尾教的基教"]},"44":{"title":"IEEE 754 标准浮点數","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"45":{"title":"定点、浮点表示法与定点、浮点计算机","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示"]},"46":{"title":"定点、浮点表示法的区别","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","定点、浮点表示法与定点、浮点计算机"]},"47":{"title":"定点机与浮点机","titles":["02 数据的机器层次表示 (1~3)","机器数的定点表示与浮点表示","定点、浮点表示法与定点、浮点计算机"]},"48":{"title":"非数值数据的表示","titles":["02 数据的机器层次表示 (1~3)"]},"49":{"title":"字符和字符串的表示","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示"]},"50":{"title":"ASCII 字符编码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","字符和字符串的表示"]},"51":{"title":"字符串的存放","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","字符和字符串的表示"]},"52":{"title":"汉字的表示","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示"]},"53":{"title":"汉字国标码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","汉字的表示"]},"54":{"title":"汉字区位码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","汉字的表示"]},"55":{"title":"汉字机内码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","汉字的表示"]},"56":{"title":"汉字字形码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","汉字的表示"]},"57":{"title":"汉字编码的发展","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示","汉字的表示"]},"58":{"title":"统一代码","titles":["02 数据的机器层次表示 (1~3)","非数值数据的表示"]},"59":{"title":"02 数据的机器层次表示 (4~6)","titles":[]},"60":{"title":"十进制数和数串的表示","titles":["02 数据的机器层次表示 (4~6)"]},"61":{"title":"十进制数的编码","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示"]},"62":{"title":"8421 码","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数的编码"]},"63":{"title":"2421 码","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数的编码"]},"64":{"title":"余 3 码","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数的编码"]},"65":{"title":"格雷码","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数的编码"]},"66":{"title":"十进制数串","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示"]},"67":{"title":"非压缩的十进制数串","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数串"]},"68":{"title":"压缩的十进制数串","titles":["02 数据的机器层次表示 (4~6)","十进制数和数串的表示","十进制数串"]},"69":{"title":"不同类型的数据表示举例","titles":["02 数据的机器层次表示 (4~6)"]},"70":{"title":"C 语言中的数据表示","titles":["02 数据的机器层次表示 (4~6)","不同类型的数据表示举例"]},"71":{"title":"现代微机系统中的数据表示举例","titles":["02 数据的机器层次表示 (4~6)","不同类型的数据表示举例"]},"72":{"title":"数据校验码","titles":["02 数据的机器层次表示 (4~6)"]},"73":{"title":"奇偶校验码","titles":["02 数据的机器层次表示 (4~6)","数据校验码"]},"74":{"title":"奇偶校验概念","titles":["02 数据的机器层次表示 (4~6)","数据校验码","奇偶校验码"]},"75":{"title":"简单奇偶校验","titles":["02 数据的机器层次表示 (4~6)","数据校验码","奇偶校验码"]},"76":{"title":"交叉奇偶校验","titles":["02 数据的机器层次表示 (4~6)","数据校验码","奇偶校验码"]},"77":{"title":"汉(海)明校验码*","titles":["02 数据的机器层次表示 (4~6)","数据校验码"]},"78":{"title":"循环冗余校验码*","titles":["02 数据的机器层次表示 (4~6)","数据校验码"]},"79":{"title":"03 指令系统 (1~3)","titles":[]},"80":{"title":"指令格式","titles":["03 指令系统 (1~3)"]},"81":{"title":"机器指令的基本格式","titles":["03 指令系统 (1~3)","指令格式"]},"82":{"title":"地址码结构","titles":["03 指令系统 (1~3)","指令格式"]},"83":{"title":"四地址指令","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"84":{"title":"三地址指令","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"85":{"title":"二地址指令","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"86":{"title":"一地址指令","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"87":{"title":"零地址指令","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"88":{"title":"规整型编码（定长编码）","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"89":{"title":"非规整型编码（变长编码）","titles":["03 指令系统 (1~3)","指令格式","地址码结构"]},"90":{"title":"寻址技术","titles":["03 指令系统 (1~3)"]},"91":{"title":"编址","titles":["03 指令系统 (1~3)","寻址技术","地址码结构"]},"92":{"title":"编址单位","titles":["03 指令系统 (1~3)","寻址技术","地址码结构"]},"93":{"title":"指令中地址码的位数","titles":["03 指令系统 (1~3)","寻址技术","地址码结构"]},"94":{"title":"指令寻址和数据寻址","titles":["03 指令系统 (1~3)","寻址技术"]},"95":{"title":"基本的数据寻址方式","titles":["03 指令系统 (1~3)","寻址技术"]},"96":{"title":"立即寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"97":{"title":"直接寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"98":{"title":"间接寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"99":{"title":"寄存器间接寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"100":{"title":"变址寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"101":{"title":"基址寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"102":{"title":"相对寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"103":{"title":"页面寻址","titles":["03 指令系统 (1~3)","寻址技术","基本的数据寻址方式"]},"104":{"title":"基本的数据寻址速度比较","titles":["03 指令系统 (1~3)","寻址技术"]},"105":{"title":"变型或组合寻址方式","titles":["03 指令系统 (1~3)","寻址技术"]},"106":{"title":"自增型寄存器间址和自减型寄存器间址","titles":["03 指令系统 (1~3)","寻址技术","变型或组合寻址方式"]},"107":{"title":"扩展变址方式","titles":["03 指令系统 (1~3)","寻址技术","变型或组合寻址方式"]},"108":{"title":"堆栈与堆栈操作","titles":["03 指令系统 (1~3)"]},"109":{"title":"堆栈结构","titles":["03 指令系统 (1~3)","堆栈与堆栈操作"]},"110":{"title":"寄存器堆栈","titles":["03 指令系统 (1~3)","堆栈与堆栈操作","堆栈结构"]},"111":{"title":"存储器堆栈","titles":["03 指令系统 (1~3)","堆栈与堆栈操作","堆栈结构"]},"112":{"title":"堆栈操作","titles":["03 指令系统 (1~3)","堆栈与堆栈操作"]},"113":{"title":"03 指令系统 (4~5)","titles":[]},"114":{"title":"指令类型","titles":["03 指令系统 (4~5)"]},"115":{"title":"数据传送类指令","titles":["03 指令系统 (4~5)","指令类型"]},"116":{"title":"一般传送指令","titles":["03 指令系统 (4~5)","指令类型","数据传送类指令"]},"117":{"title":"堆栈操作指令","titles":["03 指令系统 (4~5)","指令类型","数据传送类指令"]},"118":{"title":"数据交换指令","titles":["03 指令系统 (4~5)","指令类型","数据传送类指令"]},"119":{"title":"运算类指令","titles":["03 指令系统 (4~5)","指令类型"]},"120":{"title":"算术运算类指令","titles":["03 指令系统 (4~5)","指令类型","运算类指令"]},"121":{"title":"逻辑运算类指令","titles":["03 指令系统 (4~5)","指令类型","运算类指令"]},"122":{"title":"移位类指令","titles":["03 指令系统 (4~5)","指令类型","运算类指令"]},"123":{"title":"程序控制类指令","titles":["03 指令系统 (4~5)","指令类型"]},"124":{"title":"转移指令","titles":["03 指令系统 (4~5)","指令类型","程序控制类指令"]},"125":{"title":"子程序调用指令","titles":["03 指令系统 (4~5)","指令类型","程序控制类指令"]},"126":{"title":"返回指令","titles":["03 指令系统 (4~5)","指令类型","程序控制类指令"]},"127":{"title":"输入输出类指令","titles":["03 指令系统 (4~5)","指令类型"]},"128":{"title":"独立编址的 I/O 指令","titles":["03 指令系统 (4~5)","指令类型","输入输出类指令"]},"129":{"title":"统一编址的 I/O 指令","titles":["03 指令系统 (4~5)","指令类型","输入输出类指令"]},"130":{"title":"两种编址方式比较","titles":["03 指令系统 (4~5)","指令类型","输入输出类指令"]},"131":{"title":"80x86 指令系统举例*","titles":["03 指令系统 (4~5)","指令类型"]},"132":{"title":"指令系统的发展","titles":["03 指令系统 (4~5)"]},"133":{"title":"x86 架构的扩展指令集*","titles":["03 指令系统 (4~5)","指令系统的发展"]},"134":{"title":"从复杂指令系统到精简指令系统","titles":["03 指令系统 (4~5)","指令系统的发展"]},"135":{"title":"VLIW 和 EPIC","titles":["03 指令系统 (4~5)","指令系统的发展"]},"136":{"title":"VLIW 和 EPIC 概念","titles":["03 指令系统 (4~5)","指令系统的发展","VLIW 和 EPIC"]},"137":{"title":"Intel 的 IA-64","titles":["03 指令系统 (4~5)","指令系统的发展","VLIW 和 EPIC"]},"138":{"title":"04 数值的机器运算 (1~3)","titles":[]},"139":{"title":"本章学习内容","titles":["04 数值的机器运算 (1~3)",null]},"140":{"title":"基本算术运算的实现","titles":["04 数值的机器运算 (1~3)"]},"141":{"title":"加法器","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现"]},"142":{"title":"全加器","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现","加法器"]},"143":{"title":"串行加法器与并行加法器","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现","加法器"]},"144":{"title":"进位的产生和传递","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现"]},"145":{"title":"并行加法器的快速进位","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现"]},"146":{"title":"并行进位方式","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现","并行加法器的快速进位"]},"147":{"title":"分组并行进位方式","titles":["04 数值的机器运算 (1~3)","基本算术运算的实现","并行加法器的快速进位"]},"148":{"title":"定点加减运算","titles":["04 数值的机器运算 (1~3)"]},"149":{"title":"原码加减运算","titles":["04 数值的机器运算 (1~3)","定点加减运算"]},"150":{"title":"补码加减运算","titles":["04 数值的机器运算 (1~3)","定点加减运算"]},"151":{"title":"补码加法","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码加减运算"]},"152":{"title":"补码减法","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码加减运算"]},"153":{"title":"补码加减运算规则","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码加减运算"]},"154":{"title":"符号扩展","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码加减运算"]},"155":{"title":"补码的溢出判断与检测方法","titles":["04 数值的机器运算 (1~3)","定点加减运算"]},"156":{"title":"溢出的产生","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码的溢出判断与检测方法"]},"157":{"title":"溢出检测方法","titles":["04 数值的机器运算 (1~3)","定点加减运算","补码的溢出判断与检测方法"]},"158":{"title":"补码定点加减运算的实现","titles":["04 数值的机器运算 (1~3)","定点加减运算"]},"159":{"title":"带符号数的移位和舍入操作","titles":["04 数值的机器运算 (1~3)"]},"160":{"title":"带符号数的移位操作","titles":["04 数值的机器运算 (1~3)","带符号数的移位和舍入操作"]},"161":{"title":"原码的移位规则","titles":["04 数值的机器运算 (1~3)","带符号数的移位和舍入操作","带符号数的移位操作"]},"162":{"title":"补码的移位规则","titles":["04 数值的机器运算 (1~3)","带符号数的移位和舍入操作","带符号数的移位操作"]},"163":{"title":"移位功能的实现","titles":["04 数值的机器运算 (1~3)","带符号数的移位和舍入操作","带符号数的移位操作"]},"164":{"title":"带符号数的舍入操作","titles":["04 数值的机器运算 (1~3)","带符号数的移位和舍入操作"]},"165":{"title":"04 数值的机器运算 (4~6)","titles":[]},"166":{"title":"定点乘法运算","titles":["04 数值的机器运算 (4~6)"]},"167":{"title":"原码一位乘法","titles":["04 数值的机器运算 (4~6)","定点乘法运算"]},"168":{"title":"原码一位乘法算法","titles":["04 数值的机器运算 (4~6)","定点乘法运算","原码一位乘法"]},"169":{"title":"原码一位乘法运算的实现","titles":["04 数值的机器运算 (4~6)","定点乘法运算","原码一位乘法"]},"170":{"title":"补码一位乘法","titles":["04 数值的机器运算 (4~6)","定点乘法运算"]},"171":{"title":"校正法","titles":["04 数值的机器运算 (4~6)","定点乘法运算","补码一位乘法"]},"172":{"title":"比较法——Booth 乘法","titles":["04 数值的机器运算 (4~6)","定点乘法运算","补码一位乘法"]},"173":{"title":"补码两位乘法","titles":["04 数值的机器运算 (4~6)","定点乘法运算"]},"174":{"title":"定点除法运算","titles":["04 数值的机器运算 (4~6)"]},"175":{"title":"原码除法运算","titles":["04 数值的机器运算 (4~6)","定点除法运算"]},"176":{"title":"原码比较法和恢复余数法","titles":["04 数值的机器运算 (4~6)","定点除法运算","原码除法运算"]},"177":{"title":"原码不恢复余数法（原码加减交替法）","titles":["04 数值的机器运算 (4~6)","定点除法运算","原码除法运算"]},"178":{"title":"原码加减交替除法的实现","titles":["04 数值的机器运算 (4~6)","定点除法运算","原码除法运算"]},"179":{"title":"补码除法运算","titles":["04 数值的机器运算 (4~6)","定点除法运算"]},"180":{"title":"够减的判断","titles":["04 数值的机器运算 (4~6)","定点除法运算","补码除法运算"]},"181":{"title":"上商规则","titles":["04 数值的机器运算 (4~6)","定点除法运算","补码除法运算"]},"182":{"title":"商符的确定","titles":["04 数值的机器运算 (4~6)","定点除法运算","补码除法运算"]},"183":{"title":"求新部分余数","titles":["04 数值的机器运算 (4~6)","定点除法运算","补码除法运算"]},"184":{"title":"末位恒置 1","titles":["04 数值的机器运算 (4~6)","定点除法运算","补码除法运算"]},"185":{"title":"规格化浮点运算","titles":["04 数值的机器运算 (4~6)"]},"186":{"title":"浮点加减运算","titles":["04 数值的机器运算 (4~6)","规格化浮点运算"]},"187":{"title":"浮点数加减运算步骤","titles":["04 数值的机器运算 (4~6)","规格化浮点运算","浮点加减运算"]},"188":{"title":"浮点数加减运算举例","titles":["04 数值的机器运算 (4~6)","规格化浮点运算","浮点加减运算"]},"189":{"title":"浮点乘除运算","titles":["04 数值的机器运算 (4~6)","规格化浮点运算"]},"190":{"title":"乘法步骤","titles":["04 数值的机器运算 (4~6)","规格化浮点运算","浮点乘除运算"]},"191":{"title":"除法步骤","titles":["04 数值的机器运算 (4~6)","规格化浮点运算","浮点乘除运算"]},"192":{"title":"浮点运算器的实现","titles":["04 数值的机器运算 (4~6)","规格化浮点运算"]},"193":{"title":"04 数值的机器运算 (7~9)","titles":[]},"194":{"title":"十进制整数的加法运算","titles":["04 数值的机器运算 (7~9)"]},"195":{"title":"一位十进制加法运算","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算"]},"196":{"title":"8421 码加法运算","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算","一位十进制加法运算"]},"197":{"title":"余 3 码加法运算","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算","一位十进制加法运算"]},"198":{"title":"十进制加法器","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算"]},"199":{"title":"一位 8421 码加法器","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算","十进制加法器"]},"200":{"title":"一位余 3 码加法器","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算","十进制加法器"]},"201":{"title":"多位十进制加法","titles":["04 数值的机器运算 (7~9)","十进制整数的加法运算"]},"202":{"title":"逻辑运算与实现","titles":["04 数值的机器运算 (7~9)"]},"203":{"title":"逻辑非","titles":["04 数值的机器运算 (7~9)","逻辑运算与实现"]},"204":{"title":"逻辑乘","titles":["04 数值的机器运算 (7~9)","逻辑运算与实现"]},"205":{"title":"逻辑加","titles":["04 数值的机器运算 (7~9)","逻辑运算与实现"]},"206":{"title":"逻辑异或","titles":["04 数值的机器运算 (7~9)","逻辑运算与实现"]},"207":{"title":"运算器的基本组成与实例","titles":["04 数值的机器运算 (7~9)"]},"208":{"title":"运算器结构","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例"]},"209":{"title":"运算器的基本组成","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","运算器结构"]},"210":{"title":"运算器的内部总线结构","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","运算器结构"]},"211":{"title":"ALU 举例","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例"]},"212":{"title":"ALU 电路","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","ALU 举例"]},"213":{"title":"4 位 ALU 芯片","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","ALU 举例"]},"214":{"title":"ALU 的应用","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","ALU 举例"]},"215":{"title":"浮点运算器举例","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例"]},"216":{"title":"80x87 的数据格式","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","浮点运算器举例"]},"217":{"title":"80x87 的内部结构","titles":["04 数值的机器运算 (7~9)","运算器的基本组成与实例","浮点运算器举例"]},"218":{"title":"05 存储系统和结构 (1~3)","titles":[]},"219":{"title":"存储系统的组成","titles":["05 存储系统和结构 (1~3)"]},"220":{"title":"存储器分类","titles":["05 存储系统和结构 (1~3)","存储系统的组成"]},"221":{"title":"按存储器在计算机系统中的作用分类","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储器分类"]},"222":{"title":"按存取方式分类","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储器分类"]},"223":{"title":"按存储介质分类","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储器分类"]},"224":{"title":"按信息的可保存性分类","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储器分类"]},"225":{"title":"存储系统层次结构","titles":["05 存储系统和结构 (1~3)","存储系统的组成"]},"226":{"title":"Cache－主存存储层次（Cache 存储系统）","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储系统层次结构"]},"227":{"title":"主存 − 辅存存储层次（虚拟存储系统）","titles":["05 存储系统和结构 (1~3)","存储系统的组成","存储系统层次结构"]},"228":{"title":"主存储器的组织","titles":["05 存储系统和结构 (1~3)"]},"229":{"title":"主存储器的基本结构","titles":["05 存储系统和结构 (1~3)","主存储器的组织"]},"230":{"title":"主存储器的存储单元","titles":["05 存储系统和结构 (1~3)","主存储器的组织"]},"231":{"title":"主存储器的主要技术指标","titles":["05 存储系统和结构 (1~3)","主存储器的组织"]},"232":{"title":"存储容量","titles":["05 存储系统和结构 (1~3)","主存储器的组织","主存储器的主要技术指标"]},"233":{"title":"存取速度","titles":["05 存储系统和结构 (1~3)","主存储器的组织","主存储器的主要技术指标"]},"234":{"title":"可靠性","titles":["05 存储系统和结构 (1~3)","主存储器的组织","主存储器的主要技术指标"]},"235":{"title":"功耗","titles":["05 存储系统和结构 (1~3)","主存储器的组织","主存储器的主要技术指标"]},"236":{"title":"数据在主存中的存放","titles":["05 存储系统和结构 (1~3)","主存储器的组织"]},"237":{"title":"不浪费存储器资源的存放方法","titles":["05 存储系统和结构 (1~3)","主存储器的组织","数据在主存中的存放"]},"238":{"title":"从存储字的起始位置开始存放的方法","titles":["05 存储系统和结构 (1~3)","主存储器的组织","数据在主存中的存放"]},"239":{"title":"边界对齐的数据存放方法","titles":["05 存储系统和结构 (1~3)","主存储器的组织","数据在主存中的存放"]},"240":{"title":"半导体随机存储器和只读存储器","titles":["05 存储系统和结构 (1~3)"]},"241":{"title":"RAM 记忆单元电路","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器"]},"242":{"title":"6 管 SRAM 记忆单元电路","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 记忆单元电路"]},"243":{"title":"4 管 DRAM 记忆单元电路","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 记忆单元电路"]},"244":{"title":"单管 DRAM 记忆单元","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 记忆单元电路"]},"245":{"title":"动态 RAM 的刷新","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器"]},"246":{"title":"刷新间隔","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","动态 RAM 的刷新"]},"247":{"title":"刷新方式","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","动态 RAM 的刷新"]},"248":{"title":"刷新控制","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","动态 RAM 的刷新"]},"249":{"title":"RAM 芯片分析","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器"]},"250":{"title":"RAM 芯片","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 芯片分析"]},"251":{"title":"地址译码方式*","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 芯片分析"]},"252":{"title":"RAM 的读写时序","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","RAM 芯片分析"]},"253":{"title":"半导体只读存储器（ROM）","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器"]},"254":{"title":"ROM 的类型","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","半导体只读存储器（ROM）"]},"255":{"title":"ROM 芯片","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","半导体只读存储器（ROM）"]},"256":{"title":"半导体存储器的封装","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器"]},"257":{"title":"DIP 存储芯片","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","半导体存储器的封装"]},"258":{"title":"内存条","titles":["05 存储系统和结构 (1~3)","半导体随机存储器和只读存储器","半导体存储器的封装"]},"259":{"title":"05 存储系统和结构 (4~6)","titles":[]},"260":{"title":"主存储器的连接与控制","titles":["05 存储系统和结构 (4~6)"]},"261":{"title":"主存容量的扩展*","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制"]},"262":{"title":"存储芯片的地址分配和片选","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制"]},"263":{"title":"线选法","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","存储芯片的地址分配和片选"]},"264":{"title":"全译码法","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","存储芯片的地址分配和片选"]},"265":{"title":"部分译码","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","存储芯片的地址分配和片选"]},"266":{"title":"主存储器和 CPU 的连接","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制"]},"267":{"title":"主存和 CPU 之间的硬连接","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","主存储器和 CPU 的连接"]},"268":{"title":"CPU 对主存的基本操作","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","主存储器和 CPU 的连接"]},"269":{"title":"主存的校验","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制"]},"270":{"title":"主存的奇偶校验","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","主存的校验"]},"271":{"title":"错误检验与校正（ECC）","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","主存的校验"]},"272":{"title":"PC 系列微机的存储器接口","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制"]},"273":{"title":"8 位存储器接口","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","PC 系列微机的存储器接口"]},"274":{"title":"16 位存储器接口","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","PC 系列微机的存储器接口"]},"275":{"title":"32 位存储器接口","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","PC 系列微机的存储器接口"]},"276":{"title":"64 位存储器接口","titles":["05 存储系统和结构 (4~6)","主存储器的连接与控制","PC 系列微机的存储器接口"]},"277":{"title":"提高主存读写速度的技术","titles":["05 存储系统和结构 (4~6)"]},"278":{"title":"主存与 CPU 速度的匹配","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"279":{"title":"FPM DRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"280":{"title":"EDO DRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"281":{"title":"SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"282":{"title":"DDR SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"283":{"title":"DDR2、DDR3 、DDR4 和 DDR5 SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"284":{"title":"DDR2SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术","DDR2、DDR3 、DDR4 和 DDR5 SDRAM"]},"285":{"title":"DDR3SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术","DDR2、DDR3 、DDR4 和 DDR5 SDRAM"]},"286":{"title":"DDR4SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术","DDR2、DDR3 、DDR4 和 DDR5 SDRAM"]},"287":{"title":"DDR5 SDRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术","DDR2、DDR3 、DDR4 和 DDR5 SDRAM"]},"288":{"title":"Rambus DRAM","titles":["05 存储系统和结构 (4~6)","提高主存读写速度的技术"]},"289":{"title":"多体交叉存储技术","titles":["05 存储系统和结构 (4~6)"]},"290":{"title":"并行访问存储器","titles":["05 存储系统和结构 (4~6)","多体交叉存储技术"]},"291":{"title":"交叉访问存储器","titles":["05 存储系统和结构 (4~6)","多体交叉存储技术"]},"292":{"title":"05 存储系统和结构 (7~8)","titles":[]},"293":{"title":"高速缓冲存储器","titles":["05 存储系统和结构 (7~8)"]},"294":{"title":"高速缓存工作原理","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"295":{"title":"程序的局部性原理","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","高速缓存工作原理"]},"296":{"title":"Cache 的基本结构","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","高速缓存工作原理"]},"297":{"title":"Cache 的读写操作","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"298":{"title":"Cache 的读操作","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","Cache 的读写操作"]},"299":{"title":"Cache 的写操作","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","Cache 的读写操作"]},"300":{"title":"地址映象","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"301":{"title":"全相联映像","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","地址映象"]},"302":{"title":"直接映像","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","地址映象"]},"303":{"title":"组相联映像","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","地址映象"]},"304":{"title":"替换算法","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"305":{"title":"随机算法","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","替换算法"]},"306":{"title":"先进先出（FIFO）算法","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","替换算法"]},"307":{"title":"近期最少使用（LRU）算法","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器","替换算法"]},"308":{"title":"更新策略","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"309":{"title":"PC 机中 cache 技术的实现","titles":["05 存储系统和结构 (7~8)","高速缓冲存储器"]},"310":{"title":"虚拟存储器","titles":["05 存储系统和结构 (7~8)"]},"311":{"title":"虚拟存储器的基本概念","titles":["05 存储系统和结构 (7~8)","虚拟存储器"]},"312":{"title":"页式虚拟存储器","titles":["05 存储系统和结构 (7~8)","虚拟存储器"]},"313":{"title":"段式虚拟存储器","titles":["05 存储系统和结构 (7~8)","虚拟存储器"]},"314":{"title":"段页式虚拟存储器","titles":["05 存储系统和结构 (7~8)","虚拟存储器"]},"315":{"title":"快表与慢表","titles":["05 存储系统和结构 (7~8)","虚拟存储器"]},"316":{"title":"06 中央处理器 (1~3)","titles":[]},"317":{"title":"中央处理器的功能和组成","titles":["06 中央处理器 (1~3)"]},"318":{"title":"CPU 的功能","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成"]},"319":{"title":"CPU 中的主要寄存器","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成"]},"320":{"title":"通用寄存器","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 中的主要寄存器"]},"321":{"title":"专用寄存器","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 中的主要寄存器"]},"322":{"title":"CPU 的组成","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成"]},"323":{"title":"CPU 的主要技术参数","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成"]},"324":{"title":"字长","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"325":{"title":"内部工作频率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"326":{"title":"外部工作频率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"327":{"title":"前端总线频率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"328":{"title":"QPI 数据传输速率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"329":{"title":"DMI 数据传输速率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"330":{"title":"片内 Cache 的容量和速率","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"331":{"title":"工作电压","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"332":{"title":"地址总线宽度","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"333":{"title":"数据总线宽度","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"334":{"title":"TDP 功耗","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"335":{"title":"制造工艺","titles":["06 中央处理器 (1~3)","中央处理器的功能和组成","CPU 的主要技术参数"]},"336":{"title":"控制器的组成和实现方法","titles":["06 中央处理器 (1~3)"]},"337":{"title":"控制器的基本组成","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法"]},"338":{"title":"指令部件","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的基本组成"]},"339":{"title":"时序部件","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的基本组成"]},"340":{"title":"微操作信号发生器","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的基本组成"]},"341":{"title":"中断控制逻辑","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的基本组成"]},"342":{"title":"控制器的硬件实现方法","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法"]},"343":{"title":"组合逻辑型","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的硬件实现方法"]},"344":{"title":"存储逻辑型","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的硬件实现方法"]},"345":{"title":"组合逻辑和存储逻辑结合型","titles":["06 中央处理器 (1~3)","控制器的组成和实现方法","控制器的硬件实现方法"]},"346":{"title":"时序系统与控制方式","titles":["06 中央处理器 (1~3)"]},"347":{"title":"时序系统","titles":["06 中央处理器 (1~3)","时序系统与控制方式"]},"348":{"title":"指令周期和机器周期","titles":["06 中央处理器 (1~3)","时序系统与控制方式","时序系统"]},"349":{"title":"节拍","titles":["06 中央处理器 (1~3)","时序系统与控制方式","时序系统"]},"350":{"title":"工作脉冲","titles":["06 中央处理器 (1~3)","时序系统与控制方式","时序系统"]},"351":{"title":"多级时序系统","titles":["06 中央处理器 (1~3)","时序系统与控制方式","时序系统"]},"352":{"title":"控制方式","titles":["06 中央处理器 (1~3)","时序系统与控制方式"]},"353":{"title":"同步控制方式","titles":["06 中央处理器 (1~3)","时序系统与控制方式","控制方式"]},"354":{"title":"异步控制方式","titles":["06 中央处理器 (1~3)","时序系统与控制方式","控制方式"]},"355":{"title":"联合控制方式","titles":["06 中央处理器 (1~3)","时序系统与控制方式","控制方式"]},"356":{"title":"指令运行的基本过程","titles":["06 中央处理器 (1~3)","时序系统与控制方式"]},"357":{"title":"分析取数阶段","titles":["06 中央处理器 (1~3)","时序系统与控制方式","指令运行的基本过程"]},"358":{"title":"执行阶段","titles":["06 中央处理器 (1~3)","时序系统与控制方式","指令运行的基本过程"]},"359":{"title":"指令的微操作序列","titles":["06 中央处理器 (1~3)","时序系统与控制方式"]},"360":{"title":"加法指令ADD@R0,R1","titles":["06 中央处理器 (1~3)","时序系统与控制方式","指令的微操作序列"]},"361":{"title":"转移指令 JCA","titles":["06 中央处理器 (1~3)","时序系统与控制方式","指令的微操作序列"]},"362":{"title":"06 中央处理器 (4~6)","titles":[]},"363":{"title":"微程序控制原理","titles":["06 中央处理器 (4~6)"]},"364":{"title":"微程序控制的基本概念","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"365":{"title":"微程序设计的提出与发展","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序控制的基本概念"]},"366":{"title":"基本术语","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序控制的基本概念"]},"367":{"title":"微指令编码法","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"368":{"title":"直接控制法（不译码法）","titles":["06 中央处理器 (4~6)","微程序控制原理","微指令编码法"]},"369":{"title":"最短编码法","titles":["06 中央处理器 (4~6)","微程序控制原理","微指令编码法"]},"370":{"title":"字段编码法","titles":["06 中央处理器 (4~6)","微程序控制原理","微指令编码法"]},"371":{"title":"微程序控制器的组成和工作过程","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"372":{"title":"微程序控制器的基本组成","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序控制器的组成和工作过程"]},"373":{"title":"微程序控制器的工作过程","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序控制器的组成和工作过程"]},"374":{"title":"机器指令对应的微程序","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序控制器的组成和工作过程"]},"375":{"title":"微程序入口地址的形成","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"376":{"title":"一级功能转换","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序入口地址的形成"]},"377":{"title":"二级功能转换","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序入口地址的形成"]},"378":{"title":"通过 PLA 电路实现功能转换","titles":["06 中央处理器 (4~6)","微程序控制原理","微程序入口地址的形成"]},"379":{"title":"后继微地址的形成","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"380":{"title":"增量方式（顺序－转移型微地址）","titles":["06 中央处理器 (4~6)","微程序控制原理","后继微地址的形成"]},"381":{"title":"断定方式","titles":["06 中央处理器 (4~6)","微程序控制原理","后继微地址的形成"]},"382":{"title":"微程序设计","titles":["06 中央处理器 (4~6)","微程序控制原理"]},"383":{"title":"控制单元的设计","titles":["06 中央处理器 (4~6)"]},"384":{"title":"简单的 CPU 模型","titles":["06 中央处理器 (4~6)","控制单元的设计"]},"385":{"title":"非访存指令","titles":["06 中央处理器 (4~6)","控制单元的设计","简单的 CPU 模型"]},"386":{"title":"访存指令","titles":["06 中央处理器 (4~6)","控制单元的设计","简单的 CPU 模型"]},"387":{"title":"转移类指令","titles":["06 中央处理器 (4~6)","控制单元的设计","简单的 CPU 模型"]},"388":{"title":"组合逻辑控制单元设计","titles":["06 中央处理器 (4~6)","控制单元的设计"]},"389":{"title":"微操作的节拍安排","titles":["06 中央处理器 (4~6)","控制单元的设计","组合逻辑控制单元设计"]},"390":{"title":"组合逻辑设计步骤","titles":["06 中央处理器 (4~6)","控制单元的设计","组合逻辑控制单元设计"]},"391":{"title":"微程序控制单元设计","titles":["06 中央处理器 (4~6)","控制单元的设计"]},"392":{"title":"流水线技术","titles":["06 中央处理器 (4~6)"]},"393":{"title":"重叠控制","titles":["06 中央处理器 (4~6)","流水线技术"]},"394":{"title":"先行控制原理","titles":["06 中央处理器 (4~6)","流水线技术"]},"395":{"title":"流水工作原理","titles":["06 中央处理器 (4~6)","流水线技术"]},"396":{"title":"流水线","titles":["06 中央处理器 (4~6)","流水线技术","流水工作原理"]},"397":{"title":"流水线分类","titles":["06 中央处理器 (4~6)","流水线技术","流水工作原理"]},"398":{"title":"指令流水线的相关性","titles":["06 中央处理器 (4~6)","流水线技术","流水工作原理"]},"399":{"title":"06 中央处理器 (7~8)","titles":[]},"400":{"title":"精简指令系统计算机","titles":["06 中央处理器 (7~8)"]},"401":{"title":"RISC 的特点和优势","titles":["06 中央处理器 (7~8)","精简指令系统计算机"]},"402":{"title":"RISC 的主要特点","titles":["06 中央处理器 (7~8)","精简指令系统计算机","RISC 的特点和优势"]},"403":{"title":"RISC 的优势","titles":["06 中央处理器 (7~8)","精简指令系统计算机","RISC 的特点和优势"]},"404":{"title":"RISC 基本技术","titles":["06 中央处理器 (7~8)","精简指令系统计算机"]},"405":{"title":"RISC 寄存器管理技术","titles":["06 中央处理器 (7~8)","精简指令系统计算机","RISC 基本技术"]},"406":{"title":"流水线技术","titles":["06 中央处理器 (7~8)","精简指令系统计算机","RISC 基本技术"]},"407":{"title":"延时转移技术","titles":["06 中央处理器 (7~8)","精简指令系统计算机","RISC 基本技术"]},"408":{"title":"微处理器中的新技术","titles":["06 中央处理器 (7~8)"]},"409":{"title":"超标量和超流水线技术","titles":["06 中央处理器 (7~8)","微处理器中的新技术"]},"410":{"title":"EPIC 的指令级并行处理","titles":["06 中央处理器 (7~8)","微处理器中的新技术"]},"411":{"title":"超线程技术","titles":["06 中央处理器 (7~8)","微处理器中的新技术"]},"412":{"title":"双核与多核技术","titles":["06 中央处理器 (7~8)","微处理器中的新技术"]},"413":{"title":"07 总线 (1~2)","titles":[]},"414":{"title":"总线概述","titles":["07 总线 (1~2)"]},"415":{"title":"总线的基本概念","titles":["07 总线 (1~2)","总线概述"]},"416":{"title":"三态门和总线电路","titles":["07 总线 (1~2)","总线概述","总线的基本概念"]},"417":{"title":"总线事务","titles":["07 总线 (1~2)","总线概述","总线的基本概念"]},"418":{"title":"总线使用权","titles":["07 总线 (1~2)","总线概述","总线的基本概念"]},"419":{"title":"总线的分类","titles":["07 总线 (1~2)","总线概述"]},"420":{"title":"按功能层次分类","titles":["07 总线 (1~2)","总线概述","总线的分类"]},"421":{"title":"按数据线的多少分类","titles":["07 总线 (1~2)","总线概述","总线的分类"]},"422":{"title":"总线的组成及性能指标","titles":["07 总线 (1~2)","总线概述"]},"423":{"title":"总线结构","titles":["07 总线 (1~2)","总线概述","总线的组成及性能指标"]},"424":{"title":"总线特性","titles":["07 总线 (1~2)","总线概述","总线的组成及性能指标"]},"425":{"title":"总线的性能指标","titles":["07 总线 (1~2)","总线概述","总线的组成及性能指标"]},"426":{"title":"总线仲裁","titles":["07 总线 (1~2)"]},"427":{"title":"集中仲裁方式","titles":["07 总线 (1~2)","总线仲裁"]},"428":{"title":"链式查询方式","titles":["07 总线 (1~2)","总线仲裁","集中仲裁方式"]},"429":{"title":"计数器定时查询方式","titles":["07 总线 (1~2)","总线仲裁","集中仲裁方式"]},"430":{"title":"独立请求方式","titles":["07 总线 (1~2)","总线仲裁","集中仲裁方式"]},"431":{"title":"分布仲裁方式","titles":["07 总线 (1~2)","总线仲裁"]},"432":{"title":"07 总线 (3~4)","titles":[]},"433":{"title":"总线定时控制","titles":["07 总线 (3~4)"]},"434":{"title":"同步定时方式","titles":["07 总线 (3~4)","总线定时控制"]},"435":{"title":"异步定时方式","titles":["07 总线 (3~4)","总线定时控制"]},"436":{"title":"总线标准","titles":["07 总线 (3~4)"]},"437":{"title":"系统总线标准","titles":["07 总线 (3~4)","总线标准"]},"438":{"title":"外部总线标准","titles":["07 总线 (3~4)","总线标准"]},"439":{"title":"08 外部设备 (1~3)","titles":[]},"440":{"title":"外部设备概述","titles":["08 外部设备 (1~3)",null]},"441":{"title":"外部设备的分类","titles":["08 外部设备 (1~3)",null]},"442":{"title":"输入输出设备","titles":["08 外部设备 (1~3)",null,"外部设备的分类"]},"443":{"title":"辅助存储器","titles":["08 外部设备 (1~3)",null,"外部设备的分类"]},"444":{"title":"终端设备","titles":["08 外部设备 (1~3)",null,"外部设备的分类"]},"445":{"title":"过程控制设备","titles":["08 外部设备 (1~3)",null,"外部设备的分类"]},"446":{"title":"Computer Composition Principle Learning","titles":[]},"447":{"title":"Local Development","titles":["Computer Composition Principle Learning"]},"448":{"title":"1. Enable corepack &amp; pnpm","titles":["Computer Composition Principle Learning","Local Development"]},"449":{"title":"2. Clone the repository","titles":["Computer Composition Principle Learning","Local Development"]},"450":{"title":"2. Install dependencies","titles":["Computer Composition Principle Learning","Local Development"]},"451":{"title":"3. Start the development server","titles":["Computer Composition Principle Learning","Local Development"]},"452":{"title":"4. Some useful commands","titles":["Computer Composition Principle Learning","Local Development"]},"453":{"title":"Contributions","titles":["Computer Composition Principle Learning"]},"454":{"title":"Thanks","titles":["Computer Composition Principle Learning"]},"455":{"title":"License","titles":["Computer Composition Principle Learning"]}},"dirtCount":0,"index":[["过程控制设备",{"0":{"445":1}}],["过程就是一问一答地进行的",{"2":{"435":1}}],["终端设备具有向计算机输入信息和接收计算机输出信息的能力",{"2":{"444":1}}],["终端设备由输入设备",{"2":{"444":1}}],["终端设备",{"0":{"444":1}}],["终结器",{"2":{"288":1}}],["终结器填满",{"2":{"258":1}}],["绘图机",{"2":{"442":1}}],["语音输入设备等",{"2":{"442":1}}],["语言中有",{"2":{"70":1}}],["语言中支持多种整数类型",{"2":{"70":1}}],["语言中的数据表示",{"0":{"70":1}}],["语言中的数据类型和现代微机中的数据表示作为实例进行介绍",{"2":{"69":1}}],["语言的基本数据类型有整型数据",{"2":{"70":1}}],["语言书写",{"2":{"3":1}}],["扫描器",{"2":{"442":1}}],["扫描仪",{"2":{"438":2}}],["印字输出设备的特点和点阵针式打印机的工作原理",{"2":{"439":1}}],["版的",{"2":{"438":1}}],["换言之",{"2":{"438":1}}],["换句话说",{"2":{"284":1}}],["摄像机连接到",{"2":{"438":1}}],["摄像头",{"2":{"438":1}}],["推出后",{"2":{"438":1}}],["推动了微程序设计技术的发展和应用",{"2":{"365":1}}],["网卡等几乎所有的外部设备",{"2":{"438":1}}],["手机",{"2":{"438":1}}],["键盘的类型和非编码键盘的工作原理",{"2":{"439":1}}],["键盘输入设备",{"2":{"439":1}}],["键盘",{"2":{"438":1}}],["卡的使用",{"2":{"438":1}}],["端口",{"2":{"438":1}}],["端口地址",{"2":{"128":1}}],["类似",{"2":{"437":1}}],["类似于现在的超标量设计",{"2":{"410":1}}],["创建的新总线",{"2":{"437":1}}],["品种的限制",{"2":{"437":1}}],["品质的高低直接决定了一个计算机系统的档次",{"2":{"323":1}}],["协议简单",{"2":{"437":1}}],["局部总线是一种高性能",{"2":{"437":1}}],["局部总线",{"2":{"437":2}}],["驱动能力的限制",{"2":{"437":1}}],["回答",{"2":{"435":3}}],["请求",{"2":{"435":3}}],["请注意",{"2":{"236":1}}],["握手",{"2":{"435":2}}],["必然存在着时间上的配合和动作的协调问题",{"2":{"433":1}}],["必须指出",{"2":{"435":1}}],["必须先排空流水线",{"2":{"397":1}}],["必须把数据同时写入",{"2":{"308":1}}],["必须将它们逐一编号",{"2":{"230":1}}],["必须紧接一个重写",{"2":{"224":1}}],["必须进行结果规格化操作",{"2":{"187":1}}],["必须有|x|＜|y|",{"2":{"182":1}}],["必须恢复一次余数",{"2":{"177":1}}],["必须在指令中给出标识",{"2":{"103":1}}],["必须分开进行处理",{"2":{"31":1}}],["冲突检测或公平策略等方法进行仲裁",{"2":{"431":1}}],["开始",{"2":{"429":2}}],["开始运行",{"2":{"286":1}}],["撤消",{"2":{"429":1}}],["获得了总线使用权",{"2":{"429":1}}],["优先级的次序是固定的",{"2":{"429":1}}],["优先级较低的部件就可能会难以得到响应",{"2":{"428":1}}],["优点",{"2":{"263":1,"264":1}}],["优点是",{"2":{"238":1}}],["优点是不浪费宝贵的主存资源",{"2":{"237":1}}],["链式查询的优点是只用很少几根线就能按一定的优先次序来实现总线控制",{"2":{"428":1}}],["链式查询方式的总线控制器使用三根控制线与所有部件和设备相连",{"2":{"428":1}}],["链式查询方式",{"0":{"428":1},"2":{"428":1}}],["式数据传输是一种总线传输方式",{"2":{"425":1}}],["式中",{"2":{"168":1,"187":1}}],["突发",{"2":{"425":1}}],["突发模式可达到",{"2":{"281":1}}],["猝发",{"2":{"425":1}}],["测试设备之间信息传送的总线",{"2":{"420":1}}],["测试段为",{"2":{"381":1}}],["测试段如果只有一位",{"2":{"381":1}}],["远程通信设备",{"2":{"420":1}}],["隔断",{"2":{"416":1}}],["软",{"2":{"412":1}}],["软件实现",{"2":{"159":1}}],["软件是计算机系统的灵魂",{"2":{"13":1}}],["软件通常是泛指各类程序和文件",{"2":{"12":1}}],["硬磁盘存储器",{"2":{"443":1}}],["硬盘上的信息分布和磁盘地址",{"2":{"439":1}}],["硬",{"2":{"412":1}}],["硬件中设置一个页表基址寄存器",{"2":{"312":1}}],["硬件在计算机系统中的地位和作用",{"2":{"15":1}}],["硬件结合的产物",{"2":{"13":1}}],["硬件各自的优点",{"2":{"13":1}}],["硬件和软件在逻辑上是等价的",{"2":{"13":1}}],["硬件和软件之间的界面是浮动的",{"2":{"13":1}}],["硬件和软件是相辅相成的",{"2":{"13":1}}],["硬件是计算机系统的物质基础",{"2":{"13":1}}],["硬件与软件的关系",{"0":{"13":1}}],["硬件通常是指一切看得见",{"2":{"12":1}}],["物理特性",{"2":{"424":1}}],["物理",{"2":{"412":1}}],["性能的技术",{"2":{"411":1}}],["性能的关键因素之一",{"2":{"330":1}}],["挑战",{"2":{"410":1}}],["译码",{"2":{"406":1}}],["译码器就越复杂",{"2":{"369":1}}],["译码器的输出作为各芯片的片选信号",{"2":{"264":1}}],["译码器将地址总线输入的地址码转换成与之对应的译码输出线上的有效电平",{"2":{"229":1}}],["＝t＝i×c×t式中",{"2":{"403":1}}],["力求以简单的方式支持高级语言",{"2":{"402":1}}],["体系结构或采用了",{"2":{"400":1}}],["体积和价格等进一步下降",{"2":{"3":1}}],["δt",{"2":{"396":3}}],["δe=1",{"2":{"188":1}}],["δe=ea−eb=−1−",{"2":{"188":1}}],["δe=0",{"2":{"187":1}}],["δe",{"2":{"187":2}}],["流水线就可能断流",{"2":{"407":1}}],["流水线结构就可能发生断流的问题",{"2":{"406":1}}],["流水线按结构分为线性流水线和非线性流水线两种",{"2":{"397":1}}],["流水线按功能可分成单功能流水线和多功能流水线两种",{"2":{"397":1}}],["流水线按处理级别可分为操作部件级",{"2":{"397":1}}],["流水线分类",{"0":{"397":1}}],["流水线是将一个较复杂的处理过程分成",{"2":{"396":1}}],["流水线",{"0":{"396":1}}],["流水线技术和",{"2":{"316":1}}],["流水线技术",{"0":{"392":1,"406":1},"1":{"393":1,"394":1,"395":1,"396":1,"397":1,"398":1},"2":{"316":1}}],["流水处理技术是在重叠",{"2":{"395":1}}],["流水工作原理",{"0":{"395":1},"1":{"396":1,"397":1,"398":1}}],["流畅地工作",{"2":{"394":1}}],["充分利用计算机系统的硬件资源",{"2":{"392":1}}],["初步拟定微命令系统",{"2":{"391":1}}],["初始微地址和后继微地址的形成等等",{"2":{"391":1}}],["初始微地址",{"2":{"375":1}}],["拟定微命令系统",{"2":{"391":1}}],["确定微程序控制方式",{"2":{"391":2}}],["确定中文编码的方法是",{"2":{"57":1}}],["画出微操作命令的逻辑图",{"2":{"390":1}}],["归类",{"2":{"390":1}}],["考虑到指令译码时间较短",{"2":{"389":1}}],["考虑到从存储器取出的指令或有效地址都先送至",{"2":{"384":1}}],["零转移指令",{"2":{"387":1}}],["零地址的算逻类指令是用在堆栈计算机中的",{"2":{"87":1}}],["零地址指令来编写程序",{"2":{"87":1}}],["零地址指令格式中只有操作码字段",{"2":{"87":1}}],["零地址指令",{"0":{"87":1}}],["停机指令",{"2":{"385":1}}],["凡是被控制对象不同的微操作",{"2":{"389":1}}],["凡是需从",{"2":{"384":1}}],["凡笔画所到之处",{"2":{"56":1}}],["综合前述两者特点的微指令称为混合型微指令",{"2":{"382":1}}],["混合型微指令",{"2":{"382":1}}],["效率低",{"2":{"382":1}}],["效率高",{"2":{"382":1}}],["垂直型微指令及垂直型微程序设计",{"2":{"382":1}}],["垂直型微指令接近于机器指令的格式",{"2":{"366":1}}],["水平型微指令及水平型微程序设计",{"2":{"382":1}}],["水平型微指令则具有良好的并行性",{"2":{"366":1}}],["断定方式的后继微地址可由微程序设计者指定",{"2":{"381":1}}],["断定方式",{"0":{"381":1}}],["断电后信息仍然保存的存储器",{"2":{"224":1}}],["断电后",{"2":{"224":1}}],["增量方式的优点是简单",{"2":{"380":1}}],["增量方式",{"0":{"380":1}}],["增加系统的灵活性",{"2":{"429":1}}],["增加了控存的横向容量",{"2":{"382":1}}],["增加了运算的速度",{"2":{"136":1}}],["增加",{"2":{"330":1}}],["间址周期完成取操作数有效地址的任务",{"2":{"389":1}}],["间址周期微操作的节拍安排",{"2":{"389":1}}],["间址和中断周期等公用的微程序数",{"2":{"374":1}}],["间接编码的含义是",{"2":{"370":1}}],["间接地址指出的单元的内容才是有效地址",{"2":{"107":1}}],["间接地址单元",{"2":{"98":1}}],["间接寻址要比直接寻址灵活得多",{"2":{"98":1}}],["间接寻址过程",{"2":{"98":1}}],["间接寻址时标志位",{"2":{"98":1}}],["间接寻址意味着指令中给出的地址",{"2":{"98":1}}],["间接寻址",{"0":{"98":1}}],["继续第",{"2":{"373":1}}],["继续间接寻址",{"2":{"98":1}}],["接收计算机输出信息的外部设备称为输出设备",{"2":{"442":1}}],["接口在速度上不相上下",{"2":{"438":1}}],["接口在速度上的优势就不再明显了",{"2":{"438":1}}],["接口遇到了挑战",{"2":{"438":1}}],["接口的普及",{"2":{"438":1}}],["接口的传输速度相比",{"2":{"438":1}}],["接口的外部扩展规范",{"2":{"438":1}}],["接口衍生出来的新一代外置设备接口",{"2":{"438":1}}],["接口",{"2":{"420":1,"438":4}}],["接受微地址形成部件送来的微地址",{"2":{"372":1}}],["接近于",{"2":{"225":1}}],["缩短微指令字长",{"2":{"370":1}}],["缩小两级存储系统的速度差",{"2":{"225":1}}],["谈论其兼容和互斥都是没有意义的",{"2":{"366":1}}],["打印输出设备等",{"2":{"442":1}}],["打印输出设备",{"2":{"439":1}}],["打印机",{"2":{"438":1}}],["打开或关闭某个控制门的电位信号",{"2":{"366":1}}],["打入寄存器",{"2":{"158":1}}],["教授提出来的",{"2":{"365":1}}],["具备高阻状态的门电路称为三态门",{"2":{"416":1}}],["具体步骤是首先写出对应机器指令的全部微操作节拍安排",{"2":{"391":1}}],["具体操作如下",{"2":{"389":1}}],["具体的执行是",{"2":{"373":1}}],["具体的操作如下",{"2":{"356":1}}],["具有与通信线路连接的通信控制能力",{"2":{"444":1}}],["具有非常强的伸缩性",{"2":{"437":1}}],["具有数据传输率高的优点",{"2":{"421":1}}],["具有相等时间间隔和相同数目的节拍",{"2":{"349":1}}],["具有相同的系统结构",{"2":{"14":1}}],["具有双指令流水线",{"2":{"325":1}}],["具有较快的擦写时间",{"2":{"254":1}}],["具有破坏性读出的存储器",{"2":{"224":1}}],["具有循环特性",{"2":{"65":1}}],["具有浮点运算指令和基本的浮点运算器",{"2":{"47":1}}],["具有文件保护机制的树型层次结构",{"2":{"3":1}}],["准备好",{"2":{"354":2}}],["造成后续指令无法运行的称为数据相关",{"2":{"398":1}}],["造成较大数量的时间浪费",{"2":{"353":1}}],["造成浪费",{"2":{"313":1}}],["稳定地翻转",{"2":{"350":1}}],["选取适当的节拍数",{"2":{"349":1}}],["选择一块替换掉",{"2":{"305":1}}],["选择芯片无须外加逻辑电路",{"2":{"263":1}}],["延时转移技术",{"0":{"407":1}}],["延长节拍法",{"2":{"349":1}}],["延迟加上周期数",{"2":{"279":1}}],["节拍内",{"2":{"389":1}}],["节拍电位间",{"2":{"351":1}}],["节拍的选取一般有以下几种方法",{"2":{"349":1}}],["节拍的宽度取决于",{"2":{"349":1}}],["节拍",{"0":{"349":1},"2":{"351":1}}],["节拍信号发生器又称脉冲分配器",{"2":{"339":1}}],["节拍信号发生器",{"2":{"339":1}}],["周期有取指周期",{"2":{"348":1}}],["周期",{"2":{"348":1,"349":2}}],["周期都是有效的",{"2":{"280":1}}],["克服了两者的缺点",{"2":{"345":1}}],["维修以及更改",{"2":{"344":1}}],["维修较困难",{"2":{"343":1}}],["难以实现设计自动化",{"2":{"343":1}}],["调试",{"2":{"343":1,"344":1}}],["调用其他程序的程序是主程序",{"2":{"125":1}}],["章中专门进行讨论",{"2":{"341":1}}],["章中已经讨论了浮点数的表示方法",{"2":{"186":1}}],["启动主存读操作",{"2":{"389":1}}],["启动两个相邻模块的最小时间间隔等于单模块访问周期的",{"2":{"291":1}}],["启停控制逻辑的作用是根据计算机的需要",{"2":{"339":1}}],["启停控制逻辑",{"2":{"339":1}}],["脉冲源产生的脉冲信号",{"2":{"339":1}}],["脉冲源",{"2":{"339":1}}],["暂存在指令寄存器中的指令只有在其操作码部分经过译码之后才能识别出这是一条什么样的指令",{"2":{"338":1}}],["兆个",{"2":{"335":3}}],["晶体管数达到",{"2":{"335":3}}],["晶体管计算机时代",{"2":{"3":1}}],["晶体管计算机",{"2":{"3":1}}],["意味着芯片上包括的晶体管数目越多",{"2":{"335":1}}],["制造工艺",{"0":{"335":1}}],["制成一块芯片",{"2":{"5":1}}],["早期",{"2":{"331":1}}],["早期的大多数机器都采用这种编址方式",{"2":{"92":1}}],["核心不变化的情况下",{"2":{"330":1}}],["缓存",{"2":{"330":1}}],["足够了",{"2":{"329":1}}],["平台控制中枢",{"2":{"329":1}}],["平时作业+考勤",{"2":{"0":1}}],["速率",{"2":{"328":1}}],["速度的重要参数",{"2":{"325":1}}],["速度的匹配",{"0":{"278":1}}],["速度通常以",{"2":{"281":1}}],["速度总是被表示为兆赫兹",{"2":{"278":1}}],["速度接近主存的速度",{"2":{"227":1}}],["速度接近",{"2":{"226":1}}],["速度最慢",{"2":{"225":1}}],["速度最快",{"2":{"225":1}}],["速度快",{"2":{"218":1}}],["速度和价格各不相同的存储器构成的系统",{"2":{"218":1}}],["抛弃了",{"2":{"328":1}}],["导致了",{"2":{"326":1}}],["导通",{"2":{"243":1}}],["ⅲ",{"2":{"325":1}}],["ⅱ",{"2":{"325":1}}],["陷阱标志等",{"2":{"321":1}}],["专门用作高性能图形及视频支持",{"2":{"437":1}}],["专用寄存器",{"0":{"321":1}}],["专业用户观察到的计算机硬件系统要比一般用户深人得多",{"2":{"10":1}}],["专业用户观察到的计算机硬件系统",{"2":{"10":1}}],["累加器加",{"2":{"385":1}}],["累加器取反指令",{"2":{"385":1}}],["累加寄存器",{"2":{"320":1}}],["累加后的部分积以及乘数右移一位",{"2":{"168":1}}],["少则几个",{"2":{"320":1}}],["公共操作",{"2":{"316":1}}],["公司提出的一种提高",{"2":{"411":1}}],["公司在",{"2":{"365":1}}],["公司反对将",{"2":{"137":1}}],["公司的",{"2":{"134":1}}],["公司又各自开发了一些新的扩展指令集",{"2":{"133":1}}],["联合控制方式",{"0":{"355":1}}],["联合",{"2":{"316":1}}],["慢表",{"2":{"315":1}}],["许多计算机将页表分为快表和慢表两种",{"2":{"315":1}}],["费时要多些",{"2":{"314":1}}],["容易实现",{"2":{"353":1}}],["容易在段间留下不能利用的零头",{"2":{"313":1}}],["容量大",{"2":{"250":1}}],["容量为",{"2":{"250":1,"251":2}}],["容量是虚拟的地址空间",{"2":{"227":1}}],["容量是主存的容量",{"2":{"226":1}}],["容量最大",{"2":{"225":1}}],["容量最小",{"2":{"225":1}}],["给主存空间分配带来了麻烦",{"2":{"313":1}}],["给编程带来了一定的困难",{"2":{"263":1}}],["装入位",{"2":{"313":1}}],["段数",{"2":{"409":1}}],["段",{"2":{"409":1}}],["段与段之间采用直接控制法",{"2":{"370":1}}],["段的起点必须是某一页的起点",{"2":{"314":1}}],["段的长度必须是页长的整数倍",{"2":{"314":1}}],["段页式存储器综合了前两种结构的优点",{"2":{"314":1}}],["段页式虚拟存储器将存储空间按逻辑模块分成段",{"2":{"314":1}}],["段页式虚拟存储器",{"0":{"314":1}}],["段内页号",{"2":{"314":1}}],["段号",{"2":{"314":1}}],["段表实际上是程序的逻辑结构段与其在主存中所存放的位置之间的关系对照表",{"2":{"313":1}}],["段表中每一行记录了某个段对应的若干信息",{"2":{"313":1}}],["段基地址和段长等",{"2":{"313":1}}],["段式虚拟存储器中的段是按照程序的逻辑结构划分的",{"2":{"313":1}}],["段式虚拟存储器",{"0":{"313":1}}],["新型辅助存储器",{"2":{"439":2}}],["新页的调入也容易实现",{"2":{"312":1}}],["新设计的机型或高档机除了要继承老机器的指令系统中的全部指令外",{"2":{"134":1}}],["虚存和实存之间以页为基本传送单位",{"2":{"314":1}}],["虚存的页称为虚页",{"2":{"312":1}}],["虚地址包含基号",{"2":{"314":1}}],["虚地址到实地址之间的变换是由页表来实现的",{"2":{"312":1}}],["虚地址要比实地址大得多",{"2":{"311":1}}],["虚页号和页内地址",{"2":{"312":1}}],["虚拟存储系统是为解决主存容量不足而提出来的",{"2":{"227":1}}],["虚拟存储系统",{"0":{"227":1}}],["虚拟存储器将主存或辅存的地址空间统一编址",{"2":{"311":1}}],["虚拟存储器的基本概念",{"0":{"311":1}}],["虚拟存储器由主存储器和联机工作的辅助存储器",{"2":{"310":1}}],["虚拟存储器",{"0":{"310":1},"1":{"311":1,"312":1,"313":1,"314":1,"315":1},"2":{"218":1}}],["完全依靠传送双方相互制约的",{"2":{"435":1}}],["完全不必考虑程序在主存是否装得下以及这些程序将来在主存中的实际存放位置",{"2":{"311":1}}],["完成对不同子过程的处理",{"2":{"396":1}}],["完成对被选中存储单元的读写操作",{"2":{"229":1}}],["完成将被加数地址送至",{"2":{"360":1}}],["完成执行阶段任务的时间称为执行周期",{"2":{"358":1}}],["完成分析阶段任务的时间又可以细分为间址周期",{"2":{"357":1}}],["完成取指阶段任务的时间称为取指周期",{"2":{"356":1}}],["完成一次微操作的时间",{"2":{"349":1}}],["完成存取的次数为",{"2":{"225":1}}],["完成c÷d",{"2":{"112":1}}],["完成a×b+c÷d",{"2":{"112":1}}],["完成a×b",{"2":{"112":1}}],["完成汇编语言翻译的程序称为汇编程序",{"2":{"15":1}}],["完成",{"2":{"3":1,"360":1}}],["级缓存",{"2":{"309":1}}],["技术的发展",{"2":{"365":1}}],["技术的实现",{"0":{"309":1}}],["技术或者其他类似的技术",{"2":{"327":1}}],["技术",{"2":{"316":1}}],["技术方面的优势",{"2":{"137":1}}],["系统总线也称为内总线",{"2":{"420":1}}],["系统总线",{"2":{"420":1}}],["系统总线标准",{"0":{"437":1},"2":{"413":1}}],["系统设计技术",{"2":{"316":1}}],["系统开销较大",{"2":{"307":1}}],["系列微机的存储器接口",{"0":{"272":1},"1":{"273":1,"274":1,"275":1,"276":1}}],["系列的微处理器",{"2":{"71":1}}],["系列机上成功地采用了微程序设计技术",{"2":{"365":1}}],["系列机的软件兼容分为向上兼容",{"2":{"14":1}}],["系列机是指一个厂家生产的",{"2":{"14":1}}],["系列机和软件养容",{"0":{"14":1}}],["块写回主存",{"2":{"308":1}}],["块时",{"2":{"308":1}}],["块过去",{"2":{"305":1}}],["块号主存块号块数k=imod2c",{"2":{"302":1}}],["替换算法",{"0":{"304":1},"1":{"305":1,"306":1,"307":1}}],["含有多条双向数据线的总线",{"2":{"421":1}}],["含多块",{"2":{"303":1}}],["含一位尾符",{"2":{"39":1}}],["含一位阶符",{"2":{"39":1}}],["易混淆的单位",{"2":{"328":1}}],["易于掌握",{"2":{"380":1}}],["易于程序的编译",{"2":{"313":1}}],["易于实现自动化设计",{"2":{"344":1}}],["易于实现",{"2":{"184":1}}],["易实现",{"2":{"302":1}}],["命中",{"2":{"296":1,"298":1,"299":1}}],["命中率",{"2":{"225":1}}],["树",{"2":{"295":1}}],["空指令",{"2":{"407":1}}],["空间利用率最低",{"2":{"302":1}}],["空间利用率最高",{"2":{"301":1}}],["空间局部性是指如果一个存储单元被访问",{"2":{"295":1}}],["空出位一律以",{"2":{"161":1,"162":1}}],["据统计",{"2":{"293":1}}],["据此可到主存中取出操作数",{"2":{"106":1}}],["较慢的缺点",{"2":{"288":1}}],["槽返回",{"2":{"288":1}}],["槽",{"2":{"288":1}}],["依靠其极高的工作频率",{"2":{"288":1}}],["依次类推",{"2":{"147":1,"381":1}}],["依次传送到另一存储区",{"2":{"100":1}}],["精简指令系统计算机",{"0":{"400":1},"1":{"401":1,"402":1,"403":1,"404":1,"405":1,"406":1,"407":1},"2":{"316":1,"400":1}}],["精简指令集",{"2":{"288":1}}],["精度",{"2":{"46":1}}],["引入了",{"2":{"288":1}}],["检测",{"2":{"288":1}}],["检错纠错编码",{"2":{"72":1}}],["却是一种窄通道系统",{"2":{"288":1}}],["颗粒",{"2":{"287":1}}],["预计最终可以达到",{"2":{"287":1}}],["预充信号打开预充管",{"2":{"243":1}}],["频率提升了近一倍",{"2":{"287":1}}],["频率的两倍",{"2":{"286":1}}],["频繁地交换数据",{"2":{"269":1}}],["拥有两倍于上一代",{"2":{"284":1}}],["普遍采用并行主存系统",{"2":{"290":1}}],["普遍采用",{"2":{"281":1}}],["快速通道互联",{"2":{"328":1}}],["快表只是慢表的一个副本",{"2":{"315":1}}],["快表",{"2":{"315":1}}],["快表与慢表",{"0":{"315":1}}],["快将近",{"2":{"281":1}}],["快得多",{"2":{"281":1}}],["比",{"2":{"281":1,"329":1}}],["比较理想的数值是低于",{"2":{"334":1}}],["比较过程的流程图",{"2":{"176":1}}],["比较法需要设置比较线路",{"2":{"176":1}}],["比较法类似于手工运算",{"2":{"176":1}}],["比较法",{"0":{"172":1},"2":{"176":1}}],["比较等",{"2":{"120":1}}],["比较",{"0":{"31":1}}],["起始",{"2":{"354":1}}],["起始延迟仍然不变",{"2":{"281":1}}],["起点和终点不定",{"2":{"313":1}}],["起效果就不明显",{"2":{"290":1}}],["起送到",{"2":{"18":1}}],["取下一条指令是同上一条指令的执行并行进行的",{"2":{"407":1}}],["取操作数和执行四个子过程",{"2":{"396":1}}],["取数指令",{"2":{"386":1}}],["取数",{"2":{"358":1}}],["取数周期要完成取操作数的任务",{"2":{"360":1}}],["取数周期等",{"2":{"357":1}}],["取数周期",{"2":{"348":1,"360":1}}],["取出指令后",{"2":{"357":1}}],["取指",{"2":{"393":3}}],["取指微程序的入口地址一般为",{"2":{"373":1}}],["取指令的公共操作通常由一个取指微程序来完成",{"2":{"373":1}}],["取指令阶段完成的任务是将现行指令从主存中取出来并送至指令寄存器中去",{"2":{"356":1}}],["取指令阶段",{"2":{"356":1}}],["取指周期的操作是公操作",{"2":{"389":1}}],["取指周期的微操作序列",{"2":{"316":1}}],["取指周期微操作的节拍安排",{"2":{"389":1}}],["取指周期完成的微操作序列是公共的操作",{"2":{"360":1}}],["取指周期",{"2":{"360":1,"361":1}}],["取指周期和执行周期",{"2":{"348":1}}],["取代",{"2":{"329":1}}],["取消了主存等待时间",{"2":{"281":1}}],["取何值",{"2":{"265":2}}],["封装",{"2":{"279":1,"280":1,"281":1}}],["构成计算机的主机",{"2":{"439":1}}],["构成的系统存储器已经开始应用于现代微机之中",{"2":{"288":1}}],["构成的两级存储层次结构",{"2":{"225":1}}],["构成一个总线周期",{"2":{"273":1}}],["鉴别出来",{"2":{"271":1}}],["错误检验与校正",{"0":{"271":1}}],["ø",{"2":{"265":2}}],["缺点",{"2":{"263":1,"264":1}}],["缺点是对查询链的故障很敏感",{"2":{"428":1}}],["缺点是可能会把一些需要经常使用的程序块",{"2":{"306":1}}],["缺点是使用的外围电路多",{"2":{"251":1}}],["缺点是",{"2":{"238":1,"254":1}}],["缺点是实现加",{"2":{"24":1}}],["连接到总线上的主方可以启动一个总线周期",{"2":{"431":1}}],["连接到总线上的功能模块有主动和被动两种形态",{"2":{"426":1}}],["连接",{"2":{"260":1}}],["连续地址分布在相邻的存储体中",{"2":{"291":1}}],["连续",{"2":{"280":1}}],["连续等待过长时间",{"2":{"247":1}}],["连续工作",{"2":{"3":1}}],["插入一条",{"2":{"407":1}}],["插槽外形与",{"2":{"437":1}}],["插槽必须填入一个连接模块",{"2":{"288":1}}],["插槽必须全部插满",{"2":{"258":1}}],["插槽与芯片组配合",{"2":{"288":1}}],["插槽",{"2":{"258":1}}],["插在主板内存插槽中",{"2":{"258":1}}],["工作程序",{"2":{"366":1}}],["工作脉冲间既不允许有重叠交叉",{"2":{"351":1}}],["工作脉冲三级时序系统",{"2":{"351":1}}],["工作脉冲的宽度只占节拍电位宽度的",{"2":{"350":1}}],["工作脉冲",{"0":{"350":1}}],["工作电压指的是",{"2":{"331":1}}],["工作电压",{"0":{"331":1}}],["工作电源",{"2":{"255":1}}],["工程",{"2":{"16":2}}],["盘等的存储介质",{"2":{"254":1}}],["允许两个主存页面同时打开",{"2":{"281":1}}],["允许随机存取存储器上的任何区域",{"2":{"254":1}}],["允许用户利用专门的设备",{"2":{"254":1}}],["型两种",{"2":{"254":1}}],["型和",{"2":{"254":1}}],["型存储器集成度高",{"2":{"223":1}}],["型存储器和双极型存储器两大类",{"2":{"223":1}}],["闪存盘",{"2":{"438":1}}],["闪存有",{"2":{"254":1}}],["闪速存储器",{"2":{"254":2}}],["兼顾速度和价格",{"2":{"367":1}}],["兼备了",{"2":{"254":1}}],["兼容",{"2":{"437":1}}],["兼容性和扩展性较差",{"2":{"437":1}}],["兼容性的微命令分在不同段内",{"2":{"370":1}}],["兼容性微命令是指那些可以同时产生",{"2":{"366":1}}],["兼容和互斥都是相对的",{"2":{"366":1}}],["兼容是指按某个时期投入市场的某种型号机器编制的程序",{"2":{"14":1}}],["兼容指的是按某档次机器编制的程序",{"2":{"14":1}}],["需先经数模转换器把数字量转换成模拟量",{"2":{"445":1}}],["需接高于vcc若干倍的编程电压",{"2":{"255":1}}],["需用紫外线灯制作的擦抹器照射存储器芯片上的透明窗口",{"2":{"254":1}}],["需用紫外线灯制作的擦",{"2":{"254":1}}],["需要多少时间",{"2":{"354":1}}],["需要多少节拍",{"2":{"349":1}}],["需要四次传输完成每次整个数据包的传输",{"2":{"328":1}}],["需要前端总线频率高于外频",{"2":{"327":1}}],["需要一个段表",{"2":{"313":1}}],["需要用",{"2":{"288":1}}],["需要用四条",{"2":{"258":1}}],["需要总共",{"2":{"280":1}}],["需要分别输入一个行地址和一个列地址",{"2":{"279":1}}],["需要将存储器分为两个存储体",{"2":{"274":1}}],["需要再一次校正错误",{"2":{"271":1}}],["需要",{"2":{"265":1}}],["需要很长的时间进行擦写",{"2":{"254":1}}],["需要时间进行刷新",{"2":{"252":1}}],["需要刷新",{"2":{"243":1}}],["需要增加一片",{"2":{"214":1}}],["需要注意的是",{"2":{"54":1,"318":1}}],["需要充分地利用尾数的有效数位",{"2":{"39":1}}],["需要指出小数点的位置",{"2":{"33":1}}],["紫外线擦除",{"2":{"254":1}}],["出现之前",{"2":{"327":1}}],["出现了各种主存控制与访问技术",{"2":{"277":1}}],["出厂时",{"2":{"254":1}}],["出栈时",{"2":{"111":1}}],["出栈",{"2":{"111":1}}],["出栈的过程可描述如下",{"2":{"111":1}}],["出栈操作",{"2":{"79":1}}],["产品出厂时",{"2":{"254":1}}],["产生具有一定频率和宽度的时钟脉冲信号",{"2":{"339":1}}],["产生相应的操作控制信号",{"2":{"322":1}}],["产生",{"2":{"271":1}}],["产生的逻辑地址在",{"2":{"225":1}}],["产生的逻辑地址能在",{"2":{"225":1}}],["产生的进位为cs",{"2":{"157":1}}],["产生负溢",{"2":{"157":1}}],["产生溢出",{"2":{"156":1}}],["产生第一小组的",{"2":{"147":1}}],["灵活性强",{"2":{"382":1}}],["灵活性差",{"2":{"254":1}}],["灵活性优于硬件",{"2":{"13":1}}],["掩膜式",{"2":{"254":1}}],["倍甚至更高",{"2":{"327":1}}],["倍频",{"2":{"326":1}}],["倍于外部总线的速度读",{"2":{"284":1}}],["倍",{"2":{"252":1,"290":1,"327":1,"403":1}}],["倍的容量",{"2":{"250":1}}],["约是",{"2":{"252":1}}],["约定二进制数的最高位为符号位",{"2":{"23":1}}],["典型的总线事务类型有",{"2":{"417":1}}],["典型的时序安排是占用",{"2":{"273":1}}],["典型的",{"2":{"251":1}}],["片内总线",{"2":{"420":1}}],["片内",{"0":{"330":1},"2":{"330":1}}],["片内的字选是由",{"2":{"262":1}}],["片选信号的译码方法又可细分为线选法",{"2":{"262":1}}],["片选信号cs¯在地址有效之后变为有效",{"2":{"252":1}}],["片选线",{"2":{"255":1}}],["片选线用来决定该芯片是否被选中",{"2":{"250":1}}],["片",{"2":{"251":1,"263":1,"264":1,"265":1}}],["方可取出下一条指令来执行",{"2":{"392":1}}],["方式",{"2":{"354":1}}],["方向上重叠",{"2":{"251":1}}],["方向各",{"2":{"251":1}}],["方向和",{"2":{"251":1}}],["方法",{"2":{"157":1}}],["尽可能排列成方阵",{"2":{"251":1}}],["尽管存储器资源仍然有浪费",{"2":{"239":1}}],["供",{"2":{"251":2,"311":1}}],["更新策略",{"0":{"308":1}}],["更严重的是",{"2":{"251":1}}],["更谈不上操作系统",{"2":{"3":1}}],["排列成",{"2":{"251":3}}],["列出微操作命令的操作时间表",{"2":{"390":1}}],["列出了浮点数的一些典型值",{"2":{"39":1}}],["列进入的",{"2":{"252":1}}],["列地址也必须在cas¯有效之前有效",{"2":{"252":1}}],["列地址由列地址选通信号",{"2":{"250":1}}],["列的矩阵",{"2":{"251":1}}],["行地址必须在ras¯有效之前有效",{"2":{"252":1}}],["行地址由行地址选通信号",{"2":{"250":1}}],["行",{"2":{"251":1}}],["行刷新一遍",{"2":{"247":1}}],["would",{"2":{"454":2}}],["word",{"2":{"93":1}}],["waw",{"2":{"398":1}}],["war",{"2":{"398":1}}],["wait",{"2":{"268":2}}],["w",{"2":{"290":1,"334":1,"425":1}}],["write",{"2":{"268":1,"360":1}}],["w31",{"2":{"251":1}}],["w0",{"2":{"251":1}}],["without",{"2":{"451":1,"454":1}}],["window",{"2":{"451":1}}],["wilkes",{"2":{"365":1}}],["wi",{"2":{"251":1}}],["welcome",{"2":{"453":1}}],["website",{"2":{"452":1,"455":2}}],["we¯全部有效时",{"2":{"252":1}}],["we¯必须为高电平",{"2":{"252":1}}],["we",{"2":{"250":1,"252":1}}],["根位线",{"2":{"251":1}}],["根",{"2":{"250":4}}],["根据一定的优先次序决定首先响应哪个部件的请求",{"2":{"430":1}}],["根据流水线情况而定",{"2":{"407":1}}],["根据上述统计折算下来",{"2":{"403":1}}],["根据计算机系统的性能指标",{"2":{"391":1}}],["根据逻辑表达式可画出对应每一个微操作信号的逻辑电路图",{"2":{"390":1}}],["根据微操作时间表可以写出各微操作控制信号的逻辑表达式",{"2":{"390":1}}],["根据产生微操作控制信号的方式不同",{"2":{"342":1}}],["根据指令的不同寻址方式",{"2":{"338":1}}],["根据阶码来判断浮点运算结果是否溢出",{"2":{"187":1}}],["根据",{"2":{"173":1}}],["根据补码加法公式可推出",{"2":{"152":1}}],["根据真值表",{"2":{"142":1}}],["根据数据传送的源和目的的不同",{"2":{"116":1}}],["根据页面地址的来源不同",{"2":{"103":1}}],["根据对汉字质量的不同要求",{"2":{"56":1}}],["根据小数点的位置是否固定",{"2":{"33":1}}],["往往与其他编码方法混合起来使用",{"2":{"368":1}}],["往往在",{"2":{"320":1}}],["往往需要增加刷新控制电路",{"2":{"248":1}}],["往往将",{"2":{"5":1}}],["安排微操作节拍时应注意",{"2":{"389":1}}],["安排一个刷新周期",{"2":{"247":1}}],["安可工程",{"2":{"16":1}}],["矩阵的每一行对应一个字",{"2":{"251":1}}],["矩阵",{"2":{"247":1}}],["矩阵为例",{"2":{"247":1}}],["尤其是当存储容量比较小的情况下",{"2":{"247":1}}],["降低了整机的速度",{"2":{"247":1}}],["降低了除法的执行速度",{"2":{"176":1}}],["死区就越长",{"2":{"247":1}}],["死区",{"2":{"247":1}}],["内容加",{"2":{"360":1}}],["内的控制信号和送至主存或外设的控制信号",{"2":{"342":1}}],["内核的旁边",{"2":{"330":1}}],["内核的频率达到了接口频率的",{"2":{"285":1}}],["内频外频倍频内频=外频×倍频",{"2":{"326":1}}],["内频",{"2":{"326":1}}],["内部总线送至",{"2":{"360":1}}],["内部",{"2":{"329":1}}],["内部时钟频率的倒数是时钟周期",{"2":{"325":1}}],["内部工作频率又称为内频或主频",{"2":{"325":1}}],["内部工作频率",{"0":{"325":1}}],["内部结构和主要技术参数入手",{"2":{"317":1}}],["内存的发展趋势",{"2":{"287":1}}],["内存条的物理大小和标准的",{"2":{"282":1}}],["内存条主要采用",{"2":{"279":1,"280":1}}],["内存条实际上是一条焊有多片存储芯片的印刷电路板",{"2":{"258":1}}],["内存条",{"0":{"258":1}}],["内含两个交错的存储矩阵",{"2":{"281":1}}],["内需要将",{"2":{"247":1}}],["内",{"2":{"247":1,"267":1,"298":1}}],["内数字脉冲信号振荡的速度",{"2":{"19":1}}],["集中仲裁方式",{"0":{"427":1},"1":{"428":1,"429":1,"430":1}}],["集中刷新方式的优点是读写操作时不受刷新工作的影响",{"2":{"247":1}}],["集中刷新方式",{"2":{"247":1}}],["集成度高",{"2":{"243":1,"254":1}}],["集成度较低",{"2":{"223":1}}],["集成电路",{"2":{"3":1}}],["某些功能段要反复多次使用",{"2":{"397":1}}],["某个寄存器的打入脉冲等",{"2":{"366":1}}],["某个存储单元只有在破坏性读出之后才需要重写",{"2":{"246":1}}],["某一微操作控制信号由",{"2":{"345":1}}],["某一存储单元的",{"2":{"270":1}}],["某一字线被选中时",{"2":{"251":1}}],["某数的补码表示",{"2":{"152":1}}],["重叠",{"2":{"394":1}}],["重叠起来",{"2":{"393":1}}],["重叠控制",{"0":{"393":1}}],["重叠方式",{"2":{"392":1}}],["重写一般是按存储单元进行的",{"2":{"246":1}}],["重写是随机的",{"2":{"246":1}}],["重复",{"2":{"168":1}}],["刷新操作类似于读出操作",{"2":{"248":1}}],["刷新对",{"2":{"248":1}}],["刷新控制电路的主要任务是解决刷新和",{"2":{"248":1}}],["刷新控制",{"0":{"248":1}}],["刷新周期",{"2":{"247":1}}],["刷新时不需要加片选信号",{"2":{"248":1}}],["刷新时间=存储矩阵行数",{"2":{"247":1}}],["刷新时停止读写操作",{"2":{"247":1}}],["刷新方式",{"0":{"247":1}}],["刷新则是定时的",{"2":{"246":1}}],["刷新和重写",{"2":{"246":1}}],["刷新间隔",{"0":{"246":1}}],["影响到读出内容的可靠性",{"2":{"246":1}}],["泄漏到一定程度后",{"2":{"246":1}}],["会造成传输错误",{"2":{"421":1}}],["会对c1或c2补充电荷",{"2":{"243":1}}],["会使浮点数的特性有下列影响",{"2":{"43":1}}],["截止",{"2":{"243":1}}],["vuejs",{"2":{"455":1}}],["vitepress",{"2":{"455":1}}],["version",{"2":{"448":1}}],["vesa",{"2":{"437":1}}],["vcr",{"2":{"438":1}}],["vcc",{"2":{"255":1}}],["v",{"2":{"365":1}}],["vpp平时接+5v",{"2":{"255":1}}],["vpp一一编程电源",{"2":{"255":1}}],["vo",{"2":{"243":1}}],["vl",{"2":{"437":2}}],["vliw",{"0":{"135":1,"136":1},"1":{"136":1,"137":1},"2":{"136":2,"137":1}}],["vlsi",{"2":{"3":1,"365":1}}],["线置",{"2":{"429":1}}],["线发出请求",{"2":{"429":1}}],["线宽已",{"2":{"335":1}}],["线宽越小",{"2":{"335":1}}],["线宽是指芯片内电路与电路之间的距离",{"2":{"335":1}}],["线路简单",{"2":{"263":1}}],["线选法就是用除片内寻址外的高位地址线直接",{"2":{"263":1}}],["线选法",{"0":{"263":1}}],["线内存条",{"2":{"258":1}}],["线的扩展槽",{"2":{"437":1}}],["线的基础上又增加一个",{"2":{"437":1}}],["线的",{"2":{"258":2,"279":1,"280":2,"281":1}}],["线两种",{"2":{"258":1}}],["线和",{"2":{"258":1}}],["线为负脉冲",{"2":{"243":2}}],["线连通",{"2":{"242":1}}],["线",{"2":{"242":1,"258":7,"282":2}}],["管理",{"2":{"313":1}}],["管",{"0":{"242":1,"243":1}}],["氧化物半导体场效应晶体管",{"2":{"241":1}}],["金属",{"2":{"241":1}}],["边界对齐的数据存放方法",{"0":{"239":1}}],["浪费了宝贵的存储器资源",{"2":{"238":1}}],["浪费时间少",{"2":{"3":1}}],["半互锁",{"2":{"435":1}}],["半字或字节",{"2":{"239":1}}],["半字地址的最末一位必须为",{"2":{"239":1}}],["半字",{"2":{"236":1,"237":2,"238":2}}],["半导体只读存储器",{"0":{"253":1},"1":{"254":1,"255":1}}],["半导体",{"2":{"223":1}}],["半导体存储器的封装",{"0":{"256":1},"1":{"257":1,"258":1}}],["半导体存储器",{"2":{"223":1}}],["半导体存储器问世",{"2":{"3":1}}],["半导体随机存储器",{"2":{"218":1}}],["半导体随机存储器和只读存储器",{"0":{"240":1},"1":{"241":1,"242":1,"243":1,"244":1,"245":1,"246":1,"247":1,"248":1,"249":1,"250":1,"251":1,"252":1,"253":1,"254":1,"255":1,"256":1,"257":1,"258":1},"2":{"218":1}}],["读",{"2":{"417":1}}],["读后写",{"2":{"398":1}}],["读取数据很相近",{"2":{"254":1}}],["读取数据的方式与从",{"2":{"254":1}}],["读周期表示对该芯片进行两次连续读操作的最小间隔时间",{"2":{"252":1}}],["读操作是指从",{"2":{"268":1}}],["读操作",{"2":{"242":1,"243":1,"268":1}}],["读写电路和数据寄存器",{"2":{"291":1}}],["读写时序",{"2":{"252":2}}],["读写控制线用来控制芯片是进行读操作还是写操作的",{"2":{"250":1}}],["读写数据的控制比较简单",{"2":{"238":1}}],["读写的数据有",{"2":{"236":1}}],["读出数据时",{"2":{"270":1}}],["读出信息经数据总线送至",{"2":{"268":1}}],["读出过程中",{"2":{"243":1}}],["读出之后磁芯的内容一律变为",{"2":{"223":1}}],["读出时间是指从",{"2":{"233":1}}],["读出时",{"2":{"75":1}}],["甚至更多",{"2":{"368":1}}],["甚至更大",{"2":{"246":1}}],["甚至上百个",{"2":{"320":1}}],["甚至可以达到",{"2":{"233":1}}],["甚至没有汇编",{"2":{"3":1}}],["访存指令",{"0":{"386":1}}],["访存通过一个段表和多个页表进行",{"2":{"314":1}}],["访内周期",{"2":{"233":1}}],["访问存储器之间的矛盾",{"2":{"248":1}}],["访问效率越高",{"2":{"225":1}}],["访问",{"2":{"225":1,"311":1}}],["访问时间分别为",{"2":{"225":1}}],["越小",{"2":{"233":1}}],["看",{"2":{"226":1,"227":1}}],["≈96",{"2":{"225":1}}],["解",{"2":{"225":1}}],["解决了指令系统的兼容问题",{"2":{"365":1}}],["解决问题的最佳方案是设计一种全新的编码方法",{"2":{"58":1}}],["解决办法",{"2":{"3":1}}],["说明访问",{"2":{"296":2}}],["说明存储系统的速度接近于较快那个存储器的速度",{"2":{"225":1}}],["说明对主存信息进行奇偶检验的全过程",{"2":{"75":1}}],["失效率=1",{"2":{"225":1}}],["失效率",{"2":{"225":1}}],["称",{"2":{"296":2}}],["称非易失性存储器",{"2":{"224":1}}],["称易失性存储器",{"2":{"224":1}}],["称为增强的工业标准体系结构",{"2":{"437":1}}],["称为正式标准",{"2":{"436":1}}],["称为主从关系",{"2":{"418":1}}],["称为二次重叠",{"2":{"393":1}}],["称为二进制编码的十进制数",{"2":{"61":1}}],["称为一次重叠",{"2":{"393":1}}],["称为节拍电位信号",{"2":{"349":1}}],["称为奇地址",{"2":{"274":1}}],["称为偶地址",{"2":{"274":1}}],["称为",{"2":{"273":1,"315":1}}],["称为字线",{"2":{"251":1}}],["称为换码",{"2":{"217":1}}],["称为尾数调整",{"2":{"191":1}}],["称为够减",{"2":{"180":1}}],["称为页内地址",{"2":{"103":1}}],["称为页面地址",{"2":{"103":1}}],["称为隐地址",{"2":{"82":1}}],["称为显地址",{"2":{"82":1}}],["称为变长指令字结构",{"2":{"81":1}}],["称为定长指令字结构",{"2":{"81":1}}],["称为数据通路宽度",{"2":{"19":1}}],["称为微处理器",{"2":{"5":1}}],["光盘的基本概念",{"2":{"439":1}}],["光盘存储器",{"2":{"439":1}}],["光盘等",{"2":{"10":1}}],["光存储器",{"2":{"223":1}}],["涂复一层磁性材料",{"2":{"223":1}}],["磁带存储器及光盘存储器等",{"2":{"443":1}}],["磁带等",{"2":{"223":1}}],["磁卡输入设备",{"2":{"442":1}}],["磁盘阵列的基本概念",{"2":{"439":1}}],["磁盘阵列",{"2":{"439":1}}],["磁介质存储器的读写原理和技术指标",{"2":{"439":1}}],["磁介质存储器的性能和原理",{"2":{"439":1}}],["磁介质存储设备",{"2":{"439":1}}],["磁表面存储器",{"2":{"223":1}}],["磁芯存储器的特点是信息可以长期存储",{"2":{"223":1}}],["磁芯存储器",{"2":{"223":1}}],["价格低",{"2":{"223":1}}],["价格便宜",{"2":{"223":1}}],["价格较高",{"2":{"221":1}}],["功能特性",{"2":{"424":1}}],["功能更强",{"2":{"134":1}}],["功耗仅",{"2":{"334":1}}],["功耗超过",{"2":{"334":1}}],["功耗可以大致反映出",{"2":{"334":1}}],["功耗小",{"2":{"243":1}}],["功耗也较大",{"2":{"242":1}}],["功耗是一个不可忽视的问题",{"2":{"235":1}}],["功耗",{"0":{"235":1,"334":1}}],["功耗较大",{"2":{"223":1}}],["功耗低",{"2":{"223":1}}],["那存储单元就得不到刷新",{"2":{"247":1}}],["那样完全按顺序存取",{"2":{"222":1}}],["那样能随机地访问任一个存储单元",{"2":{"222":1}}],["那么第",{"2":{"428":1}}],["那么主存的性能将是最优的",{"2":{"278":1}}],["那么主存的频带就太窄了",{"2":{"92":1}}],["那么",{"2":{"276":2}}],["那么对堆栈的操作也就是对存储器的操作",{"2":{"117":1}}],["那么另一个操作数来自何方呢",{"2":{"86":1}}],["既与",{"2":{"437":1}}],["既具有两者的优点",{"2":{"370":1}}],["既可在不加电的情况下长期保存信息",{"2":{"254":1}}],["既可输入",{"2":{"250":1}}],["既不像",{"2":{"222":1}}],["既节省了存储空间",{"2":{"68":1}}],["顺序方式指的是各条机器指令之间顺序串行的执行",{"2":{"392":1}}],["顺序方式",{"2":{"392":1}}],["顺序执行时后继微地址就是现行微地址加上一个增量",{"2":{"380":1}}],["顺序执行的",{"2":{"295":1}}],["顺序",{"0":{"380":1}}],["顺序控制字段",{"2":{"366":1}}],["顺序存取存储器",{"2":{"222":1}}],["顺序寻址可通过程序计数器",{"2":{"94":1}}],["辅存存储层次",{"0":{"227":1}}],["辅存中的信息必须通过专门的程序调入主存后",{"2":{"221":1}}],["辅存设在主机外部",{"2":{"221":1}}],["辅助存储器的读写",{"2":{"443":1}}],["辅助存储器是指主机以外的存储装置",{"2":{"443":1}}],["辅助存储器用来存放当前暂不参与运行的程序和数据以及一些需要永久性保存的信息",{"2":{"221":1}}],["辅助存储器",{"0":{"443":1},"2":{"221":1}}],["辅助存储器等",{"2":{"5":1}}],["写回等多个阶段",{"2":{"406":1}}],["写回法",{"2":{"308":1}}],["写后写",{"2":{"398":1}}],["写后读",{"2":{"398":1}}],["写直达法",{"2":{"308":1}}],["写直达法和写回法",{"2":{"299":1}}],["写数据",{"2":{"284":1}}],["写周期与读周期相似",{"2":{"252":1}}],["写允许信号we¯在读周期中保持高电平",{"2":{"252":1}}],["写",{"2":{"242":2,"243":2,"417":1}}],["写入控制存储器",{"2":{"391":1}}],["写入自己的程序",{"2":{"254":1}}],["写入之后任何人都无法改变其内容",{"2":{"254":1}}],["写入时间是指从",{"2":{"233":1}}],["写入电路和读写控制电路",{"2":{"229":1}}],["写入主存时",{"2":{"75":1}}],["写操作是指将要写入的信息存入",{"2":{"268":1}}],["写操作",{"2":{"222":1,"268":1}}],["写访问",{"2":{"221":1}}],["动态流水线必是多功能流水线",{"2":{"397":1}}],["动态流水线则允许在同一时间内将不同的功能段连接成不同的功能子集",{"2":{"397":1}}],["动态",{"0":{"245":1},"1":{"246":1,"247":1,"248":1},"2":{"218":1}}],["动作",{"2":{"93":1}}],["静态流水线在同一时间内只能以一种方式工作",{"2":{"397":1}}],["静态",{"2":{"218":1}}],["芯片内部寄存器与寄存器之间",{"2":{"420":1}}],["芯片内部的总线",{"2":{"420":1}}],["芯片上设置大量寄存器",{"2":{"405":1}}],["芯片的",{"2":{"288":1}}],["芯片的地址范围是唯一确定的",{"2":{"264":1}}],["芯片的容量一般不可能很大",{"2":{"257":1}}],["芯片的外引脚主要有",{"2":{"255":1}}],["芯片的基本结构",{"2":{"218":1}}],["芯片通常使得存储体为一个方阵",{"2":{"251":1}}],["芯片通过地址线",{"2":{"250":1}}],["芯片每增加一条地址线",{"2":{"250":1}}],["芯片把地址线分成相等的两部分",{"2":{"250":1}}],["芯片集成度高",{"2":{"250":1}}],["芯片分析",{"0":{"249":1},"1":{"250":1,"251":1,"252":1}}],["芯片本身具有自动刷新功能",{"2":{"248":1}}],["芯片方框图",{"2":{"214":1}}],["芯片",{"0":{"213":1,"250":1,"255":1},"2":{"213":1,"288":1}}],["举例",{"0":{"211":1},"1":{"212":1,"213":1,"214":1}}],["去进行运算",{"2":{"210":1}}],["去除",{"2":{"78":2}}],["¯",{"2":{"197":1}}],["≤9",{"2":{"196":1}}],["逢二进一",{"2":{"196":1,"197":1}}],["算法相对合理",{"2":{"307":1}}],["算法是把",{"2":{"307":1}}],["算法",{"0":{"306":1,"307":1}}],["算法与定点数乘法算法相同",{"2":{"190":1}}],["算术右移一位指令",{"2":{"385":1}}],["算术移位的对象是带符号数",{"2":{"122":1}}],["算术移位",{"2":{"122":1}}],["算术运算指令主要用于定点和浮点运算",{"2":{"120":1}}],["算术运算类指令",{"0":{"120":1}}],["÷8=1",{"2":{"288":2}}],["÷",{"2":{"189":1}}],["÷2",{"2":{"122":1}}],["未发生溢出",{"2":{"188":1}}],["得",{"2":{"188":1}}],["得到页表内行地址",{"2":{"314":1}}],["得到段表行地址",{"2":{"314":1}}],["得到的结果也是相同的",{"2":{"177":1}}],["得到",{"2":{"152":1}}],["浮",{"2":{"188":2}}],["浮=0110",{"2":{"188":2}}],["浮=0111",{"2":{"188":1}}],["浮点乘除运算",{"0":{"189":1},"1":{"190":1,"191":1}}],["浮点加减运算",{"0":{"186":1},"1":{"187":1,"188":1}}],["浮点加减乘除运算",{"2":{"139":1}}],["浮点加",{"2":{"120":1}}],["浮点机",{"2":{"47":1}}],["浮点运算部件",{"2":{"217":1}}],["浮点运算部件是专门用于对浮点数进行运算的部件",{"2":{"47":1}}],["浮点运算器举例",{"0":{"215":1},"1":{"216":1,"217":1}}],["浮点运算器的实现",{"0":{"192":1}}],["浮点运算的阶码只有加减运算",{"2":{"192":1}}],["浮点运算是通过软件来实现的",{"2":{"47":1}}],["浮点运算要比定点运算复杂得多",{"2":{"46":1}}],["浮点计算机",{"0":{"45":1},"1":{"46":1,"47":1}}],["浮点教尾教的基教",{"0":{"41":1},"1":{"42":1,"43":1}}],["浮点数有",{"2":{"216":1}}],["浮点数加减运算举例",{"0":{"188":1}}],["浮点数加减运算步骤",{"0":{"187":1}}],["浮点数值趋于零",{"2":{"187":1}}],["浮点数真正溢出",{"2":{"187":1}}],["浮点数",{"2":{"71":1}}],["浮点数虽然扩大了数的表示范围",{"2":{"46":1}}],["浮点数尾数基数的选择对浮点数的特性起着主要作用",{"2":{"42":1,"43":1}}],["浮点数阶码的移码表示法",{"0":{"40":1}}],["浮点数的阶码采用移码的原因",{"2":{"40":1}}],["浮点数的阶码是带符号的定点整数",{"2":{"40":1}}],["浮点数的表示范围",{"0":{"38":1}}],["浮点数的底是隐含的",{"2":{"37":1}}],["浮点数的一般格式",{"2":{"37":1}}],["浮点表示法所能表示的数值范围将远远大于定点数",{"2":{"46":1}}],["浮点表示法的区别",{"0":{"46":1}}],["浮点表示法与定点",{"0":{"45":1},"1":{"46":1,"47":1}}],["浮点表示法",{"0":{"37":1},"1":{"38":1,"39":1}}],["包括微指令字段的划分",{"2":{"391":1}}],["包括以下几个部分",{"2":{"372":1}}],["包括",{"2":{"339":1,"366":2,"437":1}}],["包括段号",{"2":{"313":1}}],["包括预充电时间在内",{"2":{"280":1}}],["包括位串",{"2":{"71":1}}],["包含一位符号位",{"2":{"188":1}}],["做溢出中断处理",{"2":{"187":1}}],["做加法运算",{"2":{"156":1}}],["右规右规=cs1⊕cs2右规最多只有一次",{"2":{"187":1}}],["右移一位",{"2":{"163":1,"188":1,"191":1}}],["右移后的空出位补",{"2":{"162":1}}],["右移",{"2":{"161":1,"162":1,"187":2}}],["已成为当前控制器的主流",{"2":{"344":1}}],["已满",{"2":{"298":1}}],["已是规格化数",{"2":{"187":1}}],["已知",{"2":{"152":1,"173":1,"177":1,"184":1,"225":1}}],["已知汉字",{"2":{"54":1}}],["⑥",{"2":{"187":2}}],["⑤",{"2":{"187":2}}],["④",{"2":{"187":2}}],["③",{"2":{"187":2}}],["②",{"2":{"187":2}}],["①",{"2":{"187":2,"373":1}}],["直插",{"2":{"258":1}}],["直到整个程序执行完毕为止",{"2":{"373":1}}],["直到",{"2":{"365":1}}],["直到主存的读写操作完成为止",{"2":{"321":1}}],["直到信息写入被选中单元为止所用的时间",{"2":{"233":1}}],["直到将被选单元的内容读出为止所用的时间",{"2":{"233":1}}],["直到两数的阶码相等为止",{"2":{"187":1}}],["直至该部件完成数据传送之后",{"2":{"429":1}}],["直至编制出全部机器指令的微程序为止",{"2":{"391":1}}],["直至遇到停机指令或外来的干预为止",{"2":{"358":1}}],["直至找到目的地后再进行读",{"2":{"222":1}}],["直至尾数成为规格化数为止",{"2":{"188":1}}],["直至成为规格化数为止",{"2":{"187":1}}],["直至",{"2":{"187":2}}],["直接控制法使微指令字过长",{"2":{"369":1}}],["直接控制法",{"0":{"368":1}}],["直接媒体接口",{"2":{"329":1}}],["直接映像方式是最简单的地址映象方式",{"2":{"302":1}}],["直接映像是指主存中的每一个块只能被放置到",{"2":{"302":1}}],["直接映像",{"0":{"302":1}}],["直接存取存储器",{"2":{"222":1}}],["直接把程序转向该指令指出的新的位置执行",{"2":{"124":1}}],["直接寻址",{"0":{"97":1},"2":{"104":1}}],["直接",{"2":{"94":1}}],["直接得到将要执行的下一条指令的地址",{"2":{"84":1}}],["直接按无符号数规则比较大小",{"2":{"40":1}}],["＞",{"2":{"187":3,"188":1,"233":1}}],["±mb",{"2":{"186":1}}],["±",{"2":{"186":1}}],["此方式对优先次序的控制也是相当灵活的",{"2":{"430":1}}],["此方法规定",{"2":{"239":1}}],["此操作在有些机器中可省略",{"2":{"389":1}}],["此例中数据字长",{"2":{"236":1}}],["此外还介绍了高速缓冲存储器和虚拟存储器的基本原理",{"2":{"218":1}}],["此外",{"2":{"192":1,"288":1,"374":1}}],["此法操作简单",{"2":{"184":1}}],["此时计算机进入分析取数阶段",{"2":{"357":1}}],["此时主存中的出错位并没有改变",{"2":{"271":1}}],["此时系统的存取周期被分为两部分",{"2":{"247":1}}],["此时t3",{"2":{"242":1,"243":1}}],["此时",{"2":{"187":1,"242":3,"243":2,"267":1,"394":1}}],["此时加法器的最长进位延迟时间是",{"2":{"147":1}}],["此时的算术逻辑类指令中没有地址码字段",{"2":{"112":1}}],["此时有效地址是由基址寄存器中的值",{"2":{"107":1}}],["此时码距为",{"2":{"72":1}}],["此时数字",{"2":{"67":1}}],["此时情况要稍微复杂一些",{"2":{"35":1}}],["此时二进制的最高位也是数值位",{"2":{"23":1}}],["步",{"2":{"373":1}}],["步的商",{"2":{"183":1}}],["步骤如下",{"2":{"18":1}}],["恰好与商符一致",{"2":{"182":1}}],["够减时上商",{"2":{"181":2}}],["够减的判断",{"0":{"180":1}}],["判断的方法和结果如下",{"2":{"180":1}}],["判符合",{"2":{"121":1}}],["|x|=|y|除外",{"2":{"177":1}}],["|x|=00",{"2":{"177":1}}],["|y|",{"2":{"177":1}}],["|y|=00",{"2":{"177":1}}],["商的最末一位恒置为",{"2":{"184":1}}],["商符是在求商的过程中自动形成的",{"2":{"182":1}}],["商符的确定",{"0":{"182":1}}],["商上",{"2":{"181":2,"182":2}}],["商=0",{"2":{"177":1}}],["商",{"2":{"177":2}}],["部分高端",{"2":{"330":1}}],["部分",{"2":{"314":1}}],["部分译码即用除片内寻址外的高位地址的一部分来译码产生片选信号",{"2":{"265":1}}],["部分译码",{"0":{"265":1}}],["部分另加有",{"2":{"258":1}}],["部分余数与除数必然同号",{"2":{"182":1}}],["部分余数与除数必然异号",{"2":{"182":1}}],["部分余数",{"2":{"181":1}}],["部分余数左移一位",{"2":{"177":2}}],["部分余数＜ri=2ri−1−y＜0",{"2":{"177":1}}],["部分余数＞ri=2ri−1−y＞0",{"2":{"177":1}}],["部分积累加时最高有效位产生的进位可能会侵占符号位",{"2":{"172":1}}],["恢复全",{"2":{"254":1}}],["恢复除数法会使得除法运算的实际操作次数不固定",{"2":{"176":1}}],["恢复余数后",{"2":{"177":1}}],["恢复余数过程的流程图",{"2":{"176":1}}],["恢复余数法是直接作减法试探方法",{"2":{"176":1}}],["恢复余数法",{"2":{"176":1}}],["递推公式",{"2":{"172":1}}],["校正函数校正函数=c4",{"2":{"199":1}}],["校正函数−3校正函数=c4",{"2":{"197":1}}],["校正函数",{"2":{"197":1}}],["校正函数+6校正函数=c4",{"2":{"196":1}}],["校正举例",{"2":{"196":1,"197":1}}],["校正的同时",{"2":{"196":1}}],["校正",{"2":{"196":1,"197":2,"200":2}}],["校正法是将",{"2":{"171":1}}],["校正法",{"0":{"171":1}}],["校验和",{"2":{"271":1}}],["校验检测",{"2":{"75":1}}],["校验位形成",{"2":{"75":1}}],["校验位的取值",{"2":{"74":1}}],["校验位",{"2":{"74":1}}],["虽然原码乘法比补码乘法容易实现",{"2":{"170":1}}],["改为具有计数功能的寄存器",{"2":{"380":1}}],["改为存放乘积的低位部分",{"2":{"168":1}}],["改变尾数基数",{"2":{"43":1}}],["⑶",{"2":{"168":1}}],["符",{"2":{"168":1}}],["符号扩展",{"0":{"154":1},"2":{"154":1}}],["符号位",{"2":{"173":1}}],["符号位单独处理",{"2":{"168":1}}],["符号位不变",{"2":{"162":2}}],["符号位不单独占用一个字节",{"2":{"67":1}}],["符号位均不变",{"2":{"161":1}}],["符号位作为数的一部分参加运算",{"2":{"153":1}}],["符号位是不变的",{"2":{"152":1}}],["符号位参加运算",{"2":{"151":1,"172":1}}],["符号位也占半个字节",{"2":{"68":1}}],["符号位占用单独一个字节",{"2":{"67":1}}],["符号位之后",{"2":{"35":1}}],["符号位保持不变",{"2":{"28":1}}],["符号位为",{"2":{"24":2}}],["让计数器开始计数",{"2":{"429":1}}],["让单个处理器都能使用线程级并行计算",{"2":{"411":1}}],["让那些单元按恒舍法填入k−1位全",{"2":{"164":1}}],["让操作数地址个数多的指令",{"2":{"89":1}}],["查表舍入法又称",{"2":{"164":1}}],["查表舍入法",{"2":{"164":1}}],["入",{"2":{"164":1}}],["舍入",{"2":{"187":1}}],["舍入处理表的内容设置一般采用的方法是",{"2":{"164":1}}],["舍入法",{"2":{"164":1}}],["舍",{"2":{"164":1}}],["都要使用存储器地址寄存器和数据寄存器",{"2":{"321":1}}],["都有统一的标准",{"2":{"437":1}}],["都有",{"2":{"309":1}}],["都对应有2",{"2":{"265":1}}],["都在一个存取周期内完成",{"2":{"239":1}}],["都必须从存储字的起始位置开始存放",{"2":{"238":1}}],["都是规格化数",{"2":{"191":1}}],["都是带符号数",{"2":{"37":1}}],["都不为",{"2":{"190":1,"191":1}}],["都一律先做减法",{"2":{"176":1}}],["都把保留部分",{"2":{"164":1}}],["法",{"2":{"164":1}}],["切断",{"2":{"164":1}}],["恒舍",{"2":{"164":1}}],["现在及将来的使用情况",{"2":{"305":1}}],["现用",{"2":{"264":1}}],["现有一批数据",{"2":{"237":1}}],["现仅允许保留前",{"2":{"164":1}}],["现代计算机的指令系统很复杂",{"2":{"394":1}}],["现代计算机的三级存储层次",{"2":{"225":1}}],["现代计算机中为了减少访问存储器的次数",{"2":{"320":1}}],["现代计算机可把浮点运算部件做成任选件",{"2":{"192":1}}],["现代计算机系统是一个硬件与软件组成的综合体",{"2":{"15":1}}],["现代的微机系统大多采用",{"2":{"71":1}}],["现代微机系统中的数据表示举例",{"0":{"71":1}}],["左右",{"2":{"279":1,"287":1}}],["左规时调整阶码后如果发生阶码下溢",{"2":{"190":1}}],["左规左规=cs1",{"2":{"187":1}}],["左斜一位送",{"2":{"163":1}}],["左移一位",{"2":{"163":1}}],["左移后的空出位补",{"2":{"162":1}}],["左移",{"2":{"161":1,"162":1}}],["左部的各位取反",{"2":{"28":1}}],["⑵",{"2":{"159":1,"168":1}}],["门",{"2":{"158":1}}],["双总线结构",{"2":{"423":2}}],["双总线结构运算器",{"2":{"210":2}}],["双核处理器是指在一个处理器上集成两个运算核心",{"2":{"412":1}}],["双核处理器",{"2":{"412":1}}],["双核与多核技术",{"0":{"412":1}}],["双向",{"2":{"328":1}}],["双面共有",{"2":{"258":2}}],["双列直插",{"2":{"258":1}}],["双极型",{"2":{"254":1}}],["双极型存储器存取速度快",{"2":{"223":1}}],["双译码与单译码比较",{"2":{"251":1}}],["双译码方式对应的存储芯片结构可以是位结构的",{"2":{"251":1}}],["双译码方式又称为重合法",{"2":{"251":1}}],["双译码方式",{"2":{"251":2}}],["双符号位的含义如下",{"2":{"157":1}}],["双符号位补码",{"2":{"157":1}}],["双字节和四字节等不同访问",{"2":{"275":1}}],["双字地址的最末",{"2":{"239":1}}],["双字和四字的带符号的二进制定点整数",{"2":{"71":1}}],["双字和四字的无符号的二进制数",{"2":{"71":1}}],["双字",{"2":{"71":1,"237":1}}],["发送者不必等待接收者有什么响应",{"2":{"434":1}}],["发送和接收双方可以进行一次数据传送",{"2":{"434":1}}],["发送部件完成通信后",{"2":{"415":1}}],["发",{"2":{"360":1,"361":1}}],["发展的一个重要问题就是散热问题",{"2":{"334":1}}],["发出地址和数据",{"2":{"415":1}}],["发出写请求时",{"2":{"299":1}}],["发出读请求时",{"2":{"298":1}}],["发出不可屏蔽中断",{"2":{"270":1}}],["发写命令",{"2":{"268":1}}],["发读命令",{"2":{"268":1}}],["发生负溢",{"2":{"157":1}}],["发生正溢",{"2":{"157":1}}],["发现两位错",{"2":{"77":1}}],["差",{"2":{"157":1}}],["异步方式根据",{"2":{"435":1}}],["异步定时方式也称为应答方式",{"2":{"435":1}}],["异步定时方式",{"0":{"435":1}}],["异步控制能保证两个工作速度相差很大的部件或设备间可靠地进行信息交换",{"2":{"435":1}}],["异步控制采用不同时序",{"2":{"354":1}}],["异步控制方式即可变时序控制方式",{"2":{"354":1}}],["异步控制方式",{"0":{"354":1}}],["异步",{"2":{"316":1}}],["异步刷新方式虽然也有死区",{"2":{"247":1}}],["异步刷新方式",{"2":{"247":1}}],["异号为负",{"2":{"168":2}}],["异号",{"2":{"156":1}}],["异或等",{"2":{"202":1}}],["异或等逻辑运算指令",{"2":{"121":1}}],["异或之后就达到了修改这些位的目的",{"2":{"121":1}}],["异或",{"2":{"121":1,"212":1}}],["填充",{"2":{"154":1}}],["末位恒置",{"0":{"184":1}}],["末位加",{"2":{"152":2}}],["末尾加",{"2":{"152":1}}],["仅当替换时",{"2":{"308":1}}],["仅需",{"2":{"281":1}}],["仅为",{"2":{"247":1}}],["仅对数值位各位变反",{"2":{"152":1}}],["仅占",{"2":{"134":1}}],["令乘数的最低位为判断位",{"2":{"168":1}}],["令",{"2":{"152":1}}],["证明",{"2":{"152":1}}],["求阶差",{"2":{"188":1}}],["求新部分余数",{"0":{"183":1},"2":{"183":1}}],["求",{"2":{"173":1,"177":1,"184":1}}],["求证",{"2":{"152":1}}],["求补",{"2":{"152":1}}],["you",{"2":{"453":1,"454":2}}],["your",{"2":{"448":1,"452":1}}],["y式中",{"2":{"177":1}}],["y¯→f和1→f控制信号",{"2":{"158":1}}],["y→f和f→x三个控制信号",{"2":{"158":1}}],["ys",{"2":{"157":1}}],["yn+1的值决定了每次应执行的操作",{"2":{"172":1}}],["yn",{"2":{"157":1,"171":1,"204":1,"205":1,"206":1}}],["y1y2",{"2":{"157":1,"171":1}}],["y=y0y1",{"2":{"204":1,"205":1,"206":1}}],["y=0",{"2":{"152":1,"177":1}}],["y=",{"2":{"152":1,"173":1,"184":1}}],["y+y",{"2":{"152":1}}],["y",{"2":{"151":1,"152":31,"156":3,"157":1,"158":1,"171":1,"173":1,"181":3,"183":1,"184":2,"251":4,"279":4,"360":1,"361":1}}],["才有可能编制出理想的微程序",{"2":{"382":1}}],["才把修改过的",{"2":{"308":1}}],["才是真正的余数",{"2":{"177":1}}],["才能开始数据传送",{"2":{"426":1}}],["才能在",{"2":{"260":1}}],["才能使用",{"2":{"221":1}}],["才能得到正确的结果",{"2":{"149":1}}],["才能产生第二",{"2":{"147":1}}],["才发生溢出",{"2":{"46":1}}],["及所有组进位产生函数",{"2":{"147":1}}],["及其右部的",{"2":{"28":1}}],["经接口传送到从设备",{"2":{"435":1}}],["经数据总线读至",{"2":{"389":1}}],["经",{"2":{"360":1}}],["经控制总线",{"2":{"356":1}}],["经常以每次访问的周期数表示计时",{"2":{"279":1}}],["经常进行的运算是算术运算和逻辑运算",{"2":{"6":1}}],["经过节拍信号发生器后产生出各个机器周期中的节拍信号",{"2":{"339":1}}],["经过译码产生",{"2":{"251":1}}],["经过加",{"2":{"187":1}}],["经过原码不恢复余数除法",{"2":{"177":1}}],["经过",{"2":{"147":1,"251":1}}],["成批存储以及对信息加工处理的任务",{"2":{"439":1}}],["成为一种与",{"2":{"437":1}}],["成为",{"2":{"437":1}}],["成本也会高一些",{"2":{"435":1}}],["成本昂贵",{"2":{"251":1}}],["成本较高",{"2":{"223":1}}],["成本低的存储系统是计算机发展的一个重要课题",{"2":{"218":1}}],["成本低",{"2":{"143":1,"302":1}}],["成组先行进位电路",{"2":{"147":1}}],["仍然有一定的市场",{"2":{"438":1}}],["仍然是一种",{"2":{"281":1}}],["仍采用",{"2":{"329":1}}],["仍沿用了",{"2":{"286":1}}],["仍以字长为",{"2":{"147":1}}],["仍用约定的多项式",{"2":{"78":1}}],["传输速率高",{"2":{"437":1}}],["传输速率的设定",{"2":{"437":1}}],["传统的",{"2":{"279":1,"280":1}}],["传到总线",{"2":{"210":1}}],["传递电路和求和电路可以构成",{"2":{"147":2}}],["传送时",{"2":{"76":1}}],["电气特性",{"2":{"424":1}}],["电源线",{"2":{"255":1}}],["电路将每条机器指令的操作码翻译成对应的微程序入口地址",{"2":{"378":1}}],["电路实现功能转换",{"0":{"378":1}}],["电路",{"0":{"212":1}}],["电路产生",{"2":{"147":1}}],["电路组成",{"2":{"147":1,"241":1}}],["电路以及进位产生",{"2":{"147":2}}],["电子管计算机时代",{"2":{"3":1}}],["电子管计算机",{"2":{"3":1}}],["电子计算机的发展",{"0":{"3":1}}],["电子计算机与存储程序控制",{"0":{"2":1},"1":{"3":1,"4":1}}],["单总线结构",{"2":{"423":1}}],["单总线结构运算器",{"2":{"210":1}}],["单功能流水线只能实现一种固定的功能",{"2":{"397":1}}],["单一缓存是",{"2":{"309":1}}],["单一缓存和多级缓存",{"2":{"309":1}}],["单体多字并行存储系统",{"2":{"290":1}}],["单元同时被选中",{"2":{"290":1}}],["单条容量也会大大提升",{"2":{"287":1}}],["单列直插",{"2":{"258":1}}],["单译码方式又称字选法",{"2":{"251":1}}],["单译码方式",{"2":{"251":2}}],["单管",{"0":{"244":1}}],["单字地址的最末两位必须为",{"2":{"239":1}}],["单字或双字都可以在一个存储周期内完成",{"2":{"238":1}}],["单字或双字",{"2":{"238":1}}],["单字或半字跨越两个存储单元时",{"2":{"237":1}}],["单字",{"2":{"236":1,"237":3,"239":1}}],["单位为字每秒或字节每秒或位每秒",{"2":{"233":1}}],["单级先行进位方式",{"2":{"147":1}}],["单精度浮点数格式",{"2":{"70":1}}],["总要把每条指令分解成为一系列时间上先后有序的最基本",{"2":{"359":1}}],["总要有一段恢复内部状态的复原时间",{"2":{"233":1}}],["总共需要",{"2":{"280":1}}],["总线成为标准的",{"2":{"437":1}}],["总线在原",{"2":{"437":1}}],["总线接口引脚的定义",{"2":{"437":1}}],["总线控制器中有一排队电路",{"2":{"430":1}}],["总线控制器收到请求之后",{"2":{"429":1}}],["总线控制机构中设置有总线判优和仲裁控制逻辑",{"2":{"426":1}}],["总线上的每个部件可以通过公共的",{"2":{"429":1}}],["总线批准",{"2":{"428":1}}],["总线忙",{"2":{"428":1}}],["总线请求",{"2":{"428":1,"430":1}}],["总线判优按其仲裁控制机构的设置可分为集中式控制和分布式控制两种",{"2":{"426":1}}],["总线猝发传输",{"2":{"425":1}}],["总线分时复用是指在不同时段利用总线上同一个信号线传送不同信号",{"2":{"425":1}}],["总线复用",{"2":{"425":1}}],["总线负载指连接在总线上的最大设备数量",{"2":{"425":1}}],["总线负载",{"2":{"425":1}}],["总线带宽定义为总线的最大数据传输率",{"2":{"425":1}}],["总线带宽",{"2":{"425":1}}],["总线宽度指的是总线的线数",{"2":{"425":1}}],["总线宽度",{"2":{"425":1}}],["总线特性",{"0":{"424":1}}],["总线使用权",{"0":{"418":1}}],["总线事务类型通常根据它的操作性质来定义",{"2":{"417":1}}],["总线事务",{"0":{"417":1},"2":{"417":1}}],["总线采用分时共享技术",{"2":{"415":1}}],["总线集中仲裁方式",{"2":{"413":1}}],["总线的数据宽度为",{"2":{"437":1}}],["总线的标准制定通常有两种途径",{"2":{"436":1}}],["总线的定时控制方式一般分为同步方式和异步方式",{"2":{"433":1}}],["总线的带宽公式为",{"2":{"425":1}}],["总线的基本结构有",{"2":{"423":1}}],["总线的基本概念",{"0":{"415":1},"1":{"416":1,"417":1,"418":1},"2":{"413":1}}],["总线的组成及性能指标",{"0":{"422":1},"1":{"423":1,"424":1,"425":1}}],["总线的性能指标",{"0":{"425":1},"2":{"413":1}}],["总线的分类",{"0":{"419":1},"1":{"420":1,"421":1},"2":{"413":1}}],["总线的升级",{"2":{"329":1}}],["总线标准",{"0":{"436":1},"1":{"437":1,"438":1},"2":{"413":1}}],["总线定时控制方式",{"2":{"413":1}}],["总线定时控制",{"0":{"433":1},"1":{"434":1,"435":1},"2":{"413":1}}],["总线仲裁",{"0":{"426":1},"1":{"427":1,"428":1,"429":1,"430":1,"431":1},"2":{"413":1}}],["总线仲裁方法",{"2":{"413":1}}],["总线概述",{"0":{"414":1},"1":{"415":1,"416":1,"417":1,"418":1,"419":1,"420":1,"421":1,"422":1,"423":1,"424":1,"425":1},"2":{"413":1}}],["总线操作定时与常见总线标准",{"2":{"413":1}}],["总线是早期",{"2":{"437":1}}],["总线是由多个部件和设备所共享的",{"2":{"426":1}}],["总线是一组能为多个部件分时共享的公共信息传送线路",{"2":{"413":1}}],["总线是一条经过总线上所有设备",{"2":{"288":1}}],["总线是计算机及其系统的重要组成部分",{"2":{"413":1}}],["总线总带宽=每秒传输次数",{"2":{"328":1}}],["总线频率和主存总线频率相同",{"2":{"326":1}}],["总线速度相等",{"2":{"278":1}}],["总线",{"0":{"413":1,"432":1},"1":{"414":1,"415":1,"416":1,"417":1,"418":1,"419":1,"420":1,"421":1,"422":1,"423":1,"424":1,"425":1,"426":1,"427":1,"428":1,"429":1,"430":1,"431":1,"433":1,"434":1,"435":1,"436":1,"437":1,"438":1},"2":{"273":1,"423":1,"437":7}}],["总线结构是小",{"2":{"8":1}}],["总线结构",{"0":{"8":1,"423":1}}],["总延迟时间就越长",{"2":{"144":1}}],["很容易构成",{"2":{"147":1}}],["很容易混淆",{"2":{"22":1}}],["很明显",{"2":{"143":1}}],["器件少",{"2":{"143":1}}],["特点",{"2":{"143":1}}],["特别是系列机问世之后",{"2":{"134":1}}],["次正常访问",{"2":{"279":1}}],["次常用的在",{"2":{"225":1}}],["次所得的商",{"2":{"177":1}}],["次求商操作为",{"2":{"177":1}}],["次求商的部分余数为",{"2":{"177":1}}],["次不移位",{"2":{"172":1}}],["次移位",{"2":{"172":1,"173":1}}],["次累加和移位",{"2":{"173":1}}],["次累加",{"2":{"172":1,"173":1}}],["次",{"2":{"168":1,"225":2}}],["次进行",{"2":{"143":1}}],["次主存",{"2":{"84":1,"85":1,"112":1}}],["串口",{"2":{"438":1}}],["串口和并口",{"2":{"438":1}}],["串行总线",{"2":{"421":1}}],["串行进位的并行加法器的总延迟时间与字长成正比",{"2":{"144":1}}],["串行进位又称行波进位",{"2":{"144":1}}],["串行加法器",{"2":{"143":1}}],["串行加法器与并行加法器",{"0":{"143":1},"2":{"139":1}}],["串数据",{"2":{"71":1}}],["了解",{"2":{"139":2,"218":4,"316":3,"413":4,"439":6}}],["划归到",{"2":{"137":1}}],["彻底突破",{"2":{"137":1}}],["独立请求方式的优点是响应时间快",{"2":{"430":1}}],["独立请求方式",{"0":{"430":1},"2":{"430":1}}],["独立的指令组合到一条指令字中",{"2":{"136":1}}],["独立编址方式使用专门的输入",{"2":{"128":1}}],["独立编址的",{"0":{"128":1}}],["超线程",{"2":{"411":1}}],["超线程技术与双核心技术的区别",{"2":{"412":1}}],["超线程技术利用特殊的硬件指令",{"2":{"411":1}}],["超线程技术",{"0":{"411":1}}],["超流水线仍然是一种流水线技术",{"2":{"409":1}}],["超标量技术是通过重复设置多个功能部件",{"2":{"409":1}}],["超标量和超流水线技术",{"0":{"409":1}}],["超长指令字",{"2":{"136":1}}],["超大规模集成电路计算机时代",{"2":{"3":1}}],["超大规模集成电路",{"2":{"3":1}}],["概念",{"0":{"136":1}}],["概论",{"0":{"1":1,"11":1},"1":{"2":1,"3":1,"4":1,"5":1,"6":1,"7":1,"8":1,"9":1,"10":1,"12":1,"13":1,"14":1,"15":1,"16":1,"17":1,"18":1,"19":1}}],["随着",{"2":{"329":1,"331":1}}],["随着计算机技术的发展",{"2":{"327":1}}],["随着通用字符集的标准而发展",{"2":{"58":1}}],["随机法完全不管",{"2":{"305":1}}],["随机算法",{"0":{"305":1}}],["随机存取存储器",{"2":{"222":1}}],["随之诞生",{"2":{"134":1}}],["js",{"2":{"447":1,"448":1}}],["jc",{"2":{"387":1}}],["jca",{"0":{"361":1}}],["jn",{"2":{"387":1}}],["jz",{"2":{"387":1}}],["j",{"2":{"303":1}}],["j=imodq",{"2":{"303":1}}],["john",{"2":{"134":1}}],["jmp",{"2":{"124":1,"387":1}}],["律",{"2":{"134":1}}],["我们选择的",{"2":{"383":1}}],["我们仍以前述的",{"2":{"247":1}}],["我们将传递进位信号的逻辑线路连接起来构成的进位网络称为进位链",{"2":{"144":1}}],["我们称这些计算机为复杂指令系统计算机",{"2":{"134":1}}],["我们只需要使用其中的",{"2":{"61":1}}],["处理器",{"2":{"412":2}}],["处理机级流水线又称为宏流水线",{"2":{"397":1}}],["处理对象在各子过程连成的线路上连续流动",{"2":{"396":1}}],["处理时间大致相等的子过程",{"2":{"396":1}}],["处理的方法有",{"2":{"299":1}}],["处理等方面的支持",{"2":{"133":1}}],["处理问题的能力就越强",{"2":{"19":1}}],["架构的处理器在运行中",{"2":{"410":1}}],["架构的基础",{"2":{"410":1}}],["架构的扩展指令集",{"0":{"133":1}}],["架构是",{"2":{"410":1}}],["架构",{"2":{"133":1,"137":1}}],["统一节拍法",{"2":{"349":1}}],["统一缓存指指令和数据共用同一",{"2":{"309":1}}],["统一缓存和分开缓存",{"2":{"309":1}}],["统一编址的",{"0":{"129":1}}],["统一代码",{"0":{"58":1}}],["返回地址存放的位置决定了返回指令的格式",{"2":{"126":1}}],["返回地址是转子指令的下一条指令的地址",{"2":{"125":1}}],["返回指令",{"0":{"126":1}}],["返回时将第一个字单元地址作为间接地址",{"2":{"125":1}}],["子程序的最后一条指令一定是返回指令",{"2":{"126":1}}],["子程序是一组可以公用的指令序列",{"2":{"125":1}}],["子程序调用和返回指令",{"2":{"131":1}}],["子程序调用指令",{"0":{"125":1},"2":{"125":1}}],["子程序调用时的返回地址",{"2":{"112":1}}],["否则系统的工作将出现混乱",{"2":{"433":1}}],["否则将严重影响流水线的处理效率",{"2":{"397":1}}],["否则将增加译码线路的复杂性和译码时间",{"2":{"370":1}}],["否则跳过以下几步",{"2":{"361":1}}],["否则为不够减",{"2":{"180":2}}],["否则程序仍顺序执行",{"2":{"124":1}}],["否则记为",{"2":{"56":1}}],["条数据线同时发送包含数据的一个字节的所有数据位",{"2":{"438":1}}],["条数据线",{"2":{"438":1}}],["条",{"2":{"402":1}}],["条或更多的指令",{"2":{"325":1}}],["条指令组合成一个",{"2":{"410":1}}],["条指令所需的时间为",{"2":{"393":1}}],["条指令",{"2":{"325":1}}],["条低位地址线完成的",{"2":{"262":1}}],["条地址线",{"2":{"251":1}}],["条字线",{"2":{"251":2}}],["条件转子和条件返回与前述条件转移的条件是相同的",{"2":{"126":1}}],["条件转移指令主要用于程序的分支",{"2":{"124":1}}],["条件转移必须受到条件的约束",{"2":{"124":1}}],["条不同的三地址指令",{"2":{"89":1}}],["转子和返回指令也可以是带条件的",{"2":{"126":1}}],["转子指令先把返回地址放到某一个寄存器中",{"2":{"125":1}}],["转子指令和转移指令都可以改变程序的执行顺序",{"2":{"125":1}}],["转子指令是一地址指令",{"2":{"125":1}}],["转子指令安排在主程序中需要调用子程序的地方",{"2":{"125":1}}],["转移类指令",{"0":{"387":1}}],["转移或转子时",{"2":{"380":1}}],["转移型微地址",{"0":{"380":1}}],["转移控制指令",{"2":{"131":1}}],["转移地址等于",{"2":{"361":1}}],["转移地址由指令的地址码字段直接给出",{"2":{"124":1}}],["转移地址为当前指令地址",{"2":{"124":1}}],["转移指令在执行周期也不访问存储器",{"2":{"387":1}}],["转移指令用于实现同一程序内的转移",{"2":{"125":1}}],["转移指令使程序转移到新的地址后继续执行指令",{"2":{"125":1}}],["转移指令又分无条件转移和条件转移两种",{"2":{"124":1}}],["转移指令",{"0":{"124":1,"361":1}}],["转换格式",{"2":{"58":1}}],["转换",{"0":{"32":1}}],["带宽为",{"2":{"288":1}}],["带输入锁存器的运算器",{"2":{"209":1}}],["带多路选择器的运算器",{"2":{"209":2}}],["带入",{"2":{"152":1}}],["带进位循环",{"2":{"122":1}}],["带符号数的舍入操作",{"0":{"164":1}}],["带符号数的移位操作",{"0":{"160":1},"1":{"161":1,"162":1,"163":1}}],["带符号数的移位和舍入操作",{"0":{"159":1},"1":{"160":1,"161":1,"162":1,"163":1,"164":1},"2":{"139":1}}],["带符号数的最高位被用来表示符号位",{"2":{"23":1}}],["带符号整数是包含字节",{"2":{"71":1}}],["带符号整数",{"2":{"71":1}}],["循环左移一位指令",{"2":{"385":1}}],["循环移位按是否与进位位一起循环又分为两种",{"2":{"122":1}}],["循环移位",{"2":{"122":1}}],["循环冗余校验码是通过除法运算来建立有效信息位和校验位之间的约定关系的",{"2":{"78":1}}],["循环冗余校验码",{"0":{"78":1}}],["逻辑",{"2":{"412":1,"416":2}}],["逻辑异或又称按位加",{"2":{"206":1}}],["逻辑异或",{"0":{"206":1}}],["逻辑加就是将两个寄存器或主存单元中的每一相应位的代码进行或操作",{"2":{"205":1}}],["逻辑加",{"0":{"205":1}}],["逻辑乘就是将两个寄存器或主存单元中的每一相应位的代码进行按位与操作",{"2":{"204":1}}],["逻辑乘",{"0":{"204":1}}],["逻辑非又称求反操作",{"2":{"203":1}}],["逻辑非",{"0":{"203":1}}],["逻辑运算功能的",{"2":{"209":1}}],["逻辑运算比算术运算要简单得多",{"2":{"202":1}}],["逻辑运算",{"2":{"139":1}}],["逻辑运算与实现",{"0":{"202":1},"1":{"203":1,"204":1,"205":1,"206":1},"2":{"139":1}}],["逻辑运算类指令",{"0":{"121":1}}],["逻辑移位的对象是无符号数",{"2":{"122":1}}],["逻辑移位",{"2":{"122":1}}],["逻辑移位和循环移位三类",{"2":{"122":1}}],["清除累加器指令",{"2":{"385":1}}],["清",{"2":{"121":1}}],["屏蔽字作为源操作数",{"2":{"121":1}}],["利用两种不同的剩磁状态表示",{"2":{"223":1}}],["利用这种",{"2":{"147":2}}],["利用",{"2":{"121":4}}],["溢出判断",{"2":{"187":1}}],["溢出溢出=ss1⊕ss2",{"2":{"157":1}}],["溢出溢出=xs",{"2":{"157":1}}],["溢出条件为",{"2":{"157":1}}],["溢出=cs",{"2":{"157":1}}],["溢出检测方法",{"0":{"157":1}}],["溢出的产生",{"0":{"156":1}}],["溢出",{"2":{"120":1}}],["溢出处理",{"2":{"46":1}}],["绝大多数采用硬联线控制实现",{"2":{"402":1}}],["绝大多数算术运算指令都会影响到状态标志位",{"2":{"120":1}}],["绝对",{"2":{"94":1}}],["绝对值最大负值x绝对值最大负值=−1×22k−1",{"2":{"38":1}}],["绝对值最大负数x绝对值最大负数=−1若机器字长有",{"2":{"35":1}}],["绝对值最大负数x绝对值最大负数=−",{"2":{"35":1}}],["绝对值最大的负数",{"2":{"31":1,"156":1}}],["乘除运算通式为",{"2":{"189":1}}],["乘数只需一个符号位",{"2":{"173":1}}],["乘数取两符号位",{"2":{"173":1}}],["乘数最低位后面增加一位附加位yn+1",{"2":{"172":1}}],["乘数存放在",{"2":{"168":1}}],["乘积已是规格化数",{"2":{"190":1}}],["乘积",{"2":{"168":1}}],["乘积的符号为两操作数符号的异或值",{"2":{"168":1}}],["乘法步骤",{"0":{"190":1}}],["乘法的两次合并为一次来做",{"2":{"173":1}}],["乘法方便地推导出补码两位乘法",{"2":{"173":1}}],["乘法流程图",{"2":{"172":1}}],["乘法规则",{"2":{"172":1}}],["乘法运算的实现",{"2":{"172":1}}],["乘法运算操作",{"2":{"172":1}}],["乘法运算需要",{"2":{"168":1}}],["乘法运算大多数由累加与移位来实现",{"2":{"166":1}}],["乘法",{"0":{"172":1},"2":{"131":1}}],["乘",{"2":{"120":2,"140":1,"192":1,"212":1}}],["消除了操作符优先级和括号的问题",{"2":{"112":1}}],["^1",{"2":{"112":2}}],["参加运算的两个数符号任意",{"2":{"180":1}}],["参加运算的两个操作数均用补码表示",{"2":{"153":1}}],["参加运算的两个操作数隐含地从堆栈顶部弹出",{"2":{"112":1}}],["参加运算的数用补码表示",{"2":{"172":1}}],["参加运算的操作数取其绝对值",{"2":{"149":1,"168":1}}],["参加算逻运算的两个操作数隐含地从堆栈顶部弹出",{"2":{"87":1}}],["弹出",{"2":{"112":1}}],["压入",{"2":{"112":1}}],["压缩的十进制数串是用特殊形式表示的整数",{"2":{"216":1}}],["压缩的十进制数串",{"0":{"68":1},"2":{"68":1}}],["状态标志及现场信息等",{"2":{"112":1}}],["$",{"2":{"111":2,"275":1}}],["修改和保护",{"2":{"313":1}}],["修改栈指针",{"2":{"111":2}}],["修改之后的内容才是操作数的有效地址",{"2":{"106":1}}],["进而兼容多线程操作系统和应用软件",{"2":{"411":1}}],["进行磁带复制或编辑",{"2":{"438":1}}],["进行的",{"2":{"413":1}}],["进行微操作信号综合",{"2":{"390":1}}],["进行读操作",{"2":{"298":1}}],["进行",{"2":{"295":1}}],["进行刷新",{"2":{"247":1}}],["进行第i+1次操作",{"2":{"177":1}}],["进行填充",{"2":{"154":1}}],["进行操作",{"2":{"121":1}}],["进位转移指令",{"2":{"387":1}}],["进位的产生和传递",{"0":{"144":1}}],["进位产生和进位传递",{"2":{"139":1}}],["进栈",{"2":{"111":1}}],["进栈时",{"2":{"111":2}}],["进",{"2":{"111":1}}],["栈指针所指定的主存单元",{"2":{"111":1}}],["栈顶浮动",{"2":{"111":1}}],["栈底固定",{"2":{"111":1}}],["堆栈指令实际上是一种特殊的数据传送指令",{"2":{"117":1}}],["堆栈主要用来暂存中断断点",{"2":{"112":1}}],["堆栈操作指令",{"0":{"117":1}}],["堆栈操作既不是在堆栈中移动它所存储的内容",{"2":{"112":1}}],["堆栈操作",{"0":{"112":1}}],["堆栈",{"2":{"111":1}}],["堆栈的后进先出存取原则正好支持实现多重转子和递归循环",{"2":{"125":1}}],["堆栈的栈底地址大于栈顶地址",{"2":{"111":1}}],["堆栈的进栈",{"2":{"111":1}}],["堆栈的大小可变",{"2":{"111":1}}],["堆栈结构",{"0":{"109":1},"1":{"110":1,"111":1}}],["堆栈是一种按特定顺序进行存取的存储区",{"2":{"108":1}}],["堆栈与堆栈操作",{"0":{"108":1},"1":{"109":1,"110":1,"111":1,"112":1}}],["堆栈计算机没有一般计算机中必备的通用寄存器",{"2":{"87":1}}],["先行控制是重叠控制的一种改进方式",{"2":{"394":1}}],["先行控制原理",{"0":{"394":1}}],["先行控制方式的基础上发展起来的",{"2":{"395":1}}],["先行控制方式",{"2":{"392":1}}],["先行控制及流水线控制方式",{"2":{"392":1}}],["先送入磁盘",{"2":{"311":1}}],["先写入主存",{"2":{"299":1}}],["先将一个操作数暂时存放在",{"2":{"320":1}}],["先将运算结果送入缓冲器",{"2":{"210":1}}],["先将数据弹出",{"2":{"111":1}}],["先令",{"2":{"111":1}}],["先进先出",{"0":{"306":1}}],["先进后出",{"2":{"108":1}}],["先进行变址运算",{"2":{"107":1}}],["先间址后变址",{"2":{"107":1}}],["先变址后间址",{"2":{"107":1}}],["组数",{"2":{"303":1}}],["组号",{"2":{"303":1}}],["组相联映像实际上是全相联映像和直接映像的折衷方案",{"2":{"303":1}}],["组相联映像将",{"2":{"303":1}}],["组相联映像",{"0":{"303":1},"2":{"303":1}}],["组织结构为",{"2":{"288":1}}],["组连线",{"2":{"267":1}}],["组间并行",{"2":{"147":1}}],["组间串行",{"2":{"147":1}}],["组",{"2":{"147":1}}],["组内并行",{"2":{"147":2}}],["组合逻辑设计步骤",{"0":{"390":1}}],["组合逻辑控制单元设计",{"0":{"388":1},"1":{"389":1,"390":1}}],["组合逻辑和存储逻辑结合型",{"0":{"345":1}}],["组合逻辑型",{"0":{"343":1}}],["组合逻辑与存储逻辑结合型",{"2":{"342":1}}],["组合",{"2":{"105":1}}],["组成的高速缓冲存储器的运行速度则接近甚至等于",{"2":{"293":1}}],["组成一组",{"2":{"258":1}}],["组成方式以及运用半导体存储芯片组成主存储器的一般原则和方法",{"2":{"218":1}}],["组成",{"2":{"93":1}}],["组成校验码",{"2":{"74":1}}],["各插槽引脚通过总线连在一起",{"2":{"437":1}}],["各部件的优先次序和链式查询方式相同",{"2":{"429":1}}],["各部件状态反馈信号等",{"2":{"342":1}}],["各设备之间的主从关系不是固定不变的",{"2":{"418":1}}],["各字段都可以独立地定义本字段的微命令",{"2":{"370":1}}],["各类计算机从各自的特点出发",{"2":{"367":1}}],["各类机器的程序状态字寄存器的位数和设置位置不尽相同",{"2":{"321":1}}],["各操作之间的衔接是由",{"2":{"354":1}}],["各项操作不采用统一的时序信号控制",{"2":{"354":1}}],["各项操作都由统一的时序信号控制",{"2":{"353":1}}],["各指令所需的时序由控制器统一发出",{"2":{"353":1}}],["各个部件使用总线的级别将相等",{"2":{"429":1}}],["各个部件之间相互交换的信息都可以通过这组公共线路传送",{"2":{"413":1}}],["各个处理机的输出结果存放在与下一个处理机所共享的存储器中",{"2":{"397":1}}],["各个阶段的控制部件就有可能出现间断等待的问题",{"2":{"394":1}}],["各个段的长度因程序而异",{"2":{"313":1}}],["各个存储体能并行工作",{"2":{"291":1}}],["各个计算功能部件的利用效率",{"2":{"136":1}}],["各芯片的地点范围如下",{"2":{"263":1,"264":1}}],["各片",{"2":{"214":1}}],["各寄存器可以独立",{"2":{"209":1}}],["各器件的作用与原码一位乘法相同",{"2":{"172":1}}],["各自的作用与原码时相同",{"2":{"172":1}}],["各种类型指令难于做到",{"2":{"394":1}}],["各种",{"2":{"255":1}}],["各种不同类型的",{"2":{"218":1}}],["各种精简指令系统计算机",{"2":{"134":1}}],["各种指令的使用频度相差很悬殊",{"2":{"134":1}}],["各种数据寻址方式获得数据的速度",{"2":{"104":1}}],["各地址码可采用不同的寻址方式",{"2":{"103":1}}],["源地址",{"2":{"103":1}}],["源地址采用一种寻址方式",{"2":{"103":1}}],["注",{"2":{"103":1,"124":1}}],["注意此时不需要再左移了",{"2":{"177":1}}],["注意",{"2":{"39":1,"103":1,"263":1,"271":1,"291":1,"366":1}}],["隐式的方式是由指令的操作码字段说明指令格式并隐含约定寻址方式",{"2":{"103":1}}],["隐含",{"2":{"84":2,"85":2,"86":2}}],["隐含的",{"2":{"44":1}}],["标记",{"2":{"296":1}}],["标识的方式通常有两种",{"2":{"103":1}}],["标准规定最低是",{"2":{"286":1}}],["标准的",{"2":{"258":2,"279":1,"282":1}}],["标准所规定的格式直接对应",{"2":{"71":1}}],["标准中有",{"2":{"44":1}}],["标准",{"2":{"44":1}}],["标准浮点數",{"0":{"44":1}}],["页内地址",{"2":{"314":1}}],["页内地址由指令的地址码部分自动直接提供",{"2":{"103":1}}],["页不是逻辑上独立的实体",{"2":{"312":1}}],["页表的建立很方便",{"2":{"312":1}}],["页表是一张存放在主存中的虚页号和实页号的对照表",{"2":{"312":1}}],["页式虚拟存储器的每页长度是固定的",{"2":{"312":1}}],["页式虚拟存储器",{"0":{"312":1}}],["页寄存器寻址",{"2":{"103":1}}],["页面地址取自页寄存器",{"2":{"103":1}}],["页面内的每个主存单元也有自己的编号",{"2":{"103":1}}],["页面寻址又可以分成三种不同的方式",{"2":{"103":1}}],["页面寻址相当于将整个主存空间分成若干个大小相同的区",{"2":{"103":1}}],["页面寻址",{"0":{"103":1},"2":{"104":1}}],["∼",{"2":{"102":1}}],["基于",{"2":{"437":1}}],["基础上加以改进的存储器控制技术",{"2":{"280":1}}],["基页地址又称零页寻址",{"2":{"103":1}}],["基页寻址实际上就是直接寻址",{"2":{"103":1}}],["基页寻址",{"2":{"103":1}}],["基址和变址寄存器中的内容都可以改变",{"2":{"107":1}}],["基址变址寻址是最灵活的一种寻址方式",{"2":{"107":1}}],["基址变址寻址",{"2":{"107":1}}],["基址寄存器只能由特权指令来管理",{"2":{"101":1}}],["基址寄存器的内容称为基址值",{"2":{"101":1}}],["基址寄存器",{"2":{"101":1}}],["基址寻址和变址寻址在形成有效地址时所用的算法是相同的",{"2":{"101":1}}],["基址寻址",{"0":{"101":1},"2":{"104":1}}],["基本技术",{"0":{"404":1},"1":{"405":1,"406":1,"407":1}}],["基本寻址方式种类少",{"2":{"402":1}}],["基本术语",{"0":{"366":1}}],["基本是不可取的",{"2":{"334":1}}],["基本控制单元的设计以及先进的",{"2":{"316":1}}],["基本的运算器包含以下几个部分",{"2":{"209":1}}],["基本的数据寻址速度比较",{"0":{"104":1}}],["基本的数据寻址方式",{"0":{"95":1},"1":{"96":1,"97":1,"98":1,"99":1,"100":1,"101":1,"102":1,"103":1}}],["基本的数据寻址方式和有效地址",{"2":{"79":1}}],["基本原理是相同的",{"2":{"159":1}}],["基本算术运算的实现",{"0":{"140":1},"1":{"141":1,"142":1,"143":1,"144":1,"145":1,"146":1,"147":1},"2":{"139":1}}],["基本逻辑指令",{"2":{"131":1}}],["基本多语言平面的字符编码为",{"2":{"58":1}}],["→id",{"2":{"389":1}}],["→ir",{"2":{"360":1,"389":1}}],["→y",{"2":{"361":1}}],["→db→mdr",{"2":{"268":1}}],["→mdr→y",{"2":{"360":1}}],["→mdr→db",{"2":{"268":1}}],["→mdr",{"2":{"360":2,"389":2}}],["→mar",{"2":{"360":2,"389":3}}],["→mar→ab",{"2":{"268":2}}],["→mem",{"2":{"116":1}}],["→mem2",{"2":{"116":1}}],["→r2",{"2":{"209":1}}],["→reg2",{"2":{"116":1}}],["→reg",{"2":{"116":1}}],["→pc",{"2":{"124":1,"361":1}}],["→",{"2":{"111":1,"360":1,"446":1}}],["→b+k",{"2":{"100":1}}],["→acc",{"2":{"86":1}}],["→a1",{"2":{"85":1}}],["→a3",{"2":{"84":1}}],["→a3a4=",{"2":{"83":1}}],["首地址为",{"2":{"100":1}}],["首地址是",{"2":{"100":1}}],["首先由编译器分析指令之间的依赖关系",{"2":{"410":1}}],["首先",{"2":{"268":1}}],["首先需要检测＜|ma|＜|mb|",{"2":{"191":1}}],["首先应求出两数阶码",{"2":{"187":1}}],["首先要为这个问题编制解题程序",{"2":{"318":1}}],["首先要选择存储芯片",{"2":{"262":1}}],["首先要把小数点的位置对齐",{"2":{"187":1}}],["首先要编制程序",{"2":{"17":1}}],["首先必须给每一个房间编上一个唯一的号码",{"2":{"91":1}}],["首先必须对它们进行编址",{"2":{"91":1}}],["要使用必须要购买相关的接口卡",{"2":{"438":1}}],["要使小阶的阶码增大",{"2":{"187":1}}],["要想在一个周期内串行完成这些操作是不可能的",{"2":{"406":1}}],["要想增加新的控制功能是不可能的",{"2":{"343":1}}],["要比",{"2":{"403":1}}],["要求读取存储器中某单元的数据",{"2":{"417":1}}],["要求在保证一定速度的情况下",{"2":{"367":1}}],["要求更大限度地缩短微指令字长",{"2":{"367":1}}],["要求译码过程尽量快",{"2":{"367":1}}],["要求被除数的绝对值小于除数的绝对值",{"2":{"177":1}}],["要完成若干个微操作",{"2":{"349":1}}],["要低",{"2":{"252":1}}],["要少很多",{"2":{"252":1}}],["要提高访问效率",{"2":{"225":1}}],["要实现对存储单元的访问",{"2":{"262":1}}],["要实现",{"2":{"209":1}}],["要通过尾数的移位来改变",{"2":{"187":1}}],["要对阶",{"2":{"187":1}}],["要对寄存器",{"2":{"91":1}}],["要多作一次加法",{"2":{"176":1}}],["要在两个分支中选择一支",{"2":{"124":1}}],["要检测某些位",{"2":{"121":1}}],["要把一组连续存放在主存单元中的数据",{"2":{"100":1}}],["无任何阻碍",{"2":{"394":1}}],["无条件转移指令",{"2":{"387":1}}],["无条件转移又称必转",{"2":{"124":1}}],["无效",{"2":{"296":1}}],["无电荷",{"2":{"243":1}}],["无需校正",{"2":{"196":1}}],["无论访问一个字节",{"2":{"238":1}}],["无论要存放的是字节",{"2":{"238":1}}],["无论是计算机内部各部分之间",{"2":{"413":1}}],["无论是",{"2":{"321":1}}],["无论是加",{"2":{"212":1}}],["无论是条件转移还是无条件转移都需要给出转移地址",{"2":{"124":1}}],["无论多余部分",{"2":{"164":1}}],["无溢出",{"2":{"157":2}}],["无进位",{"2":{"149":1}}],["无须进行译码",{"2":{"368":1}}],["无须进行计算",{"2":{"103":1}}],["无须知道",{"2":{"366":1}}],["无须再进行规格化操作",{"2":{"190":1}}],["无须校正",{"2":{"190":1}}],["无须修改指令",{"2":{"100":1}}],["无符号整数的范围",{"2":{"71":1}}],["无符号整数是包含字节",{"2":{"71":1}}],["无符号整数",{"2":{"71":1}}],["无符号数和带符号数",{"0":{"23":1}}],["变位置的操作码显得更有效",{"2":{"378":1}}],["变为",{"2":{"288":1}}],["变补=11",{"2":{"177":1}}],["变补",{"2":{"152":2}}],["变型或组合寻址方式",{"0":{"105":1},"1":{"106":1,"107":1}}],["变址寄存器中的值和位移量三者相加求得的",{"2":{"107":1}}],["变址寄存器",{"2":{"106":1}}],["变址寄存器的内容在每次传送之后自动地修改",{"2":{"100":1}}],["变址寻址是面向用户的",{"2":{"101":1}}],["变址寻址是一种广泛采用的寻址方式",{"2":{"100":1}}],["变址寻址",{"0":{"100":1},"2":{"104":1}}],["变长编码",{"0":{"89":1}}],["扩充指令方便的优点",{"2":{"344":1}}],["扩展指令集中包含了处理器对多媒体",{"2":{"133":1}}],["扩展变址方式",{"0":{"107":1}}],["扩展操作码的方法",{"2":{"79":1}}],["扩大了寻址范围",{"2":{"98":1}}],["找到有效地址",{"2":{"98":1}}],["几乎所有的计算机都使用了寄存器寻址方式",{"2":{"96":1}}],["提前执行转移指令",{"2":{"407":1}}],["提前预约时间",{"2":{"3":1}}],["提供的基准时钟频率",{"2":{"326":1}}],["提供操作数与暂存结果的寄存器组",{"2":{"209":1}}],["提供基准地址",{"2":{"102":1}}],["提高总线的利用率",{"2":{"425":1}}],["提高",{"2":{"403":1,"411":1}}],["提高机器的吞吐率",{"2":{"392":1}}],["提高时间利用率",{"2":{"349":1}}],["提高运算速度",{"2":{"320":1}}],["提高运算精度",{"2":{"187":1}}],["提高了很多",{"2":{"329":1}}],["提高了读写速度",{"2":{"280":1}}],["提高了程序的性能",{"2":{"136":1}}],["提高命中率",{"2":{"225":1}}],["提高主存读写速度的技术",{"0":{"277":1},"1":{"278":1,"279":1,"280":1,"281":1,"282":1,"283":1,"284":1,"285":1,"286":1,"287":1,"288":1},"2":{"218":1}}],["提高并行加法器速度的关键是尽量加快进位产生和传递的速度",{"2":{"143":1}}],["提高指令的执行速度",{"2":{"96":1}}],["提出了精简指令系统的想法",{"2":{"134":1}}],["zout",{"2":{"361":1}}],["zout和mdrin有效",{"2":{"360":1}}],["z",{"2":{"251":1,"321":1,"360":2,"361":2}}],["zi=xi⊕yi",{"2":{"206":1}}],["zi=xi∨yi",{"2":{"205":1}}],["zi=xi∧yi",{"2":{"204":1}}],["zi=",{"2":{"203":1}}],["zn",{"2":{"203":1,"204":1,"205":1,"206":1}}],["z=z0z1",{"2":{"203":1,"204":1,"205":1,"206":1}}],["zerowidthspace",{"2":{"96":1,"356":1}}],["zhihu",{"2":{"93":1}}],["zhuanlan",{"2":{"93":1}}],["寄存器与",{"2":{"420":1}}],["寄存器管理技术",{"0":{"405":1}}],["寄存器分别用来存放被除数和除数",{"2":{"177":1}}],["寄存器用来存放商",{"2":{"176":1,"177":1}}],["寄存器用来存放部分积与最后乘积的高位部分",{"2":{"168":1}}],["寄存器长",{"2":{"172":2}}],["寄存器中的地址码字段",{"2":{"361":1}}],["寄存器中存放除数",{"2":{"176":1}}],["寄存器中存放被除数",{"2":{"176":1}}],["寄存器中内容的反",{"2":{"172":1}}],["寄存器中",{"2":{"168":2}}],["寄存器之间的传送",{"2":{"116":1}}],["寄存器组中各寄存器是相互连接的",{"2":{"110":1}}],["寄存器堆栈",{"0":{"110":1}}],["寄存器的最低两位",{"2":{"172":1}}],["寄存器的内容为部分余数",{"2":{"177":1}}],["寄存器的内容",{"2":{"172":1}}],["寄存器的内容+2",{"2":{"106":1}}],["寄存器的内容+1",{"2":{"106":1}}],["寄存器的内容自动增量修改",{"2":{"106":1}}],["寄存器的位数决定的",{"2":{"19":1}}],["寄存器",{"2":{"106":1}}],["寄存器直接寻址",{"2":{"103":1}}],["寄存器间接寻址",{"0":{"99":1},"2":{"103":1,"104":1}}],["寄存器寻址",{"2":{"96":1,"104":1}}],["立即寻址是一种特殊的寻址方式",{"2":{"96":1}}],["立即寻址",{"0":{"96":1},"2":{"104":1}}],["跳跃寻址的转移地址形成方式有三种",{"2":{"94":1}}],["跳跃寻址则需要通过程序转移类指令实现",{"2":{"94":1}}],["加快执行的速度",{"2":{"370":1}}],["加数已放在寄存器",{"2":{"360":1}}],["加工及信息存储",{"2":{"339":1}}],["加上",{"2":{"288":1}}],["加上除数",{"2":{"183":1}}],["加减运算通式为",{"2":{"186":1}}],["加被乘数",{"2":{"168":1,"172":1}}],["加法指令",{"2":{"386":1}}],["加法指令add",{"0":{"360":1}}],["加法使用y→f控制信号",{"2":{"158":1}}],["加法就要分",{"2":{"143":1}}],["加法器和",{"2":{"147":1}}],["加法器",{"0":{"141":1},"1":{"142":1,"143":1},"2":{"140":1,"147":3}}],["加号在括号之后",{"2":{"106":1}}],["加",{"2":{"94":1,"131":1,"168":1,"172":1,"321":1}}],["加绝对值来表示数值的大小",{"2":{"23":1}}],["寻找下一条将要执行的指令地址称为指令寻址",{"2":{"94":1}}],["寻找操作数的地址称为数据寻址",{"2":{"94":1}}],["寻址方式也不同",{"2":{"357":1}}],["寻址方式",{"2":{"95":1}}],["寻址可以分为数据寻址和指令寻址",{"2":{"94":1}}],["寻址技术包括编址方式和寻址方式",{"2":{"90":1}}],["寻址技术",{"0":{"90":1},"1":{"91":1,"92":1,"93":1,"94":1,"95":1,"96":1,"97":1,"98":1,"99":1,"100":1,"101":1,"102":1,"103":1,"104":1,"105":1,"106":1,"107":1}}],["来制造",{"2":{"287":1}}],["来说可能只是起步",{"2":{"287":1}}],["来标定",{"2":{"281":1}}],["来构成具有某种容量和",{"2":{"258":1}}],["来衡量可靠性",{"2":{"234":1}}],["来控制是加",{"2":{"172":1}}],["来存放舍入处理表",{"2":{"164":1}}],["来存放指令地址",{"2":{"84":1}}],["来表示速度",{"2":{"278":1}}],["来表示",{"2":{"93":1}}],["便发出",{"2":{"430":1}}],["便用",{"2":{"93":1}}],["便是运用字节来记录表示字母和一些符号~例如字符",{"2":{"93":1}}],["便是一个位",{"2":{"93":1}}],["便于比较浮点数的大小",{"2":{"40":1}}],["相抗衡的总线标准",{"2":{"437":1}}],["相邻或相近的两条指令可能会因为存在某种关联",{"2":{"398":1}}],["相邻两行的刷新间隔最大刷新间隔时间行数相邻两行的刷新间隔=最大刷新间隔时间÷行数对于",{"2":{"247":1}}],["相应的微操作序列如下",{"2":{"361":1}}],["相近",{"2":{"280":1}}],["相比之下主存的速度还很缓慢",{"2":{"326":1}}],["相比目前的",{"2":{"287":1}}],["相比",{"2":{"280":1}}],["相等或接近",{"2":{"225":1}}],["相互交换位置",{"2":{"118":1}}],["相对各自的数据寄存器并行地读出或写入信息",{"2":{"291":1}}],["相对寻址方式编写的程序可在主存中任意浮动",{"2":{"102":1}}],["相对寻址方式的特点",{"2":{"102":1}}],["相对寻址是基址寻址的一种变通",{"2":{"102":1}}],["相对寻址",{"0":{"102":1},"2":{"104":1}}],["相对和间接寻址是相同的",{"2":{"94":1}}],["相对和间接寻址",{"2":{"94":1}}],["相加",{"2":{"100":1,"101":1,"143":1}}],["相一致",{"2":{"92":1}}],["相当于北桥芯片的功能整个都集成到了",{"2":{"329":1}}],["相当于恒舍",{"2":{"164":1}}],["相当于",{"2":{"40":1}}],["相当于数的绝对值",{"2":{"23":1}}],["人们把这种情况称为",{"2":{"134":1}}],["人们才能据此找到需要的房间一样",{"2":{"91":1}}],["人们习惯把电子计算机的发展历史分",{"2":{"3":1}}],["編址方式",{"2":{"90":1}}],["作为各种同步脉冲的来源",{"2":{"350":1}}],["作为基本节拍",{"2":{"349":1}}],["作为八进制数的后缀",{"2":{"22":1}}],["作数s=",{"2":{"97":1}}],["作码字段的长度是相互制约的",{"2":{"89":1}}],["且",{"2":{"437":1}}],["且从一种功能方式变为另一种功能方式时",{"2":{"397":1}}],["且微指令字较短",{"2":{"382":1}}],["且把地址空间分成了相互隔离的区域",{"2":{"263":1}}],["且还需要有配套的刷新电路",{"2":{"252":1}}],["且在cas¯到来之前",{"2":{"252":1}}],["且在最低位上加",{"2":{"27":1}}],["且字地址总是等于",{"2":{"230":2}}],["且除数不能为",{"2":{"177":1}}],["且运算的次数固定",{"2":{"177":1}}],["且两数和的补码等于两数补码之和",{"2":{"151":1}}],["且分散地放在指令字的不同位置上",{"2":{"89":1}}],["机上使用",{"2":{"437":1}}],["机为了追求高速度仍采用组合逻辑控制器",{"2":{"343":1}}],["机中",{"0":{"309":1},"2":{"258":1}}],["机是字长为",{"2":{"230":2}}],["机",{"2":{"88":1,"89":1}}],["机器中",{"2":{"407":1}}],["机器中设有相应的乘除指令",{"2":{"159":1}}],["机器使用更多的指令",{"2":{"403":1}}],["机器的指令比较简单",{"2":{"403":1}}],["机器的指令分析部件和执行部件功能充分地发挥",{"2":{"394":1}}],["机器的吞吐率将大大提高",{"2":{"396":1}}],["机器的速度也能显著地提高",{"2":{"394":1}}],["机器各部件的利用率低",{"2":{"392":1}}],["机器运行在不同的机器周期时",{"2":{"348":1}}],["机器周期又称",{"2":{"348":1}}],["机器周期的概念",{"2":{"316":1}}],["机器指令对应的微程序",{"0":{"374":1}}],["机器指令",{"2":{"366":1}}],["机器指令操作码",{"2":{"342":1}}],["机器指令的基本格式",{"0":{"81":1}}],["机器不做溢出处理",{"2":{"187":1}}],["机器需停止运算",{"2":{"187":1}}],["机器结构也越来越复杂",{"2":{"134":1}}],["机器结构和使用环境不同",{"2":{"132":1}}],["机器数的定点表示与浮点表示",{"0":{"33":1},"1":{"34":1,"35":1,"36":1,"37":1,"38":1,"39":1,"40":1,"41":1,"42":1,"43":1,"44":1,"45":1,"46":1,"47":1}}],["机器数和真值间的相互转换很容易",{"2":{"24":1}}],["机器字长为n+1位的无符号数的表示范围是0∼",{"2":{"23":1}}],["机器字长是指参与运算的数的基本位数",{"2":{"19":1}}],["机器字长",{"2":{"19":1,"93":1}}],["减少篇幅",{"2":{"383":1}}],["减少了",{"2":{"411":1}}],["减少了数据传送的延迟时间",{"2":{"281":1}}],["减少了选择线数量和驱动器数量",{"2":{"251":1}}],["减少指令译码的时间是非常有利的",{"2":{"88":1}}],["减运算之后",{"2":{"187":1}}],["减运算之后得到的数可能不是规格化数",{"2":{"187":1}}],["减运算的规则较复杂",{"2":{"24":1}}],["减去除数",{"2":{"183":1}}],["减除数是否够减",{"2":{"176":1}}],["减被乘数",{"2":{"172":1}}],["减被乘数还是加",{"2":{"172":1}}],["减法指令",{"2":{"386":1}}],["减法相同",{"2":{"187":1}}],["减法",{"2":{"174":1}}],["减法使用",{"2":{"158":1}}],["减法与加法的不同之处在于",{"2":{"158":1}}],["减和比较指令",{"2":{"131":1}}],["减",{"2":{"120":3,"140":1,"187":2,"192":2,"212":1}}],["减号在括号之前",{"2":{"106":1}}],["定时地查询各个部件以确定是谁发出的请求",{"2":{"429":1}}],["定义为",{"2":{"225":1}}],["定长编码",{"0":{"88":1}}],["定点数的加减运算包括原码",{"2":{"148":1}}],["定点原码",{"2":{"139":2}}],["定点补码加法和减法运算方法",{"2":{"139":1}}],["定点除法运算",{"0":{"174":1},"1":{"175":1,"176":1,"177":1,"178":1,"179":1,"180":1,"181":1,"182":1,"183":1,"184":1},"2":{"139":1}}],["定点乘法运算",{"0":{"166":1},"1":{"167":1,"168":1,"169":1,"170":1,"171":1,"172":1,"173":1},"2":{"139":1}}],["定点加减运算",{"0":{"148":1},"1":{"149":1,"150":1,"151":1,"152":1,"153":1,"154":1,"155":1,"156":1,"157":1,"158":1},"2":{"139":1}}],["定点机＋浮点运算部件",{"2":{"47":1}}],["定点机",{"2":{"47":1}}],["定点机与浮点机",{"0":{"47":1}}],["定点",{"0":{"45":1,"46":1},"1":{"46":1,"47":1}}],["定点整数表示范围",{"2":{"36":1}}],["定点整数即纯整数",{"2":{"36":1}}],["定点整数",{"0":{"36":1}}],["定点小数表示范围",{"2":{"35":1}}],["定点小数的小数点位置是隐含约定的",{"2":{"35":1}}],["定点小数",{"0":{"35":1}}],["定点表示法",{"0":{"34":1},"1":{"35":1,"36":1}}],["定点表示和浮点表示",{"2":{"33":1}}],["希望用尽可能短的操作码字段来表达全部的指令",{"2":{"87":1}}],["送至存储器地址寄存器",{"2":{"389":1}}],["送至",{"2":{"360":2,"384":3}}],["送到存储器数据寄存器",{"2":{"356":1}}],["送到运算器中进行运算",{"2":{"87":1,"112":1}}],["送出地址",{"2":{"290":1}}],["送出的",{"2":{"262":1}}],["送来的地址所指定的存储单元中取出信息",{"2":{"268":1}}],["送入存储芯片",{"2":{"250":2}}],["送入累加寄存器中",{"2":{"18":1}}],["被厂商提供给有关组织讨论之后才能成为正式标准",{"2":{"436":1}}],["被加数在主存中",{"2":{"360":1}}],["被",{"2":{"329":1}}],["被写数据仅写入",{"2":{"308":1}}],["被称为",{"2":{"271":1}}],["被称为数据校验码的码距",{"2":{"72":1}}],["被读单元原存信息不被破坏",{"2":{"224":1}}],["被乘数和部分积取",{"2":{"173":1}}],["被乘数存放在",{"2":{"168":1}}],["被操作数为",{"2":{"157":1}}],["被操作数和运算结果都放在累加寄存器中",{"2":{"86":1}}],["被其他程序调用的程序是子程序",{"2":{"125":1}}],["被指定的寄存器中存放操作数的有效地址",{"2":{"99":1}}],["事先约定",{"2":{"86":1}}],["事实上的第一台存储程序计算机",{"2":{"4":1}}],["样即得到了二地址指令",{"2":{"85":1}}],["目前来看",{"2":{"438":1}}],["目前最高可达到",{"2":{"437":1}}],["目前运行中的许多计算机都采用了",{"2":{"400":1}}],["目前仅有一些巨型机和",{"2":{"343":1}}],["目前主流",{"2":{"335":1}}],["目前主流微机使用的指令系统都基于",{"2":{"133":1}}],["目前的台式计算机",{"2":{"334":1}}],["目前大多",{"2":{"309":1}}],["目前",{"2":{"280":1,"281":1,"288":2,"289":1,"326":1,"365":1}}],["目前只有一种",{"2":{"258":1}}],["目前使用最普遍的编址方式是字节编址",{"2":{"92":1}}],["目前常用的编址单位有字编址",{"2":{"92":1}}],["目前存在的",{"2":{"58":1}}],["目的操作数地址中原存的内容已被破坏了",{"2":{"85":1}}],["目的地址",{"2":{"85":1,"103":1}}],["二级功能转换",{"0":{"377":1}}],["二是控制标志",{"2":{"321":1}}],["二进制位数",{"2":{"92":1}}],["二进制整数分为无符号整数和带符号整数",{"2":{"70":1}}],["二地址指令执行之后",{"2":{"85":1}}],["二地址指令",{"0":{"85":1}}],["至此",{"2":{"360":1}}],["至少需要访问",{"2":{"84":1}}],["至今仍在不断增加和修改",{"2":{"58":1}}],["+y→z",{"2":{"360":1,"361":1}}],["+5v",{"2":{"255":1}}],["+3校正",{"2":{"200":1}}],["+3校正函数=c4",{"2":{"197":1}}],["+s4",{"2":{"196":2,"199":2}}],["+cs1cs2c1左规可以进行多次",{"2":{"187":1}}],["+1",{"2":{"173":1}}],["+1→sp",{"2":{"111":1}}],["+1→pc",{"2":{"84":1,"85":1,"86":1,"360":1,"389":1}}],["+位移量",{"2":{"124":1}}],["+",{"2":{"106":1,"107":3,"111":1,"171":1,"209":1}}],["+2",{"2":{"102":1}}],["+d",{"2":{"101":1,"102":1,"106":1,"107":1}}],["+a→pc",{"2":{"361":1}}],["+a",{"2":{"100":1}}],["+0011",{"2":{"64":1}}],["+0",{"2":{"24":1,"27":1,"29":1,"40":1}}],["三态门除了正常的输入端和输出端之外",{"2":{"416":1}}],["三态门和总线电路",{"0":{"416":1}}],["三级时序系统",{"2":{"351":1}}],["三总线结构",{"2":{"423":2}}],["三总线结构的特点是操作速度快",{"2":{"210":1}}],["三总线结构运算器",{"2":{"210":1}}],["三",{"2":{"147":1}}],["三字长三种",{"2":{"89":1}}],["三地址指令执行完后",{"2":{"85":1}}],["三地址指令格式为",{"2":{"84":1}}],["三地址指令",{"0":{"84":1}}],["三种码制的比较与转换",{"0":{"30":1},"1":{"31":1,"32":1}}],["还有一个控制端",{"2":{"416":1}}],["还有一个窗口是与下一个过程公用的",{"2":{"405":1}}],["还有反馈回路",{"2":{"397":1}}],["还有多级间接寻址",{"2":{"98":1}}],["还可以不断插入等待时钟周期",{"2":{"349":1}}],["还可以作为数据信息的传送通路",{"2":{"207":1}}],["还具有",{"2":{"330":1}}],["还支持突发模式访问",{"2":{"279":1}}],["还要加一个低电平有效的写入脉冲",{"2":{"252":1}}],["还要增加若干新的指令",{"2":{"134":1}}],["还是计算机与外部设备之间",{"2":{"413":1}}],["还是双操作数指令等",{"2":{"377":1}}],["还是",{"2":{"223":1,"321":1}}],["还需要保留改变之前的内容",{"2":{"321":1}}],["还需要有溢出判断电路等",{"2":{"192":1}}],["还需做许多逻辑操作",{"2":{"202":1}}],["还需一个",{"2":{"172":1}}],["还需再访问一次主存才可得到真正的操作数",{"2":{"98":1}}],["还应包含以下信息",{"2":{"82":1}}],["还能指出错误的位置",{"2":{"77":1}}],["自动完成时间的配合",{"2":{"435":1}}],["自动将取指微程序的入口微地址送",{"2":{"373":1}}],["自动形成下一条指令的地址",{"2":{"94":1}}],["自顶向下生成",{"2":{"111":1}}],["自底向上生成",{"2":{"111":1}}],["自底向上的存储器堆栈的概念及堆栈的进",{"2":{"79":1}}],["自减寻址操作的含义为",{"2":{"106":1}}],["自减寻址是先对寄存器ri的内容自动减量修改",{"2":{"106":1}}],["自减寻址",{"2":{"106":1}}],["自增寻址操作的含义为",{"2":{"106":1}}],["自增寻址",{"2":{"106":1}}],["自增型寄存器间址和自减型寄存器间址",{"0":{"106":1}}],["自低位向高位",{"2":{"28":1}}],["编译程序自动在转移指令之后",{"2":{"407":1}}],["编译器把许多简单",{"2":{"136":1}}],["编制微程序",{"2":{"391":1}}],["编制微程序容易",{"2":{"380":1}}],["编程比较简单",{"2":{"382":1}}],["编程写入时",{"2":{"255":1}}],["编程线",{"2":{"255":1}}],["编程器",{"2":{"254":1}}],["编址单位＜访问单位",{"2":{"92":1}}],["编址单位=访问单位",{"2":{"92":1}}],["编址单位",{"0":{"92":1}}],["编址单位和指令中地址码的位数与主存容量",{"2":{"79":1}}],["编址",{"0":{"91":1}}],["编址方式是指对各种存储设备进行编码的方式",{"2":{"90":1}}],["编码方式的选择",{"2":{"391":1}}],["编码的",{"2":{"329":1}}],["编码的实现方式会有所不同",{"2":{"58":1}}],["编码既具有二进制数的形式",{"2":{"61":1}}],["编码",{"2":{"61":1,"77":1,"329":2}}],["编码是确定的",{"2":{"58":1}}],["编码完全相同",{"2":{"58":1}}],["掌握",{"2":{"79":3,"139":3,"218":2,"316":2,"413":1}}],["地址阶段和数据阶段",{"2":{"417":1}}],["地址形成部件",{"2":{"338":1}}],["地址指针等",{"2":{"320":1}}],["地址变换速度快",{"2":{"302":1}}],["地址映像",{"2":{"300":1}}],["地址映象",{"0":{"300":1},"1":{"301":1,"302":1,"303":1}}],["地址值较高的字节是高位有效字节",{"2":{"274":1}}],["地址值较低的字节是低位有效字节",{"2":{"274":1}}],["地址总线宽度决定了",{"2":{"332":1}}],["地址总线宽度",{"0":{"332":1}}],["地址总线",{"2":{"267":1}}],["地址输入信息不允许改变",{"2":{"252":1}}],["地址译码器译码",{"2":{"251":2}}],["地址译码器集中在水平方向",{"2":{"251":1}}],["地址译码方式",{"0":{"251":1}}],["地址译码驱动电路实际上包含译码器和驱动器两部分",{"2":{"229":1}}],["地址译码驱动电路",{"2":{"229":1}}],["地址线的宽度指明了总线能直接访问存储器的地址空间范围",{"2":{"425":1}}],["地址线直接接到所有存储芯片的地址输入端",{"2":{"262":1}}],["地址线有",{"2":{"250":2,"264":1}}],["地址线",{"2":{"250":1,"251":2,"255":1}}],["地址和存储单元之间有一对一的对应关系",{"2":{"230":1}}],["地址码共",{"2":{"251":1}}],["地址码相同的多个记忆单元构成一个存储单元",{"2":{"241":1}}],["地址码的位数可以减少",{"2":{"93":1}}],["地址码的位数就需要长些",{"2":{"93":1}}],["地址码结构",{"0":{"82":1},"1":{"83":1,"84":1,"85":1,"86":1,"87":1,"88":1,"89":1,"91":1,"92":1,"93":1}}],["地址码结构以及操作码结构等",{"2":{"80":1}}],["地址",{"2":{"79":1,"268":2}}],["理解",{"2":{"79":4,"139":5,"218":4,"316":7,"413":2,"439":5}}],["理论上说它可以用前面提到的任何一种机器数的",{"2":{"40":1}}],["待编码的有效信息以多项式",{"2":{"78":1}}],["外置",{"2":{"438":1}}],["外置光驱",{"2":{"438":1}}],["外总线",{"2":{"420":1}}],["外频和倍频三者之间的关系是",{"2":{"326":1}}],["外部串行",{"2":{"438":1}}],["外部总线标准",{"0":{"438":1},"2":{"413":1}}],["外部工作频率",{"0":{"326":1},"2":{"326":1}}],["外部设备的分类",{"0":{"441":1},"1":{"442":1,"443":1,"444":1,"445":1}}],["外部设备分类",{"2":{"439":1}}],["外部设备概述",{"0":{"440":1},"2":{"439":1}}],["外部设备是计算机系统中不可缺少的重要组成部分",{"2":{"439":1}}],["外部设备",{"0":{"439":1},"1":{"440":1,"441":1,"442":1,"443":1,"444":1,"445":1},"2":{"5":1,"9":1}}],["外",{"2":{"77":1,"402":1}}],["五个校验位",{"2":{"77":1}}],["k+2",{"2":{"393":1}}],["k+1",{"2":{"393":2,"394":1}}],["k",{"2":{"77":1,"100":1,"164":1,"251":2,"302":1,"393":2,"394":1}}],["纠正一位错的海明码的校验位数公式",{"2":{"77":1}}],["明确的表示总线实际的数据传输速率",{"2":{"328":1}}],["明确软件",{"2":{"15":1}}],["明码实际上是一种多重奇偶校验",{"2":{"77":1}}],["明校验码",{"0":{"77":1}}],["海",{"0":{"77":1},"2":{"77":1}}],["汉",{"0":{"77":1},"2":{"77":1}}],["汉字编码的发展",{"0":{"57":1}}],["汉字字形码是指确定一个汉字字形点阵的代码",{"2":{"56":1}}],["汉字字形码",{"0":{"56":1}}],["汉字在计算机内部其内码是唯一的",{"2":{"55":1}}],["汉字机内码＝汉字国标码＋汉字机内码＝汉字国标码＋8080h例如",{"2":{"55":1}}],["汉字机内码应对国标码加以适当处理和变换",{"2":{"55":1}}],["汉字机内码",{"0":{"55":1}}],["汉字的区位码定长",{"2":{"54":1}}],["汉字的表示",{"0":{"52":1},"1":{"53":1,"54":1,"55":1,"56":1,"57":1}}],["汉字区位码并不等于汉字国标码",{"2":{"54":1}}],["汉字区位码",{"0":{"54":1}}],["汉字国标码亦可称为汉字交换码",{"2":{"53":1}}],["汉字国标码",{"0":{"53":1}}],["汉字",{"2":{"6":1}}],["两者的芯片制作技术其实是相同的",{"2":{"280":1}}],["两者相加后得到操作数的有效地址",{"2":{"102":1}}],["两次输入的地址分别称为行地址和列地址",{"2":{"250":1}}],["两大部分",{"2":{"240":1}}],["两级存储层次的等效访问时间ta",{"2":{"225":1}}],["两浮点数的阶码相减",{"2":{"191":1}}],["两浮点数相除",{"2":{"191":1}}],["两浮点数相乘",{"2":{"190":1}}],["两数异号时",{"2":{"180":1}}],["两数运算时",{"2":{"157":1}}],["两负数相加",{"2":{"157":1}}],["两负数相加产生的溢出称为负溢",{"2":{"156":1}}],["两正数相加",{"2":{"157":1}}],["两个方向的选择线在存储体内部的每个记忆单元上交叉",{"2":{"251":1}}],["两个操作数可以分别通过总线",{"2":{"210":1}}],["两个十进制数的余",{"2":{"197":1}}],["两个十进制数的",{"2":{"196":1}}],["两个浮点数的阶码相加",{"2":{"190":1}}],["两个浮点数相加或相减",{"2":{"187":1}}],["两个符号位都作为数的一部分参加运算",{"2":{"157":1}}],["两个负数相加",{"2":{"156":1}}],["两个补码表示的数相加",{"2":{"151":1}}],["两个输出量",{"2":{"142":1}}],["两个明显的优点",{"2":{"96":1}}],["两种编址方式比较",{"0":{"130":1}}],["两种",{"2":{"112":1,"117":1,"241":1}}],["两种不同浮点数类型",{"2":{"70":1}}],["两字长",{"2":{"89":1}}],["两位均出错",{"2":{"76":1}}],["交叉编址",{"2":{"291":1}}],["交叉进行工作",{"2":{"291":1}}],["交叉访问",{"2":{"291":1}}],["交叉访问存储器要求存储体的个数必须为",{"2":{"291":1}}],["交叉访问存储器中有多个容量相同的存储模块",{"2":{"291":1}}],["交叉访问存储器",{"0":{"291":1}}],["交叉校验可以发现两位同时出错的情况",{"2":{"76":1}}],["交叉奇偶校验",{"0":{"76":1}}],["纵向同时校验的方法称为交叉校验",{"2":{"76":1}}],["偶校验",{"2":{"74":1}}],["整个",{"2":{"435":1}}],["整个存储芯片刷新一遍需要",{"2":{"247":1}}],["整个存储系统具有接近于",{"2":{"225":1}}],["整个校验码中",{"2":{"74":1}}],["整个校验码",{"2":{"74":1}}],["整个字符串需",{"2":{"51":1}}],["──",{"2":{"74":2}}],["奇形成",{"2":{"75":3}}],["奇校验出错",{"2":{"75":2}}],["奇校验",{"2":{"74":1}}],["奇偶校验电路首先会对一个字节的数据计算出奇偶校验位的值",{"2":{"270":1}}],["奇偶校验",{"2":{"257":1,"258":2}}],["奇偶校验实现方法是",{"2":{"74":1}}],["奇偶校验概念",{"0":{"74":1}}],["奇偶校验码是一种最简单的数据校验码",{"2":{"74":1}}],["奇偶校验码",{"0":{"73":1},"1":{"74":1,"75":1,"76":1}}],["任何不含",{"2":{"288":1}}],["任何两个连续的字节都可以作为一个字来访问",{"2":{"274":1}}],["任何一种编码都由许多码字构成",{"2":{"72":1}}],["任意两个码字之间最少变化的二进制位数",{"2":{"72":1}}],["近期最少使用的块作为被替换的块",{"2":{"307":1}}],["近期最少使用",{"0":{"307":1}}],["近几年来主存技术一直在不断地发展",{"2":{"277":1}}],["近指针",{"2":{"71":1}}],["近年来各种",{"2":{"331":1}}],["近年来",{"2":{"71":1}}],["四百个",{"2":{"368":1}}],["四小组内的",{"2":{"147":1}}],["四地址指令",{"0":{"83":1}}],["四字和双四字",{"2":{"71":1}}],["四位二进制代码的位权从高到低分别为",{"2":{"62":1,"63":1}}],["四位二进制数可以组合出",{"2":{"61":1}}],["结束",{"2":{"354":3}}],["结合最为紧密的",{"2":{"330":1}}],["结击穿型",{"2":{"254":1}}],["结构简单",{"2":{"403":1}}],["结构相关",{"2":{"398":1}}],["结构的带宽视",{"2":{"288":1}}],["结构的基本数据类型是字节",{"2":{"71":1}}],["结构是",{"2":{"251":1}}],["结构中所指的",{"2":{"71":1}}],["结构定义了两种类型的指针",{"2":{"71":1}}],["结构",{"2":{"71":1}}],["结果送寄存器",{"2":{"360":1,"361":1}}],["结果负溢",{"2":{"157":1}}],["结果正溢",{"2":{"157":1}}],["结果加上符号位",{"2":{"149":1}}],["结果为零标志",{"2":{"321":1}}],["结果为负数",{"2":{"157":1}}],["结果为负",{"2":{"149":1}}],["结果为正数",{"2":{"157":1}}],["结果为正",{"2":{"149":1}}],["结果存入x单元",{"2":{"112":1}}],["结果",{"2":{"18":2}}],["结果将存放在主存的",{"2":{"18":1}}],["following",{"2":{"454":1}}],["for",{"2":{"268":2,"452":1}}],["format",{"2":{"58":1}}],["fortran",{"2":{"3":2}}],["f",{"2":{"425":1}}],["fsb",{"2":{"327":1,"328":2,"329":1}}],["files",{"2":{"452":1}}],["filo",{"2":{"108":1}}],["first",{"2":{"448":1}}],["firewire",{"2":{"438":1}}],["fifo",{"0":{"306":1}}],["fpmdram",{"2":{"279":2,"280":4}}],["fpm",{"0":{"279":1},"2":{"277":1,"279":2,"280":2,"281":1,"288":1}}],["flash",{"2":{"254":1}}],["flashmemory",{"2":{"254":1}}],["float",{"2":{"70":1}}],["fa",{"2":{"142":1}}],["实际的主存单元地址称为实地址或物理地址",{"2":{"311":1}}],["实际应作加法",{"2":{"180":1}}],["实际应作减法",{"2":{"180":1}}],["实际是一个多路选择器",{"2":{"163":1}}],["实际上就是该部件的输出开门信号",{"2":{"359":1}}],["实际上就是该部件的输入开门信号",{"2":{"359":1}}],["实际上现代计算机中几乎没有完全采用同步或完全采用异步的控制方式",{"2":{"355":1}}],["实际上是以增加硬件资源为代价来换取处理器性能的",{"2":{"409":1}}],["实际上是增加了两位地址",{"2":{"250":1}}],["实际上是做两数相减",{"2":{"156":1}}],["实际上补码的符号扩展非常简单",{"2":{"154":1}}],["实现对整个机器的正确启动或停止",{"2":{"339":1}}],["实现起来比较困难",{"2":{"301":1}}],["实现",{"2":{"276":1}}],["实现基本算术",{"2":{"209":1}}],["实现乘除运算的方案通常有",{"2":{"159":1}}],["实现补码加法",{"2":{"158":1}}],["实现上述进位逻辑函数的电路称之为",{"2":{"147":1}}],["实现的是不同程序之间的转移",{"2":{"125":1}}],["实型数据",{"2":{"70":1}}],["实验",{"2":{"0":1}}],["规则字",{"2":{"274":1}}],["规整型编码",{"0":{"88":1}}],["规整型指令和非规整型指令的特点",{"2":{"79":1}}],["规定数字的个数加符号位之和必须为偶数",{"2":{"68":1}}],["规格化浮点运算",{"0":{"185":1},"1":{"186":1,"187":1,"188":1,"189":1,"190":1,"191":1,"192":1},"2":{"139":1}}],["规格化浮点数应满足尾数最高数位与符号位不同",{"2":{"39":1}}],["规格化浮点数",{"0":{"39":1}}],["规格化的是小正数x规格化的是小正数=2−1×2−2−2k规格化的最小正数大于非规格化的最小正数",{"2":{"39":1}}],["负转移指令",{"2":{"387":1}}],["负是根据不同的操作数组合随机出现的",{"2":{"176":1}}],["负号对应的",{"2":{"67":1}}],["负数的原码移位前后结果为",{"2":{"161":1}}],["负数的符号位为",{"2":{"71":1}}],["负数用",{"2":{"154":1}}],["负数范围相对零来说是对称的",{"2":{"31":1}}],["负数",{"2":{"23":1,"162":1}}],["正常工作所需的电压",{"2":{"331":1}}],["正常情况下",{"2":{"84":1}}],["正好用地址码的最末",{"2":{"230":1}}],["正好用地址码的最末两位来区分同一个字的",{"2":{"230":1}}],["正数和负数都是以原码形式存储的",{"2":{"216":1}}],["正数",{"2":{"162":1}}],["正数的符号位为",{"2":{"71":1}}],["正负和奇偶等",{"2":{"120":1}}],["正号对应的",{"2":{"67":1}}],["正拨和倒拨",{"2":{"26":1}}],["放在数值位之前",{"2":{"67":1}}],["视具体方案而定",{"2":{"65":1}}],["格雷码",{"0":{"65":1}}],["格式有",{"2":{"58":1}}],["故可靠性比较低",{"2":{"434":1}}],["故完成同样的任务要比",{"2":{"403":1}}],["故安排微操作节拍时必须注意微操作的先后顺序",{"2":{"389":1}}],["故这里省去",{"2":{"384":1}}],["故又称为分散控制方式或局部控制方式",{"2":{"354":1}}],["故",{"2":{"329":1}}],["故只有",{"2":{"282":1}}],["故总线周期就等于存取周期",{"2":{"273":1}}],["故而常称为",{"2":{"258":1}}],["故刷新操作时仅需要行地址",{"2":{"248":1}}],["故多用作辅助存储器",{"2":{"223":1}}],["故应左规",{"2":{"188":1}}],["故被广泛采用",{"2":{"177":1}}],["故被乘数和部分积应取双符号位",{"2":{"172":1}}],["故溢出条件为",{"2":{"157":1}}],["故进位表达式ci=gi+pici−1",{"2":{"144":1}}],["故需要一个专门的硬件寄存器作为堆栈栈顶指针",{"2":{"111":1}}],["故称为不定长",{"2":{"349":1}}],["故称为原码加减交替法",{"2":{"177":1}}],["故称为零地址指令",{"2":{"112":1}}],["故称为累加寄存器",{"2":{"86":1}}],["故称余",{"2":{"64":1}}],["故海明码的总位数为",{"2":{"77":1}}],["故有",{"2":{"26":1,"247":1}}],["余数=0",{"2":{"177":1}}],["余",{"0":{"64":1,"197":1},"2":{"64":1,"197":2}}],["之差δe=ea−eb",{"2":{"187":1}}],["之间相互连接的总线",{"2":{"420":1}}],["之间可以插入任意个等待时钟周期",{"2":{"349":1}}],["之间不需要交换太多数据",{"2":{"329":1}}],["之间存在着操作速度上的差别",{"2":{"321":1}}],["之间的公共连接线",{"2":{"420":1}}],["之间的接口",{"2":{"267":1}}],["之间的硬连接",{"0":{"267":1}}],["之间",{"2":{"72":1}}],["之补是",{"2":{"63":1}}],["之补的",{"2":{"63":1}}],["之后的新型高速动态随机存储器",{"2":{"288":1}}],["之后",{"2":{"26":1}}],["textbooks",{"2":{"454":2}}],["to",{"2":{"451":1,"453":3,"454":3}}],["this",{"2":{"451":1,"454":2,"455":3}}],["thanks",{"0":{"454":1}}],["than",{"2":{"448":1}}],["these",{"2":{"454":1}}],["them",{"2":{"453":1,"454":2}}],["there",{"2":{"453":1}}],["thermaldesignpower",{"2":{"334":1}}],["the",{"0":{"449":1,"451":1},"2":{"451":1,"453":1,"454":4,"455":1}}],["then",{"2":{"51":1}}],["t=",{"2":{"393":1}}],["t=3×t+",{"2":{"393":2}}],["t=3nt最早出现的重叠是",{"2":{"393":1}}],["t如果进一步增加重叠",{"2":{"393":1}}],["t0",{"2":{"389":1}}],["tw",{"2":{"349":1}}],["tdp",{"0":{"334":1},"2":{"334":5}}],["tlb",{"2":{"315":1}}],["t4",{"2":{"273":1,"349":2,"351":1}}],["t4导通",{"2":{"242":3,"243":3}}],["t",{"2":{"243":2,"393":2,"403":3}}],["t~1截止",{"2":{"243":1}}],["t3",{"2":{"242":2,"243":2,"349":1}}],["t2",{"2":{"389":2}}],["t2导通",{"2":{"242":2,"243":1}}],["t2截止",{"2":{"242":2}}],["t1",{"2":{"273":1,"349":1,"351":1,"389":1}}],["t1截止",{"2":{"242":1}}],["t1导通",{"2":{"242":1}}],["tm=2ta",{"2":{"233":1}}],["tm",{"2":{"225":1,"233":2}}],["tc",{"2":{"225":1}}],["ta=40",{"2":{"225":1}}],["ta=ta1+",{"2":{"225":1}}],["ta=h×ta1+",{"2":{"225":2}}],["ta",{"2":{"225":1,"233":3}}],["ta2",{"2":{"225":2}}],["ta1+ta2",{"2":{"225":1}}],["ta1",{"2":{"225":2}}],["ty",{"2":{"144":1}}],["translation",{"2":{"58":1}}],["际传输过程中",{"2":{"58":1}}],["under",{"2":{"455":1}}],["unicode",{"2":{"58":9}}],["unit",{"2":{"5":1,"6":1}}],["using",{"2":{"455":1}}],["use",{"2":{"453":1}}],["useful",{"0":{"452":1}}],["usb3",{"2":{"438":3}}],["usb2",{"2":{"438":2}}],["usb",{"2":{"438":6}}],["up",{"2":{"451":1}}],["ucache",{"2":{"303":1}}],["ucs",{"2":{"58":1}}],["uveprom",{"2":{"254":3}}],["u",{"2":{"251":3,"254":1,"263":1,"264":1,"265":1,"303":3}}],["ubcd",{"2":{"71":2}}],["utf",{"2":{"58":7}}],["u+hhhh",{"2":{"58":1}}],["信号电平的规定",{"2":{"437":1}}],["信号的撤消是否互锁",{"2":{"435":1}}],["信号之前不开始新的操作",{"2":{"354":1}}],["信号来实现定时控制",{"2":{"435":1}}],["信号来实现的",{"2":{"354":1}}],["信号来作为下一项操作的起始信号",{"2":{"354":1}}],["信号",{"2":{"354":1,"429":1,"435":2}}],["信号就是校验位",{"2":{"75":1}}],["信息中",{"2":{"270":1}}],["信息也会丢失",{"2":{"246":1}}],["信息存储",{"2":{"242":1,"243":1}}],["信息由外设传送给主机称为输入",{"2":{"128":1}}],["信息处理应用对字符集提出了多文种",{"2":{"58":1}}],["信创项目的信息系统虽然不一定是涉密系统",{"2":{"16":1}}],["信创项目",{"2":{"16":2}}],["显示设备特点和字符显示器的工作原理",{"2":{"439":1}}],["显示设备",{"2":{"439":1}}],["显示器",{"2":{"10":1}}],["显卡等数据吞吐率高的部件",{"2":{"327":1}}],["显式并行指令代码",{"2":{"136":1}}],["显式的方法就是在指令中设置专门的寻址方式字段",{"2":{"103":1}}],["显式和隐式",{"2":{"103":1}}],["显然发热量低的",{"2":{"334":1}}],["显然",{"2":{"89":1,"210":1,"233":2,"311":1,"348":1,"397":2}}],["显然点阵越大",{"2":{"56":1}}],["记录着程序的虚页调入主存时被安排在主存中的位置",{"2":{"312":1}}],["记下它们进入",{"2":{"306":1}}],["记忆单元的存储信息",{"2":{"246":1}}],["记忆单元",{"0":{"244":1}}],["记忆单元可以由各种材料制成",{"2":{"241":1}}],["记忆单元电路",{"0":{"241":1,"242":1,"243":1},"1":{"242":1,"243":1,"244":1}}],["记为",{"2":{"56":1}}],["记作",{"2":{"35":1,"36":1,"360":11,"361":3,"389":4}}],["上的电容电荷会随时间缓慢泄漏",{"2":{"246":1}}],["上商的规则是",{"2":{"181":1}}],["上商规则",{"0":{"181":1}}],["上",{"2":{"77":1}}],["上述",{"2":{"55":1}}],["上加一个常数",{"2":{"40":1}}],["又在许多方面参考了",{"2":{"437":1}}],["又具有一定的并行控制能力",{"2":{"382":1}}],["又克服了它们的缺点",{"2":{"370":1}}],["又如机器周期状态切换等",{"2":{"350":1}}],["又能交叉工作",{"2":{"291":1}}],["又能在线进行快速擦除与重写",{"2":{"254":1}}],["又能在不增加指令长度的情况下扩展操作码的位数",{"2":{"89":1}}],["又节省了存储空间",{"2":{"125":1}}],["又可分为两种",{"2":{"254":1}}],["又可分为静态",{"2":{"241":1}}],["又可分为",{"2":{"116":1}}],["又可表示西文",{"2":{"55":1}}],["又称微地址码字段",{"2":{"366":1}}],["又称微操作码字段",{"2":{"366":1}}],["又称",{"2":{"330":1}}],["又称为后援存储器",{"2":{"443":1}}],["又称为指令相关",{"2":{"398":1}}],["又称为硬堆栈",{"2":{"110":1}}],["又称为字符数据",{"2":{"48":1}}],["又称之为",{"2":{"72":1}}],["又便于直接进行十进制算术运算",{"2":{"68":1}}],["又保持了十进制数的特点",{"2":{"61":1}}],["又叫汉字字模码或汉字输出码",{"2":{"56":1}}],["啊",{"2":{"55":2}}],["春",{"2":{"54":1}}],["＋",{"2":{"360":2}}],["＋2020h",{"2":{"54":1}}],["＋国标码＝区位码",{"2":{"54":1}}],["十个数码",{"2":{"61":1}}],["十进制加法器",{"0":{"198":1},"1":{"199":1,"200":1}}],["十进制整数的加法运算",{"0":{"194":1},"1":{"195":1,"196":1,"197":1,"198":1,"199":1,"200":1,"201":1},"2":{"139":1}}],["十进制",{"2":{"65":1}}],["十进制是人们最常用的数据表示方法",{"2":{"60":1}}],["十进制数的一位用",{"2":{"216":1}}],["十进制数的编码",{"0":{"61":1},"1":{"62":1,"63":1,"64":1,"65":1}}],["十进制数串",{"0":{"66":1},"1":{"67":1,"68":1}}],["十进制数和数串的表示",{"0":{"60":1},"1":{"61":1,"62":1,"63":1,"64":1,"65":1,"66":1,"67":1,"68":1}}],["十进制数在书写时后缀",{"2":{"22":1}}],["十六进制",{"2":{"54":2}}],["国标码＝区位码",{"2":{"54":1}}],["国",{"2":{"54":1}}],["国产化替代",{"2":{"16":1}}],["到底能够使用多大容量的主存",{"2":{"332":1}}],["到后来的",{"2":{"277":1}}],["到",{"2":{"54":2,"57":1,"325":1,"435":1,"437":1}}],["前往阅读",{"2":{"446":1}}],["前端总线通常用",{"2":{"327":1}}],["前端总线频率与外频是相同的",{"2":{"327":1}}],["前端总线频率",{"0":{"327":1}}],["前提是",{"2":{"290":1}}],["前一部分时间进行读写操作或保持",{"2":{"247":1}}],["前变址方式",{"2":{"107":1}}],["前面几节讨论了控制器的基本功能和",{"2":{"383":1}}],["前面所说的",{"2":{"268":1}}],["前面已经讨论过",{"2":{"212":1}}],["前面已经讨论了许多种不同类型的数据表示",{"2":{"69":1}}],["前面介绍了",{"2":{"105":1}}],["前部为页面地址",{"2":{"103":1}}],["前述的传送都是单方向的",{"2":{"118":1}}],["前述的",{"2":{"83":1}}],["前",{"2":{"54":1}}],["区别仅在于内存条的线数",{"2":{"282":1}}],["区分不同的寻址方式",{"2":{"103":1}}],["区的",{"2":{"54":2}}],["区号从",{"2":{"54":1}}],["区号和位号用十进制数表示",{"2":{"54":1}}],["区和位组成一个二维数组",{"2":{"54":1}}],["区位码将汉字编码码中的",{"2":{"54":1}}],["另外",{"2":{"177":1,"248":1,"368":1,"428":1}}],["另外还有各种图形符号",{"2":{"53":1}}],["另一种是由某个或某几个在业界具有影响力的设备制造商提出",{"2":{"436":1}}],["另一种是",{"2":{"254":1}}],["另一个是机器设计者看到的微程序层",{"2":{"366":1}}],["另一个是尾数运算部件",{"2":{"192":1}}],["另一个叫数据",{"2":{"309":1}}],["另一个存储体的地址均为奇数",{"2":{"274":1}}],["另一个作业可以使用",{"2":{"3":1}}],["另一张图",{"2":{"130":1}}],["另一方面它又是传统机器的延伸",{"2":{"15":1}}],["该部件就使",{"2":{"429":1}}],["该位为",{"2":{"368":1}}],["该位商上",{"2":{"176":2}}],["该方法操作速度快",{"2":{"308":1}}],["该方法简单",{"2":{"308":1}}],["该指令用助记符",{"2":{"116":2}}],["该电路产生的",{"2":{"75":1}}],["该标准共收集常用汉字",{"2":{"53":1}}],["该浮点数为规格化的最小正数",{"2":{"39":1}}],["该浮点数为绝对值最大负数",{"2":{"38":1}}],["该浮点数为最小正数",{"2":{"38":1}}],["该浮点数为最大正数",{"2":{"38":1}}],["generator",{"2":{"455":1}}],["get",{"2":{"446":1}}],["gpl",{"2":{"455":1}}],["gratitude",{"2":{"454":1}}],["gray",{"2":{"65":4}}],["gnd一地",{"2":{"255":1}}],["git",{"2":{"449":1}}],["github",{"2":{"449":1}}],["gi和组进位传递函数",{"2":{"147":1}}],["gi",{"2":{"144":1,"146":1,"147":1}}],["gi=aibi为进位产生函数",{"2":{"144":1}}],["g",{"2":{"78":2,"416":2,"448":1}}],["gbk",{"2":{"57":1}}],["gb",{"2":{"53":2,"55":2,"57":2}}],["gt",{"2":{"24":2,"27":2,"28":1,"29":2,"40":1,"51":1,"328":1}}],["简单的",{"0":{"384":1},"1":{"385":1,"386":1,"387":1}}],["简单",{"2":{"383":1}}],["简单地说就是将一个物理",{"2":{"411":1}}],["简单地说就是",{"2":{"332":1}}],["简单地根据一个随机数",{"2":{"305":1}}],["简单奇偶校验仅实现横向的奇偶校验",{"2":{"75":1}}],["简单奇偶校验",{"0":{"75":1}}],["简单直观",{"2":{"62":1,"97":1}}],["简称转子指令",{"2":{"125":1}}],["简称栈指针",{"2":{"111":1}}],["简称操作数地址的地址",{"2":{"98":1}}],["简称",{"2":{"53":1,"61":1,"78":1,"134":1,"257":1,"411":1}}],["简化机器中的判零电路",{"2":{"40":1}}],["码快速比较",{"2":{"271":1}}],["码所需的位数取决于系统所用的二进制字长",{"2":{"271":1}}],["码加法器就是前述的一个一位十进制加法器",{"2":{"201":1}}],["码加法器",{"0":{"199":1,"200":1},"2":{"199":1,"200":1,"201":1}}],["码加法运算",{"0":{"196":1,"197":1}}],["码相加",{"2":{"197":1}}],["码相加时",{"2":{"196":1}}],["码被接收后",{"2":{"78":1}}],["码实际上是指",{"2":{"71":1}}],["码表示",{"2":{"68":1}}],["码表示的十进制数",{"2":{"68":1}}],["码表中",{"2":{"50":1}}],["码变为",{"2":{"67":1}}],["码不变",{"2":{"67":1}}],["码为",{"2":{"67":2}}],["码也有",{"2":{"65":1}}],["码也只有一个二进制位不同",{"2":{"65":1}}],["码是",{"2":{"63":2}}],["码中是非法码",{"2":{"62":1,"63":1,"64":1}}],["码又称为循环码",{"2":{"65":1}}],["码又称为",{"2":{"62":1}}],["码的结构能够将出错的一位",{"2":{"271":1}}],["码的校正关系",{"2":{"196":1,"197":1}}],["码的加法规则",{"2":{"196":1,"197":1}}],["码的基础上加+3",{"2":{"64":1}}],["码的主要特点是",{"2":{"63":1,"64":1,"65":1}}],["码的每个字节最高位上加",{"2":{"55":1}}],["码的机内码为二字节长的代码",{"2":{"55":1}}],["码和汉字国标码时",{"2":{"55":1}}],["码规定每个汉字",{"2":{"53":1}}],["码",{"0":{"62":1,"63":1,"64":1},"2":{"51":1,"53":1,"55":1,"61":1,"62":1,"63":2,"64":1,"67":1,"71":1,"78":2,"271":1}}],["码用七位二进制表示一个字符",{"2":{"50":1}}],["个以后的部件都不能工作",{"2":{"428":1}}],["个以上",{"2":{"402":1}}],["个部件中的查询链电路有故障",{"2":{"428":1}}],["个部件同时进行不同的操作",{"2":{"396":1}}],["个指令束",{"2":{"410":1}}],["个窗口中有一个窗口与前一个过程公用",{"2":{"405":1}}],["个窗口和一个公共的窗口",{"2":{"405":1}}],["个复杂程度相当",{"2":{"396":1}}],["个阶段",{"2":{"393":1}}],["个节拍中完成",{"2":{"389":1}}],["个节拍",{"2":{"389":1}}],["个微命令中",{"2":{"368":1}}],["个时钟周期",{"2":{"325":3}}],["个组",{"2":{"303":1}}],["个模块按一定的顺序轮流启动各自的访问周期",{"2":{"291":1}}],["个通路的话",{"2":{"288":1}}],["个可选的校验位",{"2":{"288":1}}],["个线占用了空间",{"2":{"282":1}}],["个小缺口",{"2":{"282":2}}],["个系统周期",{"2":{"280":1}}],["个相邻的地址",{"2":{"279":1}}],["个引脚$",{"2":{"275":1}}],["个片选信号",{"2":{"265":1}}],["个芯片",{"2":{"251":1}}],["个周期",{"2":{"280":1,"281":1}}],["个周期集中安排刷新操作",{"2":{"247":1}}],["个周期内进行存储单元的读写操作或保持",{"2":{"247":1}}],["个存储器中的所有",{"2":{"290":1}}],["个存储体被选中",{"2":{"276":2}}],["个存储体都被选中",{"2":{"276":1}}],["个存储体组成",{"2":{"276":1}}],["个存储单元",{"2":{"232":1}}],["个存取周期中要留出",{"2":{"247":1}}],["个存取周期",{"2":{"247":2}}],["个刷新周期",{"2":{"247":1}}],["个记忆单元排列成存储矩阵",{"2":{"251":1}}],["个记忆单元",{"2":{"247":1,"251":1,"257":1}}],["个二进制位必须为",{"2":{"239":1}}],["个单独编址的存储字节",{"2":{"230":2}}],["个主存传输",{"2":{"280":1,"281":1}}],["个主存单元",{"2":{"51":1}}],["个主要功能模块组成",{"2":{"217":1}}],["个进位信号cn+x",{"2":{"214":1}}],["个与或门和一个计数器",{"2":{"172":1}}],["个寄存器",{"2":{"168":1,"172":1,"177":1}}],["个这样的芯片",{"2":{"257":1}}],["个这样的",{"2":{"147":1}}],["个全加器串接起来",{"2":{"144":1}}],["个字",{"2":{"251":2}}],["个字的存储器",{"2":{"251":1}}],["个字节",{"2":{"93":1,"230":1,"236":1}}],["个字符",{"2":{"50":1,"51":1}}],["个地址信息都在地址字段中明显地给出",{"2":{"83":1}}],["个不同的码字",{"2":{"72":1}}],["个不同的字符或符号",{"2":{"58":1}}],["个代码为非法码",{"2":{"65":1}}],["个代码在余",{"2":{"64":1}}],["个代码在",{"2":{"62":1,"63":1}}],["个汉字",{"2":{"54":1}}],["个汉字分为",{"2":{"54":1}}],["个区",{"2":{"54":1}}],["个",{"2":{"53":3,"93":2,"147":2,"257":1,"258":1,"273":1,"368":1}}],["个控制符号",{"2":{"50":1}}],["个专用符号和",{"2":{"50":1}}],["个英文大写和小写字母",{"2":{"50":1}}],["个十进制数字",{"2":{"50":1}}],["个数",{"2":{"18":1}}],["非线性流水线常用于递归或组成多功能流水线",{"2":{"397":1}}],["非线性流水线除有串行连接通路外",{"2":{"397":1}}],["非访存指令",{"0":{"385":1}}],["非测试段和测试段",{"2":{"381":1}}],["非奇偶校验",{"2":{"257":1,"258":2}}],["非",{"2":{"121":1,"202":1,"212":1}}],["非规整型编码",{"0":{"89":1}}],["非压缩的十进制数串又分成前分隔式数字串和后嵌入式数字串两种格式",{"2":{"67":1}}],["非压缩的十进制数串中一个字节存放一个十进制数或符号的",{"2":{"67":1}}],["非压缩的十进制数串",{"0":{"67":1}}],["非数值数据",{"2":{"48":1}}],["非数值数据的表示",{"0":{"48":1},"1":{"49":1,"50":1,"51":1,"52":1,"53":1,"54":1,"55":1,"56":1,"57":1,"58":1}}],["非常笨重且运行速度极慢",{"2":{"3":1}}],["只拥有传输数据的功能",{"2":{"438":1}}],["只含有一条双向数据线或两条单向数据线的总线",{"2":{"421":1}}],["只会使信息的利用率下降",{"2":{"368":1}}],["只写入主存",{"2":{"299":1}}],["只包含一个存储体",{"2":{"290":1}}],["只读存储器",{"2":{"222":1}}],["只执行专门的算术协处理器指令",{"2":{"217":1}}],["只表明此时尾数的绝对值大于",{"2":{"187":1}}],["只是为了便于机器操作",{"2":{"176":1}}],["只不过存放的内容均为补码表示而已",{"2":{"172":1}}],["只不过寻找到的不是操作数的有效地址而是转移的有效地址而已",{"2":{"94":1}}],["只需一个",{"2":{"258":1}}],["只需修改存放有效地址的那个主存单元",{"2":{"98":1}}],["只需要访问两次主存",{"2":{"86":1}}],["只能有一个主方占用总线使用权",{"2":{"431":1}}],["只能读不能写",{"2":{"240":1}}],["只能用平均存取时间作为衡量存取速度的指标",{"2":{"222":1}}],["只能用乘法和除法子程序来实现乘除运算",{"2":{"159":1}}],["只能放在",{"2":{"77":1}}],["只能等待直至该",{"2":{"3":1}}],["只有获得总线使用权的部件",{"2":{"426":1}}],["只有获得总线使用权的设备才是主设备",{"2":{"418":1}}],["只有一条系统总线",{"2":{"423":1}}],["只有一个组时",{"2":{"303":1}}],["只有一个存储体被选中",{"2":{"276":1}}],["只有一个全加器",{"2":{"143":1}}],["只有一个二进制位的状态在发生变化",{"2":{"65":1}}],["只有取数和存数指令能够访问存储器",{"2":{"402":1}}],["只有约",{"2":{"330":1}}],["只有将它乘上",{"2":{"177":1}}],["只有在遇到转移指令时",{"2":{"84":1}}],["只有当阶码超出所能表示的范围时",{"2":{"46":1}}],["只要把程序装入主存储器后",{"2":{"318":1}}],["只要把低一片的cn+4与高一片的cn相连即可",{"2":{"214":1}}],["只要",{"2":{"265":1}}],["只要求得",{"2":{"152":1}}],["只要知道子程序的入口地址就能调用它",{"2":{"125":1}}],["只要知道其中一个的二进制代码",{"2":{"50":1}}],["只要源操作数的相应位为",{"2":{"121":3}}],["只要修改变址值就可以了",{"2":{"100":1}}],["只要取出指令",{"2":{"96":1}}],["只要自身按位取反",{"2":{"63":1}}],["就其本质来说也是输入或输出",{"2":{"443":1}}],["就自动进行下一个操作",{"2":{"434":1}}],["就自动加",{"2":{"84":1}}],["就立即开始向从设备进行一次信息传送",{"2":{"418":1}}],["就不能再采用一级功能转换的方法",{"2":{"377":1}}],["就不必写回主存了",{"2":{"308":1}}],["就顺序执行下一条指令",{"2":{"361":1}}],["就转移",{"2":{"361":1}}],["就占用多少时间",{"2":{"354":1}}],["就发出多少节拍",{"2":{"349":1}}],["就发生溢出",{"2":{"46":1}}],["就直接把信息写入主存",{"2":{"299":1}}],["就直接对",{"2":{"298":1}}],["就选中与之对应的存储芯片",{"2":{"263":1}}],["就需要把",{"2":{"251":1}}],["就都被选中",{"2":{"251":1}}],["就重复刷新一遍",{"2":{"247":1}}],["就要进行舍入处理",{"2":{"164":1}}],["就产生溢出",{"2":{"156":1}}],["就可构成具有某种容量和",{"2":{"258":1}}],["就可以进行尾数加",{"2":{"187":1}}],["就可以变减法为加法",{"2":{"152":1}}],["就可以表示十进制数的",{"2":{"61":1}}],["就可进行两个",{"2":{"144":1}}],["就用一般的数据传送类指令来实现",{"2":{"129":1}}],["就成为扩展变址方式",{"2":{"107":1}}],["就像一个大楼有许多房间",{"2":{"91":1}}],["就是",{"2":{"438":1}}],["就是直接相联映像",{"2":{"303":1}}],["就是全相联映像",{"2":{"303":1}}],["就是它的行地址与列地址的寻址总线是各自分离的独立总线",{"2":{"288":1}}],["就是单总线结构运算器",{"2":{"210":1}}],["就是使两数的阶码相等",{"2":{"187":1}}],["就是实际应得的商符",{"2":{"182":1}}],["就是每次处理乘数中的两位",{"2":{"173":1}}],["就是堆栈的栈顶",{"2":{"111":1}}],["就是操作数的有效地址",{"2":{"97":2}}],["就是检验位",{"2":{"78":1}}],["就是整个机器字长的全部二进制位均表示数值位",{"2":{"23":1}}],["就会引起有关的几个校验位的值发生变化",{"2":{"77":1}}],["就同时将它们送往奇偶校验逻辑电路",{"2":{"75":1}}],["就变成为另一个合法码字了",{"2":{"72":1}}],["就能得到该数对",{"2":{"63":1}}],["按数据线的多少分类",{"0":{"421":1}}],["按功能层次分类",{"0":{"420":1}}],["按功能分类",{"2":{"397":1}}],["按流水线结构分类",{"2":{"397":1}}],["按工作方式分类",{"2":{"397":1}}],["按处理级别分类",{"2":{"397":1}}],["按调入",{"2":{"306":1}}],["按写分配法",{"2":{"299":1}}],["按同一地址并行地访问各自的对应单元",{"2":{"290":1}}],["按照机器周期的实际需要安排节拍数",{"2":{"349":1}}],["按照其处理信息的字长可以分为",{"2":{"324":1}}],["按照存储芯片容量的大小集中安排若干个刷新周期",{"2":{"247":1}}],["按照这个有效地址从主存中取数以后",{"2":{"106":1}}],["按一定的体系结构组织起来",{"2":{"225":1}}],["按信息的可保存性分类",{"0":{"224":1}}],["按存储介质分类",{"0":{"223":1}}],["按存储器在计算机系统中的作用分类",{"0":{"221":1}}],["按存取方式分类",{"0":{"222":1}}],["按对阶规则",{"2":{"188":1}}],["按补码上商规则",{"2":{"182":1}}],["按位修改",{"2":{"121":1}}],["按位置",{"2":{"121":1}}],["按位清",{"2":{"121":1}}],["按位测",{"2":{"121":1}}],["按寻址方式操作的先后顺序",{"2":{"107":1}}],["按字编址",{"2":{"93":1}}],["按字节编址",{"2":{"93":1}}],["按",{"2":{"44":1,"196":1,"197":1,"318":1}}],["按什么步骤去做",{"2":{"17":1}}],["均可直接映像装入",{"2":{"303":1}}],["均选中第二片",{"2":{"265":1}}],["均选中第一片",{"2":{"265":1}}],["均是规格化数",{"2":{"190":1}}],["均用补码表示",{"2":{"42":1}}],["均等于",{"2":{"35":2}}],["尾符与尾数数值位",{"2":{"42":1}}],["尾数用原码表示",{"2":{"216":1}}],["尾数则有加",{"2":{"192":1}}],["尾数除法的算法与前述定点数除法算法相同",{"2":{"191":1}}],["尾数相除",{"2":{"191":1}}],["尾数相乘",{"2":{"190":1}}],["尾数调整",{"2":{"191":1}}],["尾数求和",{"2":{"188":1}}],["尾数",{"2":{"188":2}}],["尾数每右移一位",{"2":{"187":1}}],["尾数每左移一位",{"2":{"187":1,"188":1}}],["尾数结果规格化",{"2":{"187":2,"188":1,"190":1}}],["尾数加",{"2":{"187":2}}],["尾数右移后",{"2":{"187":1}}],["尾数基数",{"0":{"43":1}}],["尾数基数大小的选择",{"0":{"42":1}}],["尾数部分",{"2":{"42":1}}],["尾数也全为",{"2":{"40":1}}],["尾数共n+1位",{"2":{"39":1}}],["尾数为绝对值最大的负数",{"2":{"38":1}}],["尾数为最小正数",{"2":{"38":1}}],["尾数为纯小数",{"2":{"37":1}}],["尾数的最高位m1=1",{"2":{"39":1}}],["尾数的最低位mn=1",{"2":{"38":1}}],["尾数的数值位为全",{"2":{"38":1}}],["尾数的符号位为ms",{"2":{"37":1}}],["尾数的第一个",{"2":{"28":1}}],["共享是指总线上可以挂接多个部件",{"2":{"413":1}}],["共同完成某一些微操作的微命令",{"2":{"366":1}}],["共同组成",{"2":{"310":1}}],["共有",{"2":{"258":1}}],["共有八个位",{"2":{"93":1}}],["共需",{"2":{"173":1}}],["共需作",{"2":{"173":1}}],["共需做",{"2":{"172":1}}],["共计",{"2":{"50":1,"53":1}}],["共",{"2":{"42":2,"258":1}}],["阶符和阶码数值位",{"2":{"42":1}}],["阶码相减后",{"2":{"191":1}}],["阶码相减后要加上一个偏移量",{"2":{"191":1}}],["阶码相减之后无须校正",{"2":{"191":1}}],["阶码相减",{"2":{"191":1}}],["阶码相加后要减去一个偏移量",{"2":{"190":1}}],["阶码相加",{"2":{"190":1}}],["阶码相应加",{"2":{"187":1}}],["阶码相应减",{"2":{"187":1}}],["阶码减",{"2":{"188":1}}],["阶码",{"2":{"188":2}}],["阶码加",{"2":{"187":1}}],["阶码部分",{"2":{"42":1}}],["阶码小的",{"2":{"40":1}}],["阶码大的",{"2":{"40":1}}],["阶码共k+1位",{"2":{"39":1}}],["阶码和尾数的数值位各位全为",{"2":{"38":1}}],["阶码的底为",{"2":{"216":1}}],["阶码的偏置值为127",{"2":{"44":1}}],["阶码的数值位为全",{"2":{"38":1}}],["阶码的大小反映了在数",{"2":{"37":1}}],["阶码的符号位为es",{"2":{"37":1}}],["阶码为纯整数",{"2":{"37":1}}],["假读",{"2":{"247":1}}],["假定每个阶段所需的时间为",{"2":{"393":1}}],["假定经过运算后的数共有",{"2":{"164":1}}],["假定字长为",{"2":{"93":1}}],["假定",{"2":{"88":1,"144":1}}],["假定某浮点数字长为",{"2":{"42":1}}],["假设机器采用同步控制",{"2":{"389":1}}],["假设规定各部件用大写字母表示",{"2":{"359":1}}],["假设每个存储器的字长为",{"2":{"290":1}}],["假设存取周期为",{"2":{"247":1}}],["假设第二个字节的",{"2":{"76":1}}],["假设定点数和浮点数的字长相同",{"2":{"46":1}}],["假设",{"2":{"26":1,"78":1,"225":1,"263":1}}],["采用这种方式的目的是减少总线数量",{"2":{"425":1}}],["采用超流水线技术的处理器在一个时钟周期内可以分时发射多条指令",{"2":{"409":1}}],["采用流水线技术势在必行",{"2":{"406":1}}],["采用优化的编译技术",{"2":{"402":1}}],["采用顺序方式执行",{"2":{"393":1}}],["采用组合逻辑技术来实现",{"2":{"343":1}}],["采用点对点的连接方式",{"2":{"329":1}}],["采用新的双存储体结构",{"2":{"281":1}}],["采用一种特殊的主存读出控制逻辑",{"2":{"280":1}}],["采用一个符号位采用一个符号位检测溢出",{"2":{"157":1}}],["采用激光技术控制访问的存储器",{"2":{"223":1}}],["采用半导体器件制造的存储器",{"2":{"223":1}}],["采用具有矩形磁滞回线的磁性材料",{"2":{"223":1}}],["采用变形补码",{"2":{"157":1}}],["采用进位位判断",{"2":{"157":1}}],["采用补码表示",{"2":{"156":1}}],["采用的就是独立编址方式",{"2":{"128":1}}],["采用间址方式返回主程序",{"2":{"125":1}}],["采用",{"2":{"102":1,"329":1,"410":1}}],["采用隐含尾数最高数位",{"2":{"44":1}}],["采用较大的",{"2":{"42":1}}],["采用数字化方式来表示数据",{"2":{"21":1}}],["移动硬盘",{"2":{"438":1}}],["移位",{"2":{"174":1}}],["移位按补码右移规则进行",{"2":{"172":1}}],["移位器逻辑电路",{"2":{"163":1}}],["移位器是由与门和或门组成的逻辑电路",{"2":{"163":1}}],["移位功能的实现",{"0":{"163":1}}],["移位后有",{"2":{"161":2,"162":2}}],["移位前有",{"2":{"161":2,"162":2}}],["移位与循环指令",{"2":{"131":1}}],["移位指令分为算术移位",{"2":{"122":1}}],["移位类指令",{"0":{"122":1}}],["移=100",{"2":{"40":1}}],["移=",{"2":{"40":1}}],["移=27+x=10000000−1011101=00100011",{"2":{"40":1}}],["移=27+x=10000000+1011101=11011101",{"2":{"40":1}}],["移=偏置值+x",{"2":{"40":1}}],["移",{"2":{"40":2}}],["移偏置值",{"2":{"40":1}}],["移码把真值映射到一个正数域",{"2":{"40":1}}],["移码为全",{"2":{"40":1}}],["移码",{"2":{"40":1}}],["移码就是在真值",{"2":{"40":1}}],["移码表示法",{"2":{"40":1}}],["偏置值为23",{"2":{"188":1}}],["偏置值为2n的移码的特点",{"2":{"40":1}}],["偏置值为27的移码",{"2":{"40":1}}],["偏置值为",{"2":{"40":1}}],["偏置值",{"2":{"40":1}}],["表等形式簇聚地存储在一起的",{"2":{"295":1}}],["表的容量为2k个单元",{"2":{"164":1}}],["表明产生溢出",{"2":{"157":1}}],["表明某一位出错",{"2":{"78":1}}],["表明该代码是正确的",{"2":{"78":1}}],["表",{"2":{"39":1}}],["表示不操作",{"2":{"370":1}}],["表示不够减",{"2":{"176":1}}],["表示本字段不发出任何微命令",{"2":{"370":1}}],["表示这个微命令有效",{"2":{"368":1}}],["表示这个数是十进制数",{"2":{"22":1}}],["表示这个数是十六进制数",{"2":{"22":1}}],["表示这个数是八进制数",{"2":{"22":1}}],["表示这个数是二进制数",{"2":{"22":1}}],["表示该部件的发送控制信号",{"2":{"359":1}}],["表示该部件的接收控制信号",{"2":{"359":1}}],["表示后面每个连续访问所需的周期数",{"2":{"279":1}}],["表示每个芯片具有",{"2":{"257":1}}],["表示每秒从主存进出信息的最大数量",{"2":{"233":1}}],["表示每秒执行多少百万条指令",{"2":{"19":1}}],["表示读出数据出错",{"2":{"270":1}}],["表示读出的",{"2":{"270":1}}],["表示读出",{"2":{"243":2}}],["表示它有",{"2":{"232":1}}],["表示下溢",{"2":{"187":1}}],["表示上溢",{"2":{"187":1}}],["表示尾数",{"2":{"187":1}}],["表示两数阶码相等",{"2":{"187":1}}],["表示第",{"2":{"183":1}}],["表示够减",{"2":{"176":1,"180":2}}],["表示为",{"2":{"152":1}}],["表示栈顶单元的内容",{"2":{"111":1}}],["表示堆栈指针的内容",{"2":{"111":1}}],["表示存放于该地址中的内容",{"2":{"83":1}}],["表示机器零",{"2":{"40":1}}],["表示正数",{"2":{"40":1}}],["表示正号",{"2":{"23":1,"68":1}}],["表示负数",{"2":{"40":1}}],["表示负号",{"2":{"23":1,"68":1}}],["表示方法来表示",{"2":{"40":1}}],["表示了该浮点数的正负",{"2":{"37":1}}],["表示符号位",{"2":{"24":2,"27":2,"29":2}}],["表示在",{"2":{"19":1}}],["表示",{"2":{"19":2,"26":1,"35":1,"78":1,"82":4,"116":3,"187":2,"188":2,"278":1,"327":1}}],["形象地表示先修改后操作",{"2":{"106":1}}],["形象地表示先操作后修改",{"2":{"106":1}}],["形成控制字",{"2":{"363":1}}],["形成稳定的运算结果",{"2":{"358":1}}],["形成操作数的有效地址",{"2":{"338":1}}],["形成操作数有效地址",{"2":{"100":1,"101":1}}],["形成一个庞大的存储空间",{"2":{"311":1}}],["形成一个统一整体的存储系统",{"2":{"225":1}}],["形成批量之后价格便宜",{"2":{"254":1}}],["形成了",{"2":{"71":1}}],["形成了计算机发展史上的又一次革命",{"2":{"3":1}}],["形成的",{"2":{"64":1}}],["形式封装",{"2":{"280":1}}],["形式地址",{"2":{"100":1,"389":1}}],["形式",{"2":{"39":2}}],["应该将它们安排在一个节拍内完成",{"2":{"389":1}}],["应该是一个接一个的准确连接",{"2":{"351":1}}],["应尽可能安排在同一个节拍内",{"2":{"389":1}}],["应与数据通路结构相适应",{"2":{"370":1}}],["应答",{"2":{"354":1}}],["应当从单个芯片的存储容量着手",{"2":{"248":1}}],["应优先进行刷新操作",{"2":{"248":1}}],["应在规定的时间内",{"2":{"246":1}}],["应在最高数值位之前补",{"2":{"68":1}}],["应另作处理",{"2":{"191":1}}],["应对尾数进行舍入",{"2":{"187":1}}],["应注意的是",{"2":{"44":1}}],["应有",{"2":{"39":2}}],["应由运算器",{"2":{"4":1}}],["＜1",{"2":{"187":1,"190":1}}],["＜1r≤|m|＜1r",{"2":{"39":1}}],["＜|x|＜|y|",{"2":{"177":1}}],["＜",{"2":{"39":2,"187":3}}],["×b",{"2":{"251":2}}],["×160ns=46",{"2":{"225":1}}],["×ta2=40ns+",{"2":{"225":1}}],["×ta2",{"2":{"225":3}}],["×",{"2":{"183":1,"189":1,"225":1,"247":1,"328":2}}],["×2t=",{"2":{"393":1}}],["×2−10",{"2":{"188":1}}],["×2−10假设这两数的格式",{"2":{"188":1}}],["×2",{"2":{"122":1,"190":1,"191":1}}],["×22k−1当es=1",{"2":{"38":1}}],["×cpi",{"2":{"19":1}}],["常规的主存是单体单字存储器",{"2":{"290":1}}],["常见的辅助存储器有软磁盘存储器",{"2":{"443":1}}],["常见的数字磁记录方式",{"2":{"439":1}}],["常见的有磁盘",{"2":{"223":1}}],["常见的舍入方法有",{"2":{"164":1}}],["常见的应用有",{"2":{"121":1}}],["常见的",{"2":{"50":1}}],["常见的机器数有原码",{"2":{"23":1}}],["常用磁介质存储设备和其他辅助存储设备",{"2":{"439":1}}],["常用指令的特点",{"2":{"79":1}}],["常用的浮点数的格式如图",{"2":{"44":1}}],["常用移码或补码表示",{"2":{"37":1}}],["常用原码或补码表示",{"2":{"37":1}}],["叫做真符",{"2":{"157":1}}],["叫做尾数",{"2":{"37":1}}],["叫做阶码",{"2":{"37":1}}],["nc",{"2":{"455":1}}],["noncommercial",{"2":{"455":1}}],["not",{"2":{"454":1}}],["note",{"2":{"455":1}}],["notebook",{"2":{"454":1}}],["notes",{"2":{"446":1,"453":1}}],["node",{"2":{"447":1,"448":1}}],["nor",{"2":{"254":2}}],["n其中",{"2":{"425":1}}],["n×w",{"2":{"290":2}}],["ns",{"2":{"278":1}}],["nandflash",{"2":{"254":1}}],["nand",{"2":{"254":1}}],["n2",{"2":{"225":1}}],["n1",{"2":{"225":1}}],["n+2",{"2":{"172":3}}],["n+1",{"2":{"24":1,"35":1,"36":1,"40":1,"172":3,"173":1}}],["net",{"2":{"112":1}}],["n−1",{"2":{"102":2,"393":2}}],["n≥log2m规整型编码对于简化硬件设计",{"2":{"88":1}}],["nbcd",{"2":{"62":1}}],["n",{"2":{"37":1,"77":1,"143":2,"144":3,"168":1,"172":1,"173":4,"174":1,"177":1,"184":1,"201":2,"203":1,"204":1,"205":1,"206":1,"225":1,"262":2,"290":2,"368":3,"369":1,"381":1,"393":1,"425":1}}],["n=m×re式中",{"2":{"37":1}}],["也支持外设热插拔",{"2":{"438":1}}],["也被称为",{"2":{"438":1}}],["也被称为逆波兰表达式",{"2":{"112":1}}],["也减少了",{"2":{"438":1}}],["也称之为通信口或",{"2":{"438":1}}],["也称资源相关",{"2":{"398":1}}],["也没有固定的时间间隔",{"2":{"435":1}}],["也没有办法知道被访问的外设是否已经真正的响应",{"2":{"434":1}}],["也安排在",{"2":{"389":1}}],["也叫前端总线频率或系统总线时钟频率",{"2":{"326":1}}],["也暂时将它们存放在存储器数据寄存器中",{"2":{"321":1}}],["也作为最早进入",{"2":{"306":1}}],["也正因为拥有这一优势",{"2":{"288":1}}],["也便于多道程序共享",{"2":{"313":1}}],["也便于扩展",{"2":{"264":1}}],["也便于硬件实现",{"2":{"97":1}}],["也是一个通用寄存器",{"2":{"320":1}}],["也是双面的",{"2":{"258":1}}],["也是存储器存储信息的最小单位",{"2":{"230":1}}],["也即增加了",{"2":{"250":1}}],["也恰好就是商的符号",{"2":{"182":1}}],["也有少部分采用",{"2":{"280":1}}],["也有两种类型",{"2":{"258":1}}],["也有两种不同的表示形式",{"2":{"29":1}}],["也有些机器是借助运算器来实现的",{"2":{"321":1}}],["也有些机器中具有由大规模集成电路制造的阵列乘法模块",{"2":{"166":1}}],["也有些",{"2":{"248":1}}],["也有些计算机具有由大规模集成电路制造的阵列除法模块",{"2":{"174":1}}],["也不允许有空隙",{"2":{"351":1}}],["也不同于存储器中数据的静态分配序列",{"2":{"318":1}}],["也不像",{"2":{"222":1}}],["也不是把已存储在栈中的内容从栈中抹掉",{"2":{"112":1}}],["也不能检测出偶数位错误",{"2":{"74":1}}],["也占",{"2":{"103":1}}],["也就取出了",{"2":{"96":1}}],["也就是把微操作信号代码化",{"2":{"344":1}}],["也就是说只需要增加少量硬件",{"2":{"409":1}}],["也就是说数据流是由指令流来驱动的",{"2":{"318":1}}],["也就是说每",{"2":{"247":1}}],["也就是说",{"2":{"96":1,"246":1,"265":1}}],["也就是",{"2":{"93":1}}],["也就是数轴上各点的排列更稀疏了",{"2":{"46":1}}],["也可输出",{"2":{"250":1}}],["也可用于子程序调用时参数的传递",{"2":{"112":1}}],["也可用原码表示",{"2":{"35":1}}],["也可以通过程序来改变优先次序",{"2":{"430":1}}],["也可以从中止点开始",{"2":{"429":1}}],["也可以是多功能的",{"2":{"397":1}}],["也可以是字结构的",{"2":{"251":1}}],["也可以编出对应间址周期的微程序和中断周期的微程序",{"2":{"374":1}}],["也可以采用多个存储器并行工作",{"2":{"289":1}}],["也可以采用并行进位",{"2":{"214":1}}],["也可以说是",{"2":{"282":1}}],["也可以传送一个字",{"2":{"274":1}}],["也可以用数据块擦除方式擦除",{"2":{"254":1}}],["也可以依照某种事先的约定",{"2":{"82":1}}],["也可以大于或小于机器字长",{"2":{"81":1}}],["也影响数值的表示范围",{"2":{"42":1,"43":1}}],["～be7¯～be0¯",{"2":{"276":1}}],["～a～z",{"2":{"50":2}}],["～0～9",{"2":{"50":1}}],["～−128～127",{"2":{"36":1}}],["～−127～127",{"2":{"36":1}}],["～−1～",{"2":{"35":1}}],["～−2n～",{"2":{"36":1}}],["～−",{"2":{"35":1,"36":1}}],["～",{"2":{"35":5,"36":1,"61":1,"62":1,"63":1,"64":2,"67":4,"71":3,"75":3,"77":1,"89":1,"147":3,"225":1,"247":2,"251":2,"265":3,"273":1,"274":1,"275":1,"279":1,"280":1,"281":1,"349":1,"351":1,"402":2,"403":2}}],["值有所减少",{"2":{"403":1}}],["值要比",{"2":{"403":1}}],["值的变化而变化",{"2":{"102":1}}],["值",{"2":{"32":1,"42":1}}],["或几条",{"2":{"407":1}}],["或几位",{"2":{"271":1}}],["或多路转移",{"2":{"375":1}}],["或由下一项操作的",{"2":{"354":1}}],["或操作数不能连续存放",{"2":{"290":1}}],["或组",{"2":{"263":1,"264":1}}],["或经反相器",{"2":{"263":1}}],["或ce",{"2":{"255":1}}],["或非",{"2":{"254":1}}],["或改为",{"2":{"254":1}}],["或制成",{"2":{"254":1}}],["或称为协处理器",{"2":{"192":1}}],["或部分余数",{"2":{"176":2,"180":3}}],["或门",{"2":{"144":1}}],["或者根据微指令所规定的测试结果直接决定后继微地址的全部或部分值",{"2":{"381":1}}],["或者",{"2":{"93":1}}],["或奇数位错误",{"2":{"74":1}}],["或",{"2":{"31":1,"56":1,"74":1,"106":1,"108":1,"121":3,"137":1,"172":1,"187":1,"202":1,"212":1,"223":1,"246":1,"257":3,"258":2,"274":1,"276":1,"281":1,"288":4,"354":1,"416":1,"438":1}}],["纯小数",{"2":{"31":1}}],["纯小数的模为",{"2":{"26":1}}],["纯整数",{"2":{"31":1}}],["能满足现在和将来一定时间内出现的低速设备和高速设备的需求",{"2":{"437":1}}],["能尽量缩短微指令字长",{"2":{"367":1}}],["能随时保持数据的正确性",{"2":{"308":1}}],["能否可靠工作的一个关键问题",{"2":{"299":1}}],["能与当前的",{"2":{"281":1}}],["能够支持多种硬件的工作",{"2":{"437":1}}],["能够共享一个时钟周期",{"2":{"281":1}}],["能够只擦除被选中的那个存储单元的内容",{"2":{"254":1}}],["能够提高处理器对这些方面处理的能力",{"2":{"133":1}}],["能执行",{"2":{"213":1}}],["能表示",{"2":{"61":1}}],["能多表示一个最负的数",{"2":{"31":1}}],["能使",{"2":{"9":1}}],["全互锁",{"2":{"435":1}}],["全相联映像方式比较灵活",{"2":{"301":1}}],["全相联映像就是让主存中任何一个块均可以映像装入到",{"2":{"301":1}}],["全相联映像",{"0":{"301":1},"2":{"301":1}}],["全部的空间",{"2":{"265":1}}],["全译码法要求除去芯片内寻址的",{"2":{"264":1}}],["全译码法将除片内寻址外的全部高位地址线都作为地址译码器的输入",{"2":{"264":1}}],["全译码法",{"0":{"264":1}}],["全译码法和部分译码法",{"2":{"262":1}}],["全加器的逻辑表达式",{"2":{"142":1}}],["全加器真值表",{"2":{"142":1}}],["全加器",{"0":{"142":1},"2":{"142":1}}],["全零",{"2":{"120":1}}],["全",{"2":{"31":1}}],["全面衡量一台计算机的性能",{"2":{"19":1}}],["反之称为不够减",{"2":{"180":1}}],["反之称为输出",{"2":{"128":1}}],["反之",{"2":{"156":1,"181":1,"242":1,"321":1}}],["反之亦然",{"2":{"152":1}}],["反",{"2":{"29":2}}],["反=11111",{"2":{"29":1}}],["反=1",{"2":{"29":1}}],["反=00000",{"2":{"29":1}}],["反=0",{"2":{"29":1}}],["反x2=−0",{"2":{"29":1}}],["反x1=0",{"2":{"29":1}}],["反码表示的正",{"2":{"31":1}}],["反码表示法与补码表示法有许多类似之处",{"2":{"29":1}}],["反码表示法",{"0":{"29":1}}],["反码",{"2":{"23":1,"32":1}}],["98",{"2":{"329":1}}],["92",{"2":{"258":1}}],["96",{"2":{"225":1}}],["94",{"2":{"54":4}}],["9",{"2":{"29":1,"61":1,"63":3,"64":1,"67":2,"75":2,"105":2,"139":1,"196":1,"257":1,"264":1,"270":5,"335":1,"341":1,"437":1,"439":1}}],["90",{"2":{"3":1,"54":2}}],["保护和共享都比较麻烦",{"2":{"312":1}}],["保留部分的",{"2":{"164":1}}],["保留在累加寄存器中",{"2":{"18":2}}],["保存返回地址的方法有多种",{"2":{"125":1}}],["保存着多条指令连续操作的累计结果",{"2":{"86":1}}],["保持不变",{"2":{"28":1}}],["补充电荷",{"2":{"246":1}}],["补异号",{"2":{"181":1}}],["补同号",{"2":{"181":2}}],["补×ys",{"2":{"171":1}}],["补×",{"2":{"171":1}}],["补按原码规则运算",{"2":{"171":1}}],["补和除数",{"2":{"181":1}}],["补和",{"2":{"171":1,"181":2}}],["补入",{"2":{"161":1,"162":1}}],["补所表示的真值变为负数",{"2":{"152":1}}],["补表示的真值如果是正数",{"2":{"152":1}}],["补变补",{"2":{"152":1}}],["补的通式如下",{"2":{"183":1}}],["补的过程称为对",{"2":{"152":1}}],["补的机器负数",{"2":{"152":1}}],["补的方法是",{"2":{"152":1}}],["补的方法",{"2":{"28":1}}],["补被称为",{"2":{"152":1}}],["补连同符号位一起求反",{"2":{"152":1}}],["补求",{"2":{"152":2}}],["补从补码减法公式可以看出",{"2":{"152":1}}],["补+",{"2":{"151":1,"152":5,"183":1}}],["补",{"2":{"28":1,"40":2,"151":1,"152":6,"157":3,"171":1,"183":1,"187":2}}],["补原",{"2":{"28":1}}],["补补变补",{"2":{"152":1}}],["补补补补",{"2":{"152":1}}],["补补补",{"2":{"151":1,"171":1}}],["补补",{"2":{"27":1}}],["补=2",{"2":{"183":1}}],["补=ss",{"2":{"157":1}}],["补=ys",{"2":{"157":1}}],["补=xs",{"2":{"157":1}}],["补=",{"2":{"27":1,"28":1,"151":1,"152":8,"171":1}}],["补=11",{"2":{"184":1}}],["补=111",{"2":{"173":2}}],["补=10",{"2":{"187":1}}],["补=10100011",{"2":{"40":1}}],["补=10010",{"2":{"29":1}}],["补=10011",{"2":{"27":1}}],["补=1",{"2":{"27":1,"28":1,"152":2,"173":1}}],["补=00",{"2":{"184":2}}],["补=000",{"2":{"173":2}}],["补=00000",{"2":{"27":1}}],["补=01",{"2":{"187":1}}],["补=01011101",{"2":{"40":1}}],["补=01101",{"2":{"27":1,"29":1}}],["补=0",{"2":{"27":1,"152":4}}],["补x2=−1101",{"2":{"27":1,"29":1}}],["补x2=−0",{"2":{"27":1}}],["补x1=1101",{"2":{"27":1,"29":1}}],["补x1=0",{"2":{"27":1}}],["补码除法运算的商也是用补码表示的",{"2":{"181":1}}],["补码除法运算",{"0":{"179":1},"1":{"180":1,"181":1,"182":1,"183":1,"184":1}}],["补码两位乘法示例",{"2":{"173":1}}],["补码两位乘法操作",{"2":{"173":1}}],["补码两位乘法",{"0":{"173":1}}],["补码乘法的统一表达式",{"2":{"171":1}}],["补码乘法运算方法",{"2":{"139":1}}],["补码一位乘法",{"0":{"170":1},"1":{"171":1,"172":1}}],["补码的上商规则可归结为",{"2":{"181":1}}],["补码的移位规则",{"0":{"162":1}}],["补码的溢出判断与检测方法",{"0":{"155":1},"1":{"156":1,"157":1}}],["补码的符号位表示方法与原码相同",{"2":{"27":1}}],["补码减法示例",{"2":{"153":1}}],["补码减法",{"0":{"152":1}}],["补码加法示例",{"2":{"153":1}}],["补码加法",{"0":{"151":1}}],["补码加减交替除法流程图",{"2":{"184":2}}],["补码加减交替除法示例",{"2":{"184":1}}],["补码加减交替除法规则",{"2":{"184":1}}],["补码加减交替除法运算方法",{"2":{"139":1}}],["补码加减运算的逻辑电路",{"2":{"158":1}}],["补码加减运算规则",{"0":{"153":1}}],["补码加减运算",{"0":{"150":1},"1":{"151":1,"152":1,"153":1,"154":1}}],["补码移位运算和常见的舍入操作方法",{"2":{"139":1}}],["补码和真值之间的关系",{"2":{"40":1}}],["补码和反码的符号位可作为数值位的一部分看待",{"2":{"31":1}}],["补码和反码",{"2":{"21":1,"148":1}}],["补码定点加减运算的实现",{"0":{"158":1}}],["补码定点整数的表示范围",{"2":{"36":1}}],["补码定点整数表示范围",{"2":{"35":1,"36":1}}],["补码定点小数表示范围",{"2":{"35":1}}],["补码",{"2":{"32":1}}],["补码表示",{"0":{"27":1}}],["补码表示法",{"0":{"25":1},"1":{"26":1,"27":1,"28":1}}],["补码等不同的表示形式",{"2":{"23":1}}],["−",{"0":{"227":1}}],["−3校正",{"2":{"200":1}}],["−x",{"2":{"171":1}}],["−y=2ri+2y−y=2ri+y",{"2":{"177":1}}],["−y=2",{"2":{"177":1}}],["−y",{"2":{"152":3}}],["−l→sp",{"2":{"111":1}}],["−d",{"2":{"106":1}}],["−2",{"2":{"102":1,"188":1}}],["−2=10",{"2":{"26":1}}],["−1→sp",{"2":{"111":1}}],["−1",{"2":{"102":1}}],["−1∼127128",{"2":{"35":1}}],["−127128∼127128",{"2":{"35":1}}],["−0",{"2":{"24":1,"27":1,"29":1,"40":1}}],["等多种规格",{"2":{"437":1}}],["等微处理器兼容",{"2":{"275":1}}],["等待所有的指令都执行完后再调度下一个指令束",{"2":{"410":1}}],["等待存储器工作完成信号",{"2":{"268":2}}],["等待时间常占",{"2":{"3":1}}],["等效访问时间",{"2":{"225":1}}],["等",{"2":{"112":1,"321":1,"324":1,"417":1,"418":1}}],["等等",{"2":{"93":1}}],["等于分针正着旋转",{"2":{"26":1}}],["圈",{"2":{"26":2}}],["分布仲裁方式不需要中央仲裁器",{"2":{"431":1}}],["分布仲裁方式",{"0":{"431":1}}],["分时是指同一时刻总线上只能传送一个部件发送的信息",{"2":{"413":1}}],["分散节拍法",{"2":{"349":1}}],["分散刷新是指把刷新操作分散到每个存取周期内进行",{"2":{"247":1}}],["分散刷新方式没有死区",{"2":{"247":1}}],["分散刷新方式",{"2":{"247":1}}],["分析",{"2":{"393":2,"394":3}}],["分析取数阶段",{"0":{"357":1}}],["分析取数到执行完该指令所需的全部时间",{"2":{"348":1}}],["分析两级先行进位加法器的设计方法",{"2":{"147":1}}],["分开缓存则将指令和数据分开放在不同的",{"2":{"309":1}}],["分成大小相等的组",{"2":{"303":1}}],["分两次从相同的引脚送入",{"2":{"250":1}}],["分组并行进位方式",{"0":{"147":1}}],["分为进栈",{"2":{"117":1}}],["分别由四个功能部件来完成",{"2":{"396":1}}],["分别直接与地址总线和数据总线相连",{"2":{"384":1}}],["分别接至各个存储芯片的片选端",{"2":{"263":1}}],["分别求",{"2":{"225":1}}],["分别设置了阶码",{"2":{"217":1}}],["分别对应",{"2":{"70":1}}],["分别存放在主存的",{"2":{"18":1}}],["分针倒着旋转",{"2":{"26":1}}],["点与",{"2":{"242":2}}],["点低电平",{"2":{"242":2,"243":2}}],["点高电平",{"2":{"242":2,"243":2}}],["点",{"2":{"26":2}}],["则完全不存在这个问题",{"2":{"438":1}}],["则完成",{"2":{"361":1}}],["则发起通信的部件驱动总线",{"2":{"415":1}}],["则重叠的流程是非常流畅的",{"2":{"394":1}}],["则处理机速度还可以进一步提高",{"2":{"393":1}}],["则微地址将产生两个分支",{"2":{"381":1}}],["则微指令字的操作控制字段就要有",{"2":{"368":1}}],["则最多可产生四个分支",{"2":{"381":1}}],["则最短编码法应满足下列关系式",{"2":{"369":1}}],["则最低一位数字",{"2":{"67":1}}],["则表示这个微命令无效",{"2":{"368":1}}],["则表示读出",{"2":{"242":1}}],["则主存都将无法跟上",{"2":{"326":1}}],["则由替换算法从主存中将暂不运行的一块调回辅存",{"2":{"311":1}}],["则把包含这个字的一页或一个程序段调入主存后再由",{"2":{"311":1}}],["则通过地址变换",{"2":{"311":1}}],["则产生块冲突",{"2":{"302":1}}],["则须根据某种替换算法",{"2":{"298":1}}],["则仍需访问主存",{"2":{"298":1}}],["则该单元邻近的单元也可能很快被访问",{"2":{"295":1}}],["则该单元可能很快会被再次访问",{"2":{"295":1}}],["则同时访问",{"2":{"290":1}}],["则为",{"2":{"288":1}}],["则匹配关系比较简单",{"2":{"273":1}}],["则实际数据被传给",{"2":{"271":1}}],["则作为",{"2":{"252":1}}],["则系统的存取周期应为",{"2":{"247":1}}],["则共需",{"2":{"247":1}}],["则读出",{"2":{"242":1}}],["则加",{"2":{"197":1}}],["则减",{"2":{"197":1}}],["则+6",{"2":{"196":1}}],["则做机器零处理",{"2":{"190":1}}],["则可以延长一或两个节拍",{"2":{"349":1}}],["则可为每个用户作业建立一个页表",{"2":{"312":1}}],["则可提升为",{"2":{"288":1}}],["则可记为",{"2":{"232":1}}],["则可将总线上的同一数据同时送入几个相关的寄存器中",{"2":{"209":1}}],["则可进行尾数除法",{"2":{"191":1}}],["则可进行尾数乘法",{"2":{"190":1}}],["则可取出所要检查的位来",{"2":{"121":1}}],["则相应的尾数右移",{"2":{"187":1}}],["则相对寻址的寻址范围为",{"2":{"102":1}}],["则商为负数",{"2":{"181":1}}],["则商为正数",{"2":{"181":1}}],["则第",{"2":{"177":1}}],["则上商",{"2":{"176":2}}],["则在保留的",{"2":{"164":1}}],["则舍去整个",{"2":{"164":1}}],["则必然会涉及到移位操作",{"2":{"159":1}}],["则需要安排两个总线周期才能实现",{"2":{"274":1}}],["则需要",{"2":{"257":1}}],["则需要左规一次",{"2":{"190":1}}],["则需要访问",{"2":{"112":1}}],["则需给出x→f",{"2":{"158":1}}],["则结果出错",{"2":{"156":1}}],["则将被减数与减数的机器负数相加",{"2":{"153":1}}],["则将减数先变一次补",{"2":{"149":1}}],["则变补后",{"2":{"152":1}}],["则应再变一次补",{"2":{"149":1}}],["则两数直接相加",{"2":{"149":1,"153":1}}],["则采用堆栈来保存返回地址",{"2":{"125":1}}],["则数值",{"2":{"122":2}}],["则数的表示范围为",{"2":{"23":1}}],["则只需要访问一次主存",{"2":{"112":1}}],["则只需在指令中指明两个存储区的首地址",{"2":{"100":1}}],["则地址码与操",{"2":{"89":1}}],["则有如下关系式",{"2":{"88":1}}],["则有",{"2":{"35":2,"36":2,"72":1,"225":1,"233":1,"276":1}}],["则",{"2":{"32":1,"75":4,"152":1,"177":2,"187":2,"191":1,"203":1,"204":1,"205":1,"206":1,"243":2,"271":1,"290":1,"417":1}}],["则机器数的位数应补够相应的位",{"2":{"32":1}}],["则称非破坏性读出",{"2":{"224":1}}],["则称破坏性读出",{"2":{"224":1}}],["则称",{"2":{"26":1}}],["同",{"2":{"438":1}}],["同步方式的效率较低",{"2":{"434":1}}],["同步方式中的时钟频率必须能适应在总线上最长的延迟和最慢的接口的需要",{"2":{"434":1}}],["同步定时方式是指系统采用一个统一的时钟信号来协调发送和接收双方的传送定时关系",{"2":{"434":1}}],["同步定时方式",{"0":{"434":1}}],["同步控制方式应以最复杂指令的操作时间作为统一的时间间隔标准",{"2":{"353":1}}],["同步控制方式即固定时序控制方式",{"2":{"353":1}}],["同步控制方式",{"0":{"353":1}}],["同步",{"2":{"316":1}}],["同步运行",{"2":{"281":1}}],["同步通信以及磁表面存储器中广泛使用循环冗余校验码",{"2":{"78":1}}],["同一时刻争夺同一资源而形成的冲突称为结构相关",{"2":{"398":1}}],["同一行中的各位",{"2":{"251":1}}],["同一数值的移码和补码除最高位相反外",{"2":{"40":1}}],["同号为正",{"2":{"168":2}}],["同号",{"2":{"156":1}}],["同样至少需要访问",{"2":{"85":1}}],["同时现在绝对多数主流的计算机并没有配置",{"2":{"438":1}}],["同时在系统中的定位不同",{"2":{"437":1}}],["同时因为",{"2":{"403":1}}],["同时对多条指令进行解释执行",{"2":{"396":1}}],["同时对于执行进程则采用一套保护环的安全机制",{"2":{"3":1}}],["同时微指令和机器指令的差别很大",{"2":{"382":1}}],["同时mdrout和yin有效",{"2":{"360":1}}],["同时",{"2":{"312":1,"360":1,"361":1,"434":1}}],["同时访问多个存储模块能一次提供多个数据或多条指令",{"2":{"291":1}}],["同时访问",{"2":{"291":1}}],["同时读写这个偶地址单元和随后的奇地址单元",{"2":{"274":1}}],["同时也反映了其发热的程度",{"2":{"235":1}}],["同时也能执行像",{"2":{"212":1}}],["同时启动下一个",{"2":{"280":1}}],["同时启动",{"2":{"225":1}}],["同时送至两个存储体",{"2":{"274":1}}],["同时送到",{"2":{"210":1}}],["同时送入奇偶校验电路检测",{"2":{"75":1}}],["同时打开门",{"2":{"158":1}}],["同时进位",{"2":{"146":1}}],["同时后缀表达式也更适合计算机进行解析和计算",{"2":{"112":1}}],["同理8−2=8+10",{"2":{"26":1}}],["同余",{"2":{"26":2}}],["同余是指两整数",{"2":{"26":1}}],["由微指令的顺序控制字段产生转移微地址",{"2":{"380":1}}],["由机器指令的操作码转换成初始微地址的方式主要有",{"2":{"375":1}}],["由机器指令的操作码字段指出各个微程序的入口地址",{"2":{"375":1}}],["由机器指令的操作码字段通过微地址形成部件产生该机器指令所对应的微程序的入口地址",{"2":{"373":1}}],["由控制单元",{"2":{"356":1}}],["由前一项操作已经完成的",{"2":{"354":1}}],["由运算器和控制器两大部分组成",{"2":{"322":1}}],["由辅助硬件找出虚地址和实地址之间的对应关系",{"2":{"311":1}}],["由片内存储容量2n决定",{"2":{"262":1}}],["由读写电路对各位实施读出或写入操作",{"2":{"251":1}}],["由寄存器的同步打入脉冲",{"2":{"209":1}}],["由从低位至高位采用行波式串行进位的",{"2":{"201":1}}],["由",{"2":{"147":1,"152":1,"172":1,"288":1,"293":1}}],["由快到慢",{"2":{"104":1}}],["由程序计数器",{"2":{"102":1}}],["由若干位有效信息",{"2":{"74":1}}],["由于按位串行传输数据对数据线传输特性的要求不高",{"2":{"421":1}}],["由于流水线上各部件并行工作",{"2":{"396":1}}],["由于垂直型微程序设计是面向算法的描述",{"2":{"382":1}}],["由于水平型微程序设计是面对微处理器内部逻辑控制的描述",{"2":{"382":1}}],["由于任何一条机器指令的取指令操作都是相同的",{"2":{"374":1}}],["由于这种控制方式没有统一的时钟",{"2":{"354":1}}],["由于这样给出的操作数地址是不能修改的",{"2":{"97":1}}],["由于不同的指令",{"2":{"353":1}}],["由于不同系统平台的设计不一定一致",{"2":{"58":1}}],["由于各条指令功能不同",{"2":{"357":1}}],["由于各机器周期长度不同",{"2":{"349":1}}],["由于各种指令的操作功能不同",{"2":{"348":1}}],["由于计算机高速地进行工作",{"2":{"346":1}}],["由于计算机的性能",{"2":{"132":1}}],["由于正常情况下",{"2":{"326":1}}],["由于主存和",{"2":{"321":1}}],["由于段的分界与程序的自然分界相对应",{"2":{"313":1}}],["由于段的大小可变",{"2":{"313":1}}],["由于是在规定的时间段内进行",{"2":{"434":1}}],["由于是全新的设计",{"2":{"288":1}}],["由于是用紫外线灯进行擦除",{"2":{"254":1}}],["由于采用双沿传输",{"2":{"288":1}}],["由于采用了地址复用技术",{"2":{"250":1}}],["由于寻址",{"2":{"265":1}}],["由于存储芯片的容量有限的",{"2":{"260":1}}],["由于它增加了一级控制存储器",{"2":{"344":1}}],["由于它们的写入都是不可逆的",{"2":{"254":1}}],["由于它的容量大",{"2":{"223":1}}],["由于使用动态元件",{"2":{"252":1}}],["由于刷新过程就是",{"2":{"247":1}}],["由于虚拟存储系统需要通过操作系统来调度",{"2":{"227":1}}],["由于",{"2":{"190":1,"226":1,"246":1,"250":1,"252":1,"275":1,"281":1,"296":1,"299":1,"328":1,"365":1,"403":1}}],["由于结果的尾数是非规格化的数",{"2":{"188":1}}],["由于加减运算交替地进行",{"2":{"177":1}}],["由于部分余数的正",{"2":{"176":1}}],["由于符号位参与运算",{"2":{"172":1}}],["由于符号位要参加运算",{"2":{"172":1}}],["由于每求一次部分积要右移一位",{"2":{"172":1}}],["由于受到硬件的限制",{"2":{"164":1}}],["由于页面地址全等于",{"2":{"103":1}}],["由于指令中给出的位移量可正",{"2":{"102":1}}],["由于其位移量不变",{"2":{"102":1}}],["由于寄存器的数量较少",{"2":{"96":1}}],["由于只有逻辑",{"2":{"93":1}}],["由于可以取任意的",{"2":{"61":1}}],["由原",{"2":{"28":1}}],["由真值",{"0":{"28":1}}],["由此可见",{"2":{"26":1}}],["由门",{"2":{"15":1}}],["即工业标准体系结构",{"2":{"437":1}}],["即所谓事实标准",{"2":{"436":1}}],["即总线控制逻辑分散在连接于总线上的各个部件或设备中",{"2":{"431":1}}],["即为循环优先级",{"2":{"429":1}}],["即按照一定的优先次序来决定哪个部件首先使用总线",{"2":{"426":1}}],["即具有",{"2":{"416":1}}],["即接收总线上的数据",{"2":{"415":1}}],["即设置一个数量比较大的寄存器堆",{"2":{"405":1}}],["即执行完一条指令后",{"2":{"392":1}}],["即控制字",{"2":{"366":1}}],["即用程序设计的思想方法来组织操作控制逻辑",{"2":{"363":1}}],["即用两个操作数的绝对值相乘",{"2":{"168":1}}],["即实现",{"2":{"360":1}}],["即微操作序列",{"2":{"359":1}}],["即机器周期",{"2":{"349":1}}],["即有",{"2":{"303":1}}],["即互相错开一个存储体访问周期的",{"2":{"291":1}}],["即从",{"2":{"286":1}}],["即从偶地址开始的字",{"2":{"274":1}}],["即是从奇地址开始的字",{"2":{"274":1}}],["即每秒传输的字节数",{"2":{"425":1}}],["即每个存储单元中共存储",{"2":{"270":1}}],["即每隔",{"2":{"247":1}}],["即进行",{"2":{"281":1}}],["即进行片选",{"2":{"262":1}}],["即进位信号是逐级形成的",{"2":{"144":1}}],["即整个存储器中的所有芯片同时被刷新",{"2":{"248":1}}],["即刷新控制电路在芯片内部",{"2":{"248":1}}],["即使许多记忆单元长期未被访问",{"2":{"246":1}}],["即使在找到操作数有效地址后",{"2":{"98":1}}],["即一个存取周期最多能够从主存读或写",{"2":{"236":1}}],["即一种非常长的指令组合",{"2":{"136":1}}],["即连续两次访问存储器操作之间所需要的最短时间",{"2":{"233":1}}],["即字地址等于最低有效字节地址",{"2":{"230":1}}],["即字地址等于最高有效字节地址",{"2":{"230":1}}],["即不论磁芯原存的内容为",{"2":{"223":1}}],["即不论多余部分",{"2":{"164":1}}],["即存取时间相同",{"2":{"222":1}}],["即算术逻辑单元",{"2":{"212":1}}],["即+0011",{"2":{"197":1}}],["即+1101",{"2":{"197":1}}],["即无条件的丢掉正常尾数最低位之后的全部数值",{"2":{"187":1}}],["即把补码两位乘理解为将",{"2":{"173":1}}],["即加上",{"2":{"172":1}}],["即加",{"2":{"172":1}}],["即得到正确的结果",{"2":{"149":1}}],["即将源操作数与目的操作数",{"2":{"118":1}}],["即数据从源地址传送到目的地址",{"2":{"116":1}}],["即栈顶单元地址",{"2":{"111":1}}],["即可对它们进行综合分析",{"2":{"390":1}}],["即可由计算机自动地完成取指令和执行指令的任务",{"2":{"318":1}}],["即可以在输出一个数据的过程中准备下一个数据的输出",{"2":{"280":1}}],["即可以在",{"2":{"247":1}}],["即可将一个寄存器的内容推移到相邻的另一个寄存器中去",{"2":{"110":1}}],["即可实现程序的转移",{"2":{"321":1}}],["即可实现",{"2":{"100":1}}],["即ea=eb",{"2":{"187":1}}],["即ea=",{"2":{"100":1,"101":1,"102":1}}],["即形式地址等于有效地址",{"2":{"97":2}}],["即编址单位",{"2":{"93":1}}],["即两个码字之间最少仅有一个二进制位不同",{"2":{"72":1}}],["即第一个字节的高半字节为",{"2":{"68":1}}],["即首尾两个数的",{"2":{"65":1}}],["即在一个总线周期中可以传输存储地址连续的多个数据",{"2":{"425":1}}],["即在一个存取周期内可以并行读出多个字",{"2":{"290":1}}],["即在需要更新时",{"2":{"306":1}}],["即在",{"2":{"64":1,"251":1}}],["即某数的",{"2":{"63":1}}],["即同一个字符在这些方案中总是有相同的编码",{"2":{"57":1}}],["即位权为20",{"2":{"44":1}}],["即这一位",{"2":{"44":1}}],["即移移",{"2":{"40":1}}],["即当",{"2":{"39":1}}],["即规定尾数的最高数位必须是一个有效值",{"2":{"39":1}}],["即阶码为最大正数",{"2":{"38":1}}],["即阶码为绝对值最大的负数",{"2":{"38":1}}],["即阶码和尾数都为最大正数",{"2":{"38":1}}],["即",{"2":{"26":2,"55":1,"124":3,"151":1,"152":1,"168":1,"187":2,"188":2,"190":1,"191":2,"241":2,"268":1,"284":1,"328":2}}],["即模为",{"2":{"26":1}}],["即正数用",{"2":{"154":1}}],["即正",{"2":{"23":1}}],["再送到执行部件对控制对象进行自动调节",{"2":{"445":1}}],["再送至",{"2":{"384":1}}],["再送给",{"2":{"268":1}}],["再把这些微指令按时间先后排列起来构成微程序",{"2":{"363":1}}],["再与",{"2":{"360":1}}],["再从主存中取出另一操作数",{"2":{"320":1}}],["再从主存装入",{"2":{"299":1}}],["再从存放在主存中的页表中查找实页号",{"2":{"315":1}}],["再从辅存调入新的一块到主存",{"2":{"311":1}}],["再将数据传给",{"2":{"271":1}}],["再读出时",{"2":{"246":1}}],["再生",{"2":{"224":1,"233":1,"246":1}}],["再通过内部总线将",{"2":{"209":1}}],["再进一步细分",{"2":{"409":1}}],["再进一步由余数值确定出错的位置",{"2":{"78":1}}],["再进行加法运算",{"2":{"149":1}}],["再经过",{"2":{"147":2}}],["再由子程序将寄存器中的内容转移到另一个安全的地方",{"2":{"125":1}}],["再加上一个二进制位",{"2":{"74":1}}],["再加",{"2":{"26":1}}],["再利用控制台开关启动运行",{"2":{"3":1}}],["计量单位为瓦",{"2":{"334":1}}],["计数器的初始值还可以由程序来设置",{"2":{"429":1}}],["计数器定时查询方式",{"0":{"429":1},"2":{"429":1}}],["计数器",{"2":{"320":1}}],["计数值又变为",{"2":{"26":1}}],["计到",{"2":{"26":1}}],["计算它的国标码",{"2":{"54":1}}],["计算的精度就越高",{"2":{"19":1}}],["计算a+b−c=",{"2":{"18":1}}],["计算机执行一个程序所用的时间",{"2":{"403":1}}],["计算机在运行过程中",{"2":{"269":1}}],["计算机在解题过程中",{"2":{"202":1}}],["计算机在进行大量字节",{"2":{"76":1}}],["计算机在进行算术运算时",{"2":{"33":1}}],["计算机中最慢的操作是访问存储器的操作",{"2":{"405":1}}],["计算机中最基本的算术运算是加法运算",{"2":{"140":1}}],["计算机中常采用重叠方式",{"2":{"392":1}}],["计算机中的数值教据",{"0":{"22":1}}],["计算机都具有与",{"2":{"121":1}}],["计算机停止工作",{"2":{"18":1}}],["计算机系统内各功能部件",{"2":{"420":1}}],["计算机系统中微程序一级的结构和功能是透明的",{"2":{"366":1}}],["计算机系统的国产化替代",{"0":{"16":1}}],["计算机系统的多层次结构",{"0":{"15":1}}],["计算机系统",{"0":{"12":1},"1":{"13":1,"14":1,"15":1,"16":1}}],["计算机设计者观察到的计算机硬件系统",{"2":{"10":1}}],["计算机各大部件之间的连接",{"0":{"7":1},"1":{"8":1,"9":1}}],["计算机的基本工作过程就是取指令",{"2":{"358":1}}],["计算机的运算速度与许多因素有关",{"2":{"19":1}}],["计算机的主存容量越大",{"2":{"19":1}}],["计算机的主要性能指标",{"0":{"19":1}}],["计算机的主要部件",{"0":{"6":1}}],["计算机的控制器将控制指令逐条地执行",{"2":{"18":1}}],["计算机的工作过程",{"0":{"18":1}}],["计算机的工作过程和主要性能指标",{"0":{"17":1},"1":{"18":1,"19":1}}],["计算机的设计者更多地关心计算机的组成原理和实现方法",{"2":{"10":1}}],["计算机的组成框图",{"2":{"5":1}}],["计算机的硬件组成",{"0":{"5":1},"1":{"6":1,"7":1,"8":1,"9":1,"10":1}}],["计算机内部采用二进制来表示指令和数据",{"2":{"4":1}}],["计算机比较可靠",{"2":{"3":1}}],["计算机等待人工操作",{"2":{"3":1}}],["计算机",{"2":{"3":2,"4":1}}],["计算机组成原理是计算机类本科学生的核心课程之一",{"2":{"0":1}}],["模数",{"2":{"445":1}}],["模型",{"0":{"384":1},"1":{"385":1,"386":1,"387":1}}],["模型比较简单",{"2":{"383":1}}],["模m=12",{"2":{"26":1}}],["模",{"2":{"26":1,"291":1}}],["模和同余",{"0":{"26":1}}],["有着绝对的优势",{"2":{"438":1}}],["有三种情况",{"2":{"435":1}}],["有三个",{"2":{"89":1}}],["有许多是互斥的",{"2":{"368":1}}],["有一个且仅有一个触发器被置",{"2":{"348":1}}],["有一条公用的选择线",{"2":{"251":1}}],["有的可达上千个",{"2":{"402":1}}],["有的复杂",{"2":{"348":1}}],["有的简单",{"2":{"348":1}}],["有的还可以作为变址寄存器",{"2":{"320":1}}],["有可能会遇到",{"2":{"299":1}}],["有电荷",{"2":{"243":2}}],["有选择地同时获得两路输入数据",{"2":{"209":1}}],["有",{"2":{"177":1,"216":1,"251":1,"258":2,"282":2,"328":1,"437":1}}],["有时必须将采用给定位数表示的数转换成具有更多位数的某种表示形式",{"2":{"154":1}}],["有进位",{"2":{"149":1}}],["有些还具有一定的数据处理能力",{"2":{"444":1}}],["有些微操作的次序是不容改变的",{"2":{"389":1}}],["有些情况下除改变",{"2":{"321":1}}],["有些机器是程序计数器本身具有的",{"2":{"321":1}}],["有些机器还有十进制算术运算指令",{"2":{"120":1}}],["有些计算机中用一组专门的寄存器构成寄存器堆栈",{"2":{"110":1}}],["有算术表达式a×b+c÷d",{"2":{"112":1}}],["有前变址和后变址两种形式",{"2":{"107":1}}],["有效码率高达",{"2":{"329":1}}],["有效",{"2":{"296":1,"360":1,"361":2}}],["有效的提高了",{"2":{"136":1}}],["有效地址",{"2":{"107":1,"389":1}}],["有效地址ea=",{"2":{"107":1}}],["有效地址每种计算机的指令系统都有自己的一套数据寻址方式",{"2":{"95":1}}],["有效信息和检验位相拼接就构成了",{"2":{"78":1}}],["有效信息位和校验位",{"2":{"74":1}}],["有关中断的问题将在第",{"2":{"341":1}}],["有关的判别逻辑和控制电路等",{"2":{"209":1}}],["有关联的",{"2":{"93":1}}],["有关堆栈的概念将在稍后讨论",{"2":{"87":1}}],["有部分计算机系统采用位编址方式",{"2":{"92":1}}],["有两种结构",{"2":{"254":1}}],["有两种不同的表示形式",{"2":{"24":1}}],["有两浮点数为",{"2":{"188":1}}],["有两个字节的内容为",{"2":{"55":1}}],["有利于正确理解计算机系统的工作过程",{"2":{"15":1}}],["原始参数需要先用模数转换器将模拟量转换为数字量",{"2":{"445":1}}],["原来的块将无条件地被替换出去",{"2":{"302":1}}],["原存信息将被破坏",{"2":{"224":1}}],["原除掉符号位外的各位取反加",{"2":{"28":1}}],["原转换为补",{"2":{"28":1}}],["原码不恢复余数除法示例",{"2":{"177":1}}],["原码不恢复余数除法由下面的通式表示",{"2":{"177":1}}],["原码不恢复余数法是对恢复余数法的一种改进",{"2":{"177":1}}],["原码不恢复余数法",{"0":{"177":1}}],["原码加减交替除法的实现",{"0":{"178":1}}],["原码加减交替除法流程图",{"2":{"177":1}}],["原码加减交替法",{"0":{"177":1}}],["原码加减运算规则",{"2":{"149":1}}],["原码加减运算",{"0":{"149":1}}],["原码恢复余数法在计算机中一般很少采用",{"2":{"176":1}}],["原码比较法和恢复余数法",{"0":{"176":1}}],["原码除法运算",{"0":{"175":1},"1":{"176":1,"177":1,"178":1}}],["原码一位乘法运算的实现",{"0":{"169":1}}],["原码一位乘法流程图",{"2":{"168":1}}],["原码一位乘法的规则",{"2":{"168":1}}],["原码一位乘法是从手算演变而来的",{"2":{"168":1}}],["原码一位乘法算法",{"0":{"168":1}}],["原码一位乘法",{"0":{"167":1},"1":{"168":1,"169":1}}],["原码的移位规则",{"0":{"161":1}}],["原码定点整数表示范围",{"2":{"36":1}}],["原码定点整数的表示范围",{"2":{"36":1}}],["原码定点小数表示范围",{"2":{"35":2}}],["原码和补码的表示范围有一些差别",{"2":{"35":1}}],["原码和反码各有两种不同的表示形式",{"2":{"31":1}}],["原码",{"2":{"31":1,"32":1}}],["原码转换为补码",{"0":{"28":1}}],["原码表示法的优点是直观易懂",{"2":{"24":1}}],["原码表示法是一种最简单的机器数表示法",{"2":{"24":1}}],["原码表示法",{"0":{"24":1}}],["原",{"2":{"24":2,"28":2}}],["原=x",{"2":{"28":1}}],["原=10000",{"2":{"24":1}}],["原=11101",{"2":{"24":1}}],["原=1",{"2":{"24":1,"28":1,"152":1}}],["原=00000",{"2":{"24":1}}],["原=01101",{"2":{"24":1}}],["原=0",{"2":{"24":1,"152":1}}],["原x2=−1101",{"2":{"24":1}}],["原x2=−0",{"2":{"24":1}}],["原x1=1101",{"2":{"24":1}}],["原x1=0",{"2":{"24":1}}],["例",{"2":{"24":2,"27":2,"28":1,"29":2,"40":2,"54":1,"152":2,"173":1,"177":1,"184":1,"225":1}}],["例如这个例子里的",{"2":{"93":1}}],["例如",{"2":{"18":1,"22":1,"26":1,"32":1,"37":1,"51":1,"54":1,"55":1,"63":1,"72":1,"85":1,"89":1,"93":1,"100":1,"103":1,"112":1,"143":1,"209":1,"233":1,"290":1,"320":1,"359":1,"366":1,"367":1,"396":1,"417":1}}],["xt",{"2":{"437":4}}],["xxx",{"2":{"187":2}}],["xx",{"2":{"187":1}}],["x÷y=−",{"2":{"177":1}}],["x÷y",{"2":{"177":1,"184":1}}],["x×y",{"2":{"171":2,"173":1}}],["x+",{"2":{"152":1}}],["x+y",{"2":{"151":1,"152":1}}],["x−y",{"2":{"152":1}}],["x86",{"0":{"133":1},"2":{"133":1}}],["xor",{"2":{"121":1}}],["x=x0x1",{"2":{"203":1,"204":1,"205":1,"206":1}}],["x=0",{"2":{"173":1,"184":1}}],["x=",{"2":{"40":1,"152":1,"177":1}}],["x=1011101",{"2":{"40":1}}],["x4",{"2":{"32":1}}],["x3",{"2":{"32":1,"161":1,"162":1}}],["x",{"2":{"28":9,"35":5,"39":2,"40":7,"78":4,"112":1,"151":1,"152":2,"156":3,"157":1,"158":2,"171":2,"173":4,"181":2,"184":1,"187":20,"251":4,"279":2}}],["x2",{"2":{"24":2,"27":2,"29":2,"32":1,"161":3,"162":3}}],["x1",{"2":{"24":2,"27":2,"29":2,"32":1,"35":2,"161":2,"162":3}}],["x1x2",{"2":{"24":1,"27":1,"29":1,"35":1,"157":1}}],["xn−2",{"2":{"162":1}}],["xn−1",{"2":{"162":3}}],["xn=1",{"2":{"35":2}}],["xn",{"2":{"24":2,"27":2,"29":2,"35":4,"36":1,"157":1,"161":5,"162":3,"203":1,"204":1,"205":1,"206":1}}],["xs和ys为被乘数和乘数的符号",{"2":{"168":1}}],["xs=1",{"2":{"35":2}}],["xs=0",{"2":{"35":1}}],["xsx1x2",{"2":{"24":1,"27":1,"29":1,"36":1}}],["xs",{"2":{"24":3,"27":3,"29":3,"35":3}}],["真值",{"2":{"23":1,"24":1,"27":1,"29":1,"40":1}}],["然后给该部件送回批准信号",{"2":{"430":1}}],["然后为另一种功能设置初始条件后方可使用",{"2":{"397":1}}],["然后确定微指令格式",{"2":{"391":1}}],["然后根据指令的要求指挥全机的工作",{"2":{"336":1}}],["然后同",{"2":{"320":1}}],["然后从段表中取出该段的页表起始地址",{"2":{"314":1}}],["然后操作系统将当前运行所需要的部分调入主存",{"2":{"311":1}}],["然后才能有效的读写数据",{"2":{"280":1}}],["然后改正错误",{"2":{"271":1}}],["然后发出相应的读或写命令",{"2":{"268":1}}],["然后由驱动器提供驱动电流去驱动相应的读写电路",{"2":{"229":1}}],["然后讨论它们是如何构成一个存储系统的",{"2":{"219":1}}],["然后相加",{"2":{"209":1}}],["然后执行",{"2":{"121":3}}],["然后",{"2":{"111":1}}],["然后再输入计算机进行处理",{"2":{"445":1}}],["然后再取下一条指令",{"2":{"358":1}}],["然后再通过每个",{"2":{"288":1}}],["然后再把所有的",{"2":{"270":1}}],["然后再从选中的芯片中依地址码选择出相应的存储单元",{"2":{"262":1}}],["然后再左移一位",{"2":{"177":1}}],["然后再压人数据",{"2":{"111":1}}],["然后再将数据压入堆栈",{"2":{"111":1}}],["然后再与变址值进行运算",{"2":{"107":1}}],["然后再启动计算机工作",{"2":{"4":1}}],["然而这是以增加控制线数和硬件电路为代价的",{"2":{"430":1}}],["然而通常主存的速度落后于",{"2":{"278":1}}],["然而",{"2":{"23":1,"85":1,"92":1,"118":1}}],["若能在一个节拍内执行",{"2":{"389":1}}],["若有两位",{"2":{"381":1}}],["若微命令的总数为",{"2":{"368":1,"369":1}}],["若上次运算结果无进位",{"2":{"361":1}}],["若上次运算结果有进位",{"2":{"361":1}}],["若用计算机来解决某个问题",{"2":{"318":1}}],["若计算机采用多道程序工作方式",{"2":{"312":1}}],["若这个位置已有内容",{"2":{"302":1}}],["若此时",{"2":{"298":1}}],["若相等",{"2":{"296":1}}],["若遇到转移指令",{"2":{"290":1}}],["若是",{"2":{"288":1}}],["若是两个通路",{"2":{"288":1}}],["若是单通路",{"2":{"288":1}}],["若进行",{"2":{"280":1}}],["若传送的是",{"2":{"276":1}}],["若要传送一个",{"2":{"276":1}}],["若要存储",{"2":{"257":1}}],["若要组成一个",{"2":{"251":1}}],["若长时间不存取存储单元",{"2":{"247":1}}],["若原存",{"2":{"243":2}}],["若单位为字节每秒",{"2":{"233":1}}],["若改用字节数表示",{"2":{"232":1}}],["若其和有进位",{"2":{"197":1}}],["若其和没有进位",{"2":{"197":1}}],["若商上",{"2":{"183":2}}],["若不相等",{"2":{"296":1}}],["若不及时补充电荷的话",{"2":{"246":1}}],["若不够减",{"2":{"177":1}}],["若不考虑",{"2":{"144":1,"146":1,"147":1}}],["若够减",{"2":{"177":1}}],["若第",{"2":{"177":1}}],["若部分余数为负",{"2":{"176":1,"177":1}}],["若部分余数为正",{"2":{"176":1,"177":1}}],["若为",{"2":{"168":2}}],["若两个正数相加",{"2":{"156":1}}],["若两数相符合",{"2":{"121":1}}],["若做减法",{"2":{"149":1,"153":1}}],["若做加法",{"2":{"149":1,"153":1}}],["若采用绝对寻址方式",{"2":{"124":1}}],["若采用相对寻址方式",{"2":{"124":1}}],["若条件满足时才执行转移",{"2":{"124":1}}],["若指向下一个字",{"2":{"106":1}}],["若指向下一个字节",{"2":{"106":1}}],["若最小寻址单位为字",{"2":{"93":1}}],["若最小寻址单位为字节",{"2":{"93":1}}],["若各种指令的长度随指令功能而异",{"2":{"81":1}}],["若所有指令的长度都是相等的",{"2":{"81":1}}],["若余数不为",{"2":{"78":1}}],["若余数为",{"2":{"78":1}}],["若读出代码中的某一位上出现错误",{"2":{"75":1}}],["若读出代码无错",{"2":{"75":1}}],["若",{"2":{"75":2,"156":2,"176":2,"187":3,"190":1,"191":1,"201":1,"242":1}}],["若数串为负",{"2":{"67":1}}],["若数串为正",{"2":{"67":1}}],["若机器字长有",{"2":{"35":1,"36":2}}],["若机器数为补码表示",{"2":{"35":1}}],["若机器数为原码表示",{"2":{"35":1}}],["若真值为纯整数",{"2":{"27":1,"29":1}}],["若真值为纯小数",{"2":{"27":1,"29":1}}],["若字长为",{"2":{"23":1}}],["若当前作业因等待",{"2":{"3":1}}],["没有公用的时钟",{"2":{"435":1}}],["没有时间上的浪费",{"2":{"354":1}}],["没有充分利用所允许的最大刷新间隔",{"2":{"247":1}}],["没有一般计算机中必备的通用寄存器",{"2":{"112":1}}],["没有地址码字段",{"2":{"87":1}}],["没有符号位",{"2":{"23":1}}],["没有程序设计语言",{"2":{"3":1}}],["documention",{"2":{"455":1}}],["doubts",{"2":{"454":1}}],["double",{"2":{"70":1}}],["dv",{"2":{"438":2}}],["dmi3",{"2":{"329":1}}],["dmi2",{"2":{"329":1}}],["dmi",{"0":{"329":1},"2":{"329":5}}],["db",{"2":{"267":1,"356":1}}],["ddr5",{"0":{"283":1,"287":1},"1":{"284":1,"285":1,"286":1,"287":1},"2":{"287":2}}],["ddrsdram",{"2":{"282":3,"284":1,"287":1}}],["ddrdimm",{"2":{"258":1}}],["ddr41600",{"2":{"286":1}}],["ddr4sdram",{"0":{"286":1}}],["ddr4",{"0":{"283":1},"1":{"284":1,"285":1,"286":1,"287":1},"2":{"258":2,"286":1,"287":1}}],["ddr3sdram",{"0":{"285":1},"2":{"285":1}}],["ddr3",{"0":{"283":1},"1":{"284":1,"285":1,"286":1,"287":1},"2":{"258":2,"285":1,"286":2}}],["ddr2sdram",{"0":{"284":1},"2":{"284":1}}],["ddr2",{"0":{"283":1},"1":{"284":1,"285":1,"286":1,"287":1},"2":{"258":2,"284":1,"285":1}}],["ddr",{"0":{"282":1},"2":{"258":1,"277":1,"282":1}}],["directmedia",{"2":{"329":1}}],["dimm",{"2":{"258":7,"280":1,"281":1,"282":1}}],["dip",{"0":{"257":1},"2":{"257":2}}],["di",{"2":{"250":1,"255":1}}],["div",{"2":{"112":1}}],["dynamic",{"2":{"241":1}}],["dram",{"0":{"243":1,"244":1,"279":1,"280":1,"288":1},"2":{"241":1,"243":1,"246":2,"248":2,"250":3,"252":10,"277":3,"279":4,"280":2,"281":3,"285":1,"288":1,"293":1}}],["dam",{"2":{"222":2}}],["dev",{"2":{"451":1}}],["development",{"0":{"447":1,"451":1},"1":{"448":1,"449":1,"450":1,"451":1,"452":1},"2":{"451":1}}],["dependencies",{"0":{"450":1}}],["details",{"2":{"112":1}}],["decimal",{"2":{"22":1}}],["dsjustintime",{"2":{"112":1}}],["d为位移量",{"2":{"107":1}}],["d0",{"2":{"75":3}}],["d7",{"2":{"75":3}}],["dh",{"2":{"68":1}}],["d",{"2":{"22":2,"101":1,"102":1,"106":1,"112":1,"330":1}}],["helped",{"2":{"454":1}}],["hexadecimal",{"2":{"22":1}}],["have",{"2":{"454":3}}],["having",{"2":{"451":1}}],["his",{"2":{"453":1,"454":1}}],["ht",{"2":{"411":1}}],["https",{"2":{"93":1,"112":1,"449":1}}],["h=5000",{"2":{"225":1}}],["h=n1n1+n2不命中率",{"2":{"225":1}}],["h×ta1+",{"2":{"225":1}}],["hp",{"2":{"112":1}}],["h4",{"2":{"77":1}}],["h8",{"2":{"77":1}}],["h2",{"2":{"77":2}}],["h1",{"2":{"77":2}}],["h12",{"2":{"77":1}}],["h13",{"2":{"77":3}}],["h",{"2":{"22":1,"58":1,"103":1,"225":5}}],["与外界断开联系",{"2":{"416":1}}],["与外部",{"2":{"333":1}}],["与指令",{"2":{"386":1}}],["与指令本身处于同一页面中",{"2":{"103":1}}],["与上条指令的微操作序列完全相同",{"2":{"361":1}}],["与具体指令无关",{"2":{"360":1}}],["与快表相对应",{"2":{"315":1}}],["与页内地址拼接形成主存实地址",{"2":{"314":1}}],["与段内页号合成",{"2":{"314":1}}],["与高",{"2":{"274":1}}],["与主设备进行信息交换的对象称为从设备",{"2":{"417":1}}],["与主存交换数据的频率",{"2":{"326":1}}],["与主存间有多级缓存",{"2":{"309":1}}],["与主存间只有一级缓存",{"2":{"309":1}}],["与主存中的内容不一致的问题",{"2":{"299":1}}],["与主存无关",{"2":{"298":1}}],["与主存之间的速度匹配问题",{"2":{"290":1}}],["与主存的硬连接是两个部件之间联系的物理基础",{"2":{"268":1}}],["与主微处理器协同工作",{"2":{"217":1}}],["与非",{"2":{"254":1}}],["与存取周期密切相关的指标是主存的带宽",{"2":{"233":1}}],["与其所处的物理位置无关",{"2":{"222":1}}],["与除数异号时",{"2":{"180":1}}],["与除数同号时",{"2":{"180":1}}],["与乘法运算的处理思想相似",{"2":{"174":1}}],["与门",{"2":{"144":1}}],["与传统的中缀表达式相比",{"2":{"112":1}}],["与形式地址相拼接形成有效地址",{"2":{"103":1}}],["与程序本身所在的位置无关",{"2":{"97":1}}],["与读或写一次寄存器",{"2":{"92":1}}],["与",{"2":{"58":1,"71":1,"72":1,"121":4,"152":1,"202":1,"212":1,"252":1,"280":1,"394":2,"438":1}}],["与尾数的基数相同",{"2":{"37":1}}],["与数字",{"2":{"22":1}}],["与从主存",{"2":{"18":2}}],["因而不利于提高微程序的执行速度",{"2":{"380":1}}],["因而不直观",{"2":{"64":1}}],["因而提高了机器的效率",{"2":{"354":1}}],["因而应把一个机器周期分为若干个相等的时间段",{"2":{"349":1}}],["因而加快了系统速度",{"2":{"281":1}}],["因为查询的优先级是固定的",{"2":{"428":1}}],["因为每一类机器指令中操作码字段的位数和位置是固定的",{"2":{"377":1}}],["因为时钟周期既可以作为电位信号",{"2":{"350":1}}],["因为段的长度参差不齐",{"2":{"313":1}}],["因为允许加入内部",{"2":{"287":1}}],["因为所有芯片同时被刷新",{"2":{"248":1}}],["因为开始时已进行了尾数调整",{"2":{"191":1}}],["因为它不会主动提出要与谁交换信息的要求",{"2":{"418":1}}],["因为它用",{"2":{"164":1}}],["因为它已经是海明码的最高位了",{"2":{"77":1}}],["因为他们认为这是",{"2":{"137":1}}],["因为",{"2":{"121":1,"152":1,"191":1}}],["因为操作数是指令的一部分",{"2":{"96":1}}],["因为如果指令长度一定",{"2":{"89":1}}],["因为这个寄存器在连续运算时",{"2":{"86":1}}],["因为奇校验中不存在全",{"2":{"75":1}}],["因为当某一个合法码字中有一位或几位出错",{"2":{"72":1}}],["因为汉字处理系统要保证中西文的兼容",{"2":{"55":1}}],["因为字符",{"2":{"22":1}}],["因此在",{"2":{"405":1}}],["因此将取指令操作的微命令统一编成一个微程序",{"2":{"374":1}}],["因此当某字段的长度为三位时",{"2":{"370":1}}],["因此又称为隐式编码或多重定义编码方法",{"2":{"370":1}}],["因此又称为显式编码或单重定义编码方法",{"2":{"370":1}}],["因此得到了广泛的应用",{"2":{"370":1}}],["因此称为定长",{"2":{"349":1}}],["因此各种指令的指令周期不尽相同",{"2":{"348":1}}],["因此连接总线采用",{"2":{"329":1}}],["因此采用了",{"2":{"327":1}}],["因此往往直接称前端总线频率为外频",{"2":{"327":1}}],["因此前端总线的数据传输能力对计算机整体性能作用很大",{"2":{"327":1}}],["因此只需要用两位地址线来译码产生",{"2":{"265":1}}],["因此只有数据线",{"2":{"209":1}}],["因此系统的存取速度比较高",{"2":{"247":1}}],["因此对系统程序员是不透明的",{"2":{"227":1}}],["因此它对系统程序员和系统程序员都是透明的",{"2":{"226":1}}],["因此第一次减除数肯定是不够减的",{"2":{"177":1}}],["因此移位时不必考虑符号问题",{"2":{"122":1}}],["因此寻址迅速",{"2":{"103":1}}],["因此很多东西",{"2":{"93":1}}],["因此堆栈就成为提供操作数和保存运算结果的唯一场所",{"2":{"87":1,"112":1}}],["因此",{"2":{"65":1,"84":1,"134":1,"143":1,"176":1,"187":1,"212":1,"250":1,"288":1,"343":1,"348":1,"366":1,"369":1,"380":1,"403":1,"406":1,"434":1}}],["因此最多能表示出128×128=16384个汉字",{"2":{"53":1}}],["因此尾数实际上是24位",{"2":{"44":1}}],["因此这一级语言就是各种面向问题的应用语言",{"2":{"15":1}}],["因此功耗",{"2":{"3":1}}],["original",{"2":{"454":1}}],["or",{"2":{"453":1}}],["of",{"2":{"453":1,"454":2}}],["obvious",{"2":{"453":1}}],["only",{"2":{"453":1}}],["oe",{"2":{"250":1}}],["out",{"2":{"128":1,"359":1}}],["opens",{"2":{"451":1}}],["op",{"2":{"83":1,"84":1,"85":1,"86":1,"389":1}}],["o",{"0":{"128":1,"129":1},"2":{"22":2,"129":2,"229":2,"242":6,"243":5,"417":2,"420":1,"423":1,"434":1,"438":1}}],["octal",{"2":{"22":1}}],["本例中每",{"2":{"247":1}}],["本位和",{"2":{"142":1}}],["本章将介绍磁介质存储器的存储原理",{"2":{"439":1}}],["本章将讨论一般计算机的指令系统所涉及的基本问题",{"2":{"79":1}}],["本章介绍总线的有关概念",{"2":{"413":1}}],["本章着重讨论",{"2":{"316":1}}],["本章重点讨论主存储器的工作原理",{"2":{"218":1}}],["本章学习要求",{"2":{"139":1,"218":1,"316":1,"413":1,"439":1}}],["本章学习内容",{"0":{"139":1},"2":{"218":1,"316":1,"413":1,"439":1}}],["本章主要讨论数值数据在计算机中实现算术运算和逻辑运算的方法",{"2":{"138":1}}],["本章要求",{"2":{"79":1}}],["本来八进制数的英文单词的第一个字母应当是",{"2":{"22":1}}],["本课程成绩计算",{"2":{"0":1}}],["本课程的性质",{"2":{"0":1}}],["qpi",{"0":{"328":1},"2":{"328":6}}],["quaddate",{"2":{"327":1}}],["quot",{"2":{"68":2}}],["qdr",{"2":{"327":1}}],["qi=0",{"2":{"177":1}}],["qi=1",{"2":{"177":1}}],["qi",{"2":{"177":1,"183":1}}],["q",{"2":{"22":2,"164":4,"176":1,"303":1}}],["除主机以外",{"2":{"439":1}}],["除取数和存数指令",{"2":{"402":1}}],["除了要做大量的算术运算外",{"2":{"202":1}}],["除了用下标来表示不同的数制以外",{"2":{"22":1}}],["除四种运算",{"2":{"192":1}}],["除法步骤",{"0":{"191":1}}],["除法运算需要",{"2":{"177":1}}],["除法是乘法的逆运算",{"2":{"174":1}}],["除法器",{"2":{"159":1}}],["除法指令",{"2":{"131":1}}],["除运算",{"2":{"212":1}}],["除运算最终都可以归结为加法运算",{"2":{"140":1}}],["除运算的规则很简单",{"2":{"24":1}}],["除指令以及加",{"2":{"120":1}}],["除指令",{"2":{"120":1}}],["除位移量在指令一旦确定后就不能再修改以外",{"2":{"107":1}}],["除去通过寻找高速元件来提高访问速度外",{"2":{"289":1}}],["除去一级间接寻址外",{"2":{"98":1}}],["除去主机以外的硬件装置",{"2":{"5":1}}],["除",{"2":{"77":1}}],["除以同一正整数",{"2":{"26":1}}],["2+n",{"2":{"393":1}}],["2×n+1",{"2":{"393":1}}],["2c",{"2":{"302":1,"303":1}}],["2gb",{"2":{"288":1}}],["22nm",{"2":{"335":1}}],["22",{"2":{"280":1}}],["284",{"2":{"258":1}}],["2k×8",{"2":{"263":1,"264":1,"265":2}}],["2k",{"2":{"251":1}}],["2k−1≥n+k+1其中",{"2":{"77":1}}],["2ms",{"2":{"246":1,"247":4}}],["2≤|ma÷mb|",{"2":{"191":1}}],["2≤|ma×mb|＜1时",{"2":{"190":1}}],["2≤|m|＜1设尾数用双符号位补码表示",{"2":{"187":1}}],["2≤m",{"2":{"39":1}}],["2qi",{"2":{"183":1}}],["2ty",{"2":{"144":1,"146":1,"147":5}}],["2i",{"2":{"77":1}}],["2dh",{"2":{"67":1}}],["2bh",{"2":{"67":1}}],["21h",{"2":{"55":1}}],["266",{"2":{"288":1}}],["26",{"2":{"54":1}}],["25μm",{"2":{"335":1}}],["256k",{"2":{"257":2}}],["256k×1",{"2":{"257":2}}],["25×8=256",{"2":{"251":1}}],["25",{"2":{"54":2,"210":1}}],["255",{"2":{"23":1}}],["2312",{"2":{"57":1}}],["23",{"2":{"44":2}}],["240",{"2":{"258":1}}],["2421",{"0":{"63":1},"2":{"63":6}}],["24×24",{"2":{"56":1}}],["24",{"2":{"42":1}}],["27",{"2":{"40":1}}],["2nty",{"2":{"144":1}}],["2n",{"2":{"40":1,"190":2,"191":2}}],["2n−1",{"2":{"36":3}}],["2n+1−1",{"2":{"23":1}}],["2",{"0":{"449":1,"450":1},"2":{"22":1,"24":1,"26":3,"39":5,"44":3,"54":2,"58":1,"62":1,"63":2,"74":1,"79":1,"106":1,"111":1,"139":1,"152":1,"161":1,"173":5,"177":1,"184":1,"186":1,"190":1,"206":1,"209":1,"210":2,"216":1,"218":1,"225":3,"230":2,"243":3,"276":1,"280":3,"282":1,"288":2,"291":1,"316":1,"325":2,"327":1,"402":2,"413":1,"437":1,"439":1}}],["20−13",{"2":{"265":1}}],["200",{"2":{"225":1}}],["20",{"2":{"0":2,"3":1,"54":1,"93":1,"134":3,"264":1,"281":1,"328":1,"365":1,"403":1}}],["数模转换设备均是过程控制设备",{"2":{"445":1}}],["数码相机",{"2":{"438":1}}],["数组",{"2":{"295":1}}],["数相加",{"2":{"201":1}}],["数字化仪",{"2":{"442":1}}],["数字都要表示为一串二进制的字码例如",{"2":{"93":1}}],["数字和英文字母都是按顺序排列的",{"2":{"50":1}}],["数的加法",{"2":{"201":1}}],["数的一个字节仅包含一位十进制数",{"2":{"71":1}}],["数的运算",{"2":{"46":1}}],["数两种",{"2":{"71":1}}],["数和拼装的",{"2":{"71":1}}],["数又分成未拼装的",{"2":{"71":1}}],["数",{"2":{"71":2}}],["数在数轴上的分布",{"2":{"43":1}}],["数值的机器运算",{"0":{"138":1,"165":1,"193":1},"1":{"139":1,"140":1,"141":1,"142":1,"143":1,"144":1,"145":1,"146":1,"147":1,"148":1,"149":1,"150":1,"151":1,"152":1,"153":1,"154":1,"155":1,"156":1,"157":1,"158":1,"159":1,"160":1,"161":1,"162":1,"163":1,"164":1,"166":1,"167":1,"168":1,"169":1,"170":1,"171":1,"172":1,"173":1,"174":1,"175":1,"176":1,"177":1,"178":1,"179":1,"180":1,"181":1,"182":1,"183":1,"184":1,"185":1,"186":1,"187":1,"188":1,"189":1,"190":1,"191":1,"192":1,"194":1,"195":1,"196":1,"197":1,"198":1,"199":1,"200":1,"201":1,"202":1,"203":1,"204":1,"205":1,"206":1,"207":1,"208":1,"209":1,"210":1,"211":1,"212":1,"213":1,"214":1,"215":1,"216":1,"217":1}}],["数值的表示范围",{"2":{"46":1}}],["数值部分与真值形式相同",{"2":{"27":1,"29":1}}],["数值部分与真值相同",{"2":{"24":1}}],["数值数据的表示",{"0":{"21":1},"1":{"22":1,"23":1,"24":1,"25":1,"26":1,"27":1,"28":1,"29":1,"30":1,"31":1,"32":1}}],["数据各位到达接收端时的延迟可能不一致",{"2":{"421":1}}],["数据相关可分为",{"2":{"398":1}}],["数据相关",{"2":{"398":2}}],["数据包是",{"2":{"328":1}}],["数据传输速率",{"0":{"328":1,"329":1}}],["数据传送都是通过总线",{"2":{"413":1}}],["数据传送也可以是双方向的",{"2":{"118":1}}],["数据传送类指令",{"0":{"115":1},"1":{"116":1,"117":1,"118":1}}],["数据带宽总线频率数据位宽数据带宽=总线频率×数据位宽÷8",{"2":{"327":1}}],["数据流是根据指令流的操作而形成的",{"2":{"318":1}}],["数据流指的是根据指令操作要求依次存取数据的序列",{"2":{"318":1}}],["数据一般也是以向量",{"2":{"295":1}}],["数据预取",{"2":{"286":1}}],["数据读预取",{"2":{"284":1}}],["数据",{"2":{"268":1,"274":2,"360":1}}],["数据总线和地址总线互相独立",{"2":{"333":1}}],["数据总线宽度指明了芯片的信息传递能力",{"2":{"333":1}}],["数据总线宽度则决定了",{"2":{"333":1}}],["数据总线宽度",{"0":{"333":1}}],["数据总线",{"2":{"267":1}}],["数据总线一次所能并行传送信息的位数",{"2":{"19":1}}],["数据被写入存储器",{"2":{"252":1}}],["数据线的宽度指明了访问一次存储器或外设时能够交换的数据位数",{"2":{"425":1}}],["数据线的宽度有",{"2":{"258":1}}],["数据线的宽度只有",{"2":{"258":1}}],["数据线只有",{"2":{"250":1}}],["数据线有",{"2":{"250":1}}],["数据线",{"2":{"250":1,"251":1,"255":1}}],["数据线和若干控制线与外部连接",{"2":{"250":1}}],["数据在主存储器中的",{"2":{"236":1}}],["数据在主存中的存放",{"0":{"236":1},"1":{"237":1,"238":1,"239":1}}],["数据在主存中的存放方法",{"2":{"218":1}}],["数据接口与控制部件",{"2":{"217":1}}],["数据的各位同时运算",{"2":{"143":1}}],["数据的机器层次表示",{"0":{"20":1,"59":1},"1":{"21":1,"22":1,"23":1,"24":1,"25":1,"26":1,"27":1,"28":1,"29":1,"30":1,"31":1,"32":1,"33":1,"34":1,"35":1,"36":1,"37":1,"38":1,"39":1,"40":1,"41":1,"42":1,"43":1,"44":1,"45":1,"46":1,"47":1,"48":1,"49":1,"50":1,"51":1,"52":1,"53":1,"54":1,"55":1,"56":1,"57":1,"58":1,"60":1,"61":1,"62":1,"63":1,"64":1,"65":1,"66":1,"67":1,"68":1,"69":1,"70":1,"71":1,"72":1,"73":1,"74":1,"75":1,"76":1,"77":1,"78":1}}],["数据逐位串行送入加法器进行运算",{"2":{"143":1}}],["数据寄存器和命令与状态寄存器",{"2":{"129":1}}],["数据交换指令",{"0":{"118":1}}],["数据d压入堆栈",{"2":{"112":1}}],["数据c压入堆栈",{"2":{"112":1}}],["数据b压入堆栈",{"2":{"112":1}}],["数据a压入堆栈",{"2":{"112":1}}],["数据就包含在指令中",{"2":{"96":1}}],["数据寻址方式是根据指令中给出的地址码字段寻找真实操作数地址的方式",{"2":{"95":1}}],["数据寻址方式较多",{"2":{"94":1}}],["数据表示方法和运算方法等",{"2":{"138":1}}],["数据表示方法",{"2":{"80":1}}],["数据块",{"2":{"76":1}}],["数据校验码是指那些能够发现错误或能够自动纠正错误的数据编码",{"2":{"72":1}}],["数据校验码",{"0":{"72":1},"1":{"73":1,"74":1,"75":1,"76":1,"77":1,"78":1}}],["数据有无符号数和带符号数之分",{"2":{"21":1}}],["数据通路宽度",{"2":{"19":1}}],["和高阻状态",{"2":{"416":1}}],["和另一些微命令互斥",{"2":{"366":1}}],["和一级指令缓存",{"2":{"330":1}}],["和外界交换数据的最主要通道",{"2":{"327":1}}],["和主存储器",{"2":{"439":1}}],["和主存之间的数据传送通路",{"2":{"423":1}}],["和主存之间可以传送一个字节",{"2":{"274":1}}],["和主存进行信息交换",{"2":{"321":1}}],["和主存",{"2":{"308":1}}],["和主存都被分成若干个大小相等的块",{"2":{"296":1}}],["和模块的连接线路",{"2":{"288":1}}],["和最低位地址线",{"2":{"274":1}}],["和存储器数据寄存器",{"2":{"267":1}}],["和控制总线",{"2":{"267":1}}],["和电擦除",{"2":{"254":1}}],["和片选线两种",{"2":{"250":1}}],["和双字",{"2":{"236":1}}],["和双精度浮点数格式",{"2":{"70":1}}],["和读写电路包括读出放大器",{"2":{"229":1}}],["和读写电路组成",{"2":{"229":1}}],["和动态",{"2":{"218":1,"241":1}}],["和总线批准",{"2":{"430":1}}],["和总线",{"2":{"210":1}}],["和各寄存器都挂在上面",{"2":{"209":1}}],["和右斜一位送",{"2":{"163":1}}],["和寄存器",{"2":{"158":1}}],["和门",{"2":{"158":1}}],["和指令中给出的位移量之和",{"2":{"124":1}}],["和出栈",{"2":{"112":1,"117":1}}],["和逻辑",{"2":{"93":1}}],["和远指针",{"2":{"71":1}}],["和数值位一起参加运算",{"2":{"31":1}}],["和",{"0":{"135":1,"136":1,"283":1},"1":{"136":1,"137":1,"284":1,"285":1,"286":1,"287":1},"2":{"19":1,"26":1,"37":1,"55":2,"58":1,"70":1,"100":1,"133":1,"137":1,"142":1,"143":1,"168":1,"177":1,"187":4,"206":1,"216":2,"225":2,"240":1,"251":1,"254":1,"258":1,"267":1,"277":1,"280":2,"281":2,"325":2,"335":1,"349":1,"360":1,"361":3,"384":1,"393":2,"394":1,"398":1,"435":1,"437":1}}],["=27个地址",{"2":{"265":1}}],["=ta1",{"2":{"225":1}}],["=ta1+",{"2":{"225":1}}],["=f",{"2":{"225":1}}],["=cs⊕c1",{"2":{"157":1}}],["=0111",{"2":{"188":1}}],["=0",{"2":{"75":2,"200":1}}],["=16",{"2":{"250":1}}],["=10",{"2":{"250":1}}],["=1",{"2":{"75":2,"98":1,"188":1,"200":1}}],["=",{"2":{"19":1,"186":1,"189":2}}],["响应时间是指系统对请求作出响应的时间",{"2":{"19":1}}],["吞吐量是指系统在单位时间内处理请求的数量",{"2":{"19":1}}],["吞吐量和响应时间",{"2":{"19":1}}],["运算部件与尾数运算部件",{"2":{"217":1}}],["运算的结果信息",{"2":{"320":1}}],["运算的结果再隐含地压入堆栈",{"2":{"87":1,"112":1}}],["运算的最大误差为",{"2":{"184":1}}],["运算过程中",{"2":{"177":1}}],["运算时仍需要有",{"2":{"172":1}}],["运算结束后寄存器",{"2":{"168":1}}],["运算结果有可能需要舍去一定的尾数",{"2":{"164":1}}],["运算结果为正且大于所能表示的最大正数或运算结果为负且小于所能表示的最小负数",{"2":{"156":1}}],["运算结果仍用补码表示",{"2":{"153":1}}],["运算结果送x",{"2":{"112":1}}],["运算结果超出尾数的表示范围却并不一定溢出",{"2":{"46":1}}],["运算之后的变补称为后变补",{"2":{"149":1}}],["运算之后",{"2":{"149":1}}],["运算",{"2":{"131":1}}],["运算和",{"2":{"131":1}}],["运算类指令",{"0":{"119":1},"1":{"120":1,"121":1,"122":1}}],["运算中的精度损失",{"2":{"43":1}}],["运算速度",{"2":{"19":1,"43":1}}],["运算器中至少要有一个累加寄存器",{"2":{"320":1}}],["运算器内的各功能模块之间的连接也广泛采用总线结构",{"2":{"209":1}}],["运算器结构",{"0":{"208":1},"1":{"209":1,"210":1}}],["运算器不仅可以完成数据信息的算逻运算",{"2":{"207":1}}],["运算器的主要功能有",{"2":{"322":1}}],["运算器的内部总线结构",{"0":{"210":1}}],["运算器的内部总线是一组双向传送的数据线",{"2":{"209":1}}],["运算器的内部总线是一组单向传送的数据线",{"2":{"209":1}}],["运算器的内部总线是",{"2":{"209":1}}],["运算器的基本组成",{"0":{"209":1}}],["运算器的基本组成与实例",{"0":{"207":1},"1":{"208":1,"209":1,"210":1,"211":1,"212":1,"213":1,"214":1,"215":1,"216":1,"217":1},"2":{"139":1}}],["运算器的基本结构及浮点协处理器",{"2":{"139":1}}],["运算器的逻辑结构取决于机器的指令系统",{"2":{"138":1}}],["运算器是在控制器的控制下实现其功能的",{"2":{"207":1}}],["运算器是计算机进行算术运算和逻辑运算的主要部件",{"2":{"138":1}}],["运算器是对信息进行处理和运算的部件",{"2":{"6":1}}],["运算器",{"2":{"6":1}}],["运算器+控制器",{"2":{"5":1}}],["主设备提出交换信息的",{"2":{"435":1}}],["主设备负责控制和支配总线",{"2":{"418":1}}],["主设备发出总线请求并获得总线使用权后",{"2":{"418":1}}],["主板上只剩下一个名为",{"2":{"329":1}}],["主要是速度",{"2":{"391":1}}],["主要连接主存",{"2":{"327":1}}],["主要用作计算机的",{"2":{"254":1}}],["主要用于需要与系统进行双向通信的设备",{"2":{"438":1}}],["主要用于逻辑地址和物理地址的变换",{"2":{"101":1}}],["主要用于汉字信息处理系统之间或者通信系统之间交换信息使用",{"2":{"53":1}}],["主要缺点是在集中刷新期间必须停止读写",{"2":{"247":1}}],["主要有",{"2":{"223":1}}],["主程序和子程序是相对的概念",{"2":{"125":1}}],["主存以及输入输出设备之间进行一次数据传输的信息量",{"2":{"333":1}}],["主存空间也划分为若干同样大小的页",{"2":{"314":1}}],["主存空间和虚存空间都划分成若干个大小相等的页",{"2":{"312":1}}],["主存即实存的页称为实页",{"2":{"312":1}}],["主存块号",{"2":{"302":1,"303":2}}],["主存内容装入",{"2":{"300":1}}],["主存速度的提高始终跟不上",{"2":{"293":1}}],["主存不仅可以弥补它在寻址时间上比传统的",{"2":{"288":1}}],["主存还有一个特点",{"2":{"288":1}}],["主存用一组附加数据位来存储一个特殊码",{"2":{"271":1}}],["主存用来存放计算机运行期间所需要的程序和数据",{"2":{"221":1}}],["主存中某组中的任何一块",{"2":{"303":1}}],["主存中常设置有差错校验电路",{"2":{"269":1}}],["主存中的两个操作数均不会被破坏",{"2":{"85":1}}],["主存要与",{"2":{"269":1}}],["主存的存取速度已成为计算机系统的瓶颈",{"2":{"289":1}}],["主存的存储周期",{"2":{"225":1}}],["主存的速度通常以纳秒",{"2":{"278":1}}],["主存的奇偶校验",{"0":{"270":1}}],["主存的校验",{"0":{"269":1},"1":{"270":1,"271":1}}],["主存与",{"0":{"278":1},"2":{"267":1}}],["主存和输入输出设备之间的数据流动方向",{"2":{"322":1}}],["主存和",{"0":{"267":1},"2":{"267":1}}],["主存等效工作频率主存位宽bm=主存等效工作频率×主存位宽÷8",{"2":{"233":1}}],["主存带宽与主存的等效工作频率及主存位宽有关系",{"2":{"233":1}}],["主存带宽",{"2":{"233":1}}],["主存也按字节编址",{"2":{"230":1}}],["主存按字节编址",{"2":{"230":1}}],["主存通常由存储体",{"2":{"229":1}}],["主存",{"0":{"227":1},"2":{"420":1}}],["主存存储层次",{"0":{"226":1}}],["主存系统的访问效率",{"2":{"225":1}}],["主存完成存取的次数为",{"2":{"225":1}}],["主存储器往往要由一定数量的芯片构成",{"2":{"260":1}}],["主存储器通常分为",{"2":{"240":1}}],["主存储器是整个存储系统的核心",{"2":{"228":1}}],["主存储器",{"2":{"221":1,"366":1}}],["主存储器和",{"0":{"266":1},"1":{"267":1,"268":1},"2":{"218":1}}],["主存储器和输入输出设备等进行访问",{"2":{"91":1}}],["主存储器容量的各种扩展方法",{"2":{"218":1}}],["主存储器的主要技术指标",{"0":{"231":1},"1":{"232":1,"233":1,"234":1,"235":1}}],["主存储器的存储单元",{"0":{"230":1}}],["主存储器的基本结构",{"0":{"229":1},"2":{"218":1}}],["主存储器的连接与控制",{"0":{"260":1},"1":{"261":1,"262":1,"263":1,"264":1,"265":1,"266":1,"267":1,"268":1,"269":1,"270":1,"271":1,"272":1,"273":1,"274":1,"275":1,"276":1},"2":{"218":1}}],["主存储器的组织",{"0":{"228":1},"1":{"229":1,"230":1,"231":1,"232":1,"233":1,"234":1,"235":1,"236":1,"237":1,"238":1,"239":1},"2":{"218":1}}],["主存单元之间的传送",{"2":{"116":1}}],["主存所获得的信息量是相同的",{"2":{"92":1}}],["主存容量的扩展",{"0":{"261":1}}],["主存容量越大",{"2":{"93":1}}],["主存容量",{"2":{"19":1}}],["主频和",{"2":{"19":1}}],["主机与外设通过总线进行信息交换时",{"2":{"433":1}}],["主机可以像访问主存一样去访问外部设备的寄存器",{"2":{"129":1}}],["主机",{"2":{"5":1,"9":1}}],["主机上用的控制程序称之为监控程序",{"2":{"3":1}}],["位地址数据线复用的总线",{"2":{"437":1}}],["位地址线外",{"2":{"264":1}}],["位地址线分成接近相等的两段",{"2":{"251":1}}],["位地址线可译码变成",{"2":{"251":1}}],["位或",{"2":{"437":1}}],["位或更长",{"2":{"93":1}}],["位扩展总线系统",{"2":{"437":1}}],["位微通道结构",{"2":{"437":1}}],["位总线标准",{"2":{"437":1}}],["位最多可产生2n个分支",{"2":{"381":1}}],["位于",{"2":{"330":1}}],["位于硬件和软件的交界面上",{"2":{"79":1}}],["位称为单体多字系统",{"2":{"290":1}}],["位和",{"2":{"275":1}}],["位存储器系统由",{"2":{"276":1}}],["位存储器接口",{"0":{"273":1,"274":1,"275":1,"276":1}}],["位存储信息",{"2":{"251":1}}],["位值一起送到主存中去",{"2":{"270":1}}],["位奇偶校验位",{"2":{"270":1}}],["位信息",{"2":{"270":1}}],["位信息位和",{"2":{"75":1}}],["位用于循环冗余校验",{"2":{"328":1}}],["位用作译码",{"2":{"264":1}}],["位用小写字母",{"2":{"19":1}}],["位结构",{"2":{"251":1}}],["位线将不会或有很小的读出电流",{"2":{"246":1}}],["位线低电平",{"2":{"242":2,"243":2}}],["位线高电平",{"2":{"242":2,"243":2}}],["位来区分同一个字的两个字节",{"2":{"230":1}}],["位来表示每个符号",{"2":{"58":1}}],["位价格最低",{"2":{"225":1}}],["位价格最高",{"2":{"225":1}}],["位十进制数",{"2":{"216":1}}],["位十进制加法器完成",{"2":{"201":1}}],["位二进制表示",{"2":{"216":1}}],["位二进制位组成",{"2":{"77":1}}],["位二进制位",{"2":{"19":1}}],["位三种格式",{"2":{"216":2}}],["位作为一个小组",{"2":{"214":1}}],["位与位之间没有进位与借位的关系",{"2":{"202":1}}],["位除转化成若干次",{"2":{"174":1}}],["位数",{"2":{"276":4}}],["位数据中",{"2":{"328":1}}],["位数据的访问",{"2":{"275":1}}],["位数据的高k−1位为全",{"2":{"164":1}}],["位数据总线相连",{"2":{"274":2}}],["位数据总线传送奇地址单元的数据",{"2":{"274":1}}],["位数据总线传送偶地址单元的数据",{"2":{"274":1}}],["位数据正确",{"2":{"270":1}}],["位数据里",{"2":{"270":1}}],["位数据被同时读出",{"2":{"270":1}}],["位数据宽度的主存储器",{"2":{"258":3}}],["位数据",{"2":{"236":1,"270":1,"288":1}}],["位数的相加",{"2":{"144":1}}],["位不作任何改变",{"2":{"164":1}}],["位不等",{"2":{"89":1}}],["位为有效数据",{"2":{"328":1}}],["位为何代码",{"2":{"164":2}}],["位为信息位",{"2":{"75":1}}],["位单级先行进位加法器",{"2":{"147":1}}],["位先行进位电路",{"2":{"147":1}}],["位加法器为例",{"2":{"147":1}}],["位测试指令",{"2":{"131":1}}],["位设置",{"2":{"121":1}}],["位清除",{"2":{"121":1}}],["位检查",{"2":{"121":1}}],["位移量指出的是操作数和现行指令之间的相对位置",{"2":{"102":1}}],["位移量可正",{"2":{"101":1}}],["位=8",{"2":{"93":1}}],["位=4",{"2":{"93":1}}],["位计算机",{"2":{"93":3}}],["位计算机与",{"2":{"93":1}}],["位是二进制数的最基本单位",{"2":{"230":1}}],["位是最基本的概念",{"2":{"93":1}}],["位是尾数",{"2":{"44":1}}],["位编址",{"2":{"92":1}}],["位操作码字段最多只能表示",{"2":{"89":1}}],["位所在列的纵向校验位会显示出错",{"2":{"76":1}}],["位校验位",{"2":{"75":1,"258":1}}],["位代码中一定有某一位出现了错误",{"2":{"75":1}}],["位代码",{"2":{"75":1}}],["位代码一起作为奇校验码写入主存",{"2":{"75":1}}],["位上",{"2":{"54":2,"71":3}}],["位号也从",{"2":{"54":1}}],["位表示",{"2":{"216":1}}],["位表示位号",{"2":{"54":1}}],["位表示区号",{"2":{"54":1}}],["位尾数是纯小数",{"2":{"44":1}}],["位阶码",{"2":{"44":1}}],["位的总线标准",{"2":{"437":1}}],["位的指令束",{"2":{"410":1}}],["位的指令或数据",{"2":{"290":1}}],["位的组织结构允许进行",{"2":{"288":1}}],["位的微处理器",{"2":{"273":1,"274":1}}],["位的存储单元",{"2":{"251":1}}],["位的存储器",{"2":{"51":1,"251":1}}],["位的计算机",{"2":{"230":2}}],["位的低",{"2":{"216":1}}],["位的加法器",{"2":{"172":1}}],["位的加法器作为例子",{"2":{"147":1}}],["位的最低位上加",{"2":{"164":1}}],["位的最低位置",{"2":{"164":1}}],["位的最高位作为判断标志",{"2":{"164":1}}],["位的两级先行进位加法器可由",{"2":{"147":1}}],["位的单级先行进位加法器",{"2":{"147":1}}],["位的",{"2":{"147":4}}],["位的情况下",{"2":{"144":1}}],["位的地址码字段",{"2":{"89":1}}],["位的定点整数",{"2":{"40":1}}],["位的二进制计数器",{"2":{"26":1}}],["位字长的偏置值一般为",{"2":{"40":1}}],["位",{"0":{"213":1},"2":{"23":1,"24":1,"32":1,"35":2,"36":2,"42":3,"54":2,"70":2,"71":2,"77":1,"88":2,"89":3,"93":5,"102":1,"103":2,"106":1,"143":1,"147":1,"164":3,"172":2,"188":2,"201":1,"213":1,"232":1,"236":7,"251":4,"258":5,"264":1,"273":2,"274":2,"275":1,"288":4,"290":1,"324":4,"368":1,"437":1}}],["以取代几乎全部现有的内部总线",{"2":{"437":1}}],["以实现指令级并行计算",{"2":{"410":1}}],["以实现对存储芯片的选择",{"2":{"264":1}}],["以延迟后继指令进入流水线的时间",{"2":{"407":1}}],["以节省时间",{"2":{"389":1}}],["以帮助大家建立整机概念",{"2":{"383":1}}],["以代替",{"2":{"380":1}}],["以区分出指令属于哪一类",{"2":{"377":1}}],["以上",{"2":{"437":1}}],["以上是一条机器指令的执行过程",{"2":{"373":1}}],["以上这些操作对任何一条指令来说都是必须要执行的操作",{"2":{"356":1}}],["以完成不同的功能",{"2":{"397":1}}],["以完成取下一条机器指令的公共操作",{"2":{"373":1}}],["以完成全部记忆单元的刷新",{"2":{"247":1}}],["以获取操作数",{"2":{"357":1}}],["以等待速度较慢的存储部件或外部设备完成读或写操作",{"2":{"349":1}}],["以最复杂的机器周期为准定出节拍数",{"2":{"349":1}}],["以使用最少器件数和取得最高操作速度为设计目标",{"2":{"343":1}}],["以致于",{"2":{"331":1}}],["以保证所有的触发器都能可靠",{"2":{"350":1}}],["以保证机器的各功能部件有节奏地进行信息传送",{"2":{"339":1}}],["以保证实现指令的全部功能",{"2":{"321":1}}],["以保证路径是完整的",{"2":{"288":1}}],["以控制指令的顺序执行",{"2":{"321":1}}],["以控制不同数据的访问",{"2":{"275":1}}],["以虚地址来访问主存",{"2":{"311":1}}],["以解决",{"2":{"290":1}}],["以相同的速度同步工作",{"2":{"281":1}}],["以加快系统的整体执行效率",{"2":{"280":1}}],["以确定要访问的单元",{"2":{"267":1}}],["以进行数据的存取",{"2":{"262":1}}],["以数据块擦除方式操作时",{"2":{"254":1}}],["以选中相应的记忆单元",{"2":{"251":1}}],["以字擦除方式操作时",{"2":{"254":1}}],["以字数与其字长的乘积来表示存储容量",{"2":{"232":1}}],["以字节数来表示存储容量",{"2":{"19":1,"232":1}}],["以字节",{"2":{"19":1}}],["以表示选中了某一存储单元",{"2":{"229":1}}],["以典型的",{"2":{"213":1}}],["以决定保留部分是否加",{"2":{"164":1}}],["以及常见的输入输出设备的工作原理",{"2":{"439":1}}],["以及所有向计算机发送信息和从计算机接收信息的其他设备",{"2":{"438":1}}],["以及流水线控制方式",{"2":{"392":1}}],["以及",{"2":{"324":1}}],["以及控制对阶时小阶的尾数右移次数和规格化时对阶码的调整",{"2":{"192":1}}],["以及并行加法器的进位问题",{"2":{"140":1}}],["以及运算部件的基本结构和工作原理",{"2":{"138":1}}],["以及出于节省空间的考虑",{"2":{"58":1}}],["以主机为基准",{"2":{"128":1}}],["以便找出相应微程序的入口微地址",{"2":{"377":1}}],["以便启动规定的动作",{"2":{"322":1}}],["以便返回时使用",{"2":{"321":1}}],["以便返回时能找到原来的位置",{"2":{"125":1}}],["以便确定哪个块是近期最少使用的块",{"2":{"307":1}}],["以便再写入新的内容",{"2":{"254":1}}],["以便恢复被破坏的信息",{"2":{"224":1}}],["以便对位于栈顶位置的数据进行操作",{"2":{"112":1}}],["以便进行纠正",{"2":{"78":1}}],["以定点运算为主",{"2":{"47":1}}],["以",{"2":{"44":1,"147":1}}],["以短浮点数为例讨论浮点代码与其真值之间的关系",{"2":{"44":1}}],["以微处理器为核心的电子计算机就是微型计算机",{"2":{"3":1}}],["字段间接编码法是在字段直接编码法的基础上",{"2":{"370":1}}],["字段间接编码法",{"2":{"370":1}}],["字段直接编码法",{"2":{"370":2}}],["字段编码法中操作控制字段的分段原则",{"2":{"370":1}}],["字段编码法",{"0":{"370":1}}],["字母加下标",{"2":{"359":2}}],["字结构的优点是结构简单",{"2":{"251":1}}],["字结构",{"2":{"251":1}}],["字线选中某个字长为",{"2":{"251":1}}],["字线高电平",{"2":{"242":3,"243":3}}],["字=64",{"2":{"93":1}}],["字=32",{"2":{"93":1}}],["字的大小往往不同",{"2":{"93":1}}],["字的国标码是",{"2":{"55":1}}],["字编址是实现起来最容易的一种编址方式",{"2":{"92":1}}],["字编址",{"2":{"92":1}}],["字串和双字串",{"2":{"71":1}}],["字节的信息",{"2":{"257":1}}],["字节有什么用呢",{"2":{"93":1}}],["字节",{"2":{"93":4,"121":2,"232":1,"237":2}}],["字节编址方式使编址单位与信息的基本单位",{"2":{"92":1}}],["字节编址",{"2":{"92":1}}],["字节编址和位编址",{"2":{"92":1}}],["字节串",{"2":{"71":1}}],["字节用大写字母",{"2":{"19":1}}],["字",{"2":{"71":3,"93":3,"251":1}}],["字在",{"2":{"54":2}}],["字长为n+1位的定点整数",{"2":{"156":1}}],["字长",{"0":{"324":1},"2":{"24":1,"88":1,"89":1}}],["字长越长",{"2":{"19":1,"144":1}}],["字长标志着精度",{"2":{"19":1}}],["字符型数据等",{"2":{"70":1}}],["字符编码",{"0":{"50":1}}],["字符和字符串的表示",{"0":{"49":1},"1":{"50":1,"51":1}}],["字符串的所有元素",{"2":{"51":1}}],["字符串的存放",{"0":{"51":1}}],["字符串ifx",{"2":{"51":1}}],["字符串是指一串连续的字符",{"2":{"51":1}}],["字符串",{"2":{"48":1}}],["字符",{"2":{"6":1,"51":1,"93":1}}],["存数指令",{"2":{"386":1}}],["存",{"2":{"242":2,"243":2}}],["存放控制字的控制存储器的单元地址就称为微地址",{"2":{"366":1}}],["存放在一个只读的控制存储器中",{"2":{"363":1}}],["存放在主存中的页表称为",{"2":{"315":1}}],["存放当前所运行程序的页表的起始地址",{"2":{"312":1}}],["存放一个二进制位的物理器件称为记忆单元",{"2":{"241":1}}],["存放存储字或存储字节的主存空间称为存储单元或主存单元",{"2":{"230":1}}],["存放的信息就越多",{"2":{"19":1}}],["存取效率得到成倍提高",{"2":{"281":1}}],["存取周期往往比存取时间要大得多",{"2":{"233":1}}],["存取周期又可称作读写周期",{"2":{"233":1}}],["存取周期",{"2":{"233":1,"247":1}}],["存取时间约为",{"2":{"280":1}}],["存取时间又称为访问时间或读写时间",{"2":{"233":1}}],["存取时间",{"2":{"233":1}}],["存取时间的长短与信息在存储体上的物理位置有关",{"2":{"222":1}}],["存取速度越快",{"2":{"233":1}}],["存取速度",{"0":{"233":1}}],["存取速度和价格之间的矛盾",{"2":{"225":1}}],["存取速度慢",{"2":{"223":1}}],["存取速度较慢",{"2":{"223":1}}],["存至主存",{"2":{"18":1}}],["存储逻辑型",{"0":{"344":1},"2":{"342":1}}],["存储芯片的地址分配和片选",{"0":{"262":1},"1":{"263":1,"264":1,"265":1}}],["存储芯片",{"0":{"257":1}}],["存储卡",{"2":{"254":1}}],["存储介质",{"2":{"254":1}}],["存储内容为全",{"2":{"254":1}}],["存储体选择通过选择信号",{"2":{"276":1}}],["存储体",{"2":{"274":2,"291":1}}],["存储体会形成纵向很长而横向很窄的不合理结构",{"2":{"251":1}}],["存储体是主存储器的核心",{"2":{"229":1}}],["存储容量",{"0":{"232":1}}],["存储单元的读写周期",{"2":{"280":1}}],["存储单元的编号称为地址",{"2":{"230":1}}],["存储单元和主存储器的主要技术指标",{"2":{"218":1}}],["存储信息即消失的存储器",{"2":{"224":1}}],["存储的信息会因为断电而丢失",{"2":{"223":1}}],["存储系统全部用硬件来调度",{"2":{"226":1}}],["存储系统是为解决主存速度不足而提出来的",{"2":{"226":1}}],["存储系统是由几个容量",{"2":{"218":1}}],["存储系统",{"0":{"226":1}}],["存储系统的访问效率",{"2":{"225":1}}],["存储系统的组成",{"0":{"219":1},"1":{"220":1,"221":1,"222":1,"223":1,"224":1,"225":1,"226":1,"227":1},"2":{"218":1}}],["存储系统层次结构",{"0":{"225":1},"1":{"226":1,"227":1}}],["存储系统和存储器是两个不同的概念",{"2":{"219":1}}],["存储系统和虚拟存储器的概念",{"2":{"218":1}}],["存储系统和结构",{"0":{"218":1,"259":1,"292":1},"1":{"219":1,"220":1,"221":1,"222":1,"223":1,"224":1,"225":1,"226":1,"227":1,"228":1,"229":1,"230":1,"231":1,"232":1,"233":1,"234":1,"235":1,"236":1,"237":1,"238":1,"239":1,"240":1,"241":1,"242":1,"243":1,"244":1,"245":1,"246":1,"247":1,"248":1,"249":1,"250":1,"251":1,"252":1,"253":1,"254":1,"255":1,"256":1,"257":1,"258":1,"260":1,"261":1,"262":1,"263":1,"264":1,"265":1,"266":1,"267":1,"268":1,"269":1,"270":1,"271":1,"272":1,"273":1,"274":1,"275":1,"276":1,"277":1,"278":1,"279":1,"280":1,"281":1,"282":1,"283":1,"284":1,"285":1,"286":1,"287":1,"288":1,"289":1,"290":1,"291":1,"293":1,"294":1,"295":1,"296":1,"297":1,"298":1,"299":1,"300":1,"301":1,"302":1,"303":1,"304":1,"305":1,"306":1,"307":1,"308":1,"309":1,"310":1,"311":1,"312":1,"313":1,"314":1,"315":1}}],["存储程序",{"2":{"318":1}}],["存储程序控制",{"2":{"6":1}}],["存储程序概念",{"0":{"4":1}}],["存储器写",{"2":{"417":1}}],["存储器读",{"2":{"417":1}}],["存储器通过数据总线将",{"2":{"360":2}}],["存储器数据寄存器用来暂时存放由主存储器读出的一条指令或一个数据字",{"2":{"321":1}}],["存储器数据寄存器",{"2":{"321":1}}],["存储器就挂在总线上",{"2":{"273":1}}],["存储器地址寄存器用来保存当前",{"2":{"321":1}}],["存储器地址寄存器的低位部分经过译码选择不同的存储体",{"2":{"291":1}}],["存储器地址寄存器",{"2":{"267":1,"321":1}}],["存储器实际上占用了",{"2":{"265":1}}],["存储器时未用到高位地址",{"2":{"265":1}}],["存储器无故障读写的概率",{"2":{"234":1}}],["存储器分类",{"0":{"220":1},"1":{"221":1,"222":1,"223":1,"224":1}}],["存储器的工作速度降低了一半",{"2":{"237":1}}],["存储器的内容只能随机读出而不能写入",{"2":{"222":1}}],["存储器的分类方法和存储系统的层次",{"2":{"218":1}}],["存储器的有效地址就被分为两部分",{"2":{"103":1}}],["存储器堆栈",{"0":{"111":1}}],["存储器是用来存放程序和数据的部件",{"2":{"6":1}}],["存储器",{"2":{"4":1,"6":1,"263":1,"265":1,"336":1}}],["把交换信息的两个部件或设备分为主设备和从设备",{"2":{"435":1}}],["把发出总线事务请求的部件称为主设备",{"2":{"417":1}}],["把两个逻辑内核模拟成两个物理芯片",{"2":{"411":1}}],["把常用的数据保存在这些寄存器中",{"2":{"405":1}}],["把互斥性的微命令分在同一段内",{"2":{"370":1}}],["把程序中正在使用的部分存放在一个高速的容量较小的",{"2":{"295":1}}],["把主存看作一个黑盒子",{"2":{"267":1}}],["把刷新操作平均分配到整个最大刷新间隔时间内进行",{"2":{"247":1}}],["把寄存器",{"2":{"158":1}}],["把左边的符号位ss1",{"2":{"157":1}}],["把运算之前的变补称为前变补",{"2":{"149":1}}],["把",{"2":{"144":1,"251":1}}],["把变址和间址两种寻址方式结合起来",{"2":{"107":1}}],["把变址寄存器",{"2":{"100":1}}],["把负号变为",{"2":{"67":1}}],["把累加寄存器的内容",{"2":{"18":1}}],["把计算机系统按功能划分成多级层次结构",{"2":{"15":1}}],["执行",{"2":{"393":3,"394":3,"406":1}}],["执行完对应于一条机器指令的一个微程序后又回到取指微程序的入口地址",{"2":{"373":1}}],["执行取指令公共操作",{"2":{"373":1}}],["执行取数指令",{"2":{"18":1}}],["执行指令",{"2":{"358":1}}],["执行阶段完成指令规定的各种操作",{"2":{"358":1}}],["执行阶段",{"0":{"358":1}}],["执行周期完成加法运算的任务",{"2":{"360":1}}],["执行周期",{"2":{"348":1,"360":1,"361":1}}],["执行所有的逻辑运算",{"2":{"322":1}}],["执行所有的算术运算",{"2":{"322":1}}],["执行的指令序列",{"2":{"318":1}}],["执行一段程序时",{"2":{"225":1}}],["执行一条机器指令所需的微指令数目多",{"2":{"382":1}}],["执行一条机器指令所需微指令的数目少",{"2":{"382":1}}],["执行一条指令平均需要",{"2":{"325":1}}],["执行一条零地址的双操作数运算指令",{"2":{"112":1}}],["执行一条一地址的双操作数运算指令",{"2":{"86":1}}],["执行一条二地址的双操作数运算指令",{"2":{"85":1}}],["执行一条三地址的双操作数运算指令",{"2":{"84":1}}],["执行时间长",{"2":{"382":1}}],["执行时间短",{"2":{"382":1}}],["执行时间时钟周期数时钟频率指令数时钟频率cpu执行时间=cpu",{"2":{"19":1}}],["执行时间",{"2":{"19":1}}],["执行什么样的操作以及主存本身的速度等",{"2":{"19":1}}],["执行停机指令",{"2":{"18":1}}],["执行存数指令",{"2":{"18":1}}],["执行减法指令",{"2":{"18":1}}],["执行加法指令",{"2":{"18":1}}],["最多只能表示七个互斥的微命令",{"2":{"370":1}}],["最短编码法",{"0":{"369":1}}],["最初的",{"2":{"325":1}}],["最近一些更快更新的主存也用",{"2":{"278":1}}],["最简单的微操作",{"2":{"359":1}}],["最简单的主存检验方法是奇偶校验",{"2":{"270":1}}],["最简单的舍入方法是恒舍法",{"2":{"187":1}}],["最少使用的在",{"2":{"225":1}}],["最终实现总线标准的统一",{"2":{"437":1}}],["最终都能归结为加法运算",{"2":{"212":1}}],["最终得到正确的结果",{"2":{"18":1}}],["最后将一串串二进制代码按地址写入控制存储器的对应单元",{"2":{"391":1}}],["最后将结果送回主存中",{"2":{"360":1}}],["最后编写出每条微指令的二进制代码",{"2":{"391":1}}],["最后从页表中取出实页号",{"2":{"314":1}}],["最后一页的零头将无法利用而造成浪费",{"2":{"312":1}}],["最后一次不移位",{"2":{"173":1}}],["最后在数据线上得到读出的信号",{"2":{"252":1}}],["最后结果为",{"2":{"188":1}}],["最后剩下的是扩大了若干倍的余数",{"2":{"177":1}}],["最后由打入脉冲",{"2":{"158":1}}],["最后存放的返回地址总是最先被使用的",{"2":{"125":1}}],["最低位产生的进位将逐位影响至最高位",{"2":{"143":1}}],["最早采用这种技术的处理器是",{"2":{"137":1}}],["最大优点是速度快",{"2":{"343":1}}],["最大限度地开发了指令级并行操作",{"2":{"137":1}}],["最大正数x最大正数=",{"2":{"38":1}}],["最大正数x最大正数=1−2−n当",{"2":{"35":1}}],["最常用的数据在",{"2":{"225":1}}],["最常用的非规整型编码方式是扩展操作码法",{"2":{"89":1}}],["最常使用的是一些比较简单的指令",{"2":{"134":1}}],["最常见的分代方法是根据计算机所采用的电子器件来划分的",{"2":{"3":1}}],["最小寻址单位的关系",{"2":{"79":1}}],["最小正数x最小正数=2−n当",{"2":{"35":1}}],["最高一位为校验位",{"2":{"75":1}}],["最高位为符号位",{"2":{"216":2}}],["最高位为数符位",{"2":{"44":1}}],["最高位为",{"2":{"40":2}}],["最高位都表示符号位",{"2":{"31":1}}],["号单元取出的数",{"2":{"18":2}}],["号单元取出数",{"2":{"18":1}}],["号单元",{"2":{"18":2,"373":1}}],["号单元中",{"2":{"18":1}}],["8gt",{"2":{"329":1}}],["8gb",{"2":{"276":1}}],["8=2byte",{"2":{"328":1}}],["8m×18",{"2":{"288":1}}],["8m×16",{"2":{"288":1}}],["8bit",{"2":{"285":1,"286":1,"329":1}}],["8kb",{"2":{"265":1}}],["8k",{"2":{"265":1}}],["8k×8",{"2":{"263":1,"264":1,"265":2}}],["84×2=168",{"2":{"258":1}}],["84",{"2":{"258":1}}],["8421",{"0":{"62":1,"196":1,"199":1},"2":{"62":2,"64":1,"68":1,"71":1,"196":3,"199":1}}],["8",{"0":{"273":1},"2":{"18":2,"19":1,"22":1,"23":1,"26":1,"32":1,"35":1,"36":1,"40":1,"42":1,"44":1,"58":1,"62":1,"75":3,"77":1,"88":1,"93":1,"103":2,"139":1,"188":1,"218":1,"236":2,"251":1,"257":1,"258":1,"270":1,"273":3,"274":5,"275":1,"276":3,"281":1,"285":1,"324":1,"329":1,"409":1,"438":2,"439":11}}],["80bit",{"2":{"328":1}}],["8088",{"2":{"325":1}}],["8086",{"2":{"274":4,"275":1,"325":1,"349":1}}],["800mhz×16",{"2":{"288":1}}],["800mhz",{"2":{"288":2}}],["80486",{"2":{"275":2,"325":1}}],["80386",{"2":{"275":2,"325":1}}],["80286",{"2":{"274":1,"325":1}}],["80x87",{"0":{"216":1,"217":1},"2":{"216":1,"217":4}}],["80x86",{"0":{"131":1},"2":{"111":1,"125":1,"128":1}}],["80",{"2":{"3":1,"134":3,"216":2,"329":1,"400":1}}],["7nm",{"2":{"335":1}}],["7~8",{"0":{"292":1,"399":1},"1":{"293":1,"294":1,"295":1,"296":1,"297":1,"298":1,"299":1,"300":1,"301":1,"302":1,"303":1,"304":1,"305":1,"306":1,"307":1,"308":1,"309":1,"310":1,"311":1,"312":1,"313":1,"314":1,"315":1,"400":1,"401":1,"402":1,"403":1,"404":1,"405":1,"406":1,"407":1,"408":1,"409":1,"410":1,"411":1,"412":1}}],["7~9",{"0":{"193":1},"1":{"194":1,"195":1,"196":1,"197":1,"198":1,"199":1,"200":1,"201":1,"202":1,"203":1,"204":1,"205":1,"206":1,"207":1,"208":1,"209":1,"210":1,"211":1,"212":1,"213":1,"214":1,"215":1,"216":1,"217":1}}],["70",{"2":{"365":1}}],["70ns",{"2":{"280":1}}],["70h",{"2":{"67":1}}],["72mb",{"2":{"288":1}}],["72",{"2":{"216":1,"258":3,"279":1,"280":1}}],["74182",{"2":{"214":7}}],["74181",{"2":{"213":2,"214":3}}],["7445",{"2":{"53":1}}],["79h",{"2":{"67":1}}],["754",{"0":{"44":1},"2":{"44":2,"71":1}}],["7",{"2":{"18":2,"28":1,"58":2,"67":1,"71":1,"139":1,"216":1,"218":1,"293":1,"316":1,"335":1,"413":4,"439":1}}],["5v",{"2":{"331":1}}],["5gt",{"2":{"329":1}}],["512mb",{"2":{"276":1}}],["5ms",{"2":{"247":5}}],["54",{"2":{"54":2}}],["52",{"2":{"50":1}}],["5",{"2":{"18":2,"27":1,"51":1,"58":1,"139":1,"218":9,"251":3,"279":1,"280":2,"281":2,"316":1,"325":1,"330":1,"335":2,"403":1,"439":1}}],["50w",{"2":{"334":1}}],["500ns",{"2":{"247":1}}],["5000+200",{"2":{"225":1}}],["5000",{"2":{"225":1}}],["50",{"2":{"3":1,"280":1}}],["35μm",{"2":{"335":1}}],["36",{"2":{"258":1,"437":1}}],["3999",{"2":{"247":1}}],["3968",{"2":{"247":1}}],["3967",{"2":{"247":1}}],["39h",{"2":{"67":1}}],["3c1无电荷",{"2":{"243":1}}],["3d",{"2":{"133":1}}],["370",{"2":{"88":1}}],["30",{"2":{"258":2}}],["3000",{"2":{"112":1}}],["3021h",{"2":{"55":1}}],["30h",{"2":{"55":1,"67":1}}],["34",{"2":{"50":1}}],["32x",{"2":{"437":1}}],["32nm",{"2":{"335":1}}],["32gb",{"2":{"287":1}}],["32ms",{"2":{"247":2}}],["32×32",{"2":{"56":1,"247":3}}],["32",{"0":{"275":1},"2":{"42":1,"50":1,"51":1,"58":1,"70":1,"71":5,"88":1,"93":3,"137":1,"216":2,"230":1,"236":2,"247":4,"251":2,"258":3,"275":1,"276":1,"324":1,"402":1,"437":4}}],["3",{"0":{"64":1,"197":1,"200":1,"451":1},"2":{"18":1,"21":1,"44":1,"63":2,"64":3,"71":2,"79":1,"139":2,"148":1,"159":1,"168":1,"172":1,"173":1,"177":1,"197":5,"200":1,"210":1,"214":1,"217":1,"218":1,"223":1,"225":2,"236":1,"239":1,"258":1,"267":1,"279":4,"280":3,"288":1,"309":1,"316":1,"325":1,"342":1,"375":1,"389":2,"393":1,"398":1,"402":2,"403":1,"405":2,"410":1,"413":1,"416":1,"439":1,"455":1}}],["3~4",{"0":{"11":1,"432":1},"1":{"12":1,"13":1,"14":1,"15":1,"16":1,"17":1,"18":1,"19":1,"433":1,"434":1,"435":1,"436":1,"437":1,"438":1}}],["为完成一次数据传送所用的时钟周期数",{"2":{"425":1}}],["为总线的时钟频率",{"2":{"425":1}}],["为数据总线宽度",{"2":{"425":1}}],["为提高指令执行速度",{"2":{"402":1}}],["为例来讨论控制器中控制单元的设计",{"2":{"383":1}}],["为例介绍",{"2":{"213":1}}],["为在",{"2":{"372":1}}],["为位移量",{"2":{"361":1}}],["为取下一条指令做好准备",{"2":{"356":1}}],["为整个机器提供基准信号",{"2":{"339":1}}],["为后面详细讨论程序的执行过程打下基础",{"2":{"317":1}}],["为访问",{"2":{"225":2}}],["为止",{"2":{"187":2}}],["为第",{"2":{"177":1}}],["为奇数时",{"2":{"173":1}}],["为偶数时",{"2":{"173":1}}],["为",{"2":{"157":1,"187":1,"225":2,"368":1,"429":1}}],["为加法器最高位的进位输出",{"2":{"144":1}}],["为加法器最低位的进位输入",{"2":{"144":1}}],["为修改量",{"2":{"106":1}}],["为有效地址",{"2":{"106":1}}],["为源操作数地址",{"2":{"85":1}}],["为目的操作数地址",{"2":{"85":1}}],["为校验码最少位数",{"2":{"77":1}}],["为信息码位数",{"2":{"77":1}}],["为自动纠错提供了依据",{"2":{"77":1}}],["为此",{"2":{"55":1,"350":1}}],["为底",{"2":{"44":1}}],["为全",{"2":{"40":1}}],["为浮点数阶码的底",{"2":{"37":1}}],["为绝对值最大的负数",{"2":{"35":2}}],["为负数",{"2":{"35":1}}],["为负数时",{"2":{"28":1}}],["为最小正数",{"2":{"35":1}}],["为最大正数",{"2":{"35":1}}],["为正数时",{"2":{"28":1}}],["为模时是相等的",{"2":{"26":1}}],["为了减少访存的频度",{"2":{"405":1}}],["为了减少芯片引脚数量",{"2":{"250":1}}],["为了加快指令的执行速度",{"2":{"392":1}}],["为了加深对这些内容的理解",{"2":{"383":1}}],["为了突出重点",{"2":{"383":1}}],["为了降低成本",{"2":{"380":1}}],["为了将访问页表的时间降低到最低限度",{"2":{"315":1}}],["为了把程序虚地址变换成主存实地址",{"2":{"313":1}}],["为了描述这个过程",{"2":{"279":1}}],["为了实现",{"2":{"275":1}}],["为了实现这样的传送",{"2":{"274":1}}],["为了检测和校正在存储过程中的错误",{"2":{"269":1}}],["为了控制刷新",{"2":{"248":1}}],["为了维持",{"2":{"246":1}}],["为了区别存储体中的各个存储单元",{"2":{"230":1}}],["为了解决存储容量",{"2":{"225":1}}],["为了解决这一矛盾",{"2":{"89":1}}],["为了进行双操作数之间的运算操作",{"2":{"209":1}}],["为了进一步了解计算机的特性",{"2":{"19":1}}],["为了保证同一时刻只有一个申请者使用总线",{"2":{"426":1}}],["为了保证商的尾数是一个定点小数",{"2":{"191":1}}],["为了保证中西文兼容",{"2":{"57":1}}],["为了增加有效数字的位数",{"2":{"187":1}}],["为了防止溢出",{"2":{"177":1,"182":1}}],["为了缩小误差",{"2":{"164":1}}],["为了能做到软件兼容",{"2":{"134":1}}],["为了能区分出各种不同寻址方式",{"2":{"103":1}}],["为了提高乘法的执行速度",{"2":{"173":1}}],["为了提高运算的精度",{"2":{"39":1}}],["为了提升处理器各方面的性能",{"2":{"133":1}}],["为了使尾数部分能表示更多一位的有效值",{"2":{"44":1}}],["为了避免出现误会",{"2":{"22":1}}],["为基本单位",{"2":{"19":1}}],["为已知的",{"2":{"18":1}}],["为使计算机按预定要求工作",{"2":{"17":1}}],["指挥并控制",{"2":{"322":1}}],["指数",{"2":{"217":1}}],["指的是寻找操作数的地址或下一条将要执行的指令地址",{"2":{"90":1}}],["指针是主存单元的地址",{"2":{"71":1}}],["指针数据",{"2":{"71":1}}],["指令总数较少",{"2":{"402":1}}],["指令流水线的相关性包括结构相关",{"2":{"398":1}}],["指令流水线的相关性",{"0":{"398":1}}],["指令流指的是",{"2":{"318":1}}],["指令级流水线则是将指令的整个执行过程分成多个子过程",{"2":{"397":1}}],["指令级和处理机级三种",{"2":{"397":1}}],["指令译码",{"2":{"396":1}}],["指令译码器",{"2":{"338":1,"357":1}}],["指令被从主存中取出",{"2":{"360":1}}],["指令运行的基本过程",{"0":{"356":1},"1":{"357":1,"358":1}}],["指令周期＝机器周期指令周期＝i×机器周期不同的指令周期中所包含的机器周期数差别可能很大",{"2":{"348":1}}],["指令周期是指从取指令",{"2":{"348":1}}],["指令周期和机器周期",{"0":{"348":1}}],["指令部件包括",{"2":{"338":1}}],["指令部件的主要任务是完成取指令并分析指令",{"2":{"338":1}}],["指令部件",{"0":{"338":1}}],["指令寄存器的内容不允许发生变化",{"2":{"321":1}}],["指令寄存器用来存放从存储器中取出的指令",{"2":{"321":1}}],["指令寄存器",{"2":{"321":1,"338":1}}],["指令执行的基本过程",{"2":{"316":1}}],["指令和数据在主存或者必须是连续存放的",{"2":{"290":1}}],["指令可以修改目的操作数的某些位",{"2":{"121":1}}],["指令可以使目的操作数的某些位置",{"2":{"121":1}}],["指令可以屏蔽掉数据字",{"2":{"121":1}}],["指令即可",{"2":{"121":2}}],["指令还可以使目的操作数的某些位置",{"2":{"121":1}}],["指令类型",{"0":{"114":1},"1":{"115":1,"116":1,"117":1,"118":1,"119":1,"120":1,"121":1,"122":1,"123":1,"124":1,"125":1,"126":1,"127":1,"128":1,"129":1,"130":1,"131":1}}],["指令寻址比较简单",{"2":{"94":1}}],["指令寻址和数据寻址",{"0":{"94":1}}],["指令操作码的编码可以分为规整型和非规整型两类",{"2":{"87":1}}],["指令不同",{"2":{"87":1}}],["指令中应给出外部设备编号",{"2":{"128":1}}],["指令中的地址码字段作为位移量",{"2":{"102":1}}],["指令中的地址码给出某一通用寄存器的编号",{"2":{"99":1}}],["指令中的形式地址寻址方式有效地址指令中的形式地址⟶",{"2":{"95":1}}],["指令中地址码字段给出的地址",{"2":{"97":2}}],["指令中地址码部分给出某一通用寄存器的编号",{"2":{"96":1}}],["指令中地址码的位数",{"0":{"93":1}}],["指令中在操作码字段后面的部分不是通常意义上的",{"2":{"96":1}}],["指令中操作码字段的位数为n位",{"2":{"88":1}}],["指令中虽未明显给出",{"2":{"86":1}}],["指令中就不必再明显地给出下一条指令的地址了",{"2":{"84":1}}],["指令长度可以等于机器字长",{"2":{"81":1}}],["指令的分析部件和执行部件都不能连续地",{"2":{"394":1}}],["指令的微操作序列",{"0":{"359":1},"1":{"360":1,"361":1}}],["指令的地址码字段是一个位移量",{"2":{"101":1}}],["指令的操作码",{"2":{"87":1}}],["指令的含义",{"2":{"83":1,"84":1,"85":1,"86":1}}],["指令的长度是指一条指令中所包含的二进制代码的位数",{"2":{"81":1}}],["指令的基本格式以及不同地址码",{"2":{"79":1}}],["指令功能设计等都密切相关",{"2":{"80":1}}],["指令格式少",{"2":{"402":1}}],["指令格式中每个地址码的位数是与主存容量和最小寻址单位",{"2":{"93":1}}],["指令格式",{"0":{"80":1},"1":{"81":1,"82":1,"83":1,"84":1,"85":1,"86":1,"87":1,"88":1,"89":1}}],["指令是指示计算机执行某些操作的命令",{"2":{"79":1}}],["指令是一组二进制信息的代码",{"2":{"17":1}}],["指令",{"0":{"128":1,"129":1},"2":{"79":1,"121":1,"129":1,"131":2,"217":1,"360":1,"385":1}}],["指令系统中仅具有最常见的基本指令和寻址方式",{"2":{"383":1}}],["指令系统中的每一条指令都有一个唯一确定的操作码",{"2":{"87":1}}],["指令系统进行测试表明",{"2":{"134":1}}],["指令系统的差异也是很大的",{"2":{"132":1}}],["指令系统的发展",{"0":{"132":1},"1":{"133":1,"134":1,"135":1,"136":1,"137":1}}],["指令系统举例",{"0":{"131":1}}],["指令系统共有m条指令",{"2":{"88":1}}],["指令系统是计算机的主要属性",{"2":{"79":1}}],["指令系统是计算机中一个最基本的概念",{"2":{"79":1}}],["指令系统",{"0":{"79":1,"113":1},"1":{"80":1,"81":1,"82":1,"83":1,"84":1,"85":1,"86":1,"87":1,"88":1,"89":1,"90":1,"91":1,"92":1,"93":1,"94":1,"95":1,"96":1,"97":1,"98":1,"99":1,"100":1,"101":1,"102":1,"103":1,"104":1,"105":1,"106":1,"107":1,"108":1,"109":1,"110":1,"111":1,"112":1,"114":1,"115":1,"116":1,"117":1,"118":1,"119":1,"120":1,"121":1,"122":1,"123":1,"124":1,"125":1,"126":1,"127":1,"128":1,"129":1,"130":1,"131":1,"132":1,"133":1,"134":1,"135":1,"136":1,"137":1}}],["指令数",{"2":{"19":1}}],["指外部数据总线的宽度",{"2":{"19":1}}],["指硬件",{"2":{"4":1}}],["←",{"2":{"16":2}}],["党政机关电子公文系统安全可靠应用",{"2":{"16":1}}],["触发器等逻辑电路组成",{"2":{"15":1}}],["可将指令译码",{"2":{"389":1}}],["可将主存单元作为程序的地址指针",{"2":{"98":1}}],["可高效地去实现机器的指令系统",{"2":{"382":1}}],["可识别和区分出不同的指令类型",{"2":{"357":1}}],["可编程逻辑阵列",{"2":{"345":1}}],["可靠地开放或封锁脉冲",{"2":{"339":1}}],["可靠性高",{"2":{"254":1}}],["可靠性是指在规定的时间内",{"2":{"234":1}}],["可靠性",{"0":{"234":1}}],["可直接访问主存的实际单元",{"2":{"311":1}}],["可直接随机地对它进行访问",{"2":{"228":1}}],["可直接随机地进行读",{"2":{"221":1}}],["可提高整机性能大约",{"2":{"281":1}}],["可获得",{"2":{"279":1,"280":1}}],["可擦除数据块内所有单元的内容",{"2":{"254":1}}],["可擦除可编程",{"2":{"254":1}}],["可读出或写入",{"2":{"251":1}}],["可读可写",{"2":{"240":1}}],["可读写式",{"2":{"223":1}}],["可处理",{"2":{"216":1}}],["可通过总线旁路器把数据送出",{"2":{"210":1}}],["可通过内部总线先将",{"2":{"209":1}}],["可暂存操作数",{"2":{"209":1}}],["可执行两个一位",{"2":{"201":1}}],["可见浮点运算器主要由两个定点运算部件组成",{"2":{"192":1}}],["可能出现以下",{"2":{"187":1}}],["可能有两种情况",{"2":{"149":1}}],["可分为",{"2":{"147":1}}],["可得到全加器的逻辑表达式为",{"2":{"142":1}}],["可使屏蔽字的相应位为",{"2":{"121":1}}],["可负",{"2":{"101":1,"102":1}}],["可遍及整个指令长度",{"2":{"89":1}}],["可让第一操作数地址同时兼作存放结果的地址",{"2":{"85":1}}],["可表示为",{"2":{"77":1}}],["可表示数的精度",{"2":{"43":1}}],["可表示数的个数",{"2":{"43":1}}],["可表示数的范围",{"2":{"43":1}}],["可有几种控制方式",{"2":{"392":1}}],["可有",{"2":{"56":1,"247":1}}],["可写作",{"2":{"26":1}}],["可用下式表示",{"2":{"403":1}}],["可用指令的短地址访问大的主存空间",{"2":{"98":1}}],["可用",{"2":{"26":1}}],["可以连接鼠标",{"2":{"438":1}}],["可以通过这",{"2":{"438":1}}],["可以做主方也可以做从方",{"2":{"426":1}}],["可以说",{"2":{"413":1}}],["可以简单地把双核心技术理解为两个",{"2":{"412":1}}],["可以同时执行多重线程",{"2":{"411":1}}],["可以认为它是将标量流水线的子过程",{"2":{"409":1}}],["可以节省一个机器周期",{"2":{"407":1}}],["可以采用延迟转移方法或优化延迟转移方法",{"2":{"407":1}}],["可以采用",{"2":{"378":1}}],["可以直接使操作码与入口地址码的部分位相对应",{"2":{"376":1}}],["可以直接对十进制整数进行算术运算",{"2":{"194":1}}],["可以直接对十进制数进行运算和处理",{"2":{"60":1}}],["可以用来直接将数字视频",{"2":{"438":1}}],["可以用线宽来描述制造工艺",{"2":{"335":1}}],["可以用一个程序计数器",{"2":{"84":1}}],["可以访问的最大的物理地址空间",{"2":{"332":1}}],["可以访问后面",{"2":{"279":1}}],["可以分为",{"2":{"330":1}}],["可以把它们看作是一个单一的存储器",{"2":{"310":1}}],["可以把它看作按功能划分的多级层次结构",{"2":{"15":1}}],["可以对给定行的所有数据进行更快的访问",{"2":{"279":1}}],["可以对存储器中的内容随机地存取",{"2":{"222":1}}],["可以接受来自程序计数器",{"2":{"267":1}}],["可以看作是",{"2":{"285":1}}],["可以看作",{"2":{"222":1}}],["可以产生",{"2":{"214":1}}],["可以将",{"2":{"174":1}}],["可以选用两位乘法的方案",{"2":{"173":1}}],["可以实现一个数据的各位按照一定的速度和顺序依次传输",{"2":{"421":1}}],["可以实现一个数据的多位同时传输",{"2":{"421":1}}],["可以实现直传",{"2":{"163":1}}],["可以实现子程序的递归循环",{"2":{"125":1}}],["可以得到",{"2":{"147":1}}],["可以变成两个与项相或",{"2":{"147":1}}],["可以立即使用的操作数",{"2":{"96":1}}],["可以检测出一位错误",{"2":{"74":1}}],["可以扩大浮点数的表示范围",{"2":{"42":1}}],["可以省略",{"2":{"22":1}}],["可成批地生产",{"2":{"3":1}}],["投入市场的机器上",{"2":{"14":1}}],["后续指令要使用前面指令的操作结果",{"2":{"398":1}}],["后一条指令不能按照原指定的时钟周期运行",{"2":{"398":1}}],["后一部分时间进行刷新操作",{"2":{"247":1}}],["后继微地址的形成",{"0":{"379":1},"1":{"380":1,"381":1}}],["后沿又可以作为脉冲触发信号",{"2":{"350":1}}],["后未命中的数据设计的",{"2":{"330":1}}],["后者大大地小于前者",{"2":{"235":1}}],["后进先出",{"2":{"108":1}}],["后变址方式",{"2":{"107":1}}],["后部为页内地址",{"2":{"103":1}}],["后面的标准支持更多的字符",{"2":{"57":1}}],["后面也默认为",{"2":{"39":1}}],["后缀表达式具有以下优点",{"2":{"112":1}}],["后缀表达式",{"2":{"112":1}}],["后缀",{"2":{"22":3}}],["后",{"2":{"14":2,"54":1,"147":1}}],["档的机器上",{"2":{"14":1}}],["低字节",{"2":{"274":1}}],["低电平",{"2":{"243":2}}],["低位传来的进位",{"2":{"142":1}}],["低",{"2":{"14":1,"242":1}}],["下图给出了一个微程序控制器基本结构的简化框图",{"2":{"372":1}}],["下图为小型机每个指令周期中常采用的机器周期",{"2":{"351":1}}],["下一步操作为部分余数左移一位",{"2":{"183":2}}],["下一次加除数",{"2":{"177":1}}],["下一次继续减除数",{"2":{"177":1}}],["下一条将要执行指令的地址",{"2":{"83":2}}],["下舍上入就是",{"2":{"164":1}}],["下舍上入法",{"2":{"164":1}}],["下条将要执行指令的地址",{"2":{"82":1}}],["下面将详细介绍",{"2":{"389":1}}],["下面首先介绍各种不同用途的存储器",{"2":{"219":1}}],["下面讨论十进制整数的加法运算和十进制加法器",{"2":{"194":1}}],["下面介绍微处理器中的几种新技术",{"2":{"408":1}}],["下面介绍大多数计算机常用的几种基本寻址方式",{"2":{"95":1}}],["下面介绍计算机的主要性能指标",{"2":{"19":1}}],["下面以奇校验为例",{"2":{"75":1}}],["下表给出几个字节的奇偶校验码的编码结果",{"2":{"75":1}}],["下",{"2":{"14":1}}],["种逻辑状态",{"2":{"416":1}}],["种逻辑运算",{"2":{"213":1}}],["种类型",{"2":{"398":1}}],["种缓存",{"2":{"330":1}}],["种不同长度的数据一个紧接着一个存放",{"2":{"237":1}}],["种不同长度",{"2":{"236":1}}],["种不同存放方法",{"2":{"236":1}}],["种不同的存储器",{"2":{"225":1}}],["种不同的数据类型",{"2":{"216":1}}],["种不同的状态",{"2":{"61":1}}],["种算术运算和",{"2":{"213":1}}],["种情况在在定点加减运算中称为溢出",{"2":{"187":1}}],["种情况需要使尾数左移以实现规格化",{"2":{"187":1}}],["种情况",{"2":{"187":2}}],["种方案",{"2":{"159":1}}],["种带符号数的加减运算",{"2":{"148":1}}],["种溢出检测方法",{"2":{"139":1}}],["种寻址方式的变型或",{"2":{"105":1}}],["种常用的基本寻址方式",{"2":{"105":1}}],["种状态",{"2":{"61":1,"72":1}}],["种代码来表示十个数码",{"2":{"61":1}}],["种代码",{"2":{"61":1}}],["种形式的浮点数",{"2":{"44":1}}],["种表示形式",{"2":{"21":1}}],["种",{"2":{"14":1,"159":1,"223":1,"342":1,"375":1,"402":2}}],["45nm",{"2":{"335":1}}],["42",{"2":{"335":1}}],["4400mhz",{"2":{"287":1}}],["4bit",{"2":{"284":1}}],["4m",{"2":{"288":2}}],["4m=256k",{"2":{"265":1}}],["4ms",{"2":{"246":1}}],["4k×1",{"2":{"251":1}}],["4=86",{"2":{"225":1}}],["46",{"2":{"225":1,"329":1}}],["4ns",{"2":{"225":1}}],["40",{"2":{"403":1}}],["400mhz",{"2":{"288":2}}],["4000",{"2":{"247":2}}],["4096×1",{"2":{"251":1}}],["40ns",{"2":{"225":1}}],["40h",{"2":{"67":1}}],["4≤|ma×mb|＜1",{"2":{"190":1}}],["4≤|ma×mb|＜1当＜1",{"2":{"190":1}}],["4~5",{"0":{"113":1},"1":{"114":1,"115":1,"116":1,"117":1,"118":1,"119":1,"120":1,"121":1,"122":1,"123":1,"124":1,"125":1,"126":1,"127":1,"128":1,"129":1,"130":1,"131":1,"132":1,"133":1,"134":1,"135":1,"136":1,"137":1}}],["4~6",{"0":{"59":1,"165":1,"259":1,"362":1},"1":{"60":1,"61":1,"62":1,"63":1,"64":1,"65":1,"66":1,"67":1,"68":1,"69":1,"70":1,"71":1,"72":1,"73":1,"74":1,"75":1,"76":1,"77":1,"78":1,"166":1,"167":1,"168":1,"169":1,"170":1,"171":1,"172":1,"173":1,"174":1,"175":1,"176":1,"177":1,"178":1,"179":1,"180":1,"181":1,"182":1,"183":1,"184":1,"185":1,"186":1,"187":1,"188":1,"189":1,"190":1,"191":1,"192":1,"260":1,"261":1,"262":1,"263":1,"264":1,"265":1,"266":1,"267":1,"268":1,"269":1,"270":1,"271":1,"272":1,"273":1,"274":1,"275":1,"276":1,"277":1,"278":1,"279":1,"280":1,"281":1,"282":1,"283":1,"284":1,"285":1,"286":1,"287":1,"288":1,"289":1,"290":1,"291":1,"363":1,"364":1,"365":1,"366":1,"367":1,"368":1,"369":1,"370":1,"371":1,"372":1,"373":1,"374":1,"375":1,"376":1,"377":1,"378":1,"379":1,"380":1,"381":1,"382":1,"383":1,"384":1,"385":1,"386":1,"387":1,"388":1,"389":1,"390":1,"391":1,"392":1,"393":1,"394":1,"395":1,"396":1,"397":1,"398":1}}],["4gb",{"2":{"71":1,"288":1}}],["48×48",{"2":{"56":1}}],["48",{"2":{"54":2,"71":1}}],["4",{"0":{"213":1,"243":1,"452":1},"2":{"14":1,"26":1,"44":1,"51":1,"54":1,"62":1,"63":1,"71":1,"83":1,"84":1,"85":1,"89":4,"112":1,"139":10,"147":9,"184":1,"188":1,"210":1,"213":1,"214":1,"216":1,"218":1,"230":3,"236":1,"237":1,"250":2,"252":2,"263":1,"264":1,"265":2,"273":1,"275":1,"276":1,"279":1,"280":1,"281":1,"284":1,"288":1,"291":1,"314":1,"316":1,"325":1,"327":1,"328":1,"413":1,"439":1,"455":2}}],["向计算机输入信息的外部设备称为输入设备",{"2":{"442":1}}],["向从设备发出命令来指定数据传送方式与数据传送地址信息",{"2":{"418":1}}],["向从设备发送信息或接收从设备送来的信息的工作关系",{"2":{"418":1}}],["向存储器发读命令",{"2":{"356":1}}],["向主存发写命令",{"2":{"360":1}}],["向主存发读命令",{"2":{"360":2,"389":1}}],["向主存发出的读或写命令",{"2":{"268":1}}],["向主存发出有效地址和写命令开始",{"2":{"233":1}}],["向主存发出有效地址和读命令开始",{"2":{"233":1}}],["向主存存取数据时",{"2":{"321":1}}],["向",{"2":{"270":1,"360":1,"361":1}}],["向高位的进位",{"2":{"142":1}}],["向高地址方向生成",{"2":{"111":1}}],["向低地址方向生成",{"2":{"111":1}}],["向量和数组等成批数据",{"2":{"101":1}}],["向量存放法在存储器中占用一片连续的空间",{"2":{"51":1}}],["向前",{"2":{"14":1}}],["向前兼容和向后兼容",{"2":{"14":1}}],["向上一位的进位c4=c4",{"2":{"200":1}}],["向上一位的进位校正函数c4=校正函数",{"2":{"199":1}}],["向上",{"2":{"14":1}}],["向下兼容",{"2":{"14":1}}],["但",{"2":{"438":1}}],["但同一时间里可以有一个或多个从方",{"2":{"431":1}}],["但当数据线较长时",{"2":{"421":1}}],["但主存总是从设备",{"2":{"418":1}}],["但却是在更高程度上的重叠",{"2":{"395":1}}],["但微指令字较长",{"2":{"382":1}}],["但要通过一个微命令译码器译码以后才能得到需要的微命令",{"2":{"369":1}}],["但要经过两级查表才能完成地址转换",{"2":{"314":1}}],["但它有增加的信号",{"2":{"437":1}}],["但它又与常规的组合逻辑控制器的硬联结构不同",{"2":{"345":1}}],["但它们应用的场合不同",{"2":{"101":1}}],["但会因主存中的字块未及时更新而出错",{"2":{"308":1}}],["但会增加不必要的主存写入",{"2":{"308":1}}],["但实现起来比较复杂",{"2":{"307":1}}],["但这种方式不够灵活",{"2":{"302":1}}],["但这正是以降低精度为代价的",{"2":{"46":1}}],["但总的周期时间比",{"2":{"281":1}}],["但仅适用于连接存储芯片较少的场合",{"2":{"263":1}}],["但必须以区块为单位进行读取",{"2":{"254":1}}],["但一旦写入后",{"2":{"254":1}}],["但速度却快得多",{"2":{"288":1}}],["但速度比",{"2":{"252":1}}],["但速度慢",{"2":{"143":1,"392":1}}],["但除了要加地址和片选信号外",{"2":{"252":1}}],["但不需要信息输出",{"2":{"248":1}}],["但不能实现递归循环",{"2":{"125":1}}],["但不能确定出错的位置",{"2":{"74":1}}],["但比集中刷新方式的死区小得多",{"2":{"247":1}}],["但集成度低",{"2":{"242":1}}],["但最常见的由",{"2":{"241":1}}],["但最后一次仅移一位",{"2":{"173":1}}],["但对应用程序员是透明的",{"2":{"227":1}}],["但磁芯存储器的读出是破坏性读出",{"2":{"223":1}}],["但存取速度慢",{"2":{"243":1}}],["但存在的问题是",{"2":{"237":1}}],["但存在着一个加法的最长运算时间问题",{"2":{"143":1}}],["但存储容量较小",{"2":{"221":1}}],["但控制较前两种复杂",{"2":{"210":1}}],["但浮点加减运算中",{"2":{"187":1}}],["但因为补码加减法简单",{"2":{"170":1}}],["但也有一些计算机不设置专门的移位寄存器",{"2":{"163":1}}],["但也可看作是一种特殊的有权码",{"2":{"64":1}}],["但低位运算所产生的进位会影响高位的运算结果",{"2":{"143":1}}],["但其使用频度很低",{"2":{"134":1}}],["但其敏感性极高",{"2":{"16":1}}],["但在小微型机中常放在",{"2":{"267":1}}],["但在各种程序中出现的频度却占",{"2":{"134":1}}],["但在多数通用计算机中",{"2":{"40":1}}],["但事实上两者存在着很大的差别",{"2":{"125":1}}],["但地址空间受到指令中地址码字段位数的限制",{"2":{"97":1}}],["但指令的长度一个比一个短",{"2":{"87":1}}],["但指令长度最长",{"2":{"87":1}}],["但按",{"2":{"86":1}}],["但具体的错误位置是不能确定的",{"2":{"75":1}}],["但具有不同组成和实现的一系列不同型号的机器",{"2":{"14":1}}],["但是因为",{"2":{"403":1}}],["但是微指令与机器指令很相似",{"2":{"382":1}}],["但是微指令字太长",{"2":{"368":1}}],["但是由于当时还不具备制造专门存放微程序的控制存储器的技术",{"2":{"365":1}}],["但是由于程序不可能正好是页面的整倍数",{"2":{"312":1}}],["但是控制较同步方式稍复杂一些",{"2":{"435":1}}],["但是控制比较复杂",{"2":{"354":1}}],["但是控制单元的结构不规整",{"2":{"343":1}}],["但是对于许多简单指令来说会有较多的空闲时间",{"2":{"353":1}}],["但是地址变换速度慢",{"2":{"301":1}}],["但是随着加法器位数的增加",{"2":{"146":1}}],["但是",{"2":{"96":1,"210":1,"247":1,"313":1,"344":1,"394":1,"437":1,"438":1}}],["但是第",{"2":{"76":1}}],["但是在实",{"2":{"58":1}}],["但是长期的研制工作并没有达到预期目标",{"2":{"3":1}}],["但补码负数表示范围较正数表示范围宽",{"2":{"31":1}}],["但原码的符号位不允许和数值位同等看待",{"2":{"31":1}}],["run",{"2":{"451":1,"452":1}}],["rdram",{"2":{"277":1,"288":8}}],["raid",{"2":{"439":1}}],["raw",{"2":{"398":1}}],["rate",{"2":{"327":1}}],["ras",{"2":{"250":1}}],["rambusdram",{"2":{"288":1}}],["rambus",{"0":{"288":1},"2":{"258":2,"288":6}}],["ram",{"0":{"241":1,"245":1,"249":1,"250":1,"252":1},"1":{"242":1,"243":1,"244":1,"246":1,"247":1,"248":1,"250":1,"251":1,"252":1},"2":{"13":1,"218":4,"222":3,"223":1,"233":1,"240":2,"241":5,"250":1,"251":3,"254":2,"265":1,"281":2}}],["r2",{"2":{"209":1}}],["r1out和aluin有效",{"2":{"360":1}}],["r1",{"0":{"360":1},"2":{"209":2,"360":5}}],["r0",{"0":{"360":1},"2":{"209":2,"360":4}}],["r=2",{"2":{"186":1}}],["remedy",{"2":{"454":1}}],["restart",{"2":{"451":1}}],["reflected",{"2":{"451":1}}],["repository",{"0":{"449":1}}],["requirements",{"2":{"447":1}}],["reducedinstruction",{"2":{"134":1}}],["ret",{"2":{"125":1,"126":1}}],["reg1",{"2":{"116":2}}],["reg2",{"2":{"116":1}}],["reg",{"2":{"116":3}}],["readers",{"2":{"453":1}}],["read",{"2":{"51":1,"268":1,"360":2,"389":2,"454":1}}],["rimm",{"2":{"258":4,"288":4}}],["rimmusimm",{"2":{"258":1}}],["ri+1",{"2":{"183":2}}],["ri+1=2ri+",{"2":{"177":1}}],["ri+1=2ri",{"2":{"177":1}}],["ri+y",{"2":{"177":1}}],["ri=ri+y=2ri−1",{"2":{"177":1}}],["ri=2ri−1−y",{"2":{"177":1}}],["riscⅱ",{"2":{"405":1}}],["risc",{"0":{"401":1,"402":1,"403":1,"404":1,"405":1},"1":{"402":1,"403":1,"405":1,"406":1,"407":1},"2":{"134":1,"137":2,"288":1,"316":2,"343":1,"400":3,"403":5,"405":1,"407":1,"410":1}}],["rightarrow",{"2":{"111":2}}],["ri←",{"2":{"106":2}}],["ri",{"2":{"106":7,"177":1,"181":1,"183":1,"209":1}}],["rb为基址寄存器",{"2":{"107":1}}],["rb",{"2":{"101":2,"107":1}}],["rx为变址寄存器",{"2":{"107":1}}],["rx的内容称为变址值",{"2":{"100":1}}],["rx",{"2":{"100":4,"107":5}}],["r",{"0":{"43":1},"2":{"37":1,"42":1,"43":1,"78":1}}],["rom",{"0":{"253":1,"254":1,"255":1},"1":{"254":1,"255":1},"2":{"13":2,"164":3,"218":1,"222":2,"240":2,"254":3,"255":2}}],["对多个主设备提出的占用总线请求",{"2":{"431":1}}],["对总线宽度最直接的影响是地址线和数据线的数量",{"2":{"425":1}}],["对重复和多余的微指令进行合并和精简",{"2":{"391":1}}],["对微命令系统",{"2":{"391":1}}],["对指令进行译码或测试",{"2":{"322":1}}],["对整个计算机系统的运行是极其重要的",{"2":{"317":1}}],["对整数来说",{"2":{"216":1}}],["对主存进行读写操作时",{"2":{"268":1}}],["对主存的基本操作",{"0":{"268":1}}],["对译码电路要求较高",{"2":{"264":1}}],["对任何一个存储单元的写入和读出时间是一样的",{"2":{"222":1}}],["对齐两数的小数点",{"2":{"187":1}}],["对阶之后",{"2":{"187":1}}],["对阶的规则是",{"2":{"187":1}}],["对阶",{"2":{"187":1,"188":1}}],["对应的海明码位号应分别为",{"2":{"77":1}}],["对应的真值就小",{"2":{"40":1}}],["对浮点数特性的影响",{"0":{"43":1}}],["对钟表而言",{"2":{"26":1}}],["对",{"2":{"26":1,"63":1,"247":1}}],["对外均是保密的",{"2":{"16":1}}],["对比理解",{"2":{"13":1}}],["对于指令流水线",{"2":{"398":1}}],["对于指令的执行",{"2":{"392":1}}],["对于程序员来说",{"2":{"366":1}}],["对于程序设计人员来说",{"2":{"13":1}}],["对于单独一个微命令",{"2":{"366":1}}],["对于顺序执行的情况",{"2":{"321":1}}],["对于冯",{"2":{"318":1}}],["对于应用程序员",{"2":{"310":1}}],["对于微型机来说",{"2":{"273":1}}],["对于每个二进制字都有相应的",{"2":{"271":1}}],["对于位结构的存储芯片",{"2":{"251":1}}],["对于破坏性读出的",{"2":{"233":1}}],["对于两级存储系统",{"2":{"225":1}}],["对于由",{"2":{"225":1}}],["对于多位十进制数加法可采用多个",{"2":{"201":1}}],["对于相同容量来说",{"2":{"93":1}}],["对于同一个问题",{"2":{"87":1}}],["对于四字",{"2":{"71":2}}],["对于双字",{"2":{"71":2}}],["对于字编址的计算机",{"2":{"232":1}}],["对于字",{"2":{"71":2}}],["对于字节编址的计算机",{"2":{"232":1}}],["对于字节",{"2":{"71":2}}],["对于字长相同的定点数和浮点数来说",{"2":{"46":1}}],["对于字长",{"2":{"40":1}}],["对于原码来说这将无法表示",{"2":{"39":1}}],["对于原码来说这是一个规格化数",{"2":{"39":1}}],["对于真值",{"2":{"31":1}}],["对于负数",{"2":{"27":1,"29":1}}],["对于正数它们都等于真值本身",{"2":{"31":1}}],["对于正数",{"2":{"27":1,"29":1}}],["对于商业数据处理",{"2":{"3":1}}],["对于",{"2":{"3":1,"93":1,"273":1,"274":1,"287":1}}],["吸收了软",{"2":{"13":1}}],["固件的性能指标介于硬件与软件之间",{"2":{"13":1}}],["固件是指那些存储在能永久保存信息的器件",{"2":{"13":1}}],["固件",{"2":{"13":1}}],["互相融合的方向发展",{"2":{"13":1}}],["当计算机进行实时控制时",{"2":{"445":1}}],["当计数器从",{"2":{"26":1}}],["当查询线上的计数值与发出请求的部件号一致时",{"2":{"429":1}}],["当总线空闲",{"2":{"415":1}}],["当作两个逻辑",{"2":{"411":1}}],["当遇到转移指令时",{"2":{"407":2}}],["当出现数据相关和程序转移情况时",{"2":{"406":1}}],["当出现数据相关和程序转移时",{"2":{"291":1}}],["当是多功能流水线",{"2":{"397":1}}],["当机器指令的操作码位数和位置都不固定时",{"2":{"378":1}}],["当同类机器指令的操作码字段的位数和位置固定",{"2":{"377":1}}],["当公用的取指微程序从主存中取出机器指令之后",{"2":{"375":1}}],["当取指微程序执行完后",{"2":{"373":1}}],["当向主存存入一条指令或一个数据字时",{"2":{"321":1}}],["当向主存写入数据时",{"2":{"270":1}}],["当指令从主存取出暂存于指令寄存器之后",{"2":{"321":1}}],["当指令地址改变时",{"2":{"102":1}}],["当快表中查不到时",{"2":{"315":1}}],["当替换",{"2":{"308":1}}],["当从主存中读取数据时",{"2":{"271":1}}],["当某个部件请求使用总线时",{"2":{"430":1}}],["当某地址线信息为",{"2":{"263":1}}],["当某一位出错后",{"2":{"77":1}}],["当需要更新存储内容时可以将原存储内容擦除",{"2":{"254":1}}],["当we¯有效之后",{"2":{"252":1}}],["当字数大大超过位数时",{"2":{"251":1}}],["当刷新请求和访存请求同时发生时",{"2":{"248":1}}],["当访问的一个双字",{"2":{"237":1}}],["当这个时间段结束后",{"2":{"434":1}}],["当这个二进制数作为一个整体存入或取出时",{"2":{"230":1}}],["当这些指令字从主存中取出放到处理器中时",{"2":{"136":1}}],["当要存取所需的信息时",{"2":{"222":1}}],["当要把一个字节的代码",{"2":{"75":1}}],["当采用组间并行进位时",{"2":{"214":1}}],["当采用串行进位时",{"2":{"214":1}}],["当和＞",{"2":{"196":1}}],["当和",{"2":{"196":1}}],["当和为奇数时",{"2":{"68":1}}],["当＜1",{"2":{"190":1}}],["当阶码用偏置值为",{"2":{"190":1,"191":1}}],["当阶码全为",{"2":{"40":1}}],["当尾数右规后",{"2":{"187":1}}],["当两数同号时",{"2":{"180":1}}],["当两位符号位的值不一致时",{"2":{"157":1}}],["当被除数与除数异号",{"2":{"182":1}}],["当被除数与除数同号时",{"2":{"182":1}}],["当被除数",{"2":{"180":3}}],["当最终余数为负数时",{"2":{"177":1}}],["当最高有效位不产生进位",{"2":{"157":1}}],["当最高有效位产生进位",{"2":{"157":1}}],["当乘数的数值位",{"2":{"173":1}}],["当xs=ys=1",{"2":{"157":1}}],["当运算结果大于2n−1或小于−2n时",{"2":{"156":1}}],["当运算结果超出数的表示范围",{"2":{"46":1}}],["当然希望指令系统更丰富",{"2":{"134":1}}],["当程序执行到某处时",{"2":{"124":1}}],["当左移一位时",{"2":{"122":1}}],["当前页寻址",{"2":{"103":1}}],["当前计算机的硬件和软件正朝着互相渗透",{"2":{"13":1}}],["当操作数的地址需要改变时",{"2":{"98":1}}],["当整个",{"2":{"78":1}}],["当系统中同时存在",{"2":{"55":1}}],["当es=1",{"2":{"39":1}}],["当es=0",{"2":{"38":1}}],["当m=−1时",{"2":{"39":1}}],["当m=−12时",{"2":{"39":1}}],["当",{"2":{"28":2,"35":3,"39":1,"164":1,"172":1,"173":1,"187":1,"225":1,"270":2,"281":1,"298":1,"299":1,"321":1}}],["当一个作业等待",{"2":{"3":1}}],["摸得到的设备实体",{"2":{"12":1}}],["他们可能更多地关注计算机机箱内各部分的结构和组成",{"2":{"10":1}}],["他们观察到的只是计算机",{"2":{"10":1}}],["用这个块替换掉",{"2":{"298":1}}],["用这种形式表示的数值在计算机技术中称为",{"2":{"23":1}}],["用主存地址的块号字段访问",{"2":{"296":1}}],["用高",{"2":{"274":1}}],["用低",{"2":{"274":1}}],["用线选法构成",{"2":{"263":1}}],["用平均无故障时间",{"2":{"234":1}}],["用磁层存储信息",{"2":{"223":1}}],["用来控制计算机实现取机器指令的公共操作",{"2":{"373":1}}],["用来产生初始微地址和后继微地址",{"2":{"372":1}}],["用来存放从",{"2":{"372":1}}],["用来存放微程序",{"2":{"372":1}}],["用来存放正在执行的指令地址或接着要执行的下条指令地址",{"2":{"321":1}}],["用来进一步缩短微指令字长的方法",{"2":{"370":1}}],["用来选择一个或两个存储体进行数据传送",{"2":{"274":1}}],["用来完成尾数的四则运算以及判断尾数是否已规格化",{"2":{"192":1}}],["用来完成阶码加",{"2":{"192":1}}],["用来表示计算机所能完成的基本操作",{"2":{"17":1}}],["用补码表示",{"2":{"188":1,"216":1}}],["用移码表示",{"2":{"216":1}}],["用移码",{"2":{"188":1}}],["用将要舍去的",{"2":{"164":1}}],["用堆栈保存返回地址",{"2":{"125":1}}],["用寄存器存放返回地址",{"2":{"125":1}}],["用子程序的第一个字单元存放返回地址",{"2":{"125":1}}],["用零地址指令进行运算是十分方便的",{"2":{"112":1}}],["用二进制代码来表明寻址方式类型",{"2":{"103":1}}],["用以控制产生下一条要执行的微指令地址",{"2":{"366":1}}],["用以控制计算机完成每一步微操作",{"2":{"339":1}}],["用以产生某一步操作所需的各微操作控制信号",{"2":{"366":1}}],["用以记录其被使用的情况",{"2":{"307":1}}],["用以完成被选中存储单元中各位的读出和写入操作",{"2":{"229":1}}],["用以解决程序在主存中的再定位和扩大寻址空间等问题",{"2":{"101":1}}],["用以指示操作数在主存中的位置",{"2":{"98":1}}],["用同一变址寄存器提供修改量",{"2":{"100":1}}],["用于计算机系统之间或计算机系统与其他系统",{"2":{"420":1}}],["用于描述机器指令",{"2":{"366":1}}],["用于刷新",{"2":{"247":1}}],["用于访问字符串",{"2":{"101":1}}],["用于表示",{"2":{"93":1}}],["用于存储信息的磁盘",{"2":{"10":1}}],["用三地址指令编写的程序最短",{"2":{"87":1}}],["用隐含的方式给出",{"2":{"82":1}}],["用",{"2":{"82":4,"147":1}}],["用另一个约定的多项式",{"2":{"78":1}}],["用四位二进制表示",{"2":{"72":1}}],["用四位二进制数来表示一位十进制数",{"2":{"61":1}}],["用原码实现乘",{"2":{"24":1}}],["用机器指令编写的程序可以由微程序进行解释",{"2":{"15":1}}],["用微指令编写的微程序一般是直接由硬件执行的",{"2":{"15":1}}],["用户编程的地址称为虚地址或逻辑地址",{"2":{"311":1}}],["用户可以自由编程",{"2":{"311":1}}],["用户可以根据需要将其中某些记忆单元改为",{"2":{"254":1}}],["用户根据需要可自行将其中某些记忆单元改为",{"2":{"254":1}}],["用户对制造厂的依赖性过大",{"2":{"254":1}}],["用户指令无权操作和修改",{"2":{"101":1}}],["用户使用便利的远程终端操作计算机",{"2":{"3":1}}],["用户干预和独占使用",{"2":{"3":1}}],["鼠标",{"2":{"10":1,"438":1,"442":1}}],["如此周而复始",{"2":{"358":1,"373":1}}],["如将稳定的运算结果打入寄存器",{"2":{"350":1}}],["如中断标志",{"2":{"321":1}}],["如进位标志",{"2":{"321":1}}],["如循环程序",{"2":{"306":1}}],["如微机系统中的",{"2":{"273":1}}],["如用",{"2":{"265":1}}],["如有空余则要用专用的",{"2":{"258":1}}],["如有溢出",{"2":{"191":1}}],["如容量为",{"2":{"250":1}}],["如存储芯片的存取周期为",{"2":{"247":1}}],["如某机的主存容量为",{"2":{"232":1}}],["如该位为",{"2":{"164":2}}],["如不考虑因移出舍去的末位尾数",{"2":{"122":1}}],["如不产生溢出",{"2":{"122":1}}],["如果从中止点开始",{"2":{"429":1}}],["如果从",{"2":{"429":1}}],["如果第",{"2":{"428":1}}],["如果所有指令的",{"2":{"394":1}}],["如果有一个部件要与目的部件通信",{"2":{"415":1}}],["如果有些微操作所占的时间不长",{"2":{"389":1}}],["如果有进位",{"2":{"361":1}}],["如果机器指令操作码字段的位数和位置固定",{"2":{"376":1}}],["如果在某个机器周期内统一的节拍数无法完成该周期的全部微操作",{"2":{"349":1}}],["如果外频设计得跟内频同步",{"2":{"326":1}}],["如果已在主存中",{"2":{"311":1}}],["如果已知机器的字长",{"2":{"32":1}}],["如果写",{"2":{"299":1}}],["如果主存已满",{"2":{"311":1}}],["如果主存总线的速度与",{"2":{"278":1}}],["如果主存的访问单位也是一个字节的话",{"2":{"92":1}}],["如果要传送一个",{"2":{"276":2}}],["如果读写的是非规则字",{"2":{"274":1}}],["如果读出时",{"2":{"224":1}}],["如果数据总线为",{"2":{"273":1}}],["如果又要读取这个数据",{"2":{"271":1}}],["如果不在主存中",{"2":{"311":1}}],["如果不匹配",{"2":{"271":1}}],["如果不小于",{"2":{"191":1}}],["如果匹配",{"2":{"271":1}}],["如果某个存储单元所存储的信息被读出时",{"2":{"224":1}}],["如果某一个数不需要运算和修改",{"2":{"210":1}}],["如果同时发出几个打入脉冲",{"2":{"209":1}}],["如果阶码用补码表示",{"2":{"190":1,"191":1}}],["如果",{"2":{"181":2,"298":2,"299":1}}],["如果得到的新部分余数与除数异号",{"2":{"180":1}}],["如果得到的新部分余数与除数同号",{"2":{"180":1}}],["如果我们采用先移位后减除数的方法",{"2":{"177":1}}],["如果采用第",{"2":{"159":1}}],["如果操作数长",{"2":{"143":1}}],["如果堆栈是主存的一个特定区域",{"2":{"117":1}}],["如果是硬堆栈",{"2":{"112":1}}],["如果是软堆栈",{"2":{"112":1}}],["如果将算术表达式改写为逆波兰表达式",{"2":{"112":1}}],["如果位移量为",{"2":{"102":1}}],["如果以字为最小寻址单位",{"2":{"93":1}}],["如果以字节为最小寻址单位",{"2":{"93":1}}],["如果按照定长编码的方法",{"2":{"89":1}}],["如一或零地址指令",{"2":{"89":1}}],["如一个字节",{"2":{"74":1}}],["如三地址指令",{"2":{"89":1}}],["如指令长度",{"2":{"80":1}}],["如机器的主频",{"2":{"19":1}}],["如",{"2":{"13":1,"72":1,"112":1,"202":1,"247":2,"250":1,"251":1,"257":1,"349":1,"377":1,"418":1}}],["如人机交互使用的键盘",{"2":{"10":1}}],["如输入设备",{"2":{"5":1}}],["不受",{"2":{"437":1}}],["不受任何条件的约束",{"2":{"124":1}}],["不互锁",{"2":{"435":1}}],["不用或少用微程序控制实现",{"2":{"402":1}}],["不用管低字节最高位是什么",{"2":{"57":1}}],["不存在反馈回路",{"2":{"397":1}}],["不存在返回的问题",{"2":{"125":1}}],["不希望这种功能的转换频繁发生",{"2":{"397":1}}],["不译码法",{"0":{"368":1}}],["不可再分解的操作",{"2":{"366":1}}],["不可分割的整体",{"2":{"13":1}}],["不按写分配法",{"2":{"299":1}}],["不按写分配法和按写分配法",{"2":{"299":1}}],["不命中",{"2":{"298":1,"299":1}}],["不命中或失效",{"2":{"296":1}}],["不命中时才启动主存",{"2":{"225":1}}],["不会产生地址重叠的存储区",{"2":{"264":1}}],["不会因断电而丢失",{"2":{"223":1}}],["不允许并行操作",{"2":{"368":1}}],["不允许同时有多位有效",{"2":{"263":1}}],["不允许出现",{"2":{"62":1,"63":1,"64":1}}],["不赘述",{"2":{"261":1}}],["不仅能在时钟脉冲的上升沿读出数据而且还能在下降沿读出数据",{"2":{"282":1}}],["不仅能检测错误还能在不打扰计算机工作的情况下改正错误",{"2":{"271":1}}],["不仅可以由用户利用编程器写入信息",{"2":{"254":1}}],["不仅每一个字节有一个奇偶校验位做横向校验",{"2":{"76":1}}],["不需要提高时钟频率就能加倍提高",{"2":{"282":1}}],["不需要地址译码器",{"2":{"263":1}}],["不需要列地址",{"2":{"248":1}}],["不需要专门的",{"2":{"129":1}}],["不要混淆",{"2":{"246":1}}],["不要查表就可以推导出其他数字或字母的二进制代码",{"2":{"50":1}}],["不浪费存储器资源的存放方法",{"0":{"237":1}}],["不等于存储字长",{"2":{"236":1}}],["不中时才启动",{"2":{"225":1}}],["不能充分利用机器硬件所具有的并行性",{"2":{"369":1}}],["不能充分利用系统的存储器空间",{"2":{"263":1}}],["不能有任何差错",{"2":{"346":1}}],["不能达到上述理想值",{"2":{"291":1}}],["不能直接访问它",{"2":{"221":1}}],["不能单独工作",{"2":{"192":1}}],["不能被修改",{"2":{"96":1}}],["不够减时上商",{"2":{"181":2}}],["不加也不减",{"2":{"172":1}}],["不加被乘数",{"2":{"168":1}}],["不加修改就能运行在它之前",{"2":{"14":1}}],["不加修改就能运行在比它更高",{"2":{"14":1}}],["不移位",{"2":{"163":1}}],["不管被除数",{"2":{"176":1}}],["不管采用什么方案实现乘除法",{"2":{"159":1}}],["不管",{"2":{"152":1}}],["不管是多重转子还是子程序递归",{"2":{"125":1}}],["不论左移或右移",{"2":{"162":1}}],["不论正数还是负数",{"2":{"161":1}}],["不论加",{"2":{"140":1}}],["不论指令的长度为多少位",{"2":{"88":1}}],["不带进位循环",{"2":{"122":1}}],["不必过多地了解数据通路的细节",{"2":{"382":1}}],["不必等待当前的读写周期完成即可启动下一个读写周期",{"2":{"280":1}}],["不必修改指令",{"2":{"98":1}}],["不必再次访问主存",{"2":{"96":1}}],["不是操作数的地址",{"2":{"98":1}}],["不是存储计算机",{"2":{"4":1}}],["不同的数据通路就有不同的微操作序列",{"2":{"359":1}}],["不同的机器指令具有不同的微操作序列",{"2":{"340":1}}],["不同的控制方式",{"2":{"316":1}}],["不同的是",{"2":{"280":1}}],["不同存取速度的存储器",{"2":{"225":1}}],["不同类型的计算机有各具特色的指令系统",{"2":{"132":1}}],["不同类型的数据表示举例",{"0":{"69":1},"1":{"70":1,"71":1}}],["不同计算机的寻址方式的名称和含义并不统一",{"2":{"95":1}}],["不同对象观察到的计算机硬件系统",{"0":{"10":1}}],["不表示一个固定的十进制数值",{"2":{"64":1}}],["不表示出来",{"2":{"44":1}}],["每条机器指令所对应的一段微程序一般安排在",{"2":{"380":1}}],["每条微指令只定义一个微命令",{"2":{"369":1}}],["每条微指令只能完成一个基本微操作",{"2":{"366":1}}],["每条微指令可以完成较多的基本微操作",{"2":{"366":1}}],["每条指令大约",{"2":{"325":1}}],["每条指令大约要",{"2":{"325":1}}],["每段内采用最短编码法",{"2":{"370":1}}],["每段又分成若干个页",{"2":{"314":1}}],["每段对应一个页表",{"2":{"314":1}}],["每段再划分为若干大小相等的页",{"2":{"314":1}}],["每块由若干字节组成",{"2":{"296":1}}],["每片",{"2":{"264":1,"265":1}}],["每片存储容量较大",{"2":{"252":1}}],["每面",{"2":{"258":2}}],["每字",{"2":{"251":1}}],["每刷新一行占用一个存取周期",{"2":{"247":1}}],["每隔一定时间必须刷新",{"2":{"246":1}}],["每位价格是接近于辅存的价格",{"2":{"227":1}}],["每位价格接近于主存的价格",{"2":{"226":1}}],["每位数字仅占半个字节",{"2":{"68":1}}],["每当一次读出操作之后",{"2":{"224":1}}],["每右移一位",{"2":{"187":3}}],["每次总线操作",{"2":{"431":1}}],["每次传输的有效数据",{"2":{"328":1}}],["每次传输的",{"2":{"328":1}}],["每次操作比单总线少一步",{"2":{"210":1}}],["每次经查表来读得相应的处理结果",{"2":{"164":1}}],["每次只能产生一位和",{"2":{"143":1}}],["每组",{"2":{"147":1}}],["每一条机器指令都对应一个微程序",{"2":{"366":1}}],["每一行中各记忆单元同时被刷新",{"2":{"248":1}}],["每一个共享总线的部件均有一对控制线",{"2":{"430":1}}],["每一个节拍时间的长短也以最繁的微操作作为标准",{"2":{"349":1}}],["每一个时间段对应一个电位信号",{"2":{"349":1}}],["每一个动作的时间是非常严格的",{"2":{"346":1}}],["每一个就可以构成具有某种容量和",{"2":{"258":1}}],["每一个存储字包含",{"2":{"230":2}}],["每一个主存单元可存放",{"2":{"51":1}}],["每一位的上商直接写到寄存器的最低位",{"2":{"176":1}}],["每一位的进位表达式为",{"2":{"144":1}}],["每一级全加器的进位延迟时间为",{"2":{"144":1}}],["每一级进位直接依赖于前一级的进位",{"2":{"144":1}}],["每页都有自己的编号",{"2":{"103":1}}],["每页有若干个主存单元",{"2":{"103":1}}],["每个间隔构成一个总线周期",{"2":{"434":1}}],["每个过程使用其中相邻的",{"2":{"405":1}}],["每个功能段只允许经过一次",{"2":{"397":1}}],["每个处理机完成某一专门任务",{"2":{"397":1}}],["每个处理机对同一数据流的不同部分分别进行处理",{"2":{"397":1}}],["每个子过程所需时间为",{"2":{"396":1}}],["每个子过程由一个独立的功能部件来完成",{"2":{"396":1}}],["每个小段中包含的信息位不能太多",{"2":{"370":1}}],["每个微命令对应并控制数据通路中的一个微操作",{"2":{"368":1}}],["每个节拍内有一个脉冲",{"2":{"351":1}}],["每个机器周期包括",{"2":{"389":1}}],["每个机器周期都有一个与之对应的周期状态触发器",{"2":{"348":1}}],["每个机器周期完成一个基本操作",{"2":{"348":1}}],["每个时钟周期可以调用多个指令束",{"2":{"410":1}}],["每个时钟周期可以执行",{"2":{"325":1}}],["每个时钟周期调度",{"2":{"410":1}}],["每个时钟能够以",{"2":{"284":1}}],["每个动作至少需要一个时钟周期",{"2":{"325":1}}],["每个程序对应一个段表",{"2":{"314":1}}],["每个组只有一块时",{"2":{"303":1}}],["每个模块在相对的两端有输入和输出引脚",{"2":{"288":1}}],["每个存储体的存储空间为",{"2":{"276":1}}],["每个存储单元的字长为",{"2":{"232":1}}],["每个字长",{"2":{"251":1}}],["每个字节只使用低七位编码",{"2":{"53":1}}],["每个字节存放一个字符代码",{"2":{"51":1}}],["每个",{"2":{"201":1,"328":1}}],["每个单元字长为k−1位",{"2":{"164":1}}],["每个外设寄存器都可以由分配给它们的唯一的主存地址来识别",{"2":{"129":1}}],["每个区称为一页",{"2":{"103":1}}],["每个区中包含",{"2":{"54":1}}],["每个编址单位所包含的信息量",{"2":{"92":1}}],["每个代码与它所代表的十进制数之间符合二进制数和十进制数相互转换的规则",{"2":{"62":1}}],["每个汉字所占用的字节数也越高",{"2":{"56":1}}],["每个汉字在数组中对应一个唯一的区位码",{"2":{"54":1}}],["每个设备控制器又可接一或几台外部设备",{"2":{"9":1}}],["每个通道可以接一台或几台设备控制器",{"2":{"9":1}}],["每部分放不同的作业",{"2":{"3":1}}],["设备",{"2":{"438":1}}],["设备控制器",{"2":{"9":1}}],["设存储字长为",{"2":{"236":1}}],["设计的总线标准",{"2":{"437":1}}],["设计思想",{"2":{"400":1}}],["设计者只有熟悉了数据通路",{"2":{"382":1}}],["设计了各种各样的微指令编码法",{"2":{"367":1}}],["设计有望达到更高的工作频率",{"2":{"334":1}}],["设计一个容量大",{"2":{"218":1}}],["设计人员",{"2":{"3":1}}],["设两个非",{"2":{"186":1,"189":1}}],["设置专用的乘",{"2":{"159":1}}],["设参加运算的两数为",{"2":{"156":1}}],["设字长",{"2":{"106":1}}],["设某机主存容量为220",{"2":{"93":1}}],["设某机的指令长度为",{"2":{"89":1}}],["设每条指令只占一个主存单元",{"2":{"84":1}}],["设阶码和尾数均用补码表示",{"2":{"39":1}}],["设机器字长为",{"2":{"32":1}}],["设二进制纯整数的原码形式为",{"2":{"24":1}}],["设二进制纯小数的原码形式为",{"2":{"24":1}}],["设",{"2":{"18":1,"144":1,"157":1,"176":1,"203":1,"204":1,"205":1,"206":1,"225":1,"361":1}}],["这三根控制线是",{"2":{"428":1}}],["这三个概念你还在搞混吗",{"2":{"93":1}}],["这将会影响流水线的效率",{"2":{"406":1}}],["这将使处理机速度有所提高",{"2":{"393":1}}],["这将是",{"2":{"286":1}}],["这使微指令的长度达到难以接受的地步",{"2":{"368":1}}],["这条指令完成的功能是把",{"2":{"360":1}}],["这进一步提高了",{"2":{"330":1}}],["这两个存储器在硬件和系统软件的共同管理下工作",{"2":{"310":1}}],["这两种寻址方式实际上都是寄存器间接寻址方式的变型",{"2":{"106":1}}],["这两种寻址方式都是由同样的硬件来实现的",{"2":{"101":1}}],["这对于网络服务器这样不允许随便停机的关键任务是至关重要的",{"2":{"271":1}}],["这对存储器件的工作稳定性有好处",{"2":{"235":1}}],["这才是两个部件之间有效工作的关键",{"2":{"268":1}}],["这称为字选",{"2":{"262":1}}],["这里所说的微指令编码法指的就是操作控制字段的编码方法",{"2":{"367":1}}],["这里的指令流和数据流都是程序运行的动态概念",{"2":{"318":1}}],["这里刷新周期是指刷新一行所需要的时间",{"2":{"247":1}}],["这里将从",{"2":{"317":1}}],["这里将进一步讨论规格化浮点数的四则运算问题",{"2":{"186":1}}],["这里将以实际应用广泛的",{"2":{"69":1}}],["这会耗费时间",{"2":{"279":1}}],["这会造成一些误差",{"2":{"164":1}}],["这会使电路结构变得很复杂",{"2":{"146":1}}],["这被称为",{"2":{"154":1}}],["这体现了计算机性能越强",{"2":{"134":1}}],["这就可以方便地改变优先次序",{"2":{"429":1}}],["这就意味着行与列的选址几乎在同一时间内进行",{"2":{"288":1}}],["这就要求在进行存储器系统设计时必须满足单字节",{"2":{"275":1}}],["这就需要根据某些测试条件作出判断",{"2":{"124":1}}],["这就是多体系统",{"2":{"291":1}}],["这就是统一代码",{"2":{"58":1}}],["这就是",{"2":{"40":1}}],["这就是浮点数",{"2":{"37":1}}],["这类存储器常用来存放那些不需要改变的信息",{"2":{"222":1}}],["这类指令在执行周期需访问存储器",{"2":{"386":1}}],["这类指令在执行周期不访问存储器",{"2":{"385":1}}],["这类指令在没有设置专门的位操作指令的计算机中常用于对数据字",{"2":{"121":1}}],["这类指令的数量占指令总数的",{"2":{"134":1}}],["这类指令的数量仅占指令总数的",{"2":{"134":1}}],["这类运算包括定点加",{"2":{"120":1}}],["这些设备包括调制解调器",{"2":{"438":1}}],["这些标准可能需要经过一段时间的使用",{"2":{"436":1}}],["这些操作可以安排在",{"2":{"389":1}}],["这些微操作是计算机中最基本的",{"2":{"366":1}}],["这些副本与主存中的内容能否保持一致",{"2":{"299":1}}],["这些片选地址线每次寻址时只能有一位有效",{"2":{"263":1}}],["这些简单的指令被分派到一些独立的执行单元去执行",{"2":{"136":1}}],["这些端口地址与主存地址无关",{"2":{"128":1}}],["这些指令按其功能可以分成几种类型",{"2":{"114":1}}],["这些信息可以在指令中明显的给出",{"2":{"82":1}}],["这些编码方法是向上兼容的",{"2":{"57":1}}],["这不但可以发现错误",{"2":{"77":1}}],["这与前述的简单奇偶校验相比要保险多了",{"2":{"76":1}}],["这",{"2":{"62":1,"63":1,"64":1,"85":1,"265":1}}],["这种计数可以从",{"2":{"429":1}}],["这种以主设备为参考点",{"2":{"418":1}}],["这种流水线由两个或两个以上处理机通过存储器串行连接起来",{"2":{"397":1}}],["这种控制方式设计简单",{"2":{"353":1}}],["这种控制器称为",{"2":{"345":1}}],["这种控制器称为微程序控制器",{"2":{"344":1}}],["这种最基本的不可再分割的操作称为微操作",{"2":{"340":1}}],["这种加",{"2":{"321":1}}],["这种替换方法需要随时记录",{"2":{"307":1}}],["这种编址方式又称为横向编址",{"2":{"291":1}}],["这种编码又称为变形补码",{"2":{"157":1}}],["这种编码没有检错能力",{"2":{"72":1}}],["这种交叉存储器中",{"2":{"291":1}}],["这种一个存储单元出现多个地址的现象称地址重叠",{"2":{"265":1}}],["这种刷新方式是前两种方式的结合",{"2":{"247":1}}],["这种刷新方式增加了系统的存取周期",{"2":{"247":1}}],["这种结构的运算器实现一次双操作数的运算需要分成三步",{"2":{"210":1}}],["这种情况应将尾数右移以实现规格化",{"2":{"187":1}}],["这种舍入法又称为恒置",{"2":{"164":1}}],["这种进位方式是快速的",{"2":{"146":1}}],["这种方式类似于现代工厂的生产流水线",{"2":{"396":1}}],["这种方式控制简单",{"2":{"392":1}}],["这种方式可以缩短指令长度",{"2":{"96":1}}],["这种方法对于变长度",{"2":{"378":1}}],["这种方法缩短了微指令字",{"2":{"370":1}}],["这种方法将操作控制字段分为若干个小段",{"2":{"370":1}}],["这种方法将所有的微命令统一编码",{"2":{"369":1}}],["这种方法也只能与其他方法混合使用",{"2":{"369":1}}],["这种方法在同一时刻只能产生一个微命令",{"2":{"369":1}}],["这种方法结构简单",{"2":{"368":1}}],["这种方法采用统一的",{"2":{"349":1}}],["这种方法是分立元件时代的产物",{"2":{"343":1}}],["这种方法容易实现",{"2":{"306":1}}],["这种方法要求为每块做一记录",{"2":{"306":1}}],["这种方法可以实现多重转子",{"2":{"125":1}}],["这种堆栈与自底向上堆栈正好相反",{"2":{"111":1}}],["这种堆栈又称为软堆栈",{"2":{"111":1}}],["这种堆栈的栈顶是固定的",{"2":{"110":1}}],["这种特定顺序可归结为",{"2":{"108":1}}],["这种寻址方式的指令较短",{"2":{"99":1}}],["这种寻址方式不需作任何寻址运算",{"2":{"97":1}}],["这种横向",{"2":{"76":1}}],["这种符号集被称为基本多语言平面",{"2":{"58":1}}],["这种在计算机中使用的表示数的形式称为机器数",{"2":{"23":1}}],["这意味着允许表示",{"2":{"58":1}}],["这个微程序只负责将指令从主存单元中取出送至指令寄存器中",{"2":{"374":1}}],["这个取指微程序也可能仅由一条微指令组成",{"2":{"373":1}}],["这个数称为存储字",{"2":{"230":1}}],["这个数是一个纯小数",{"2":{"35":1}}],["这个总线称为运算器的内部总线",{"2":{"209":1}}],["这个过程称为右规",{"2":{"187":1}}],["这个过程称为左规",{"2":{"187":1}}],["这个过程称为对阶",{"2":{"187":1}}],["这个算术表达式可以用逆波兰法表示成为ab×cd÷+",{"2":{"112":1}}],["这个隐含的操作数就放在一个专门的寄存器中",{"2":{"86":1}}],["这个计数器的容量m=24=16",{"2":{"26":1}}],["这时拨准时钟的方法有两种",{"2":{"26":1}}],["这样不仅有助于提高信息的利用率",{"2":{"370":1}}],["这样才能保证每次只选中一个芯片",{"2":{"263":1}}],["这样可以避免浪费",{"2":{"349":1}}],["这样可以避免",{"2":{"247":1}}],["这样算逻操作就可以在一步控制之内完成",{"2":{"210":1}}],["这样做既简化了程序设计",{"2":{"125":1}}],["这样的逻辑运算",{"2":{"212":1}}],["这样的数称为立即数",{"2":{"96":1}}],["这样的计算机称为字节编址的计算机",{"2":{"19":1}}],["这样既能充分地利用指令的各个字段",{"2":{"89":1}}],["这样",{"2":{"84":1,"328":1,"374":1,"394":1}}],["这样整个系统就可以连接很多的外部设备",{"2":{"9":1}}],["这一过程称为代码化或代真",{"2":{"391":1}}],["这一节将以一个简单的",{"2":{"383":1}}],["这一段时间称为",{"2":{"247":1}}],["这一级是为了使计算机满足某种用途而专门设计的",{"2":{"15":1}}],["这一时期的计算机采用小",{"2":{"3":1}}],["这级的机器语言就是各种高级语言",{"2":{"15":1}}],["这级的机器语言是汇编语言",{"2":{"15":1}}],["这级的机器语言是该机的指令集",{"2":{"15":1}}],["这级的机器语言是微指令集",{"2":{"15":1}}],["这是微程序控制器的核心部件",{"2":{"372":1}}],["这是前述两种编码法的一个折衷的方法",{"2":{"370":1}}],["这是同步控制和异步控制相结合的方式",{"2":{"355":1}}],["这是反应处理器热量释放的指标",{"2":{"334":1}}],["这是",{"2":{"325":1}}],["这是一条条件转移指令",{"2":{"361":1}}],["这是一种直接给定与测试断定相结合的方式",{"2":{"381":1}}],["这是一种多分支",{"2":{"375":1}}],["这是一种",{"2":{"354":1}}],["这是一种无权码",{"2":{"64":1}}],["这是一个先行进位部件",{"2":{"214":1}}],["这是它的最大优点",{"2":{"92":1}}],["这是为了适应非数值计算的需要",{"2":{"92":1}}],["这是因为它的一个重要优点是不要求连接微机",{"2":{"438":1}}],["这是因为程序中大部分指令是顺序存储",{"2":{"295":1}}],["这是因为程序存在着循环",{"2":{"295":1}}],["这是因为存储器中的信息读出后需要马上进行重写",{"2":{"233":1}}],["这是因为对于任何一种存储器",{"2":{"233":1}}],["这是因为此时两条总线都被操作数所占据着",{"2":{"210":1}}],["这是因为逻辑运算是按位进行的",{"2":{"202":1}}],["这是因为虽然操作数的各位是同时提供的",{"2":{"143":1}}],["这是因为每个编址单位与访问单位相一致",{"2":{"92":1}}],["这是因为在计算机中带符号数可用补码表示",{"2":{"35":1}}],["这是因为小",{"2":{"8":1}}],["这是计算机的内核",{"2":{"15":1}}],["by",{"2":{"455":2}}],["byte",{"2":{"19":1,"93":2}}],["built",{"2":{"455":1}}],["build",{"2":{"452":1}}],["bundles",{"2":{"452":1}}],["bus",{"2":{"8":1,"413":1}}],["bgi",{"2":{"430":2}}],["bg",{"2":{"428":1}}],["bs",{"2":{"428":1,"429":3}}],["browser",{"2":{"451":1}}],["bri",{"2":{"430":3}}],["br",{"2":{"428":1,"429":1}}],["b=w×f",{"2":{"425":1}}],["been",{"2":{"454":1}}],["beginner",{"2":{"453":1}}],["be0",{"2":{"275":1}}],["be3",{"2":{"275":1}}],["bar",{"2":{"275":2}}],["bhe",{"2":{"274":1}}],["b7",{"2":{"251":1}}],["b0",{"2":{"251":1}}],["b0a1h",{"2":{"55":1}}],["bm",{"2":{"233":1}}],["bmp",{"2":{"58":1}}],["booth",{"0":{"172":1},"2":{"172":4,"173":2}}],["blog",{"2":{"112":1}}],["b5000",{"2":{"112":1}}],["bx",{"2":{"103":1}}],["bcla",{"2":{"147":4}}],["bcd",{"2":{"61":3,"68":1,"71":6,"131":1,"201":4}}],["bcpl",{"2":{"3":1}}],["bios",{"2":{"254":1}}],["bi+",{"2":{"142":1,"144":1}}],["bi",{"2":{"142":1}}],["binary",{"2":{"22":1}}],["bit",{"2":{"19":1,"93":2}}],["b",{"2":{"18":3,"19":2,"22":1,"26":3,"100":2,"112":1,"158":1,"168":1,"172":3,"176":2,"177":1,"186":1,"188":2,"189":1,"190":1,"191":1,"242":4,"243":2,"251":6}}],["所指的主存单元中的内容",{"2":{"389":1}}],["所指单元的内容",{"2":{"360":2}}],["所指定的存储单元中",{"2":{"268":1}}],["所指定的寄存器中存放着操作数",{"2":{"96":1}}],["所释放出的热量",{"2":{"334":1}}],["所访问的主存单元的地址",{"2":{"321":1}}],["所编程序和数据在操作系统管理下",{"2":{"311":1}}],["所增加的机制必须在芯片组的支持下将发送的数据信号的处理时间缩短",{"2":{"280":1}}],["所需执行时间减少为",{"2":{"393":2}}],["所需功率大约只有",{"2":{"252":1}}],["所需的地址码位数就越长",{"2":{"93":1}}],["所对应的存储器是字结构的",{"2":{"251":1}}],["所得的结果送回",{"2":{"320":1}}],["所得结果根据情况再加以校正",{"2":{"171":1}}],["所得余数相同",{"2":{"26":1}}],["所有部件通过系统总线接入",{"2":{"423":1}}],["所有部件都以高阻状态连接在总线上",{"2":{"415":1}}],["所有微操作都与时钟同步",{"2":{"353":1}}],["所有模块同时启动一次存储周期",{"2":{"291":1}}],["所有",{"2":{"258":2}}],["所有记忆单元均制成",{"2":{"254":1}}],["所有附加位均用符号位填充",{"2":{"154":1}}],["所有数据的小数点位置固定不变",{"2":{"34":1}}],["所执行的效果都是一样的",{"2":{"102":1}}],["所产生的余数",{"2":{"78":1}}],["所示",{"2":{"44":2}}],["所谓高阻状态又称为浮空状态",{"2":{"416":1}}],["所谓优化延迟转移方法",{"2":{"407":1}}],["所谓二级功能转换是指第一次先按指令类型标志转移",{"2":{"377":1}}],["所谓突发模式是指对一个给定的访问在建立行和列地址之后",{"2":{"279":1}}],["所谓协处理器是因为它只能协助主处理器工作",{"2":{"192":1}}],["所谓两位乘法",{"2":{"173":1}}],["所谓统一编址就是把外设寄存器和主存单元统一编址",{"2":{"129":1}}],["所谓寻址",{"2":{"90":1}}],["所谓无符号数",{"2":{"23":1}}],["所谓总线",{"2":{"8":1}}],["所以可以认为辅助存储器也是一种复合型的输入输出设备",{"2":{"443":1}}],["所以可将移码视为无符号数",{"2":{"40":1}}],["所以具有很强的灵活性",{"2":{"435":1}}],["所以具有逻辑独立性",{"2":{"313":1}}],["所以若优先级较高的部件出现频繁的总线请求时",{"2":{"428":1}}],["所以完成一个操作所经过的数据通路较短",{"2":{"403":1}}],["所以完全采用并行进位是不现实的",{"2":{"146":1}}],["所以把这种微程序设计方法称为软方法",{"2":{"382":1}}],["所以把这种微程序设计方法称为硬方法",{"2":{"382":1}}],["所以容易掌握和利用",{"2":{"382":1}}],["所以第二次即可按操作码区分出具体是哪条指令",{"2":{"377":1}}],["所以第一次肯定不够减",{"2":{"182":1}}],["所以说",{"2":{"366":1}}],["所以分析取数阶段的操作是各不相同的",{"2":{"357":1}}],["所以称为公共操作",{"2":{"356":1}}],["所以又称为集中控制方式或中央控制方式",{"2":{"353":1}}],["所以又叫做绝对寻址方式",{"2":{"97":1}}],["所以指令的执行速度比组合逻辑控制器慢",{"2":{"344":1}}],["所以现在外频跟内频不再只是一比一的同步关系",{"2":{"326":1}}],["所以也是",{"2":{"326":1}}],["所以其优点和缺点介于全相联和直接映像方式的优缺点之间",{"2":{"303":1}}],["所以只要",{"2":{"265":1}}],["所以只能对整个芯片擦除",{"2":{"254":1}}],["所以只能进行一次性写入",{"2":{"254":1}}],["所以在十几年时间内实际上并未真正使用",{"2":{"365":1}}],["所以在段表中要给出各段的起始地址与段的长度",{"2":{"313":1}}],["所以在",{"2":{"258":1}}],["所以在考虑刷新问题时",{"2":{"248":1}}],["所以在此讨论最基本的运算部件",{"2":{"140":1}}],["所以相邻两行的刷新时间间隔=2ms÷32=62",{"2":{"247":1}}],["所以刷新周期就等于存取周期",{"2":{"247":1}}],["所以一般用来组成高速缓冲存储器和小容量主存系统",{"2":{"242":1}}],["所以必须使用地址寄存器来保持地址信息",{"2":{"321":1}}],["所以必须在",{"2":{"210":1}}],["所以必须以某种方式保存返回地址",{"2":{"125":1}}],["所以运算结果一定落在规格化范围内",{"2":{"191":1}}],["所以运算器又称为算术逻辑运算部件",{"2":{"6":1}}],["所以最多调整一次",{"2":{"191":1}}],["所以尾数相乘后的结果一定落在下列范围内",{"2":{"190":1}}],["所以不需要专门处理符号位的异或门",{"2":{"172":1}}],["所以不会溢出",{"2":{"156":1}}],["所以乘数的最低两位yn",{"2":{"172":1}}],["所以这种方法在复杂的系统中很少单独采用",{"2":{"368":1}}],["所以这种方式只适用于容量不大的存储器",{"2":{"251":1}}],["所以这种寻址方式灵活性最差",{"2":{"96":1}}],["所以这类计算机在做乘法时常使用补码乘法",{"2":{"170":1}}],["所以返回指令常是零地址指令",{"2":{"126":1}}],["所以没有返回地址",{"2":{"125":1}}],["所以用于访问堆栈的指令只有进栈",{"2":{"112":1}}],["所以",{"2":{"107":2,"222":1,"296":1,"403":1,"434":1}}],["所以有",{"2":{"348":1}}],["所以有效地址ea=0",{"2":{"103":1}}],["所以有两种可供选择的校验规律",{"2":{"74":1}}],["所以对于指令地址而言",{"2":{"102":1}}],["所以仍能保证程序的正确执行",{"2":{"102":1}}],["所以读取和存入都不需要访问主存",{"2":{"86":1}}],["所以就可能产生多种",{"2":{"61":1}}],["所以常使用字符",{"2":{"22":1}}],["所以机器字长一般等于内部寄存器的大小",{"2":{"19":1}}],["控制相关主要是由转移指令引起的",{"2":{"398":1}}],["控制相关",{"2":{"398":2}}],["控制一两个信息传送通路",{"2":{"382":1}}],["控制信号",{"2":{"360":1,"361":1}}],["控制方式",{"0":{"352":1},"1":{"353":1,"354":1,"355":1}}],["控制存储器中的微程序个数应为机器指令数再加上对应取指",{"2":{"374":1}}],["控制存储器",{"2":{"344":1,"372":2}}],["控制单元的主要功能是根据需要发出各种不同的微操作控制信号",{"2":{"384":1}}],["控制单元的输入包括时序信号",{"2":{"342":1}}],["控制单元的设计",{"0":{"383":1},"1":{"384":1,"385":1,"386":1,"387":1,"388":1,"389":1,"390":1,"391":1},"2":{"316":2}}],["控制单元",{"2":{"342":1}}],["控制时序信号的发生或停止",{"2":{"339":1}}],["控制线主要有读写控制线",{"2":{"250":1}}],["控制整个计算机的各部件有条不紊地自动工作",{"2":{"6":1}}],["控制器在实现一条指令的功能时",{"2":{"359":1}}],["控制器实际上也是一种组合逻辑控制器",{"2":{"345":1}}],["控制器可分为组合逻辑型",{"2":{"342":1}}],["控制器是组合逻辑技术和存储逻辑技术结合的产物",{"2":{"345":1}}],["控制器是计算机系统的指挥中心",{"2":{"336":1}}],["控制器是整个计算机的指挥中心",{"2":{"6":1}}],["控制器的核心是微操作信号发生器",{"2":{"342":1}}],["控制器的硬件实现方法",{"0":{"342":1},"1":{"343":1,"344":1,"345":1}}],["控制器的主要功能有",{"2":{"322":1}}],["控制器的基本组成",{"0":{"337":1},"1":{"338":1,"339":1,"340":1,"341":1},"2":{"316":1,"337":1}}],["控制器的组成和实现方法",{"0":{"336":1},"1":{"337":1,"338":1,"339":1,"340":1,"341":1,"342":1,"343":1,"344":1,"345":1},"2":{"316":1}}],["控制器的工作原理和实现方法",{"2":{"316":1}}],["控制器",{"2":{"4":1,"6":1,"345":1}}],["它可以预先固定",{"2":{"430":1}}],["它可以是单功能的",{"2":{"397":1}}],["它决定了总线所占的物理空间和成本",{"2":{"425":1}}],["它基于重叠的原理",{"2":{"395":1}}],["它具有不太长的微指令字",{"2":{"382":1}}],["它受到微程序控制器的强烈冲击",{"2":{"343":1}}],["它把运算器",{"2":{"336":1}}],["它把许多条指令连在一起",{"2":{"136":1}}],["它主要包括两部分内容",{"2":{"321":1}}],["它用来暂时存放",{"2":{"320":1}}],["它用来存放计算机运行期间所需要的程序和数据",{"2":{"228":1}}],["它不同于程序中静态的指令序列",{"2":{"318":1}}],["它保存的信息只是主存中最急需执行的若干块的副本",{"2":{"296":1}}],["它一次只传输",{"2":{"288":1}}],["它最重要的使命是提高频率和带宽",{"2":{"286":1}}],["它有",{"2":{"258":1}}],["它有三个输入量",{"2":{"142":1}}],["它充分利用了最大刷新间隔时间",{"2":{"247":1}}],["它也有很明显的缺点",{"2":{"247":1}}],["它也是一种无权码",{"2":{"65":1}}],["它也是一种对",{"2":{"64":1}}],["它也是一种有权码",{"2":{"63":1}}],["它能够保证无论访问双字",{"2":{"239":1}}],["它能分时地发送与接收各部件的信息",{"2":{"8":1}}],["它反映了存储器件耗电的多少",{"2":{"235":1}}],["它被称为小端方案",{"2":{"230":1}}],["它被称为大端方案",{"2":{"230":1}}],["它对两个寄存器或主存单元中各位的代码求模",{"2":{"206":1}}],["它对某个寄存器或主存单元中各位代码按位取反",{"2":{"203":1}}],["它将运算结果送往各寄存器",{"2":{"209":1}}],["它将不断地变化",{"2":{"177":1}}],["它将与",{"2":{"75":1}}],["它减少了浪费的加法时间",{"2":{"177":1}}],["它合并了",{"2":{"137":1}}],["它在执行时将改变程序的常规执行顺序",{"2":{"124":1}}],["它放在主存的任何地方",{"2":{"102":1}}],["它随着",{"2":{"102":1}}],["它与",{"2":{"282":1,"329":1}}],["它与低",{"2":{"274":1}}],["它与页面地址通过简单的拼装连接就可得到有效地址",{"2":{"103":1}}],["它与下面介绍的数据寻址方式中的直接",{"2":{"94":1}}],["它与计算机系统结构",{"2":{"80":1}}],["它又称为数据传输率",{"2":{"233":1}}],["它又可以细分为顺序寻址和跳跃寻址",{"2":{"94":1}}],["它又是一种对",{"2":{"63":1}}],["它取决于操作码字段的长度",{"2":{"81":1}}],["它既可表示汉字",{"2":{"55":1}}],["它既影响浮点运算的精度",{"2":{"42":1,"43":1}}],["它包括运算器和控制器",{"2":{"316":1}}],["它包括",{"2":{"50":1}}],["它们主要用来完成数据的输入",{"2":{"439":1}}],["它们依次为",{"2":{"237":1}}],["它们分别是字节",{"2":{"236":1}}],["它们的根本区别在于控制单元的实现方法不同",{"2":{"342":1}}],["它们的主存通道和处理器的数据总线一样宽",{"2":{"288":1}}],["它们的共同特点是使主存的读写速度有了很大的提高",{"2":{"277":1}}],["它们的存储容量都很大",{"2":{"223":1}}],["它们的具体格式如表",{"2":{"44":1}}],["它们是同时产生的",{"2":{"147":1}}],["它们被容易地分解成几条简单的指令",{"2":{"136":1}}],["它们又可分为左移和右移两种",{"2":{"122":1}}],["它们之间具有对应位自动推移的功能",{"2":{"110":1}}],["它们两者之间的关系可用以下公式表示",{"2":{"54":1}}],["它们不用来表示数值的大小",{"2":{"48":1}}],["它们实际上是由一些算法以及其在计算机中的表示所构成的",{"2":{"12":1}}],["它所对应的真值最大",{"2":{"40":1}}],["它所对应的真值最小",{"2":{"40":1}}],["它还采用另一种编码方法",{"2":{"40":1}}],["它的设计为计算机的外设带来了即插即用功能",{"2":{"438":1}}],["它的设计思想就是用智能化的软件来指挥硬件",{"2":{"410":1}}],["它的兼容性好",{"2":{"437":1}}],["它的规范性",{"2":{"437":1}}],["它的并行操作能力差",{"2":{"382":1}}],["它的并行操作能力强",{"2":{"382":1}}],["它的容量和工作速率对提高计算机的速度起着关键的作用",{"2":{"330":1}}],["它的性质类似于过去的南桥",{"2":{"329":1}}],["它的内容是由半导体制造厂按用户提出的要求在芯片的生产过程中直接写入的",{"2":{"254":1}}],["它的封装尺寸也可以比较小",{"2":{"252":1}}],["它的引脚数比",{"2":{"252":1}}],["它的执行速度比单总线要快",{"2":{"210":1}}],["它的初值为",{"2":{"168":1,"177":1}}],["它的栈底地址小于栈顶地址",{"2":{"111":1}}],["它的主要优势就是数据传输速率高",{"2":{"437":1}}],["它的主要优点为",{"2":{"98":1}}],["它的主要缺点是操作速度慢",{"2":{"210":1}}],["它的主要功能是按照人们预先确定的操作步骤",{"2":{"6":1}}],["它的英文名字叫",{"2":{"93":1}}],["它的指令格式为",{"2":{"86":1}}],["它的码距等于",{"2":{"74":1}}],["它的反码形式为",{"2":{"29":2}}],["它的补码形式为",{"2":{"27":2}}],["它是用来连接外部而非内部",{"2":{"438":1}}],["它是构成控制序列的最小单位",{"2":{"366":1}}],["它是可编程序的",{"2":{"345":1}}],["它是",{"2":{"327":1,"420":1,"438":1}}],["它是由主板为",{"2":{"326":1}}],["它是由加法器",{"2":{"19":1}}],["它是衡量",{"2":{"325":1}}],["它是存储器的最基本构件",{"2":{"241":1}}],["它是指从启动一次存储器操作到完成该操作所经历的时间",{"2":{"233":1}}],["它是既能完成算术运算又能完成逻辑运算的部件",{"2":{"212":1}}],["它是一组有意义的二进制代码",{"2":{"81":1}}],["它是一种有权码",{"2":{"62":1}}],["它是一个记忆装置",{"2":{"6":1}}],["它是在相应",{"2":{"55":1}}],["它是整个浮点数的符号位",{"2":{"37":1}}],["它告诉计算机要做哪些事",{"2":{"17":1}}],["latest",{"2":{"448":1}}],["learning",{"0":{"446":1},"1":{"447":1,"448":1,"449":1,"450":1,"451":1,"452":1,"453":1,"454":1,"455":1},"2":{"446":1,"449":2,"453":1}}],["licensed",{"2":{"455":1}}],["license",{"0":{"455":1},"2":{"455":1}}],["like",{"2":{"454":1}}],["live",{"2":{"451":1}}],["link",{"2":{"438":1}}],["lifo",{"2":{"108":1}}],["lda",{"2":{"386":1}}],["l≥log2n最短编码法的微指令字长最短",{"2":{"369":1}}],["l3cache",{"2":{"330":3}}],["l3",{"2":{"309":1}}],["l2cache",{"2":{"330":3}}],["l2",{"2":{"309":1,"330":1}}],["l1cache",{"2":{"330":1}}],["l1",{"2":{"309":1,"330":1}}],["lru",{"0":{"307":1},"2":{"307":2}}],["lpdp",{"2":{"230":1}}],["lt",{"2":{"176":1,"191":1}}],["lot",{"2":{"453":1,"454":1}}],["lower",{"2":{"448":1}}],["local",{"0":{"447":1},"1":{"448":1,"449":1,"450":1,"451":1,"452":1},"2":{"451":1}}],["log264k",{"2":{"250":1}}],["log21024",{"2":{"250":1}}],["logical",{"2":{"6":1}}],["load",{"2":{"116":1,"402":1}}],["l",{"2":{"101":1,"176":3,"177":1,"187":1,"232":1,"236":2,"369":1}}],["lsi",{"2":{"3":1}}],["声音等形式送出计算机",{"2":{"6":1}}],["图中未画出",{"2":{"360":1}}],["图中每个机器周期",{"2":{"351":1}}],["图",{"2":{"184":1,"210":1,"251":2,"384":1}}],["图像",{"2":{"6":1}}],["图形加速端口",{"2":{"437":1}}],["图形符号都用两个字节表示",{"2":{"53":1}}],["图形符号和汉字等各种数据",{"2":{"48":1}}],["图形",{"2":{"6":1}}],["并不能够给设备供电",{"2":{"438":1}}],["并不断向大容量",{"2":{"3":1}}],["并为外设提供电源",{"2":{"438":1}}],["并口之所以被称为并口",{"2":{"438":1}}],["并口一般用于将打印机等设备连接到计算机上",{"2":{"438":1}}],["并中止计数查询",{"2":{"429":1}}],["并很容易扩充",{"2":{"428":1}}],["并让这些功能部件同时工作来提高指令的执行速度",{"2":{"409":1}}],["并进行适当的修改",{"2":{"391":1}}],["并进行逻辑测试",{"2":{"322":1}}],["并同时进行微指令格式的设计",{"2":{"391":1}}],["并用逻辑门电路实现之",{"2":{"390":1}}],["并用原码表示",{"2":{"44":1}}],["并送入",{"2":{"373":1}}],["并送地址总线",{"2":{"356":1}}],["并从",{"2":{"373":1}}],["并处于节拍的末尾部分",{"2":{"350":1}}],["并产生相应的控制信号提供给微操作信号发生器",{"2":{"338":1}}],["并有其他一些改进",{"2":{"325":1}}],["并有两种处理方法",{"2":{"299":1}}],["并指出下一条指令在主存中的位置",{"2":{"322":1}}],["并判断这个虚地址指示的存储单元内容是否已装入主存",{"2":{"311":1}}],["并可能成为服务器及其他高性能计算机的主流存储器系统",{"2":{"288":1}}],["并在数据总线上交换信息",{"2":{"268":1}}],["并在加法器的最低位加",{"2":{"172":1}}],["并保持到",{"2":{"252":1}}],["并提供写入数据",{"2":{"252":1}}],["并设有加速移位操作的移位器",{"2":{"217":1}}],["并将结果写回主存",{"2":{"360":1}}],["并将结果经总线送入",{"2":{"209":1}}],["并将其存储起来",{"2":{"358":1}}],["并将其与最低数值位相加",{"2":{"67":1}}],["并将取出的标记和主存地址的标记字段相比较",{"2":{"296":1}}],["并要恢复余数",{"2":{"176":1}}],["并减除数",{"2":{"176":1}}],["并把它划分成很多窗口",{"2":{"405":1}}],["并把该块信息一次从主存调入",{"2":{"298":1}}],["并把结果送回",{"2":{"158":1}}],["并把海明码的每一个二进制位分配到几个奇偶校验组中",{"2":{"77":1}}],["并行总线",{"2":{"421":1}}],["并行性强",{"2":{"368":1}}],["并行访问",{"2":{"291":1}}],["并行访问存储器的主要缺点是访问主存的冲突大",{"2":{"290":1}}],["并行访问存储器按地址在一个存取周期内读出",{"2":{"290":1}}],["并行访问存储器",{"0":{"290":1}}],["并行进位又叫先行进位",{"2":{"146":1}}],["并行进位方式",{"0":{"146":1}}],["并行加法器的快速进位",{"0":{"145":1},"1":{"146":1,"147":1}}],["并行加法器的最长运算时间主要是由进位信号的传递时间决定的",{"2":{"143":1}}],["并行加法器中的每一个全加器都有一个从低位送来的进位输入和一个传送给高位的进位输出",{"2":{"144":1}}],["并行加法器可同时对数据的各位相加",{"2":{"143":1}}],["并行加法器由多个全加器组成",{"2":{"143":1}}],["并行加法器",{"2":{"143":1}}],["并且允许这些微操作有先后次序",{"2":{"389":1}}],["并且首先把这种思想用于计算机控制器的设计",{"2":{"365":1}}],["并且用交叉访问技术来提高存储器的访问速度",{"2":{"289":1}}],["并且还产生大组进位产生函数和进位传递函数",{"2":{"214":1}}],["并且立即可以得到运算的结果",{"2":{"210":1}}],["并且与指令地址之间总是相差一个固定值±d",{"2":{"102":1}}],["并且在取指后只需一次访存便可得到操作数",{"2":{"99":1}}],["并且将它们转换成计算机内部所能识别和接受的信息方式",{"2":{"6":1}}],["并存放在最低数值位之后",{"2":{"68":1}}],["输入行地址和列地址后必须等待电路稳定",{"2":{"280":1}}],["输入的数据必须保持到cas¯变为低电平之后",{"2":{"252":1}}],["输入端前设置了一级锁存器",{"2":{"209":1}}],["输入变量会越来越多",{"2":{"146":1}}],["输入输出设备",{"0":{"442":1}}],["输入输出设备等部件组成一个有机的整体",{"2":{"336":1}}],["输入输出指令",{"2":{"131":1}}],["输入输出类指令",{"0":{"127":1},"1":{"128":1,"129":1,"130":1}}],["输入设备有键盘",{"2":{"442":1}}],["输入设备",{"2":{"6":1}}],["输入设备和输出设备五大基本部件组成",{"2":{"4":1}}],["输出",{"2":{"439":1}}],["输出端对地的电阻无限大",{"2":{"416":1}}],["输出呈高阻状态即相当于输出开路",{"2":{"416":1}}],["输出变为高阻态",{"2":{"415":1}}],["输出数据在整个",{"2":{"280":1}}],["输出的微操作控制信号又可以细分为",{"2":{"342":1}}],["输出的大组进位产生函数和大组进位传递函数可作为更高一级",{"2":{"214":1}}],["输出的进位信号号cn+x",{"2":{"214":1}}],["输出的组进位产生函数和组进位传递函数作为",{"2":{"214":1}}],["输出与第三条总线相连",{"2":{"210":1}}],["输出指令",{"2":{"128":1}}],["输出汉字的质量越高",{"2":{"56":1}}],["输出设备和终端控制器组成",{"2":{"444":1}}],["输出设备有显示设备",{"2":{"442":1}}],["输出设备的任务是将计算机的处理结果以数字",{"2":{"6":1}}],["输出设备",{"2":{"5":1,"6":1}}],["输人设备的任务是把人们编好的程序和原始数据送到计算机中",{"2":{"6":1}}],["中使用了重叠寄存器窗口技术",{"2":{"405":1}}],["中使用最多的是可擦除可编程",{"2":{"255":1}}],["中通用寄存器的数目应相当多",{"2":{"402":1}}],["中逐条取出对应的微指令并执行之",{"2":{"373":1}}],["中了",{"2":{"373":1}}],["中读出相应的微指令送入",{"2":{"373":1}}],["中读取微指令做准备",{"2":{"372":1}}],["中取出的微指令",{"2":{"372":1}}],["中包括四个节拍",{"2":{"351":1}}],["中包含四个基本时钟周期",{"2":{"349":1}}],["中断响应",{"2":{"417":1}}],["中断周期等",{"2":{"348":1}}],["中断控制逻辑是用来控制中断处理的硬件逻辑",{"2":{"341":1}}],["中断控制逻辑",{"0":{"341":1}}],["中最小的时间元素",{"2":{"325":1}}],["中设置大量的通用寄存器",{"2":{"320":1}}],["中各块的使用情况",{"2":{"307":1}}],["中对应组的任何一块位置上",{"2":{"303":1}}],["中惟一的一个指定位置",{"2":{"302":1}}],["中任何一个块的位置上",{"2":{"301":1}}],["中保存的只是主存的部分副本",{"2":{"299":1}}],["中原来的某块信息",{"2":{"298":1}}],["中访问不到的概率",{"2":{"225":1}}],["中访问到的概率",{"2":{"225":1}}],["中不再保留乘数",{"2":{"168":1}}],["中衍生出来的",{"2":{"136":1}}],["中文含义是",{"2":{"136":2}}],["中某些位",{"2":{"121":1}}],["中的内容相加",{"2":{"360":1}}],["中的内容送至存储器地址寄存器",{"2":{"356":1}}],["中的内容压人栈顶单元",{"2":{"111":1}}],["中的主要寄存器",{"0":{"319":1},"1":{"320":1,"321":1}}],["中的块数要远少于主存中的块数",{"2":{"296":1}}],["中的任一个存储单元",{"2":{"265":1}}],["中的数据送入锁存器",{"2":{"209":2}}],["中的某些位",{"2":{"121":1}}],["中的程序",{"2":{"13":1}}],["中去",{"2":{"100":1}}],["中有",{"2":{"251":1}}],["中有奇数个",{"2":{"75":1}}],["中有偶数个",{"2":{"75":1}}],["中",{"2":{"54":1,"74":1,"112":1,"225":3,"295":1,"309":1,"320":2,"330":1,"344":1,"356":1,"360":1,"384":1,"405":1,"410":2}}],["中小数点的实际位置",{"2":{"37":1}}],["中相减",{"2":{"18":1}}],["中相加",{"2":{"18":1}}],["中型计算机的典型结构",{"0":{"9":1}}],["中央处理器的功能和组成",{"0":{"317":1},"1":{"318":1,"319":1,"320":1,"321":1,"322":1,"323":1,"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1},"2":{"316":1}}],["中央处理器+主存储器",{"2":{"5":1}}],["中央处理器",{"0":{"316":1,"362":1,"399":1},"1":{"317":1,"318":1,"319":1,"320":1,"321":1,"322":1,"323":1,"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1,"336":1,"337":1,"338":1,"339":1,"340":1,"341":1,"342":1,"343":1,"344":1,"345":1,"346":1,"347":1,"348":1,"349":1,"350":1,"351":1,"352":1,"353":1,"354":1,"355":1,"356":1,"357":1,"358":1,"359":1,"360":1,"361":1,"363":1,"364":1,"365":1,"366":1,"367":1,"368":1,"369":1,"370":1,"371":1,"372":1,"373":1,"374":1,"375":1,"376":1,"377":1,"378":1,"379":1,"380":1,"381":1,"382":1,"383":1,"384":1,"385":1,"386":1,"387":1,"388":1,"389":1,"390":1,"391":1,"392":1,"393":1,"394":1,"395":1,"396":1,"397":1,"398":1,"400":1,"401":1,"402":1,"403":1,"404":1,"405":1,"406":1,"407":1,"408":1,"409":1,"410":1,"411":1,"412":1},"2":{"5":1,"316":1,"439":1}}],["中规模集成电路为基本器件",{"2":{"3":1}}],["中规模集成电路计算机时代",{"2":{"3":1}}],["中规模集成电路",{"2":{"3":1}}],["在双总线的基础上再增加一条",{"2":{"423":1}}],["在双符号位的情况下",{"2":{"157":1}}],["在单总线的基础上增加一条专用于",{"2":{"423":1}}],["在单机系统中",{"2":{"423":1}}],["在长距离连线情况下仍可以有效地传送数据",{"2":{"421":1}}],["在高端的",{"2":{"410":1}}],["在高速的计算机中",{"2":{"290":1}}],["在低端",{"2":{"410":1}}],["在低档微机中无乘除运算指令",{"2":{"159":1}}],["在采取延迟转移方法时",{"2":{"407":1}}],["在采用字节编址的情况下",{"2":{"236":1}}],["在流水线中",{"2":{"407":1}}],["在流水过程中",{"2":{"397":1}}],["在线性流水线中",{"2":{"397":1}}],["在那里每隔一段时间",{"2":{"396":1}}],["在同一时间",{"2":{"396":1}}],["在同步控制方式中",{"2":{"353":1}}],["在同步脉冲的控制下工作",{"2":{"281":1}}],["在重叠控制中",{"2":{"394":1}}],["在时间上的重叠",{"2":{"393":1}}],["在列出微操作时间表之后",{"2":{"390":1}}],["在逻辑结构",{"2":{"383":1}}],["在逻辑上是一个整体",{"2":{"225":1}}],["在图中主要画出了微程序控制器比组合逻辑控制器多出的部件",{"2":{"372":1}}],["在微程序控制器中应当有一个微程序计数器",{"2":{"380":1}}],["在微程序控制的计算机中",{"2":{"366":1}}],["在微机中通常采用奇校验",{"2":{"270":1}}],["在功能部件之间采用异步方式",{"2":{"355":1}}],["在功能部件内部采用同步方式或以同步方式为主的控制方式",{"2":{"355":1}}],["在未收到",{"2":{"354":1}}],["在每个机器周期中产生统一数目的节拍电位和工作脉冲",{"2":{"353":1}}],["在每个字节中实际存放的是相应字符的",{"2":{"51":1}}],["在只设置机器周期和时钟周期的微型机中",{"2":{"350":1}}],["在节拍中执行的有些微操作需要同步定时脉冲",{"2":{"350":1}}],["在照顾多数机器周期要求的情况下",{"2":{"349":1}}],["在机器开始运行时",{"2":{"373":1}}],["在机器周期间",{"2":{"351":1}}],["在机器运行的任何时刻只能处于一种周期状态",{"2":{"348":1}}],["在机器中设有乘除指令",{"2":{"159":1}}],["在拥有",{"2":{"330":1}}],["在发送的同时也可以接收另一端传输来的数据",{"2":{"328":1}}],["在早期",{"2":{"326":1}}],["在其他性能指标相同时",{"2":{"325":1}}],["在遇到需要改变程序执行顺序的情况时",{"2":{"321":1}}],["在遇到需要频繁修改地址时",{"2":{"100":1}}],["在执行指令的过程中",{"2":{"321":1}}],["在执行一个加法运算前",{"2":{"320":1}}],["在执行写操作时",{"2":{"308":2}}],["在实际的物理存储层次上",{"2":{"311":1}}],["在实际应用中",{"2":{"75":1}}],["在主存控制器作用下另一个存储矩阵已准备好读写数据",{"2":{"281":1}}],["在主存中",{"2":{"68":1}}],["在主存中同时驻留多个作业需要硬件进行保护以避免信息被窃取或攻击",{"2":{"3":1}}],["在存取每一数据时",{"2":{"280":1}}],["在存取数据时",{"2":{"279":1}}],["在地址总线上给出地址信号",{"2":{"268":1}}],["在联机条件下既可以用字擦除方式擦除",{"2":{"254":1}}],["在ras¯",{"2":{"252":1}}],["在写周期中",{"2":{"252":1}}],["在读写一个存储单元时",{"2":{"280":1}}],["在读写操作之后",{"2":{"233":1}}],["在读周期中",{"2":{"252":1}}],["在此不再重复",{"2":{"389":1}}],["在此期间",{"2":{"252":1}}],["在此例中占",{"2":{"103":1}}],["在刷新时封锁读写",{"2":{"247":1}}],["在允许的最大刷新间隔",{"2":{"247":1}}],["在多级存储层次中",{"2":{"225":1}}],["在金属或塑料基体上",{"2":{"223":1}}],["在做+6",{"2":{"196":1}}],["在恢复余数法中",{"2":{"177":1}}],["在算术右移时",{"2":{"164":1}}],["在左移或右移时",{"2":{"161":1}}],["在原码加减交替法中",{"2":{"177":1}}],["在原码表示中",{"2":{"24":1}}],["在原有实现加减运算的运算器基础上增加一些逻辑线路",{"2":{"159":1}}],["在补码运算中",{"2":{"156":1}}],["在补码表示中",{"2":{"27":1}}],["在串行加法器中",{"2":{"143":1}}],["在需要时由主程序调用它们",{"2":{"125":1}}],["在程序运行过程中",{"2":{"318":1}}],["在程序执行过程中",{"2":{"124":1}}],["在程序中它们往往是成对出现的",{"2":{"117":1}}],["在移位过程中必须保持操作数的符号不变",{"2":{"122":1}}],["在移码中的表示形式是唯一的",{"2":{"40":1}}],["在移码中",{"2":{"40":1}}],["在有些计算机里",{"2":{"116":1}}],["在有些计算机中",{"2":{"116":1}}],["在有效信息位中加入几个校验位形成海明码",{"2":{"77":1}}],["在堆栈计算机",{"2":{"112":1}}],["在一些微型机中",{"2":{"349":1}}],["在一般计算机中",{"2":{"112":1}}],["在一个总线周期中",{"2":{"434":1}}],["在一个总线周期内最多可读写两个字节",{"2":{"274":1}}],["在一个节拍内常常设置一个或几个工作脉冲",{"2":{"350":1}}],["在一个机器周期内",{"2":{"349":1}}],["在一个系统存取周期内刷新存储矩阵中的一行",{"2":{"247":1}}],["在一个程序执行期间",{"2":{"225":1}}],["在一个指令系统中",{"2":{"81":1}}],["在一个汉字点阵中",{"2":{"56":1}}],["在字节编址的计算机中",{"2":{"106":1}}],["在字长为",{"2":{"51":1,"144":1}}],["在零页面中",{"2":{"103":1}}],["在这个大空间里",{"2":{"311":1}}],["在这三项中",{"2":{"107":1}}],["在这里表示简单拼接",{"2":{"103":1}}],["在这种方式中",{"2":{"430":1}}],["在这种方式下",{"2":{"129":1,"435":1}}],["在这种形式的微指令字中",{"2":{"368":1}}],["在这种指令系统中",{"2":{"136":1}}],["在这种表示中",{"2":{"68":1}}],["在这种编码中各位的",{"2":{"64":1}}],["在某些计算机中",{"2":{"368":1}}],["在某些大型机中",{"2":{"101":1}}],["在某些场合下更便于判别",{"2":{"75":1}}],["在取指令时",{"2":{"96":1}}],["在后嵌入式数字串中",{"2":{"67":1}}],["在前分隔式数字串中",{"2":{"67":1}}],["在物理上是邻接的",{"2":{"51":1}}],["在",{"2":{"50":1,"71":1,"217":1,"247":1,"327":1,"330":1,"349":1,"368":1,"405":1,"429":1,"437":1,"438":1}}],["在定点除法运算时",{"2":{"177":1}}],["在定点运算时",{"2":{"46":1}}],["在定点表示法中约定",{"2":{"34":1}}],["在浮点格式中表示出来的",{"2":{"44":1}}],["在阶码位数相同的情况下",{"2":{"42":1}}],["在数轴上向正方向平移了一段距离",{"2":{"40":1}}],["在尾数用补码表示时",{"2":{"39":1}}],["在整个机器数中不出现",{"2":{"37":1}}],["在大多数计算机中",{"2":{"37":1}}],["在反码表示中",{"2":{"29":1}}],["在以加减运算为主的通用机中操作数都用补码表示",{"2":{"170":1}}],["在以",{"2":{"26":1}}],["在日常生活中用符号+",{"2":{"23":1}}],["在给出一个数的同时就必须指明这个数的数制",{"2":{"22":1}}],["在计算机的各部件之间流动的指令和数据形成了指令流和数据流",{"2":{"318":1}}],["在计算机算术运算中",{"2":{"154":1}}],["在计算机科学中",{"2":{"93":1}}],["在计算机巾",{"2":{"90":1}}],["在计算机网络",{"2":{"78":1}}],["在计算机中有两种数据格式",{"2":{"33":1}}],["在计算机中还常用后缀字母来表示不同的数制",{"2":{"22":1}}],["在计算机中",{"2":{"21":1,"50":1,"93":1,"159":1,"163":1,"166":1}}],["在计算机中为了更灵活地表达和处理信息",{"2":{"19":1}}],["在计算机系统中没有一条明确的硬件与软件的分界线",{"2":{"13":1}}],["在系统连接上分为四级",{"2":{"9":1}}],["在由超大规模集成电路构成的微型计算机中",{"2":{"5":1}}],["通用串行总线",{"2":{"438":1}}],["通用寄存器一般由程序编址访问",{"2":{"320":1}}],["通用寄存器可用来存放原始数据和运算结果",{"2":{"320":1}}],["通用寄存器",{"0":{"320":1}}],["通用寄存器在这里作为自动",{"2":{"106":1}}],["通信总线",{"2":{"420":1}}],["通路的个数而定",{"2":{"288":1}}],["通过接口向主设备发出",{"2":{"435":1}}],["通过各部分硬件的充分重叠工作来提高处理器性能",{"2":{"409":1}}],["通过",{"0":{"378":1}}],["通过控制总线",{"2":{"360":1}}],["通过基号从基址寄存器中读出段表起始地址",{"2":{"314":1}}],["通过减少每个周期的数据量来简化操作",{"2":{"288":1}}],["通过两个存储矩阵的紧密配合",{"2":{"281":1}}],["通过一个相同的时钟锁在一起",{"2":{"281":1}}],["通过保持行地址不变而只改变列地址",{"2":{"279":1}}],["通过将多条指令放入一个指令字",{"2":{"136":1}}],["通过对传统的",{"2":{"134":1}}],["通过卡片输入请求计算的任务",{"2":{"3":1}}],["通常通过通信线路与主机相连",{"2":{"444":1}}],["通常以字节为单位",{"2":{"425":1}}],["通常在",{"2":{"405":1}}],["通常在指令格式中划出一位作为直接或间接寻址的标志位",{"2":{"98":1}}],["通常为",{"2":{"380":1}}],["通常为磁盘存储器",{"2":{"310":1}}],["通常的设计思想是",{"2":{"355":1}}],["通常的标志位有进位",{"2":{"120":1}}],["通常需要对每一块设置一个称为",{"2":{"307":1}}],["通常作为主存",{"2":{"252":1}}],["通常是把",{"2":{"251":1}}],["通常是指字符",{"2":{"48":1}}],["通常集中刷新是按存储体的行进行刷新的",{"2":{"247":1}}],["通常希望功耗要小",{"2":{"235":1}}],["通常把在总线上一对设备之间的一次信息交换过程称为一个",{"2":{"417":1}}],["通常把一个指令周期划分为若干个机器周期",{"2":{"348":1}}],["通常把一些需要重复使用并能独立完成某种特定功能的程序单独编成子程序",{"2":{"125":1}}],["通常把各种不同存储容量",{"2":{"225":1}}],["通常移位操作由移位寄存器来实现",{"2":{"163":1}}],["通常返回地址保存在堆栈中",{"2":{"126":1}}],["通常采用转移指令来改变程序的执行顺序",{"2":{"124":1}}],["通常采取浮点数规格化形式",{"2":{"39":1}}],["通常让被检查数作为目的操作数",{"2":{"121":1}}],["通常栈指针始终指向栈顶的满单元",{"2":{"111":1}}],["通常记作−",{"2":{"106":1}}],["通常记作",{"2":{"106":1}}],["通常指令中的形式地址作为基准地址",{"2":{"100":1}}],["通常主存的访问单位是编址单位的若干倍",{"2":{"92":1}}],["通常并不一定需要完整的保留两个操作数",{"2":{"85":1}}],["通常每执行一条指令",{"2":{"84":1}}],["通常用补码表示",{"2":{"102":1}}],["通常用于给某一寄存器或主存单元赋初值或提供一个常数",{"2":{"96":1}}],["通常用",{"2":{"68":1,"370":1}}],["通常用一个字节来存放一个字符",{"2":{"50":1}}],["通常用编译程序来完成高级语言翻译的工作",{"2":{"15":1}}],["通常可以将计算机分为几档",{"2":{"47":1}}],["通常r=2",{"2":{"37":1}}],["通常",{"2":{"19":1,"23":1,"87":2,"149":1,"164":1,"168":1,"234":1,"248":1,"348":1,"374":1,"393":1,"435":1,"437":1}}],["通常将运算器和控制器合称为中央处理器",{"2":{"5":1}}],["通道是承担",{"2":{"9":1}}],["通道",{"2":{"9":1}}],["将总线让出",{"2":{"415":1}}],["将没有依赖关系的",{"2":{"410":1}}],["将一条指令的执行过程分成取指令",{"2":{"396":1}}],["将一级",{"2":{"144":1}}],["将修改完善的微程序转换成二进制代码",{"2":{"391":1}}],["将有效地址送至存储器地址寄存器",{"2":{"389":1}}],["将指令的地址码部分",{"2":{"389":1}}],["将指令中的地址码先进行一次间接寻址",{"2":{"107":1}}],["将控制部件向执行部件发出的各种控制命令叫做微命令",{"2":{"366":1}}],["将微操作控制信号按一定规则进行信息编码",{"2":{"363":1}}],["将运算结果送寄存器",{"2":{"360":1,"361":1}}],["将程序计数器",{"2":{"356":1}}],["将程序按其逻辑结构分段",{"2":{"314":1}}],["将转移的目标地址送往",{"2":{"321":1}}],["将当前最常用的页表信息存放在一个小容量的高速存储器中",{"2":{"315":1}}],["将段表起始地址与段号合成",{"2":{"314":1}}],["将最先进入",{"2":{"306":1}}],["将破坏并行性",{"2":{"291":1}}],["将达到",{"2":{"288":1}}],["将取到的实际数据和它的",{"2":{"271":1}}],["将要写入的数据送至数据总线",{"2":{"268":1}}],["将地址信号送至地址总线",{"2":{"268":2}}],["将它们安排在一条微指令中是毫无意义的",{"2":{"368":1}}],["将它们分别接到存储芯片的片选端",{"2":{"264":1}}],["将它左移若干位后",{"2":{"78":1}}],["将全部存储体刷新一遍",{"2":{"246":1}}],["将内部总线上的数据送入",{"2":{"209":1}}],["将内存分几个部分",{"2":{"3":1}}],["将产生向上一位的进位",{"2":{"196":1}}],["将除数右移改为部分余数左移",{"2":{"176":1}}],["将两正数相加产生的溢出称为正溢",{"2":{"156":1}}],["将栈顶单元内容弹出送入a中",{"2":{"111":1}}],["将",{"2":{"111":1,"152":1,"188":1,"356":2,"360":1,"389":1}}],["将读出的",{"2":{"75":1}}],["将使整个校验码中",{"2":{"74":1}}],["将会产生二义性",{"2":{"55":1}}],["将真值的数值部分按位取反",{"2":{"27":1,"29":1}}],["将累加寄存器中的内容",{"2":{"18":2}}],["将编好的程序和原始数据事先存入存储器中",{"2":{"4":1}}],["月提出存储程序概念",{"2":{"4":1}}],["6gb",{"2":{"288":1}}],["62",{"2":{"247":1,"437":1}}],["6ty",{"2":{"147":1}}],["615169362",{"2":{"93":1}}],["64mb",{"2":{"288":1}}],["6400mhz",{"2":{"287":1}}],["64×64",{"2":{"251":1}}],["64k×1",{"2":{"250":2,"257":1}}],["64k×16",{"2":{"232":1}}],["64k",{"2":{"232":1,"257":1}}],["64",{"0":{"137":1,"276":1},"2":{"70":1,"93":2,"137":2,"216":2,"236":4,"258":2,"276":2,"324":1,"437":1}}],["65536",{"2":{"58":1}}],["682",{"2":{"53":1}}],["6763",{"2":{"53":1,"54":1}}],["6",{"0":{"242":1},"2":{"4":1,"18":1,"26":1,"27":1,"44":1,"62":1,"63":3,"64":1,"65":1,"139":1,"187":1,"218":1,"251":1,"252":1,"288":1,"316":8,"384":1,"439":1}}],["60",{"2":{"0":1,"3":1,"279":1,"293":1}}],["诺依曼结构的计算机而言",{"2":{"318":1}}],["诺依曼舍入法",{"2":{"164":1}}],["诺依曼等人在",{"2":{"4":1}}],["诺依曼设计的存储程序计算机",{"2":{"4":1}}],["冯",{"2":{"4":2,"164":1}}],["世界上第一台计算机",{"2":{"4":1}}],["世纪",{"2":{"3":1,"365":1}}],["使流水线断流",{"2":{"398":1}}],["使初学者比较容易掌握",{"2":{"383":1}}],["使每条机器指令转化成为一段微程序并存入一个专门的存储器",{"2":{"344":1}}],["使程序的处理",{"2":{"312":1}}],["使主存带宽提高",{"2":{"290":1}}],["使原有的",{"2":{"288":1}}],["使用超标量技术的处理器在一个时钟周期内可以同时发射多条指令",{"2":{"409":1}}],["使用",{"2":{"288":1,"311":1,"411":1}}],["使用简单的单管单元作为存储单元",{"2":{"252":1}}],["使它成为当前主存市场的主流",{"2":{"281":1}}],["使它能表示更多的指令",{"2":{"89":1}}],["使系统停机并显示奇偶检验出错的信息",{"2":{"270":1}}],["使芯片中原存内容被擦除",{"2":{"254":1}}],["使芯片被选中",{"2":{"252":1}}],["使",{"2":{"209":1,"295":1,"360":2,"361":1,"393":1,"403":1,"411":1}}],["使之变为正余数",{"2":{"177":1}}],["使乘除运算变换成加减和移位操作",{"2":{"159":1}}],["使表达式的计算更加简洁和直观",{"2":{"112":1}}],["使得子过程数",{"2":{"409":1}}],["使得机器指令对应的微程序变得很长",{"2":{"369":1}}],["使得微指令字最短",{"2":{"369":1}}],["使得所有的机器周期长度都是相等的",{"2":{"349":1}}],["使得设计",{"2":{"343":1}}],["使得寿命缩短",{"2":{"331":1}}],["使得前端总线频率成为外频的",{"2":{"327":1}}],["使得每个时钟周期执行",{"2":{"325":1}}],["使得",{"2":{"281":1,"288":1}}],["使得两边位线为高",{"2":{"243":1}}],["使得c1充电",{"2":{"243":1}}],["使得c2充电",{"2":{"243":1}}],["使得t1导通",{"2":{"242":1}}],["使得t1截止",{"2":{"242":1}}],["使得操作数与指令在可用的存储区内一起移动",{"2":{"102":1}}],["使得计算机的应用范围进一步扩大",{"2":{"3":1}}],["使控制器的设计复杂化",{"2":{"89":1}}],["使计算机进人了几乎所有的行业",{"2":{"3":1}}],["微机所配备的系统总线",{"2":{"437":1}}],["微机的系统总线都做成多个插槽的形式",{"2":{"437":1}}],["微",{"2":{"367":1}}],["微周期",{"2":{"366":1}}],["微地址寄存器",{"2":{"372":1}}],["微地址寄存器等",{"2":{"372":1}}],["微地址形成部件",{"2":{"372":2}}],["微地址",{"2":{"366":1}}],["微命令数目越多",{"2":{"369":1}}],["微命令的总数可能会多达三",{"2":{"368":1}}],["微命令有兼容性和互斥性之分",{"2":{"366":1}}],["微命令是微操作的控制信号",{"2":{"366":1}}],["微命令是控制计算机各部件完成某个基本微操作的命令",{"2":{"366":1}}],["微命令和微操作是一一对应的",{"2":{"366":1}}],["微命令和微操作",{"2":{"366":1}}],["微指令格式进行反复的核对和审查",{"2":{"391":1}}],["微指令的操作控制字段产生有关的微命令",{"2":{"373":1}}],["微指令寄存器",{"2":{"372":2}}],["微指令可以分成操作控制字段和顺序控制字段两大部分",{"2":{"367":1}}],["微指令编码法",{"0":{"367":1},"1":{"368":1,"369":1,"370":1}}],["微指令编码法特点",{"2":{"316":1}}],["微指令有垂直型和水平型之分",{"2":{"366":1}}],["微指令是指控制存储器中的一个单元的内容",{"2":{"366":1}}],["微指令",{"2":{"363":1,"366":2}}],["微操作的节拍安排",{"0":{"389":1}}],["微操作是微命令的操作过程",{"2":{"366":1}}],["微操作序列是与",{"2":{"359":1}}],["微操作控制信号是与",{"2":{"384":1}}],["微操作控制信号是由指令部件提供的译码信号",{"2":{"342":1}}],["微操作控制信号由微指令产生",{"2":{"344":1}}],["微操作信号发生器也称为控制单元",{"2":{"340":1}}],["微操作信号发生器",{"0":{"340":1}}],["微程序代码化",{"2":{"391":1}}],["微程序入口地址的形成",{"0":{"375":1},"1":{"376":1,"377":1,"378":1}}],["微程序入口地址和后继微地址的形成",{"2":{"316":1}}],["微程序和控制存储器",{"2":{"366":1}}],["微程序和程序是两个不同的概念",{"2":{"366":1}}],["微程序实际上是机器指令的实时解释器",{"2":{"366":1}}],["微程序是由微指令组成的",{"2":{"366":1}}],["微程序",{"2":{"366":1}}],["微程序设计控制单元的主要任务是编写对应各条机器指令的微程序",{"2":{"391":1}}],["微程序设计",{"0":{"382":1}}],["微程序设计的概念和原理是由",{"2":{"365":1}}],["微程序设计的提出与发展",{"0":{"365":1}}],["微程序设计技术的实质是将程序设计技术和存储技术相结合",{"2":{"363":1}}],["微程序控制单元的设计步骤",{"2":{"391":1}}],["微程序控制单元设计",{"0":{"391":1}}],["微程序控制的计算机涉及到两个层次",{"2":{"366":1}}],["微程序控制的基本概念",{"0":{"364":1},"1":{"365":1,"366":1},"2":{"316":1}}],["微程序控制器的工作过程",{"0":{"373":1}}],["微程序控制器的基本结构",{"2":{"372":1}}],["微程序控制器的基本组成",{"0":{"372":1}}],["微程序控制器的组成和工作过程",{"0":{"371":1},"1":{"372":1,"373":1,"374":1},"2":{"316":1}}],["微程序控制器具有设计规整",{"2":{"344":1}}],["微程序控制原理",{"0":{"363":1},"1":{"364":1,"365":1,"366":1,"367":1,"368":1,"369":1,"370":1,"371":1,"372":1,"373":1,"374":1,"375":1,"376":1,"377":1,"378":1,"379":1,"380":1,"381":1,"382":1},"2":{"316":2}}],["微型计算机的设计目标是以较小的硬件代价组成具有较强功能的系统",{"2":{"8":1}}],["微型计算机的典型结构",{"2":{"8":1}}],["微型计算机的出现",{"2":{"3":1}}],["微型机的典型结构",{"0":{"8":1}}],["微处理器中的新技术",{"0":{"408":1},"1":{"409":1,"410":1,"411":1,"412":1}}],["微处理器设有",{"2":{"275":1}}],["微处理器要保持与",{"2":{"275":1}}],["微处理器的地址线",{"2":{"274":1}}],["微处理器和协处理器可以同时或并行执行各自的指令",{"2":{"217":1}}],["微处理器执行所有的常规指令",{"2":{"217":1}}],["微处理器",{"2":{"3":1}}],["微电子技术发展迅猛",{"2":{"3":1}}],["的全称是",{"2":{"438":1}}],["的节拍硬性规定的",{"2":{"435":1}}],["的门电路",{"2":{"416":1}}],["的方式",{"2":{"412":2}}],["的方法",{"2":{"44":1}}],["的运行效率",{"2":{"411":1}}],["的闲置时间",{"2":{"411":1}}],["的处理速度要比相同规模的",{"2":{"403":1}}],["的大多数指令只需单周期实现",{"2":{"403":1}}],["的大致性能",{"2":{"323":1}}],["的特点和优势",{"0":{"401":1},"1":{"402":1,"403":1}}],["的时间是由操作的实际时间决定的",{"2":{"435":1}}],["的时间均相等",{"2":{"394":1}}],["的时钟频率可达到",{"2":{"288":1}}],["的总体结构",{"2":{"383":1}}],["的连续单元中",{"2":{"380":1}}],["的连接",{"0":{"266":1},"1":{"267":1,"268":1}}],["的情况下",{"2":{"429":1}}],["的情况",{"2":{"375":1,"409":1}}],["的一个总线周期",{"2":{"349":1}}],["的一种特殊形式",{"2":{"222":1}}],["的某一输出函数产生",{"2":{"345":1}}],["的制造工艺将是新一代",{"2":{"335":1}}],["的制造工艺与内频的提高",{"2":{"331":1}}],["的线宽是",{"2":{"335":3}}],["的含义是当处理器达到最大负荷的时候",{"2":{"334":1}}],["的发热情况",{"2":{"334":1}}],["的发热量太大",{"2":{"331":1}}],["的发展目标",{"2":{"335":1}}],["的发展",{"2":{"293":1}}],["的工作电压逐步下降",{"2":{"331":1}}],["的工作电压一般为",{"2":{"331":1}}],["的工作频率已达",{"2":{"281":1}}],["的效率",{"2":{"330":1}}],["的单通道传输速率达到",{"2":{"329":2}}],["的单片集成电路",{"2":{"3":1}}],["的出现不再需要专用的端口",{"2":{"438":1}}],["的出现",{"2":{"326":1}}],["的字长是指在单位时间内同时处理的二进制数据的位数",{"2":{"324":1}}],["的模型",{"2":{"322":1}}],["的组成",{"0":{"322":1}}],["的概念",{"2":{"318":1}}],["的硬件或软件计数器",{"2":{"307":1}}],["的硬连接",{"2":{"267":1}}],["的硬连接有",{"2":{"267":1}}],["的先后次序",{"2":{"306":1}}],["的先后决定淘汰的顺序",{"2":{"306":1}}],["的块替换掉",{"2":{"306":1}}],["的块作为被替换的块",{"2":{"306":1}}],["的块冲突概率最高",{"2":{"302":1}}],["的块冲突概率最低",{"2":{"301":1}}],["的规则",{"2":{"300":1}}],["的规格化浮点数分别为",{"2":{"186":1,"189":1}}],["的写操作",{"0":{"299":1}}],["的写时序",{"2":{"252":1}}],["的读操作",{"0":{"298":1}}],["的读写操作",{"0":{"297":1},"1":{"298":1,"299":1}}],["的读写时序",{"0":{"252":1}}],["的访存操作大多数针对",{"2":{"295":1}}],["的幂",{"2":{"291":1}}],["的带宽为",{"2":{"288":1}}],["的技术",{"2":{"288":1}}],["的传统主存系统称为宽通道系统",{"2":{"288":1}}],["的变化不仅是频率的提高",{"2":{"287":1}}],["的预取设计位数提升至",{"2":{"285":1}}],["的预读取能力",{"2":{"284":1}}],["的改进版",{"2":{"285":1}}],["的升级版本",{"2":{"282":1}}],["的优势",{"0":{"403":1}}],["的优良特性",{"2":{"281":1}}],["的优点",{"2":{"254":1}}],["的优点是",{"2":{"254":1}}],["的性能改善了",{"2":{"280":1}}],["的突发模式周期为",{"2":{"280":1}}],["的突发模式周期",{"2":{"279":1,"280":1}}],["的典型突发模式访问表示为",{"2":{"279":1}}],["的个数总是奇数",{"2":{"270":1}}],["的个数为偶数时",{"2":{"270":1}}],["的个数为偶数",{"2":{"74":1}}],["的个数为奇数时",{"2":{"270":1}}],["的个数为奇数",{"2":{"74":1}}],["的个数为奇数或偶数",{"2":{"74":1}}],["的地址重叠区",{"2":{"265":1}}],["的地址是分行",{"2":{"252":1}}],["的正确控制下完成读写操作",{"2":{"260":1}}],["的类型",{"0":{"254":1}}],["的类别中",{"2":{"137":1}}],["的价格比较便宜",{"2":{"252":1}}],["的比较",{"2":{"252":1}}],["的矩阵",{"2":{"251":1}}],["的芯片",{"2":{"250":2,"257":2}}],["的过程",{"2":{"247":1}}],["的整数倍",{"2":{"230":2}}],["的命中率",{"2":{"225":1}}],["的命中次数",{"2":{"225":1}}],["的存储器组织",{"2":{"274":1}}],["的存储器",{"2":{"264":1}}],["的存储芯片有",{"2":{"265":1}}],["的存储芯片组成",{"2":{"265":1}}],["的存储芯片组成一个",{"2":{"264":1}}],["的存储芯片",{"2":{"263":1}}],["的存储芯片并列连接起来",{"2":{"251":1}}],["的存储矩阵",{"2":{"247":1}}],["的存储周期",{"2":{"225":1}}],["的存取速度快",{"2":{"242":1}}],["的存在",{"2":{"93":1}}],["的次数",{"2":{"225":1}}],["的位价格",{"2":{"225":1}}],["的位号等于",{"2":{"77":1}}],["的容量能使性能大幅度提高",{"2":{"330":1}}],["的容量和速率",{"0":{"330":1}}],["的容量远小于主存的容量",{"2":{"296":1}}],["的容量一般为",{"2":{"288":1}}],["的容量",{"2":{"225":1}}],["的速度进一步提高",{"2":{"325":1}}],["的速度提高",{"2":{"325":1}}],["的速度也就越快",{"2":{"325":1}}],["的速度平均每年只改进",{"2":{"293":1}}],["的速度平均每年提高",{"2":{"293":1}}],["的速度",{"2":{"225":1,"226":1,"278":1,"282":1,"293":1,"326":1}}],["的速度相匹配",{"2":{"221":1}}],["的角度来看",{"2":{"225":1}}],["的操作均由",{"2":{"384":1}}],["的操作",{"2":{"224":1,"360":2,"361":1}}],["的操作码字段长些",{"2":{"89":1}}],["的操作码字段短些",{"2":{"89":1}}],["的软连接",{"2":{"218":1}}],["的刷新要注意的问题",{"2":{"248":1}}],["的刷新",{"0":{"245":1},"1":{"246":1,"247":1,"248":1},"2":{"218":1}}],["的浮点运算部件中",{"2":{"217":1}}],["的数据通路密切相关的",{"2":{"384":1}}],["的数据通路",{"2":{"359":1,"384":1}}],["的数据需要从内存中调用",{"2":{"330":1}}],["的数据传输速率在不断提高",{"2":{"329":1}}],["的数据线宽度都是",{"2":{"258":1}}],["的数据格式",{"0":{"216":1}}],["的数据处理和与外部设备交换信息这两项操作同时进行",{"2":{"9":1}}],["的输入",{"2":{"214":3}}],["的输出端设置一个缓冲器",{"2":{"210":1}}],["的输出不能直接送到总线上去",{"2":{"210":1}}],["的应用",{"0":{"214":1}}],["的结构及应用",{"2":{"213":1}}],["的核心首先应当是一个并行加法器",{"2":{"212":1}}],["的两个输入端分别由两条总线供给",{"2":{"210":1}}],["的两个符号位",{"2":{"187":1}}],["的多路选择器",{"2":{"209":1}}],["的内频越来越高",{"2":{"326":1}}],["的内频就等于外频",{"2":{"326":1}}],["的内部结构由总线控制逻辑部件",{"2":{"217":1}}],["的内部结构",{"0":{"217":1}}],["的内部数据通路密切相关的",{"2":{"359":1}}],["的内部数据通路",{"2":{"209":1}}],["的内容加位移量",{"2":{"361":1}}],["的内容和",{"2":{"360":1}}],["的内容作为地址送到主存以取得一个操作数",{"2":{"360":1}}],["的内容作为修改量",{"2":{"100":1}}],["的内容递增",{"2":{"356":1}}],["的内容送至指令寄存器",{"2":{"356":1,"360":1}}],["的内容送入加法器的两个输入端进行加法运算",{"2":{"158":1}}],["的内容外",{"2":{"321":1}}],["的内容应不断地增量",{"2":{"321":1}}],["的内容相加",{"2":{"320":1,"360":1,"361":1}}],["的内容只能按某种顺序存取",{"2":{"222":1}}],["的内容需要先自动减",{"2":{"111":1}}],["的内容是有效地址",{"2":{"106":1}}],["的内容与指令中给出的位移量",{"2":{"101":1}}],["的内容与指令中给出的形式地址",{"2":{"100":1}}],["的内容就可以了",{"2":{"98":1}}],["的内容",{"2":{"71":1}}],["的原则进行",{"2":{"196":1,"197":1}}],["的移码表示时",{"2":{"190":1,"191":1}}],["的最后",{"2":{"247":1}}],["的最高数值位",{"2":{"187":1}}],["的最长延迟时间仅为",{"2":{"146":1}}],["的最长延迟时间为",{"2":{"144":1}}],["的绝对值大于或等于除数的绝对值时",{"2":{"180":1}}],["的功能和主要寄存器",{"2":{"316":1}}],["的功能和组成",{"2":{"316":1}}],["的功能",{"0":{"318":1},"2":{"163":1,"317":1,"321":1}}],["的真值为正或为负",{"2":{"152":1}}],["的表达式与前述相同",{"2":{"147":1}}],["的表示形式是唯一的",{"2":{"27":1}}],["的逻辑表达式会变得越来越长",{"2":{"146":1}}],["的形成时间",{"2":{"144":1,"146":1,"147":1}}],["的延迟时间定为",{"2":{"144":1}}],["的架构",{"2":{"137":1}}],["的值",{"2":{"124":1}}],["的指令级并行处理",{"0":{"410":1}}],["的指令地址或来自运算器的操作数地址",{"2":{"267":1}}],["的指令分为单字长",{"2":{"89":1}}],["的指令可分为三种不同的长度",{"2":{"88":1}}],["的计算方法",{"2":{"79":1}}],["的双操作数指令的区别",{"2":{"79":1}}],["的关系",{"2":{"77":1}}],["的微处理器有了极大的发展",{"2":{"71":1}}],["的自补码",{"2":{"63":1,"64":1}}],["的实现方式称为",{"2":{"58":1}}],["的实现方式不同于编码方式",{"2":{"58":1}}],["的基于包传输的高速点到点连接技术",{"2":{"328":1}}],["的基本功能就是对指令流和数据流在时间与空间上实施正确的控制",{"2":{"318":1}}],["的基本结构",{"0":{"296":1},"2":{"296":1}}],["的基本原理是将",{"2":{"281":1}}],["的基本存储原理",{"2":{"218":1}}],["的基本方法是用一个",{"2":{"58":1}}],["的基础",{"2":{"6":1}}],["的点阵结构",{"2":{"56":1}}],["的",{"0":{"137":1},"2":{"55":1,"63":2,"67":2,"214":1,"252":3,"286":1,"288":1,"330":1,"334":1,"373":1,"403":1}}],["的国标码",{"2":{"55":1}}],["的区位码为",{"2":{"54":1}}],["的主频越高",{"2":{"325":1}}],["的主频又称为时钟频率",{"2":{"19":1}}],["的主要特点",{"0":{"402":1}}],["的主要特点是",{"2":{"254":1}}],["的主要技术参数可以反映出",{"2":{"323":1}}],["的主要技术参数",{"0":{"323":1},"1":{"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1}}],["的主要区别是",{"2":{"282":1}}],["的主要贡献",{"2":{"3":1}}],["的用户界面",{"2":{"10":1}}],["从计算机的角度出发",{"2":{"442":1}}],["从设备接到主设备的申请后",{"2":{"435":1}}],["从系统总线角度出发",{"2":{"423":1}}],["从输入到输出",{"2":{"397":1}}],["从流水线上流出一个产品",{"2":{"396":1}}],["从控制存储器中读取一条微指令并执行相应的微命令所需的全部时间称为微周期",{"2":{"366":1}}],["从程序运行的角度来看",{"2":{"318":1}}],["从一个存储矩阵访问数据的同时",{"2":{"281":1}}],["从一种代码变到相邻的下一种代码时",{"2":{"65":1}}],["从最早使用的",{"2":{"277":1}}],["从功能上看属于主存",{"2":{"267":1}}],["从地址分布来看",{"2":{"265":1}}],["从存储字的起始位置开始存放的方法",{"0":{"238":1}}],["从上述公式中可看出",{"2":{"144":1}}],["从指令系统的完备性和有效性的角度来看",{"2":{"134":1}}],["从复杂指令系统到精简指令系统",{"0":{"134":1}}],["从子程序转向主程序的指令称为返回指令",{"2":{"126":1}}],["从寄存器传送到主存单元",{"2":{"116":1}}],["从寄存器存取数据比主存快得多",{"2":{"96":1}}],["从而也减少了因添加新卡而重新配置系统的需要",{"2":{"438":1}}],["从而提高计算能力",{"2":{"412":1}}],["从而提高了指令的执行速度",{"2":{"96":1}}],["从而发挥更大的效率",{"2":{"411":1}}],["从而影响了指令的执行速度",{"2":{"353":1}}],["从而出现了所谓的内部倍频技术",{"2":{"326":1}}],["从而使机器的整体速度受到影响",{"2":{"394":1}}],["从而使程序的执行速度大大提高",{"2":{"295":1}}],["从而使乘法的速度提高了一倍",{"2":{"173":1}}],["从而进一步提高了工作效率",{"2":{"288":1}}],["从而节省了重选地址的时间",{"2":{"280":1}}],["从而导致控制电路比较复杂",{"2":{"176":1}}],["从而导致同一系列计算机的指令系统越来越复杂",{"2":{"134":1}}],["从而增加了硬件的代价",{"2":{"176":1}}],["从而得到正确的",{"2":{"171":1}}],["从而得到一个有效地址",{"2":{"107":1}}],["从而指示这个",{"2":{"75":1}}],["从～−263～+263−1",{"2":{"71":1}}],["从～−231～+231−1",{"2":{"71":1}}],["从～−32768～+32767",{"2":{"71":1}}],["从～−128～+127",{"2":{"71":1}}],["从～0～264−1",{"2":{"71":1}}],["从～0～232−1",{"2":{"71":1}}],["从～0～255",{"2":{"71":1}}],["从～0～65535",{"2":{"71":1}}],["从主存中取出的机器指令就已存入指令寄存器",{"2":{"373":1}}],["从主存中取出的指令通过数据总线",{"2":{"356":1}}],["从主存中取出一条指令",{"2":{"322":1}}],["从主存中读出指令时",{"2":{"321":1}}],["从主存中划出一段区域来作堆栈",{"2":{"111":1}}],["从主存单元传送到寄存器",{"2":{"116":1}}],["从主存",{"2":{"18":1}}],["从操作系统的基本功能来看",{"2":{"15":1}}],["从",{"2":{"3":1,"57":1,"144":1,"146":1,"226":1,"227":1,"373":1,"435":1}}],["高位存储体",{"2":{"274":1}}],["高位在",{"2":{"71":1}}],["高字节",{"2":{"274":1}}],["高字节的最高位为",{"2":{"57":1}}],["高电平",{"2":{"243":2}}],["高",{"2":{"242":1}}],["高速缓冲技术就是利用程序的局部性原理",{"2":{"295":1}}],["高速缓冲存储器的存取速度可以与",{"2":{"221":1}}],["高速缓冲存储器用来存放正在执行的程序段和数据",{"2":{"221":1}}],["高速缓冲存储器",{"0":{"293":1},"1":{"294":1,"295":1,"296":1,"297":1,"298":1,"299":1,"300":1,"301":1,"302":1,"303":1,"304":1,"305":1,"306":1,"307":1,"308":1,"309":1},"2":{"218":1,"221":1}}],["高速缓存工作原理",{"0":{"294":1},"1":{"295":1,"296":1}}],["高速度方向发展",{"2":{"3":1}}],["高集成度",{"2":{"3":1}}],["迅速取代了磁芯存储器",{"2":{"3":1}}],["electronic",{"2":{"454":1}}],["enable",{"0":{"448":1},"2":{"448":1}}],["environment",{"2":{"447":1}}],["eniac",{"2":{"4":2}}],["externalserial",{"2":{"438":1}}],["express",{"2":{"437":2,"454":1}}],["esata",{"2":{"438":8}}],["esc",{"2":{"217":1}}],["eisa",{"2":{"437":2}}],["eeprom",{"2":{"254":3}}],["e=ta1ta=ta1",{"2":{"225":1}}],["ecc",{"0":{"271":1},"2":{"271":6,"287":1,"288":1}}],["ec",{"2":{"187":2}}],["ec+1→ec",{"2":{"187":1}}],["ec−1→ec",{"2":{"187":1}}],["eb+1→eb",{"2":{"187":1,"188":1}}],["eb−ea",{"2":{"186":1}}],["eb",{"2":{"186":2,"187":6,"188":1,"189":2}}],["ea+eb",{"2":{"189":1,"190":1}}],["ea+1→ea",{"2":{"187":1,"191":1}}],["ea≠eb",{"2":{"187":1}}],["ea≺eb",{"2":{"186":1}}],["ea≻eb",{"2":{"186":1}}],["ea−eb",{"2":{"186":1,"189":1,"191":1}}],["ea=eb",{"2":{"187":2}}],["ea=",{"2":{"98":1,"103":1,"106":2,"107":2}}],["ea=a",{"2":{"97":2}}],["ea",{"2":{"79":1,"106":1,"186":2,"187":6,"188":1,"189":2}}],["e",{"2":{"37":2,"225":2,"329":1,"437":2}}],["epic",{"0":{"135":1,"136":1,"410":1},"1":{"136":1,"137":1},"2":{"136":2,"137":1,"410":2}}],["eprom",{"2":{"13":1,"254":4,"255":2}}],["eplbsa",{"2":{"3":1}}],["epl",{"2":{"3":1}}],["edodram",{"2":{"280":5}}],["edo",{"0":{"280":1},"2":{"277":1,"280":4,"281":2,"288":1}}],["edsac",{"2":{"4":1}}],["edvac",{"2":{"4":1}}],["etc",{"2":{"3":1}}],["attribution",{"2":{"455":1}}],["ata",{"2":{"438":2}}],["any",{"2":{"454":1}}],["and",{"2":{"3":1,"6":1,"386":1,"446":1,"451":1,"454":1}}],["authors",{"2":{"454":1}}],["author",{"2":{"453":1,"454":1}}],["as",{"2":{"453":1}}],["ascii",{"0":{"50":1},"2":{"50":2,"51":1,"55":2,"57":1,"67":5,"93":1,"131":1}}],["activate",{"2":{"448":1}}],["acc",{"2":{"86":2,"320":4}}],["accumulator",{"2":{"86":1}}],["amp",{"0":{"448":1}}],["amd",{"2":{"133":1}}],["agp",{"2":{"437":5}}],["admitted",{"2":{"455":1}}],["ad",{"2":{"361":2}}],["addition",{"2":{"453":1}}],["add",{"2":{"112":1,"360":1,"361":1,"386":1}}],["a0",{"2":{"274":1}}],["about",{"2":{"446":1,"454":1}}],["ab",{"2":{"267":1,"356":1}}],["a÷b=",{"2":{"191":1}}],["a×b=",{"2":{"190":1}}],["a±b=",{"2":{"186":1}}],["a=0",{"2":{"188":1}}],["a=ma×2eab=mb×2eb规格化浮点数",{"2":{"186":1,"189":1}}],["a=b",{"2":{"26":1}}],["a≥b",{"2":{"176":1}}],["a→pc",{"2":{"124":1}}],["a⊕0=a",{"2":{"121":1}}],["a⊕1=x¯",{"2":{"121":1}}],["are",{"2":{"451":1,"453":3}}],["article",{"2":{"112":1}}],["arithmetic",{"2":{"6":1}}],["a为寄存器或主存单元地址",{"2":{"111":1}}],["a$",{"2":{"111":1}}],["a+k",{"2":{"100":1}}],["a+",{"2":{"100":1,"107":2}}],["a+b=",{"2":{"188":1}}],["a+b",{"2":{"18":4,"188":1}}],["ai⊕bi",{"2":{"142":1,"144":1}}],["ai",{"2":{"83":1,"142":1,"250":1,"255":1}}],["ai表示地址",{"2":{"83":1}}],["a3",{"2":{"82":1}}],["a2",{"2":{"82":1,"83":1,"84":1,"85":2}}],["a11=1",{"2":{"265":1}}],["a12=0",{"2":{"265":1}}],["a12=a11=0",{"2":{"265":1}}],["a13",{"2":{"265":3}}],["a19",{"2":{"265":3,"274":1}}],["a1",{"2":{"82":1,"83":1,"84":1,"85":2,"86":1,"274":1}}],["a4",{"2":{"76":2,"82":1}}],["a6",{"2":{"76":2}}],["a",{"2":{"18":3,"26":3,"93":1,"97":3,"98":3,"100":3,"103":2,"107":2,"111":2,"112":1,"158":1,"168":1,"172":1,"176":2,"177":2,"186":1,"188":1,"189":1,"190":1,"191":1,"242":4,"243":2,"290":2,"361":2,"451":2,"453":2,"454":1,"455":1}}],["also",{"2":{"453":1,"454":1}}],["al",{"2":{"121":2}}],["aluin",{"2":{"361":1}}],["alu",{"0":{"211":1,"212":1,"213":1,"214":1},"1":{"212":1,"213":1,"214":1},"2":{"6":1,"18":2,"209":5,"210":5,"212":2,"213":2,"320":1,"360":1,"361":1,"420":1}}],["alm",{"2":{"3":1}}],["possible",{"2":{"454":1}}],["pop",{"2":{"112":1,"117":1,"131":1}}],["pr",{"2":{"453":1}}],["prepare",{"2":{"448":1}}],["principle",{"0":{"446":1},"1":{"447":1,"448":1,"449":1,"450":1,"451":1,"452":1,"453":1,"454":1,"455":1},"2":{"446":1,"453":1}}],["project",{"2":{"454":1,"455":1}}],["production",{"2":{"452":1}}],["prom",{"2":{"254":4}}],["program",{"2":{"84":1}}],["programming",{"2":{"3":1}}],["processing",{"2":{"5":1}}],["p0out和marin有效",{"2":{"360":1}}],["pentiumⅲ",{"2":{"335":1}}],["pentiumⅱ",{"2":{"335":1}}],["pentium4",{"2":{"327":1,"335":1}}],["pentiumpro",{"2":{"276":1,"325":1}}],["pentium",{"2":{"258":1,"276":1,"325":2}}],["per",{"2":{"19":2}}],["pgm",{"2":{"255":1}}],["pnpm",{"0":{"448":1},"2":{"448":1,"452":1}}],["pn",{"2":{"254":1}}],["ps",{"2":{"437":1}}],["psw",{"2":{"321":1}}],["pswr",{"2":{"321":1}}],["ps为乘积的符号",{"2":{"168":1}}],["ps=xs⊕ys",{"2":{"168":1}}],["p=|x|×|y|",{"2":{"168":1}}],["p+q",{"2":{"164":1}}],["push",{"2":{"112":4,"117":1,"131":1}}],["p",{"2":{"93":1,"164":4,"351":1}}],["pdp",{"2":{"89":1}}],["pcout和yin有效",{"2":{"361":1}}],["pcout和marin有效",{"2":{"360":1}}],["pcout等就是这类微操作信号",{"2":{"359":1}}],["pcin",{"2":{"361":1}}],["pci",{"2":{"329":1,"437":9}}],["pch",{"2":{"329":1}}],["pc",{"0":{"272":1,"309":1},"1":{"273":1,"274":1,"275":1,"276":1},"2":{"84":3,"85":1,"86":1,"94":1,"102":6,"103":1,"124":2,"267":1,"273":1,"288":2,"321":4,"356":2,"360":4,"361":4,"389":2,"437":4}}],["pi=ai⊕bi为进位传递函数",{"2":{"144":1}}],["pi",{"2":{"77":1,"144":1,"146":1,"147":2}}],["p1",{"2":{"77":1}}],["p5",{"2":{"77":3}}],["please",{"2":{"448":1}}],["pla",{"0":{"378":1},"2":{"345":4,"378":1}}],["pl",{"2":{"3":1}}],["多",{"2":{"403":1}}],["多功能流水线则可有多种连接方式来实现多种功能",{"2":{"397":1}}],["多则几十个",{"2":{"320":1}}],["多体交叉访问存储器",{"2":{"291":1}}],["多体交叉存储技术",{"0":{"289":1},"1":{"290":1,"291":1},"2":{"218":1}}],["多个并行工作的存储器共用一套地址寄存器和译码电路",{"2":{"290":1}}],["多出的",{"2":{"282":1}}],["多路地将数据送至",{"2":{"209":1}}],["多位十进制加法",{"0":{"201":1}}],["多级时序系统",{"0":{"351":1}}],["多级缓存则是",{"2":{"309":1}}],["多级存储层次",{"2":{"225":1}}],["多级存储层次从",{"2":{"225":1}}],["多级先行进位方式",{"2":{"147":1}}],["多级间接寻址",{"2":{"104":1}}],["多级间接寻址为取得操作数需要多次访问主存",{"2":{"98":1}}],["多级间接标志",{"2":{"98":1}}],["多采用奇校验",{"2":{"75":1}}],["多用途的要求",{"2":{"58":1}}],["多语言支持能力",{"2":{"3":1}}],["多道程序设计技术",{"2":{"3":1}}],["是伴随",{"2":{"438":1}}],["是迄今为止最通用的外部接口",{"2":{"438":1}}],["是因为它有",{"2":{"438":1}}],["是最新的总线和接口标准",{"2":{"437":1}}],["是最基本的加法单元",{"2":{"142":1}}],["是专门为系统中的视频卡设计的",{"2":{"437":1}}],["是构成计算机的主要组成部分",{"2":{"420":1}}],["是主设备",{"2":{"417":1}}],["是主存和",{"2":{"267":1}}],["是将转移指令与前条指令对换位置",{"2":{"407":1}}],["是每个周期的执行时间",{"2":{"403":1}}],["是执行每条机器指令所需的平均周期数",{"2":{"403":1}}],["是高级语言编译后在机器上执行的机器指令总数",{"2":{"403":1}}],["是单操作数指令",{"2":{"377":1}}],["是单向输入的",{"2":{"250":1}}],["是由",{"2":{"437":1}}],["是由软件设计人员事先编制好并存放在主存或辅存中的",{"2":{"366":1}}],["是由计算机的设计者事先编制好并存放在控制存储器中的",{"2":{"366":1}}],["是由八个位组成的一个单元",{"2":{"93":1}}],["是若干个微命令的集合",{"2":{"366":1}}],["是吸收前两种方法的设计思想来实现的",{"2":{"345":1}}],["是采用存储逻辑来实现的",{"2":{"344":1}}],["是采用电气方法来进行擦除的",{"2":{"254":1}}],["是为读取",{"2":{"330":1}}],["是影响",{"2":{"330":1}}],["是与",{"2":{"330":1}}],["是取代",{"2":{"328":1}}],["是参与控制程序执行的重要依据之一",{"2":{"321":1}}],["是整个计算机的核心",{"2":{"316":1}}],["是",{"2":{"299":1,"400":1,"411":1,"437":1}}],["是继",{"2":{"288":1}}],["是在",{"2":{"280":1}}],["是第一次访问的时间",{"2":{"279":1}}],["是通过分页技术进行访问的",{"2":{"279":1}}],["是向主存写入数据或从主存读出数据的缓冲部件",{"2":{"267":1}}],["是双向的",{"2":{"250":1,"328":1}}],["是透明的",{"2":{"248":1}}],["是比较实用的一种刷新方式",{"2":{"247":1}}],["是两个完全不同的概念",{"2":{"246":1}}],["是两个不同的概念",{"2":{"152":1}}],["是目前使用非常广泛的辅助存储器",{"2":{"223":1}}],["是从",{"2":{"136":1}}],["是另一个独立的地址空间",{"2":{"128":1}}],["是减",{"2":{"111":1}}],["是计算机的冷却系统必须有能力驱散的最大热量限度",{"2":{"334":1}}],["是计算机进行数据存储和数据处理的运算的单位",{"2":{"93":1}}],["是计算机中最基本的单位",{"2":{"93":1}}],["是计算机能够实现",{"2":{"6":1}}],["是一种外设总线标准",{"2":{"438":1}}],["是一种",{"2":{"412":2}}],["是一种较有前途的方法",{"2":{"345":1}}],["是一种与主存总线运行同步的",{"2":{"281":1}}],["是一种基于超长指令字的设计",{"2":{"137":1}}],["是一种将数学表达式中的操作符放在操作数之后的表示方法",{"2":{"112":1}}],["是一个很复杂的问题",{"2":{"80":1}}],["是一位整数",{"2":{"44":1}}],["是一组能为多个部件服务的公共信息传送线路",{"2":{"8":1}}],["是小正数x是小正数=2−n×2−2k当es=0",{"2":{"38":1}}],["是指热设计功耗",{"2":{"334":1}}],["是指主存进行一次完整的读写操作所需的全部时间",{"2":{"233":1}}],["是指",{"2":{"225":1,"329":1}}],["是指一个计量器的容量",{"2":{"26":1}}],["是指每条指令执行所用的时钟周期数",{"2":{"19":1}}],["是软",{"2":{"13":1}}],["是具有软件功能的硬件",{"2":{"13":1}}],["是现代操作系统的雏形",{"2":{"3":1}}],["是必修的专业基础课",{"2":{"0":1}}],["sharealike",{"2":{"455":1}}],["shellpnpm",{"2":{"450":1,"451":1}}],["shellgit",{"2":{"449":1}}],["shellcorepack",{"2":{"448":1}}],["shellnpm",{"2":{"448":1}}],["shr",{"2":{"385":1}}],["some",{"0":{"452":1},"2":{"446":1,"454":1}}],["sa",{"2":{"455":1}}],["sata",{"2":{"438":4}}],["sam",{"2":{"222":4}}],["sub",{"2":{"386":1}}],["sdram",{"0":{"281":1,"282":1,"283":1,"287":1},"1":{"284":1,"285":1,"286":1,"287":1},"2":{"277":2,"281":8,"282":4,"284":1,"288":3}}],["studies",{"2":{"454":1}}],["starts",{"2":{"451":1}}],["start",{"0":{"451":1}}],["started",{"2":{"446":1}}],["sta",{"2":{"386":1}}],["static",{"2":{"241":1,"452":1,"455":1}}],["stp",{"2":{"385":1}}],["store",{"2":{"116":1,"402":1}}],["sram",{"0":{"242":1},"2":{"241":1,"242":1,"252":8,"293":1}}],["s2",{"2":{"196":1,"199":1}}],["s3",{"2":{"196":1,"199":1}}],["ss1ss2=11",{"2":{"157":1}}],["ss1ss2=10",{"2":{"157":1}}],["ss1ss2=01",{"2":{"157":1}}],["ss1ss2=00",{"2":{"157":1}}],["ss+xsysss",{"2":{"157":1}}],["ss=0时",{"2":{"157":1}}],["ssi",{"2":{"3":1}}],["sn",{"2":{"157":1}}],["s1s2",{"2":{"157":1}}],["simm",{"2":{"258":4,"279":1,"280":1}}],["si=ai⊕bi⊕ci−1ci=ai",{"2":{"142":1}}],["si",{"2":{"142":1}}],["sp$",{"2":{"111":1}}],["sp",{"2":{"111":10}}],["s",{"2":{"103":2,"157":1,"288":5,"328":2,"329":2,"437":1}}],["s=",{"2":{"98":1}}],["server",{"0":{"451":1},"2":{"451":2}}],["service",{"2":{"3":1}}],["set",{"2":{"134":2}}],["second",{"2":{"19":1}}],["cc",{"2":{"455":1}}],["ccp",{"2":{"449":2}}],["cd",{"2":{"449":1}}],["clone",{"0":{"449":1},"2":{"449":1}}],["cla",{"2":{"147":6,"385":1}}],["cworld1",{"2":{"449":1}}],["cworld",{"2":{"446":1}}],["cm",{"2":{"372":3,"373":3,"380":1}}],["c=0",{"2":{"361":1}}],["c=1",{"2":{"361":5}}],["cu",{"2":{"340":1,"342":1,"356":1,"360":2,"361":1}}],["cb",{"2":{"267":1,"356":1}}],["carefully",{"2":{"454":1}}],["can",{"2":{"454":1}}],["cas¯和",{"2":{"252":1}}],["cas¯脉冲结束之后",{"2":{"252":1}}],["cas",{"2":{"250":1,"280":1}}],["cache组数",{"2":{"303":1}}],["cache组号",{"2":{"303":1}}],["cache块数",{"2":{"302":1}}],["cache块号",{"2":{"302":1}}],["cache",{"0":{"226":2,"296":1,"297":1,"298":1,"299":1,"309":1,"330":1},"1":{"298":1,"299":1},"2":{"218":1,"225":5,"226":3,"252":1,"295":2,"296":9,"298":6,"299":6,"300":1,"301":2,"302":2,"303":2,"305":1,"306":4,"307":1,"308":4,"309":4,"330":5,"333":1}}],["call",{"2":{"125":1}}],["csl",{"2":{"385":1}}],["cs",{"2":{"255":1}}],["cs1",{"2":{"187":1}}],["cs2",{"2":{"187":2}}],["cs=1",{"2":{"157":1}}],["cs=0",{"2":{"157":1}}],["cs为符号位产生的进位",{"2":{"157":1}}],["csdn",{"2":{"112":1}}],["c9",{"2":{"147":1}}],["c7",{"2":{"147":1}}],["c5",{"2":{"147":1}}],["c8",{"2":{"147":1}}],["c4",{"2":{"147":3,"200":2}}],["c3",{"2":{"147":2}}],["c2放电",{"2":{"243":1}}],["c2有电荷",{"2":{"243":1}}],["c2无电荷",{"2":{"243":1}}],["c2",{"2":{"147":2}}],["c1或c2电荷也会流失",{"2":{"243":1}}],["c1放电",{"2":{"243":1}}],["c1无电荷",{"2":{"243":1}}],["c1有电荷",{"2":{"243":1}}],["c1+csc1",{"2":{"157":1}}],["c1=0",{"2":{"157":1}}],["c1=1",{"2":{"157":1}}],["c1为最高数值位产生的进位",{"2":{"157":1}}],["c1c2",{"2":{"157":1}}],["c15",{"2":{"147":1}}],["c13",{"2":{"147":1}}],["c11",{"2":{"147":1}}],["c16",{"2":{"147":1}}],["c12",{"2":{"147":1}}],["c1",{"2":{"147":2,"187":2}}],["cn+z作为",{"2":{"214":1}}],["cn+z",{"2":{"214":1}}],["cn+y",{"2":{"214":2}}],["cncn+1=00",{"2":{"172":1}}],["cncn+1=01",{"2":{"172":1}}],["cncn+1=10",{"2":{"172":1}}],["cncn+1",{"2":{"172":1}}],["cn",{"2":{"144":1,"157":1}}],["c0",{"2":{"144":1,"147":1}}],["c0→cn",{"2":{"144":1,"146":1}}],["ci对应的逻辑链路称为进位链",{"2":{"144":1}}],["ci=ai",{"2":{"144":1}}],["ci−1其中",{"2":{"144":1}}],["ci−1",{"2":{"142":1}}],["ci",{"2":{"142":2,"146":1}}],["cisc",{"2":{"134":2,"137":1,"403":4}}],["crc",{"2":{"78":3}}],["changes",{"2":{"451":1}}],["ch",{"2":{"68":1}}],["cycles",{"2":{"19":1}}],["cpx",{"2":{"158":1}}],["cpi",{"2":{"19":1,"209":1}}],["cpucache",{"2":{"330":2}}],["cpu",{"0":{"266":1,"267":1,"268":1,"278":1,"318":1,"319":1,"322":1,"323":1,"384":1},"1":{"267":1,"268":1,"320":1,"321":1,"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1,"385":1,"386":1,"387":1},"2":{"3":4,"5":3,"9":1,"19":4,"136":1,"209":1,"218":1,"221":4,"222":2,"225":4,"226":1,"227":1,"228":1,"233":2,"247":1,"248":2,"260":2,"262":2,"264":1,"265":1,"267":4,"268":13,"269":1,"270":1,"271":2,"273":1,"278":3,"281":4,"290":2,"293":3,"295":1,"298":1,"299":1,"307":1,"308":2,"309":3,"311":4,"316":4,"317":2,"318":2,"320":1,"321":5,"322":3,"323":3,"324":6,"325":4,"326":6,"327":1,"329":2,"330":8,"331":5,"332":2,"333":1,"334":5,"335":2,"342":1,"348":2,"349":3,"359":2,"360":1,"383":3,"384":1,"402":1,"405":1,"410":3,"411":6,"417":2,"418":1,"420":2,"423":1,"426":1,"435":1,"437":1,"439":1}}],["c",{"0":{"70":1},"2":{"18":3,"51":1,"69":1,"70":3,"112":1,"158":1,"168":2,"172":2,"176":1,"177":1,"243":3,"321":1,"403":2}}],["central",{"2":{"5":1}}],["contributions",{"0":{"453":1}}],["corepack",{"0":{"448":1},"2":{"448":3}}],["code",{"2":{"446":1}}],["cocke",{"2":{"134":1}}],["commands",{"0":{"452":1}}],["command",{"2":{"451":1}}],["composition",{"0":{"446":1},"1":{"447":1,"448":1,"449":1,"450":1,"451":1,"452":1,"453":1,"454":1,"455":1},"2":{"446":1,"453":1}}],["computer",{"0":{"446":1},"1":{"447":1,"448":1,"449":1,"450":1,"451":1,"452":1,"453":1,"454":1,"455":1},"2":{"134":2,"446":1,"453":1}}],["computing",{"2":{"3":1}}],["complexinstruction",{"2":{"134":1}}],["com",{"2":{"93":1,"385":1,"438":1,"449":1}}],["counter",{"2":{"84":1}}],["cobol",{"2":{"3":1}}],["时间利用也不够合理",{"2":{"434":1}}],["时间特性",{"2":{"424":1}}],["时间始终相等",{"2":{"394":1}}],["时间局部性是指如果一个存储单元被访问",{"2":{"295":1}}],["时间局部性和空间局部性",{"2":{"295":1}}],["时序的安排以及信息格式的约定等",{"2":{"437":1}}],["时序安排",{"2":{"383":1}}],["时序信号中不设置节拍",{"2":{"349":1}}],["时序部件提供的时序信号和被控制功能部件所反馈的状态及条件综合形成的",{"2":{"342":1}}],["时序部件能产生一定的时序信号",{"2":{"339":1}}],["时序部件",{"0":{"339":1}}],["时序系统",{"0":{"347":1},"1":{"348":1,"349":1,"350":1,"351":1}}],["时序系统是控制器的心脏",{"2":{"346":1}}],["时序系统中指令周期",{"2":{"316":1}}],["时序系统与控制方式",{"0":{"346":1},"1":{"347":1,"348":1,"349":1,"350":1,"351":1,"352":1,"353":1,"354":1,"355":1,"356":1,"357":1,"358":1,"359":1,"360":1,"361":1},"2":{"316":1}}],["时表示该数为负",{"2":{"24":1}}],["时表示该数为正",{"2":{"24":1}}],["时钟产生相等的时间间隔",{"2":{"434":1}}],["时钟信号需依次流过每个",{"2":{"288":1}}],["时钟停在",{"2":{"26":1}}],["时钟频率为",{"2":{"329":1}}],["时钟频率",{"2":{"19":2}}],["时钟周期的数目取决于机器周期内完成微操作数目的多少及相应功能部件的速度",{"2":{"349":1}}],["时钟周期插入",{"2":{"349":1}}],["时钟周期数",{"2":{"19":1}}],["时钟周期",{"2":{"19":1,"273":1}}],["时",{"2":{"3":1,"35":4,"38":3,"39":3,"40":3,"156":1,"157":2,"164":1,"172":3,"187":1,"190":1,"250":2,"263":1,"415":1}}],["操作部件级流水线是将复杂的算逻运算组成流水线工作方式",{"2":{"397":1}}],["操作过程安排等方面尽量规整",{"2":{"383":1}}],["操作速度快",{"2":{"368":1}}],["操作控制字段的长度为",{"2":{"369":1}}],["操作控制字段的每一个独立的二进制位代表一个微命令",{"2":{"368":1}}],["操作控制字段中的各位分别可以直接控制计算机",{"2":{"368":1}}],["操作控制字段",{"2":{"366":1}}],["操作时间长短不一致",{"2":{"353":1}}],["操作",{"2":{"129":1,"242":2,"243":2,"434":1}}],["操作数为",{"2":{"157":1}}],["操作数",{"2":{"103":3,"142":1}}],["操作数的地址不是固定的",{"2":{"102":1}}],["操作数s=",{"2":{"100":1,"107":2}}],["操作数地址可能在指令地址之前或之后",{"2":{"102":1}}],["操作数地址",{"2":{"96":1}}],["操作数地址个数少的指令",{"2":{"89":1}}],["操作数地址的个数及长度",{"2":{"81":1}}],["操作码和操作数被同时取出",{"2":{"96":1}}],["操作码字段为",{"2":{"89":1}}],["操作码字段占",{"2":{"89":1}}],["操作码字段的位数和位置不固定将增加指令译码和分析的难度",{"2":{"89":1}}],["操作码字段的位数和位置是固定的",{"2":{"88":1}}],["操作码字段的位数不固定",{"2":{"89":1}}],["操作结果存放地址",{"2":{"82":1}}],["操作管理的主要部件",{"2":{"9":1}}],["操作密集科学计算问题",{"2":{"3":1}}],["操作人员",{"2":{"3":1}}],["而经计算机处理后的控制信息",{"2":{"445":1}}],["而经过拼装的",{"2":{"71":1}}],["而又围绕着主机设置的各种硬件装置称为外部设备或外围设备",{"2":{"439":1}}],["而又被业内其他厂家认可并广泛使用的标准",{"2":{"436":1}}],["而随着",{"2":{"438":1}}],["而存取器模块只能用作从方",{"2":{"426":1}}],["而存储器是从设备",{"2":{"417":1}}],["而存储芯片的片选信号则大多是通过高位地址译码后产生的",{"2":{"262":1}}],["而超线程技术只是两个",{"2":{"412":1}}],["而这一结果尚未产生或未送到指定的位置",{"2":{"398":1}}],["而单功能流水线必是静态的",{"2":{"397":1}}],["而生产这个产品的总时间要比",{"2":{"396":1}}],["而需要与其他字段的编码来联合定义",{"2":{"370":1}}],["而需要直接由总线",{"2":{"210":1}}],["而和其他字段无关",{"2":{"370":1}}],["而最短编码法则走向另一个极端",{"2":{"369":1}}],["而中型机介于这两者之间",{"2":{"367":1}}],["而程序最终由机器指令组成",{"2":{"366":1}}],["而程序又是指令的有序集合",{"2":{"318":1}}],["而互斥性微命令是指在机器中不允许同时出现的微命令",{"2":{"366":1}}],["而根据指令或部件的具体情况决定",{"2":{"354":1}}],["而直接使用时钟周期信号",{"2":{"349":1}}],["而控制器中的其他部分基本上是大同小异的",{"2":{"342":1}}],["而便携式计算机",{"2":{"334":1}}],["而制约",{"2":{"334":1}}],["而地址总线宽度说明了芯片可以处理多少主存单元",{"2":{"333":1}}],["而使用",{"2":{"328":1}}],["而组成主存的",{"2":{"293":1}}],["而同一存储体内的地址则不连续",{"2":{"291":1}}],["而高位部分则指向存储体内的存储字",{"2":{"291":1}}],["而其制造成本与",{"2":{"280":1}}],["而其他的六种状态为冗余状态",{"2":{"61":1}}],["而下一个地址必须等待这次读写周期完成才能输出",{"2":{"280":1}}],["而主存按字节编址",{"2":{"273":1}}],["而两个部件之间还有软连接",{"2":{"268":1}}],["而无论",{"2":{"265":2}}],["而由若干芯片构成的主存必须与",{"2":{"260":1}}],["而从方只能响应主方的请求",{"2":{"431":1}}],["而从",{"2":{"247":1}}],["而从子程序转向主程序的指令称为返回指令",{"2":{"125":1}}],["而刷新通常以存储体矩阵中的一行为单位进行的",{"2":{"246":1}}],["而空余部分浪费不用",{"2":{"238":1}}],["而不是由",{"2":{"435":1}}],["而不是从整个存储器的容量着手",{"2":{"248":1}}],["而不同类机器指令的操作码的位数和位置不固定时",{"2":{"377":1}}],["而不写入主存",{"2":{"308":1}}],["而不需要额外的延迟和等待状态",{"2":{"279":1}}],["而不能对芯片中个别需要改写的存储单元单独擦除",{"2":{"254":1}}],["而不必借助于",{"2":{"210":1}}],["而不再表示数值位",{"2":{"23":1}}],["而并非真正的溢出",{"2":{"187":1}}],["而浮点数的小数点的实际位置取决于阶码的大小",{"2":{"187":1}}],["而乘数只需要一位符号位",{"2":{"172":1}}],["而在这相邻的",{"2":{"405":1}}],["而在加法器的输出端加一个移位器",{"2":{"163":1}}],["而在浮点运算时",{"2":{"46":1}}],["而符号位产生进位",{"2":{"157":1}}],["而符号位不产生进位",{"2":{"157":1}}],["而结果为正",{"2":{"156":1}}],["而结果为负",{"2":{"156":1}}],["而变补则不论这个数的真值是正是负",{"2":{"152":1}}],["而与字长无关",{"2":{"146":1}}],["而每个全加器本身的求和延迟只是次要因素",{"2":{"143":1}}],["而转子指令转去执行一段子程序",{"2":{"125":1}}],["而转子指令要考虑返回问题",{"2":{"125":1}}],["而右移一位时",{"2":{"122":1}}],["而源地址中的内容保持不变",{"2":{"116":1}}],["而目的地址采用另一种寻址方式",{"2":{"103":1}}],["而基址寻址面向系统",{"2":{"101":1}}],["而操作数则存放在主存单元中",{"2":{"99":1}}],["而且还有相当大的发展潜力",{"2":{"437":1}}],["而且对提高整个计算机系统的工作效率也是有好处的",{"2":{"435":1}}],["而且对于某些要求在同一时刻同时动作的组合性微操作将无法实现",{"2":{"369":1}}],["而且长度一致",{"2":{"402":1}}],["而且转换速度较快",{"2":{"378":1}}],["而且有助于充分利用硬件所具有的并行性",{"2":{"370":1}}],["而且只存放了慢表中很少的一部分",{"2":{"315":1}}],["而且系统开销小",{"2":{"306":1}}],["而且不涉及其它两种映像方式中的替换算法问题",{"2":{"302":1}}],["而且成本高",{"2":{"301":1}}],["而且各存储模块具有各自独立的地址寄存器",{"2":{"291":1}}],["而且是连续的",{"2":{"264":1}}],["而且可以对其内容进行多次改写",{"2":{"254":1}}],["而且减少了刷新次数",{"2":{"247":1}}],["而且存储容量越大",{"2":{"247":1}}],["而且读写控制比较复杂",{"2":{"237":1}}],["而且在实际工作中所表现出来的性能更好",{"2":{"288":1}}],["而且在恢复余数时",{"2":{"176":1}}],["而且在一些计算机中",{"2":{"101":1}}],["而且立即数的大小受到指令长度的限制",{"2":{"96":1}}],["而且全部字节的同一位也设置一个奇偶校验位做纵向校验",{"2":{"76":1}}],["而是由各功能部件本身产生各自的时序信号自我控制",{"2":{"354":1}}],["而是介于两者之间",{"2":{"222":1}}],["而是按机器零处理",{"2":{"187":1}}],["而是通过调整堆栈指针而给出新的栈顶位置",{"2":{"112":1}}],["而是存放操作数地址的主存单元的地址",{"2":{"98":1}}],["而是操作数本身",{"2":{"96":1}}],["而是嵌入到最低一位数字里边去",{"2":{"67":1}}],["而用二",{"2":{"87":1}}],["而",{"2":{"63":1,"77":1,"100":1,"214":1,"217":1,"252":1,"278":1,"280":2,"282":1,"288":1,"323":1,"325":1,"438":1}}],["而对于补码来说这是一个规格化数",{"2":{"39":1}}],["而对于补码来说这不是一个规格化数",{"2":{"39":1}}],["而对于负数各有不同的表示",{"2":{"31":1}}],["而补码只有唯一的一种表示形式",{"2":{"31":1}}],["而现在正确的时间是",{"2":{"26":1}}],["而后缀",{"2":{"22":1}}],["而总线结构正好能满足这一要求",{"2":{"8":1}}],["而暂停",{"2":{"3":1}}],["而速度及可靠性相应提高",{"2":{"3":1}}],["improve",{"2":{"453":1}}],["issues",{"2":{"453":1}}],["is",{"2":{"448":1,"453":1,"455":3}}],["isa",{"2":{"437":4}}],["if",{"2":{"448":1,"454":1}}],["id",{"2":{"357":1}}],["irout",{"2":{"361":1}}],["irin",{"2":{"360":1}}],["ir",{"2":{"321":1,"356":1,"360":1,"361":2,"373":1,"384":3,"389":1}}],["i=0",{"2":{"203":1,"204":1,"205":1,"206":1}}],["itanium",{"2":{"137":1,"410":1}}],["ibm360",{"2":{"365":1}}],["ibm370",{"2":{"230":1}}],["ibm",{"2":{"88":1,"134":1,"365":1}}],["ia",{"0":{"137":1},"2":{"71":4,"137":3}}],["ieee1394",{"2":{"438":1}}],["ieee754",{"2":{"44":1,"70":1}}],["ieee",{"0":{"44":1},"2":{"44":2,"71":1,"438":3}}],["invited",{"2":{"453":1}}],["into",{"2":{"452":1}}],["international",{"2":{"455":1}}],["interface",{"2":{"329":1}}],["intel",{"0":{"137":1},"2":{"71":2,"133":1,"137":1,"411":1,"437":1}}],["install",{"0":{"450":1},"2":{"448":2,"450":1}}],["instructions",{"2":{"19":1}}],["instruction",{"2":{"19":1}}],["inc",{"2":{"385":1}}],["in",{"2":{"128":1,"359":1,"453":3,"454":1}}],["information",{"2":{"3":1}}],["i",{"0":{"128":1,"129":1},"2":{"3":5,"9":1,"129":2,"177":3,"183":1,"229":2,"242":6,"243":5,"302":1,"303":1,"330":1,"403":2,"417":2,"420":1,"423":1,"428":2,"434":1,"438":2,"454":1}}],["厂家和用户要求软件在不同型号的计算机之间兼容",{"2":{"3":1}}],["监控程序是操作系统的雏形",{"2":{"3":1}}],["其主要优点是",{"2":{"437":1}}],["其主要特点是",{"2":{"62":1}}],["其完成的任务已在前面进行过描述",{"2":{"389":1}}],["其顺序控制字段一般由两部分组成",{"2":{"381":1}}],["其缺点是这种方式不能实现两路以上的并行微程序转移",{"2":{"380":1}}],["其前",{"2":{"350":1}}],["其对应的周期状态触发器被置",{"2":{"348":1}}],["其对应的真值就大",{"2":{"40":1}}],["其功能是为指令的执行提供各种定时信号",{"2":{"346":1}}],["其功能相对比较简单",{"2":{"3":1}}],["其控制单元是由门电路组成的复杂树形网络",{"2":{"343":1}}],["其",{"2":{"285":1}}],["其存取速度一般在",{"2":{"279":1}}],["其操作码字段开始控制",{"2":{"360":1}}],["其操作码的编码也不同",{"2":{"87":1}}],["其操作过程是",{"2":{"268":2}}],["其内容将无法改变",{"2":{"254":1}}],["其数目与数据位数有关",{"2":{"250":1}}],["其数目与芯片容量有关",{"2":{"250":1}}],["其数值部分的表示与数的正负有关",{"2":{"27":1}}],["其特点是",{"2":{"222":1}}],["其特点是各级进位信号同时形成",{"2":{"146":1}}],["其商的尾数应为相除两数的尾数之商",{"2":{"191":1}}],["其商的阶码应为相除两数的阶码之差",{"2":{"191":1}}],["其乘积的尾数应为相乘两数的尾数之积",{"2":{"190":1}}],["其乘积的阶码应为相乘两数的阶码之和",{"2":{"190":1}}],["其算法与定点加",{"2":{"187":1}}],["其初值为",{"2":{"172":1}}],["其和",{"2":{"157":1}}],["其延迟时间是",{"2":{"147":2}}],["其位数的多少取决于机器的字长",{"2":{"143":1}}],["其助记符一般为",{"2":{"124":1,"125":1,"126":1}}],["其异或之后的结果必定为",{"2":{"121":1}}],["其含义为",{"2":{"116":4}}],["其程序段为",{"2":{"112":1}}],["其运算结果作为间接地址",{"2":{"107":1}}],["其指令系统应越复杂的传统设计思想",{"2":{"134":1}}],["其指令格式为",{"2":{"96":1}}],["其指令的格式为",{"2":{"83":1}}],["其最终目的都是寻找所需要的操作数",{"2":{"94":1}}],["其最高位为符号位",{"2":{"24":1}}],["其地址码字段比主存单元地址字段短得多",{"2":{"96":1}}],["其地址码只需",{"2":{"93":1}}],["其地址码应为",{"2":{"93":1}}],["其格式为",{"2":{"85":1,"87":1,"89":1}}],["其实现原理是",{"2":{"77":1}}],["其实分代并没有统一的标准",{"2":{"3":1}}],["其低位在",{"2":{"71":1}}],["其值常用",{"2":{"68":1}}],["其值等于−2n",{"2":{"31":1}}],["其汉字机内码则是",{"2":{"55":1}}],["其区位码为",{"2":{"54":2}}],["其余指令的操作只限于在寄存器之间进行",{"2":{"402":1}}],["其余暂不运行部分留在磁盘中",{"2":{"311":1}}],["其余高",{"2":{"264":1}}],["其余单元都按下舍上入法来填其内容",{"2":{"164":1}}],["其余控制信号相同",{"2":{"158":1}}],["其余大多数指令是功能复杂的指令",{"2":{"134":1}}],["其余位为",{"2":{"121":4}}],["其余四位都满足",{"2":{"77":1}}],["其余",{"2":{"44":1,"75":1,"328":1}}],["其余各位为",{"2":{"38":1,"39":1}}],["其后是",{"2":{"44":1}}],["其他输入设备",{"2":{"439":2}}],["其他以高阻状态连接在总线上的部件如果收到与自己相符的地址信息后",{"2":{"415":1}}],["其他的寻址方式则是这",{"2":{"105":1}}],["其他各位相同",{"2":{"40":1}}],["其他进制在书写时后缀一般不可省略",{"2":{"22":1}}],["其中尾数的基值",{"2":{"186":1}}],["其中一位为符号位",{"2":{"156":1}}],["其中补码加减运算实现起来最方便",{"2":{"148":1}}],["其中每一个逻辑",{"2":{"93":1}}],["其中每个",{"2":{"58":1}}],["其中操作码字段一律都是",{"2":{"88":1}}],["其中",{"2":{"24":2,"27":2,"29":2,"83":1,"85":1,"106":1,"107":1,"111":1,"157":1,"270":1}}],["其中带符号数根据其编码的不同又有原码",{"2":{"21":1}}],["其权值等于2n",{"2":{"23":1}}],["其执行速度快于软件",{"2":{"13":1}}],["my",{"2":{"454":1}}],["mm",{"2":{"439":1}}],["mmar",{"2":{"372":1,"373":2,"380":1}}],["mpc",{"2":{"380":2}}],["mt",{"2":{"328":1}}],["mtbf",{"2":{"234":1}}],["mhz×64",{"2":{"288":1}}],["mhz",{"2":{"278":2,"281":1,"328":1}}],["mfc",{"2":{"268":2}}],["mflops",{"2":{"19":1}}],["mdrout",{"2":{"360":1}}],["mdr",{"2":{"267":3,"321":1,"356":2,"360":5,"384":3,"389":4}}],["mrom",{"2":{"254":2}}],["m×1",{"2":{"251":2}}],["m=2k",{"2":{"251":1}}],["m2",{"2":{"225":6}}],["mn",{"2":{"225":5}}],["m1",{"2":{"225":11}}],["mca",{"2":{"437":5}}],["mc",{"2":{"187":2}}],["mb",{"2":{"186":1,"187":1,"188":1,"189":2,"190":1,"191":1}}],["materials",{"2":{"454":1}}],["make",{"2":{"453":1}}],["marin",{"2":{"359":1}}],["mar",{"2":{"267":3,"268":1,"321":1,"356":1,"360":6,"384":4,"389":4}}],["ma÷mb",{"2":{"189":1,"191":1}}],["ma×mb",{"2":{"189":1,"190":1}}],["ma×2−",{"2":{"186":1}}],["ma±mb→mc",{"2":{"187":1}}],["ma±mb×2−",{"2":{"186":1}}],["ma",{"2":{"186":1,"187":1,"189":2,"190":1,"191":2}}],["mem",{"2":{"116":3}}],["mem1",{"2":{"116":2}}],["mem2",{"2":{"116":1}}],["mul",{"2":{"112":1}}],["multiplexed",{"2":{"3":1}}],["multics",{"2":{"3":3}}],["multi",{"2":{"3":1}}],["m≤2n",{"2":{"88":1}}],["ms⊕m1=1",{"2":{"39":1}}],["ms=1",{"2":{"38":1}}],["ms=0",{"2":{"38":2,"39":1}}],["msi",{"2":{"3":1}}],["m",{"2":{"26":4,"37":2,"78":1,"251":5,"268":1,"291":3,"351":1,"360":2,"365":1,"389":2,"396":2}}],["most",{"2":{"451":1}}],["mos",{"2":{"223":2,"241":1}}],["mov",{"2":{"116":5,"131":1}}],["movax",{"2":{"103":1}}],["mod12",{"2":{"26":2}}],["modm",{"2":{"26":1}}],["module",{"2":{"26":1}}],["monitor",{"2":{"3":1}}],["mistakes",{"2":{"453":2}}],["mir",{"2":{"372":1,"373":1}}],["million",{"2":{"19":1}}],["mips",{"2":{"19":1}}],["mlps",{"2":{"19":1}}],["程序状态字的各位表征程序和机器运行的状态",{"2":{"321":1}}],["程序状态字寄存器的位数往往等于机器字长",{"2":{"321":1}}],["程序状态字寄存器用来存放程序状态字",{"2":{"321":1}}],["程序状态字寄存器",{"2":{"321":1}}],["程序计数器又称指令计数器",{"2":{"321":1}}],["程序计数器",{"2":{"321":1,"338":1}}],["程序虚地址分为两个字段",{"2":{"312":1}}],["程序运行时",{"2":{"311":1}}],["程序和数据都存放在存储体中",{"2":{"229":1}}],["程序控制类指令",{"0":{"123":1},"1":{"124":1,"125":1,"126":1}}],["程序的局部性有两个方面的含义",{"2":{"295":1}}],["程序的局部性原理",{"0":{"295":1}}],["程序的长度一个比一个长",{"2":{"87":1}}],["程序的执行顺序才会改变",{"2":{"84":1}}],["程序是一个特定的指令序列",{"2":{"17":1}}],["程序大多用",{"2":{"3":1}}],["程序人员和维护人员之间第一次有了明确的分工",{"2":{"3":1}}],["生产人员",{"2":{"3":1}}],["资源利用率低",{"2":{"3":1}}],["大大节省了重要的系统资源",{"2":{"438":1}}],["大于或等于",{"2":{"409":1}}],["大部分指令在单周期内完成",{"2":{"402":1}}],["大得多",{"2":{"396":1}}],["大型机强调速度",{"2":{"367":1}}],["大型分时操作系统",{"2":{"3":1}}],["大约只有",{"2":{"252":1}}],["大多数总线的负载能力是有限的",{"2":{"425":1}}],["大多数计算机系统中",{"2":{"413":1}}],["大多数计算机都采用微程序设计技术",{"2":{"365":1}}],["大多数是采用联合控制方式",{"2":{"355":1}}],["大多数指令的执行将会影响到这些标志位",{"2":{"321":1}}],["大多数指令按顺序依次被从主存中取出来执行",{"2":{"84":1}}],["大多数半导体存储器的工作功耗与维持功耗是不同的",{"2":{"235":1}}],["大量存储单元的集合构成一个存储体",{"2":{"230":1}}],["大量用到的数据还是带符号数",{"2":{"23":1}}],["大循环",{"2":{"122":1}}],["大字量",{"2":{"58":1}}],["大",{"0":{"9":1},"2":{"3":2}}],["小得多",{"2":{"403":1}}],["小型机则更多地注意经济性",{"2":{"367":1}}],["小组间既可以采用串行进位",{"2":{"214":1}}],["小阶向大阶看齐",{"2":{"187":1}}],["小循环",{"2":{"122":1}}],["小数点的位置根据需要而浮动",{"2":{"37":1}}],["小数点的位置固定在最高有效数位之前",{"2":{"35":1}}],["小数点位置隐含固定在最低有效数位之后",{"2":{"36":1}}],["小数点并不需要真正地占据一个二进制位",{"2":{"35":1}}],["小",{"0":{"8":1},"2":{"3":2}}],["第",{"2":{"172":1,"186":1,"187":3}}],["第六级是应用语言机器级",{"2":{"15":1}}],["第五级是高级语言机器级",{"2":{"15":1}}],["第四次保存运算结果",{"2":{"84":1}}],["第四级是汇编语言机器级",{"2":{"15":1}}],["第四代",{"2":{"3":1}}],["第三次取操作数",{"2":{"84":1}}],["第三级是操作系统机器级",{"2":{"15":1}}],["第三代计算机操作系统",{"2":{"3":1}}],["第三代",{"2":{"3":3}}],["第二是刷新过于频繁",{"2":{"247":1}}],["第二步在小区域内顺序检索或等待",{"2":{"222":1}}],["第二步再把结果送至目的寄存器",{"2":{"210":1}}],["第二次取操作数",{"2":{"86":1}}],["第二次取被操作数",{"2":{"84":1}}],["第二操作数地址",{"2":{"82":1}}],["第二个字节的横向校验位无法检出错误",{"2":{"76":1}}],["第二级是传统机器级",{"2":{"15":1}}],["第二代计算机主要用于科学和工程计算",{"2":{"3":1}}],["第二代计算机有了监控系统",{"2":{"3":1}}],["第二代",{"2":{"3":1}}],["第零级是硬联逻辑级",{"2":{"15":1}}],["第一是加长了系统的存取周期",{"2":{"247":1}}],["第一步直接指向整个存储器中的某个小区域",{"2":{"222":1}}],["第一次得出的商",{"2":{"182":1}}],["第一次取指令本身",{"2":{"84":1,"86":1}}],["第一小组的进位输出",{"2":{"147":1}}],["第一小组组内的进位逻辑函数",{"2":{"147":1}}],["第一操作数地址",{"2":{"82":1}}],["第一级是微程序机器级",{"2":{"15":1}}],["第一台电子数字计算机",{"2":{"4":1}}],["第一代计算机没有操作系统",{"2":{"3":1}}],["第一代",{"2":{"3":1}}],["年龄计数器",{"2":{"307":1}}],["年诞生",{"2":{"4":2}}],["年开始出现了包含",{"2":{"3":1}}],["年代提出的一种新的设计思想",{"2":{"400":1}}],["年代以来",{"2":{"365":1}}],["年代后",{"2":{"3":1}}],["年代晶体管发明",{"2":{"3":1}}],["年",{"2":{"3":3,"4":1,"134":1,"365":1}}],["一种是由具有权威性的国际标准化组织制定并推荐使用的",{"2":{"436":1}}],["一种是熔丝烧断型",{"2":{"254":1}}],["一系列微指令的有序集合就是微程序",{"2":{"366":1}}],["一旦控制单元构成之后",{"2":{"343":1}}],["一级功能转换",{"0":{"376":1}}],["一级缓存可以分为一级数据缓存",{"2":{"330":1}}],["一级间接寻址",{"2":{"104":1}}],["一级间接寻址中",{"2":{"98":1}}],["一是状态标志",{"2":{"321":1}}],["一样",{"2":{"282":1,"438":1}}],["一次总线事务简单来说包括两个阶段",{"2":{"417":1}}],["一次只能执行一个微命令的微指令",{"2":{"382":1}}],["一次能定义并能并行执行多个微命令的微指令",{"2":{"382":1}}],["一次可编程",{"2":{"254":1}}],["一次写入式",{"2":{"223":1}}],["一段用于垂直方向作",{"2":{"251":1}}],["一段用于水平方向作",{"2":{"251":1}}],["一位余",{"0":{"200":1},"2":{"200":1}}],["一位",{"0":{"199":1},"2":{"199":1}}],["一位十进制加法运算",{"0":{"195":1},"1":{"196":1,"197":1}}],["一位或多位",{"2":{"121":1}}],["一些通用计算机中设有十进制数据表示",{"2":{"194":1}}],["一些通用性较强的计算机上设有十进制数据的表示",{"2":{"60":1}}],["一律舍去",{"2":{"164":1}}],["一律连同符号位一起变反",{"2":{"152":1}}],["一地址指令只有一个地址",{"2":{"86":1}}],["一地址指令顾名思义只有一个显地址",{"2":{"86":1}}],["一地址指令",{"0":{"86":1}}],["一条机器指令对应一个微程序",{"2":{"374":1}}],["一条机器指令可以分解成一个微操作序列",{"2":{"366":1}}],["一条机器指令可以分解为许多基本的微命令序列",{"2":{"365":1}}],["一条微指令通常包含两部分",{"2":{"366":1}}],["一条指令通常可分为取指",{"2":{"406":1}}],["一条指令的执行过程可以分为",{"2":{"393":1}}],["一条指令的取出和执行可以分解成很多最基本的操作",{"2":{"340":1}}],["一条指令所需的最短时间为两个机器周期",{"2":{"348":1}}],["一条指令若有两个或两个以上的地址码时",{"2":{"103":1}}],["一条指令就是机器语言的一个语句",{"2":{"81":1}}],["一条双操作数指令的除操作码之外",{"2":{"82":1}}],["一台计算机的指令系统可以有上百条指令",{"2":{"114":1}}],["一台计算机的所有指令的集合构成该机的指令系统",{"2":{"79":1}}],["一台计算机指令格式的选择和确定要涉及多方面的因素",{"2":{"80":1}}],["一般采用优先级",{"2":{"431":1}}],["一般限制在",{"2":{"402":2}}],["一般的流水线均属这一类",{"2":{"397":1}}],["一般只能实现一个微操作",{"2":{"382":1}}],["一般每个小段还要留出一个状态",{"2":{"370":1}}],["一般不超过",{"2":{"402":1}}],["一般不提供给用户",{"2":{"366":1}}],["一般不再设置工作脉冲",{"2":{"350":1}}],["一般机器的",{"2":{"348":1}}],["一般来说",{"2":{"330":1}}],["一般存储芯片都是双列直插封装的",{"2":{"257":1}}],["一般选定的最大刷新间隔为",{"2":{"246":1}}],["一般用来组成大容量主存系统",{"2":{"243":1}}],["一般用户不易掌握",{"2":{"382":1}}],["一般用户是指那些仅局限于使用计算机最基本功能的用户",{"2":{"10":1}}],["一般用户观察到的计算机硬件系统",{"2":{"10":1}}],["一般情况下都是将微地址寄存器",{"2":{"380":1}}],["一般情况下",{"2":{"233":1,"348":1}}],["一般情况下不对它们进行算术运算",{"2":{"48":1}}],["一般分为只读式",{"2":{"223":1}}],["一般传送类指令常用助记符",{"2":{"116":1}}],["一般传送指令具有数据复制的性质",{"2":{"116":1}}],["一般传送指令",{"0":{"116":1}}],["一词的来由",{"2":{"40":1}}],["一半取",{"2":{"39":1}}],["一个是机器语言或汇编语言程序员所看到的传统机器层",{"2":{"366":1}}],["一个是阶码运算部件",{"2":{"192":1}}],["一个微命令可以和一些微命令兼容",{"2":{"366":1}}],["一个机器周期的基本时钟周期数确定之后",{"2":{"349":1}}],["一个机器周期中含有若干个时钟周期",{"2":{"349":1}}],["一个基本的",{"2":{"328":1}}],["一个叫指令",{"2":{"309":1}}],["一个标准",{"2":{"279":1}}],["一个突发访问通常限制为",{"2":{"279":1}}],["一个存储体的地址均为偶数",{"2":{"274":1}}],["一个总线周期可读写",{"2":{"273":1}}],["一个通道通常有",{"2":{"258":1}}],["一个二进制数由若干位组成",{"2":{"230":1}}],["一个负数由原码转换成补码时",{"2":{"152":1}}],["一个外部设备通常至少有两个寄存器",{"2":{"129":1}}],["一个串可以包含从一个字节到",{"2":{"71":1}}],["一个压缩的十进制数串占用连续的多个字节",{"2":{"68":1}}],["一个字段的某些编码不能独立地定义某些微命令",{"2":{"370":1}}],["一个字节或一个字",{"2":{"118":1}}],["一个字节",{"2":{"92":1}}],["一个字节由",{"2":{"77":1}}],["一个字节包含两位十进制数",{"2":{"71":1}}],["一个字节可存放两位",{"2":{"68":1}}],["一个字节等于",{"2":{"19":1}}],["一个字符的",{"2":{"58":1}}],["一个字长为n+1位的纯整数的模为2n+1",{"2":{"26":1}}],["一个",{"2":{"26":1}}],["一个主存储器所能存储的全部信息量称为主存容量",{"2":{"19":1}}],["一个完整的计算机系统包含硬件系统和软件系统两大部分",{"2":{"12":1}}],["一起送到",{"2":{"18":1}}],["一方面它要直接管理传统机器中的软硬件资源",{"2":{"15":1}}],["一至今",{"2":{"3":1}}],["一",{"2":{"3":3,"87":1}}],["14nm",{"2":{"335":1}}],["144mb",{"2":{"288":1}}],["14",{"2":{"280":1}}],["1mb",{"2":{"265":1}}],["1ms",{"2":{"247":1}}],["1k×4",{"2":{"251":1}}],["1k×1",{"2":{"251":1}}],["1−h",{"2":{"225":4}}],["1−2qj",{"2":{"177":1}}],["1−2n",{"2":{"38":1}}],["1−2−n",{"2":{"35":4}}],["1x",{"2":{"437":1}}],["1xn",{"2":{"161":2}}],["1xx",{"2":{"39":1}}],["18μm",{"2":{"335":1}}],["184",{"2":{"258":2,"282":1}}],["18",{"2":{"93":1,"216":1,"288":1,"384":1,"447":1}}],["18030",{"2":{"57":1}}],["1394a",{"2":{"438":1}}],["1394",{"2":{"438":4}}],["130bit",{"2":{"329":1}}],["133",{"2":{"288":2}}],["133mhz",{"2":{"281":1}}],["133283323",{"2":{"112":1}}],["13",{"2":{"77":1,"184":1,"251":1,"448":1}}],["12gb",{"2":{"288":1}}],["128bit",{"2":{"329":1}}],["128mb",{"2":{"288":1}}],["128kb",{"2":{"232":1}}],["128k",{"2":{"232":1}}],["128",{"2":{"50":1,"410":1}}],["12",{"2":{"40":1,"177":1,"251":2,"325":1}}],["1101",{"2":{"64":1,"93":1}}],["110001",{"2":{"188":2}}],["1100110",{"2":{"173":1}}],["1100",{"2":{"63":1}}],["11",{"2":{"40":1,"89":1,"143":2,"172":1,"187":2,"230":1,"264":1,"280":1}}],["1110",{"2":{"93":1}}],["1110011000",{"2":{"28":1}}],["11110→b",{"2":{"177":1}}],["11110",{"2":{"177":2}}],["11110100",{"2":{"32":1}}],["11110101",{"2":{"32":1}}],["1111",{"2":{"62":1,"64":1}}],["1≤m",{"2":{"39":1}}],["1=0",{"2":{"35":1}}],["15w",{"2":{"334":1}}],["15",{"2":{"26":1,"54":1}}],["1",{"0":{"184":1,"448":1},"2":{"23":1,"24":2,"26":1,"27":1,"28":2,"31":1,"32":3,"35":1,"38":2,"39":4,"40":2,"44":3,"55":1,"56":1,"57":1,"62":1,"63":1,"64":1,"71":1,"72":1,"74":4,"75":3,"77":1,"79":1,"84":1,"93":5,"94":1,"98":1,"106":1,"111":2,"120":2,"121":5,"139":1,"142":1,"147":1,"152":4,"154":1,"161":5,"162":6,"164":8,"168":1,"172":1,"176":2,"177":3,"181":3,"182":1,"183":2,"184":1,"187":6,"188":3,"191":2,"203":1,"204":1,"205":1,"206":1,"209":1,"210":1,"218":1,"223":2,"225":4,"230":1,"242":3,"243":6,"250":1,"252":2,"254":4,"258":1,"265":1,"270":4,"281":3,"282":1,"285":1,"291":2,"316":1,"321":2,"325":1,"348":2,"360":1,"368":1,"380":1,"385":1,"410":1,"413":1,"416":1,"429":1,"439":1}}],["16bit",{"2":{"328":1}}],["16gb",{"2":{"287":1}}],["1600mhz",{"2":{"286":1}}],["160ns",{"2":{"225":1}}],["168",{"2":{"258":1,"280":1,"281":1,"282":1}}],["16×16",{"2":{"56":1}}],["16",{"0":{"274":1},"2":{"22":1,"26":1,"58":2,"61":2,"72":2,"89":4,"93":1,"106":1,"147":5,"213":2,"216":1,"230":1,"232":1,"236":1,"274":2,"275":1,"276":1,"282":1,"288":1,"324":1,"328":1,"437":1,"448":1}}],["10gb",{"2":{"437":1}}],["10bit",{"2":{"329":1}}],["1024×4",{"2":{"250":2}}],["1024",{"2":{"247":1}}],["100",{"2":{"402":1}}],["100w",{"2":{"334":1}}],["100mhz",{"2":{"281":1,"329":1}}],["100ns",{"2":{"279":1}}],["1000→a",{"2":{"184":1}}],["1000",{"2":{"93":1,"184":1}}],["10001011",{"2":{"32":1}}],["1001101",{"2":{"173":1}}],["1001110→c",{"2":{"173":1}}],["1001",{"2":{"29":1,"93":1}}],["1011100+11",{"2":{"188":1}}],["1011100",{"2":{"188":1}}],["101110×2−01b=−",{"2":{"188":1}}],["1011101",{"2":{"40":1}}],["10110+0",{"2":{"177":1}}],["10110",{"2":{"177":1}}],["1011000",{"2":{"32":4}}],["1011",{"2":{"32":4}}],["101010100",{"2":{"188":1}}],["1010101",{"2":{"188":1}}],["101011",{"2":{"188":1}}],["10101→a",{"2":{"177":1}}],["10101",{"2":{"177":1}}],["1010",{"2":{"22":4,"27":1,"62":1,"63":1,"152":2,"184":2}}],["10",{"2":{"22":1,"26":2,"29":1,"50":1,"61":2,"173":1,"187":1,"281":1,"329":1,"439":1}}],["1~3",{"0":{"20":1,"79":1,"138":1,"218":1,"316":1,"439":1},"1":{"21":1,"22":1,"23":1,"24":1,"25":1,"26":1,"27":1,"28":1,"29":1,"30":1,"31":1,"32":1,"33":1,"34":1,"35":1,"36":1,"37":1,"38":1,"39":1,"40":1,"41":1,"42":1,"43":1,"44":1,"45":1,"46":1,"47":1,"48":1,"49":1,"50":1,"51":1,"52":1,"53":1,"54":1,"55":1,"56":1,"57":1,"58":1,"80":1,"81":1,"82":1,"83":1,"84":1,"85":1,"86":1,"87":1,"88":1,"89":1,"90":1,"91":1,"92":1,"93":1,"94":1,"95":1,"96":1,"97":1,"98":1,"99":1,"100":1,"101":1,"102":1,"103":1,"104":1,"105":1,"106":1,"107":1,"108":1,"109":1,"110":1,"111":1,"112":1,"139":1,"140":1,"141":1,"142":1,"143":1,"144":1,"145":1,"146":1,"147":1,"148":1,"149":1,"150":1,"151":1,"152":1,"153":1,"154":1,"155":1,"156":1,"157":1,"158":1,"159":1,"160":1,"161":1,"162":1,"163":1,"164":1,"219":1,"220":1,"221":1,"222":1,"223":1,"224":1,"225":1,"226":1,"227":1,"228":1,"229":1,"230":1,"231":1,"232":1,"233":1,"234":1,"235":1,"236":1,"237":1,"238":1,"239":1,"240":1,"241":1,"242":1,"243":1,"244":1,"245":1,"246":1,"247":1,"248":1,"249":1,"250":1,"251":1,"252":1,"253":1,"254":1,"255":1,"256":1,"257":1,"258":1,"317":1,"318":1,"319":1,"320":1,"321":1,"322":1,"323":1,"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1,"336":1,"337":1,"338":1,"339":1,"340":1,"341":1,"342":1,"343":1,"344":1,"345":1,"346":1,"347":1,"348":1,"349":1,"350":1,"351":1,"352":1,"353":1,"354":1,"355":1,"356":1,"357":1,"358":1,"359":1,"360":1,"361":1,"440":1,"441":1,"442":1,"443":1,"444":1,"445":1}}],["1~2",{"0":{"1":1,"413":1},"1":{"2":1,"3":1,"4":1,"5":1,"6":1,"7":1,"8":1,"9":1,"10":1,"414":1,"415":1,"416":1,"417":1,"418":1,"419":1,"420":1,"421":1,"422":1,"423":1,"424":1,"425":1,"426":1,"427":1,"428":1,"429":1,"430":1,"431":1}}],["19",{"2":{"184":1}}],["1975",{"2":{"134":1}}],["1971",{"2":{"3":3}}],["1945",{"2":{"4":1}}],["1949",{"2":{"4":1}}],["1946",{"2":{"3":1}}],["1951",{"2":{"4":1}}],["1958",{"2":{"3":2}}],["1964",{"2":{"3":2,"365":1}}],["代替",{"2":{"384":1}}],["代表计算机处理指令或数据的二进制数位数",{"2":{"93":1}}],["代表一个十六进制数字",{"2":{"58":1}}],["代码化",{"2":{"363":1}}],["代码",{"2":{"75":1}}],["代",{"2":{"3":1}}],["0+",{"2":{"447":1}}],["08",{"0":{"439":1},"1":{"440":1,"441":1,"442":1,"443":1,"444":1,"445":1}}],["07",{"0":{"413":1,"432":1},"1":{"414":1,"415":1,"416":1,"417":1,"418":1,"419":1,"420":1,"421":1,"422":1,"423":1,"424":1,"425":1,"426":1,"427":1,"428":1,"429":1,"430":1,"431":1,"433":1,"434":1,"435":1,"436":1,"437":1,"438":1}}],["06",{"0":{"316":1,"362":1,"399":1},"1":{"317":1,"318":1,"319":1,"320":1,"321":1,"322":1,"323":1,"324":1,"325":1,"326":1,"327":1,"328":1,"329":1,"330":1,"331":1,"332":1,"333":1,"334":1,"335":1,"336":1,"337":1,"338":1,"339":1,"340":1,"341":1,"342":1,"343":1,"344":1,"345":1,"346":1,"347":1,"348":1,"349":1,"350":1,"351":1,"352":1,"353":1,"354":1,"355":1,"356":1,"357":1,"358":1,"359":1,"360":1,"361":1,"363":1,"364":1,"365":1,"366":1,"367":1,"368":1,"369":1,"370":1,"371":1,"372":1,"373":1,"374":1,"375":1,"376":1,"377":1,"378":1,"379":1,"380":1,"381":1,"382":1,"383":1,"384":1,"385":1,"386":1,"387":1,"388":1,"389":1,"390":1,"391":1,"392":1,"393":1,"394":1,"395":1,"396":1,"397":1,"398":1,"400":1,"401":1,"402":1,"403":1,"404":1,"405":1,"406":1,"407":1,"408":1,"409":1,"410":1,"411":1,"412":1}}],["06gb",{"2":{"288":1}}],["05",{"0":{"218":1,"259":1,"292":1},"1":{"219":1,"220":1,"221":1,"222":1,"223":1,"224":1,"225":1,"226":1,"227":1,"228":1,"229":1,"230":1,"231":1,"232":1,"233":1,"234":1,"235":1,"236":1,"237":1,"238":1,"239":1,"240":1,"241":1,"242":1,"243":1,"244":1,"245":1,"246":1,"247":1,"248":1,"249":1,"250":1,"251":1,"252":1,"253":1,"254":1,"255":1,"256":1,"257":1,"258":1,"260":1,"261":1,"262":1,"263":1,"264":1,"265":1,"266":1,"267":1,"268":1,"269":1,"270":1,"271":1,"272":1,"273":1,"274":1,"275":1,"276":1,"277":1,"278":1,"279":1,"280":1,"281":1,"282":1,"283":1,"284":1,"285":1,"286":1,"287":1,"288":1,"289":1,"290":1,"291":1,"293":1,"294":1,"295":1,"296":1,"297":1,"298":1,"299":1,"300":1,"301":1,"302":1,"303":1,"304":1,"305":1,"306":1,"307":1,"308":1,"309":1,"310":1,"311":1,"312":1,"313":1,"314":1,"315":1}}],["0→c",{"2":{"177":1,"184":1}}],["0→a",{"2":{"173":1}}],["0x1",{"2":{"161":1}}],["0xx",{"2":{"39":1}}],["04",{"0":{"138":1,"165":1,"193":1},"1":{"139":1,"140":1,"141":1,"142":1,"143":1,"144":1,"145":1,"146":1,"147":1,"148":1,"149":1,"150":1,"151":1,"152":1,"153":1,"154":1,"155":1,"156":1,"157":1,"158":1,"159":1,"160":1,"161":1,"162":1,"163":1,"164":1,"166":1,"167":1,"168":1,"169":1,"170":1,"171":1,"172":1,"173":1,"174":1,"175":1,"176":1,"177":1,"178":1,"179":1,"180":1,"181":1,"182":1,"183":1,"184":1,"185":1,"186":1,"187":1,"188":1,"189":1,"190":1,"191":1,"192":1,"194":1,"195":1,"196":1,"197":1,"198":1,"199":1,"200":1,"201":1,"202":1,"203":1,"204":1,"205":1,"206":1,"207":1,"208":1,"209":1,"210":1,"211":1,"212":1,"213":1,"214":1,"215":1,"216":1,"217":1}}],["03",{"0":{"79":1,"113":1},"1":{"80":1,"81":1,"82":1,"83":1,"84":1,"85":1,"86":1,"87":1,"88":1,"89":1,"90":1,"91":1,"92":1,"93":1,"94":1,"95":1,"96":1,"97":1,"98":1,"99":1,"100":1,"101":1,"102":1,"103":1,"104":1,"105":1,"106":1,"107":1,"108":1,"109":1,"110":1,"111":1,"112":1,"114":1,"115":1,"116":1,"117":1,"118":1,"119":1,"120":1,"121":1,"122":1,"123":1,"124":1,"125":1,"126":1,"127":1,"128":1,"129":1,"130":1,"131":1,"132":1,"133":1,"134":1,"135":1,"136":1,"137":1}}],["0h",{"2":{"68":1}}],["02",{"0":{"20":1,"59":1},"1":{"21":1,"22":1,"23":1,"24":1,"25":1,"26":1,"27":1,"28":1,"29":1,"30":1,"31":1,"32":1,"33":1,"34":1,"35":1,"36":1,"37":1,"38":1,"39":1,"40":1,"41":1,"42":1,"43":1,"44":1,"45":1,"46":1,"47":1,"48":1,"49":1,"50":1,"51":1,"52":1,"53":1,"54":1,"55":1,"56":1,"57":1,"58":1,"60":1,"61":1,"62":1,"63":1,"64":1,"65":1,"66":1,"67":1,"68":1,"69":1,"70":1,"71":1,"72":1,"73":1,"74":1,"75":1,"76":1,"77":1,"78":1}}],["0",{"2":{"3":4,"9":1,"22":1,"23":2,"24":2,"26":2,"27":1,"28":1,"29":1,"31":2,"32":5,"35":1,"38":2,"39":2,"40":6,"51":1,"55":1,"56":1,"61":1,"67":2,"71":3,"74":1,"75":1,"78":2,"79":1,"93":2,"98":1,"103":1,"121":7,"152":2,"154":1,"161":2,"162":3,"164":2,"168":3,"171":1,"172":3,"173":1,"176":2,"177":5,"181":3,"182":1,"183":1,"184":1,"186":1,"187":4,"188":4,"189":1,"190":1,"191":1,"223":3,"239":1,"242":3,"243":4,"247":4,"254":3,"263":1,"329":2,"335":3,"368":1,"373":1,"416":1,"429":3,"438":5,"447":1,"448":1,"455":3}}],["0100",{"2":{"93":1}}],["0100111",{"2":{"32":1}}],["0101010",{"2":{"188":1}}],["0101000",{"2":{"32":1}}],["0101",{"2":{"63":1}}],["0110→b",{"2":{"184":1}}],["0110001",{"2":{"188":1}}],["01100×2−50",{"2":{"177":1}}],["01100x2−5",{"2":{"177":1}}],["0110010",{"2":{"173":1}}],["0110011→b",{"2":{"173":1}}],["0110011",{"2":{"173":1}}],["0110",{"2":{"24":4,"27":3,"29":3,"152":6}}],["01",{"0":{"1":1,"11":1},"1":{"2":1,"3":1,"4":1,"5":1,"6":1,"7":1,"8":1,"9":1,"10":1,"12":1,"13":1,"14":1,"15":1,"16":1,"17":1,"18":1,"19":1},"2":{"54":2,"143":1,"187":1}}],["0010",{"2":{"64":1}}],["0011010",{"2":{"173":1}}],["0011",{"2":{"63":1}}],["000",{"2":{"239":1,"370":1}}],["00010",{"2":{"177":1}}],["0001",{"2":{"72":1,"93":1}}],["0001101000",{"2":{"28":1}}],["0000",{"2":{"64":1,"68":1,"72":1,"93":1}}],["00001011",{"2":{"32":3}}],["00",{"0":{"0":1},"2":{"143":1,"187":2,"188":1,"239":1}}],["报告+出勤",{"2":{"0":1}}],["期末考试",{"2":{"0":1}}],["课程简介",{"0":{"0":1}}]],"serializationVersion":2}';export{t as default};
