#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fe394d051d0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x7fe394d04f70 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x7fe394d22c30_0 .var "Clk", 0 0;
v0x7fe394d22dd0_0 .var "Reset", 0 0;
v0x7fe394d22e60_0 .var "Start", 0 0;
v0x7fe394d22ef0_0 .var/i "counter", 31 0;
v0x7fe394d22f80_0 .var/i "flush", 31 0;
v0x7fe394d23050_0 .var/i "i", 31 0;
v0x7fe394d230f0_0 .var/i "outfile", 31 0;
v0x7fe394d231a0_0 .var/i "stall", 31 0;
S_0x7fe394d05340 .scope module, "CPU" "CPU" 2 14, 3 3 0, S_0x7fe394d051d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7fe394d227d0_0 .net *"_ivl_12", 6 0, L_0x7fe394d24c10;  1 drivers
v0x7fe394d22860_0 .net *"_ivl_13", 2 0, L_0x7fe394d268e0;  1 drivers
v0x7fe394d228f0_0 .net *"_ivl_4", 30 0, L_0x7fe394d23630;  1 drivers
L_0x7fe394e73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe394d22980_0 .net *"_ivl_6", 0 0, L_0x7fe394e73050;  1 drivers
v0x7fe394d22a10_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  1 drivers
v0x7fe394d22ae0_0 .net "rst_i", 0 0, v0x7fe394d22dd0_0;  1 drivers
v0x7fe394d22b70_0 .net "start_i", 0 0, v0x7fe394d22e60_0;  1 drivers
L_0x7fe394d236d0 .concat [ 1 31 0 0], L_0x7fe394e73050, L_0x7fe394d23630;
L_0x7fe394d26980 .concat [ 3 7 0 0], L_0x7fe394d268e0, L_0x7fe394d24c10;
S_0x7fe394d05500 .scope module, "ALU" "ALU" 3 118, 4 3 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe394d05740_0 .net "ALUCtrl_i", 2 0, v0x7fe394d15ce0_0;  1 drivers
v0x7fe394d157f0_0 .net/s "data1_i", 31 0, v0x7fe394d1f480_0;  1 drivers
v0x7fe394d158a0_0 .net/s "data2_i", 31 0, v0x7fe394d1fb20_0;  1 drivers
v0x7fe394d15960_0 .var/s "data_o", 31 0;
E_0x7fe394d042c0 .event edge, v0x7fe394d05740_0, v0x7fe394d157f0_0, v0x7fe394d158a0_0;
S_0x7fe394d15a70 .scope module, "ALU_Control" "ALU_Control" 3 126, 5 3 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fe394d15ce0_0 .var "ALUCtrl_o", 2 0;
v0x7fe394d15db0_0 .net "ALUOp_i", 1 0, v0x7fe394d1a6c0_0;  1 drivers
v0x7fe394d15e50_0 .net *"_ivl_1", 2 0, L_0x7fe394d25aa0;  1 drivers
v0x7fe394d15f10_0 .net "funct3", 0 0, L_0x7fe394d260c0;  1 drivers
v0x7fe394d15fb0_0 .net "funct_i", 9 0, v0x7fe394d1b6d0_0;  1 drivers
E_0x7fe394d15c90 .event edge, v0x7fe394d15db0_0, v0x7fe394d15f10_0, v0x7fe394d15fb0_0;
L_0x7fe394d25aa0 .part v0x7fe394d1b6d0_0, 0, 3;
L_0x7fe394d260c0 .part L_0x7fe394d25aa0, 0, 1;
S_0x7fe394d160d0 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe394d16300_0 .net/s "data1_i", 31 0, v0x7fe394d213d0_0;  1 drivers
L_0x7fe394e73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe394d163b0_0 .net/s "data2_i", 31 0, L_0x7fe394e73008;  1 drivers
v0x7fe394d16460_0 .net/s "data_o", 31 0, L_0x7fe394d23330;  1 drivers
L_0x7fe394d23330 .arith/sum 32, v0x7fe394d213d0_0, L_0x7fe394e73008;
S_0x7fe394d16570 .scope module, "Add_PC_Branch" "Adder" 3 36, 6 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fe394d16780_0 .net/s "data1_i", 31 0, L_0x7fe394d236d0;  1 drivers
v0x7fe394d16840_0 .net/s "data2_i", 31 0, v0x7fe394d1a2a0_0;  1 drivers
v0x7fe394d168f0_0 .net/s "data_o", 31 0, L_0x7fe394d234f0;  1 drivers
L_0x7fe394d234f0 .arith/sum 32, L_0x7fe394d236d0, v0x7fe394d1a2a0_0;
S_0x7fe394d16a00 .scope module, "Control" "Control" 3 16, 7 3 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fe394d16d60_0 .var "ALUOp_o", 1 0;
v0x7fe394d16e20_0 .var "ALUSrc_o", 0 0;
v0x7fe394d16ec0_0 .var "Branch_o", 0 0;
v0x7fe394d16f50_0 .var "MemRead_o", 0 0;
v0x7fe394d16ff0_0 .var "MemWrite_o", 0 0;
v0x7fe394d170d0_0 .var "MemtoReg_o", 0 0;
v0x7fe394d17170_0 .net "NoOp_i", 0 0, v0x7fe394d19c00_0;  1 drivers
v0x7fe394d17210_0 .net "Op_i", 6 0, L_0x7fe394d23250;  1 drivers
v0x7fe394d172c0_0 .var "RegWrite_o", 0 0;
E_0x7fe394d16d30 .event edge, v0x7fe394d17170_0, v0x7fe394d17210_0;
S_0x7fe394d174a0 .scope module, "Data_Memory" "Data_Memory" 3 133, 8 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x7fe394d176e0_0 .net "MemRead_i", 0 0, v0x7fe394d18730_0;  1 drivers
v0x7fe394d17790_0 .net "MemWrite_i", 0 0, v0x7fe394d18850_0;  1 drivers
v0x7fe394d17830_0 .net *"_ivl_0", 31 0, L_0x7fe394d26160;  1 drivers
v0x7fe394d178f0_0 .net *"_ivl_2", 31 0, L_0x7fe394d26320;  1 drivers
v0x7fe394d179a0_0 .net *"_ivl_4", 29 0, L_0x7fe394d26200;  1 drivers
L_0x7fe394e73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe394d17a90_0 .net *"_ivl_6", 1 0, L_0x7fe394e73248;  1 drivers
L_0x7fe394e73290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe394d17b40_0 .net/2u *"_ivl_8", 31 0, L_0x7fe394e73290;  1 drivers
v0x7fe394d17bf0_0 .net "addr_i", 31 0, v0x7fe394d18470_0;  1 drivers
v0x7fe394d17ca0_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
v0x7fe394d17db0_0 .net "data_i", 31 0, v0x7fe394d185b0_0;  1 drivers
v0x7fe394d17e50_0 .net "data_o", 31 0, L_0x7fe394d26400;  1 drivers
v0x7fe394d17f00 .array "memory", 1023 0, 31 0;
E_0x7fe394d176a0 .event posedge, v0x7fe394d17ca0_0;
L_0x7fe394d26160 .array/port v0x7fe394d17f00, L_0x7fe394d26320;
L_0x7fe394d26200 .part v0x7fe394d18470_0, 2, 30;
L_0x7fe394d26320 .concat [ 30 2 0 0], L_0x7fe394d26200, L_0x7fe394e73248;
L_0x7fe394d26400 .functor MUXZ 32, L_0x7fe394e73290, L_0x7fe394d26160, v0x7fe394d18730_0, C4<>;
S_0x7fe394d18030 .scope module, "EXMEM" "EXMEM" 3 210, 9 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /OUTPUT 1 "RegWrite_o";
    .port_info 9 /OUTPUT 1 "MemtoReg_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
    .port_info 12 /OUTPUT 32 "ALUResult_o";
    .port_info 13 /OUTPUT 32 "MUX_B_o";
    .port_info 14 /OUTPUT 5 "RDaddr_o";
v0x7fe394d183e0_0 .net/s "ALUResult_i", 31 0, v0x7fe394d15960_0;  1 drivers
v0x7fe394d18470_0 .var/s "ALUResult_o", 31 0;
v0x7fe394d18500_0 .net/s "MUX_B_i", 31 0, v0x7fe394d201d0_0;  1 drivers
v0x7fe394d185b0_0 .var/s "MUX_B_o", 31 0;
v0x7fe394d18660_0 .net "MemRead_i", 0 0, v0x7fe394d1a960_0;  1 drivers
v0x7fe394d18730_0 .var "MemRead_o", 0 0;
v0x7fe394d187c0_0 .net "MemWrite_i", 0 0, v0x7fe394d1aac0_0;  1 drivers
v0x7fe394d18850_0 .var "MemWrite_o", 0 0;
v0x7fe394d18900_0 .net "MemtoReg_i", 0 0, v0x7fe394d1aca0_0;  1 drivers
v0x7fe394d18a10_0 .var "MemtoReg_o", 0 0;
v0x7fe394d18ab0_0 .net "RDaddr_i", 4 0, v0x7fe394d1adc0_0;  1 drivers
v0x7fe394d18b60_0 .var "RDaddr_o", 4 0;
v0x7fe394d18c10_0 .net "RegWrite_i", 0 0, v0x7fe394d1b2a0_0;  1 drivers
v0x7fe394d18cb0_0 .var "RegWrite_o", 0 0;
v0x7fe394d18d50_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
S_0x7fe394d18f20 .scope module, "Forward_Unit" "Forward_Unit" 3 152, 10 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fe394d19250_0 .net "EXRs1_i", 4 0, v0x7fe394d1af20_0;  1 drivers
v0x7fe394d19310_0 .net "EXRs2_i", 4 0, v0x7fe394d1b040_0;  1 drivers
v0x7fe394d193b0_0 .var "ForwardA_o", 1 0;
v0x7fe394d19440_0 .var "ForwardB_o", 1 0;
v0x7fe394d194d0_0 .net "MemRd_i", 4 0, v0x7fe394d18b60_0;  1 drivers
v0x7fe394d195a0_0 .net "MemRegWrite_i", 0 0, v0x7fe394d18cb0_0;  1 drivers
v0x7fe394d19650_0 .net "WBRd_i", 4 0, v0x7fe394d1ea90_0;  1 drivers
v0x7fe394d196e0_0 .net "WBRegWrite_i", 0 0, v0x7fe394d1ed60_0;  1 drivers
E_0x7fe394d191e0/0 .event edge, v0x7fe394d18cb0_0, v0x7fe394d18b60_0, v0x7fe394d19250_0, v0x7fe394d19310_0;
E_0x7fe394d191e0/1 .event edge, v0x7fe394d196e0_0, v0x7fe394d19650_0;
E_0x7fe394d191e0 .event/or E_0x7fe394d191e0/0, E_0x7fe394d191e0/1;
S_0x7fe394d19830 .scope module, "Hazard_Detection" "Hazard_Detection" 3 142, 11 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7fe394d19b40_0 .net "MemRead_i", 0 0, v0x7fe394d1a960_0;  alias, 1 drivers
v0x7fe394d19c00_0 .var "NoOp_o", 0 0;
v0x7fe394d19cb0_0 .var "PCWrite_o", 0 0;
v0x7fe394d19d60_0 .var "Stall_o", 0 0;
v0x7fe394d19df0_0 .net "data1_i", 4 0, L_0x7fe394d265a0;  1 drivers
v0x7fe394d19ed0_0 .net "data2_i", 4 0, L_0x7fe394d26640;  1 drivers
v0x7fe394d19f80_0 .net "data3_i", 4 0, v0x7fe394d1adc0_0;  alias, 1 drivers
E_0x7fe394d190e0 .event edge, v0x7fe394d18660_0, v0x7fe394d19df0_0, v0x7fe394d18ab0_0, v0x7fe394d19ed0_0;
S_0x7fe394d1a0c0 .scope module, "IDEX" "IDEX" 3 175, 12 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /OUTPUT 2 "ALUOp_o";
    .port_info 15 /OUTPUT 1 "ALUSrc_o";
    .port_info 16 /OUTPUT 1 "RegWrite_o";
    .port_info 17 /OUTPUT 1 "MemtoReg_o";
    .port_info 18 /OUTPUT 1 "MemRead_o";
    .port_info 19 /OUTPUT 1 "MemWrite_o";
    .port_info 20 /OUTPUT 32 "data1_o";
    .port_info 21 /OUTPUT 32 "data2_o";
    .port_info 22 /OUTPUT 32 "imm_o";
    .port_info 23 /OUTPUT 10 "funct_o";
    .port_info 24 /OUTPUT 5 "RS1addr_o";
    .port_info 25 /OUTPUT 5 "RS2addr_o";
    .port_info 26 /OUTPUT 5 "RDaddr_o";
v0x7fe394d1a5f0_0 .net "ALUOp_i", 1 0, v0x7fe394d16d60_0;  1 drivers
v0x7fe394d1a6c0_0 .var "ALUOp_o", 1 0;
v0x7fe394d1a750_0 .net "ALUSrc_i", 0 0, v0x7fe394d16e20_0;  1 drivers
v0x7fe394d1a800_0 .var "ALUSrc_o", 0 0;
v0x7fe394d1a890_0 .net "MemRead_i", 0 0, v0x7fe394d16f50_0;  1 drivers
v0x7fe394d1a960_0 .var "MemRead_o", 0 0;
v0x7fe394d1aa30_0 .net "MemWrite_i", 0 0, v0x7fe394d16ff0_0;  1 drivers
v0x7fe394d1aac0_0 .var "MemWrite_o", 0 0;
v0x7fe394d1ab70_0 .net "MemtoReg_i", 0 0, v0x7fe394d170d0_0;  1 drivers
v0x7fe394d1aca0_0 .var "MemtoReg_o", 0 0;
v0x7fe394d1ad30_0 .net "RDaddr_i", 4 0, L_0x7fe394d26c30;  1 drivers
v0x7fe394d1adc0_0 .var "RDaddr_o", 4 0;
v0x7fe394d1ae90_0 .net "RS1addr_i", 4 0, L_0x7fe394d26aa0;  1 drivers
v0x7fe394d1af20_0 .var "RS1addr_o", 4 0;
v0x7fe394d1afb0_0 .net "RS2addr_i", 4 0, L_0x7fe394d26b40;  1 drivers
v0x7fe394d1b040_0 .var "RS2addr_o", 4 0;
v0x7fe394d1b0f0_0 .net "RegWrite_i", 0 0, v0x7fe394d172c0_0;  1 drivers
v0x7fe394d1b2a0_0 .var "RegWrite_o", 0 0;
v0x7fe394d1b330_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
v0x7fe394d1b3c0_0 .net/s "data1_i", 31 0, L_0x7fe394d23f70;  1 drivers
v0x7fe394d1b450_0 .var/s "data1_o", 31 0;
v0x7fe394d1b4e0_0 .net/s "data2_i", 31 0, L_0x7fe394d24560;  1 drivers
v0x7fe394d1b570_0 .var/s "data2_o", 31 0;
v0x7fe394d1b620_0 .net "funct_i", 9 0, L_0x7fe394d26980;  1 drivers
v0x7fe394d1b6d0_0 .var "funct_o", 9 0;
v0x7fe394d1b770_0 .net/s "imm_i", 31 0, L_0x7fe394d25d10;  1 drivers
v0x7fe394d1b810_0 .var/s "imm_o", 31 0;
S_0x7fe394d1bb50 .scope module, "IFID" "IFID" 3 164, 13 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /OUTPUT 32 "PC_o";
    .port_info 6 /OUTPUT 32 "instr_o";
v0x7fe394d1be00_0 .net "Flush_i", 0 0, v0x7fe394d1c7d0_0;  1 drivers
v0x7fe394d1beb0_0 .net "PC_i", 31 0, v0x7fe394d213d0_0;  alias, 1 drivers
v0x7fe394d1a2a0_0 .var "PC_o", 31 0;
v0x7fe394d1bf70_0 .net "Stall_i", 0 0, v0x7fe394d19d60_0;  1 drivers
v0x7fe394d1c020_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
v0x7fe394d1c0f0_0 .net "instr_i", 31 0, L_0x7fe394d23b10;  1 drivers
v0x7fe394d1c180_0 .var "instr_o", 31 0;
L_0x7fe394d23250 .part v0x7fe394d1c180_0, 0, 7;
L_0x7fe394d24680 .part v0x7fe394d1c180_0, 15, 5;
L_0x7fe394d247a0 .part v0x7fe394d1c180_0, 20, 5;
L_0x7fe394d265a0 .part v0x7fe394d1c180_0, 15, 5;
L_0x7fe394d26640 .part v0x7fe394d1c180_0, 20, 5;
L_0x7fe394d24c10 .part v0x7fe394d1c180_0, 25, 7;
L_0x7fe394d268e0 .part v0x7fe394d1c180_0, 12, 3;
L_0x7fe394d26aa0 .part v0x7fe394d1c180_0, 15, 5;
L_0x7fe394d26b40 .part v0x7fe394d1c180_0, 20, 5;
L_0x7fe394d26c30 .part v0x7fe394d1c180_0, 7, 5;
S_0x7fe394d1c2c0 .scope module, "If_Branch" "If_Branch" 3 244, 14 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7fe394d1c540_0 .net "Branch_i", 0 0, v0x7fe394d16ec0_0;  1 drivers
v0x7fe394d1c600_0 .var "compare", 0 0;
v0x7fe394d1c690_0 .net/s "data1_i", 31 0, L_0x7fe394d23f70;  alias, 1 drivers
v0x7fe394d1c720_0 .net/s "data2_i", 31 0, L_0x7fe394d24560;  alias, 1 drivers
v0x7fe394d1c7d0_0 .var "data_o", 0 0;
E_0x7fe394d1c4e0 .event edge, v0x7fe394d1b3c0_0, v0x7fe394d1b4e0_0, v0x7fe394d1c600_0, v0x7fe394d16ec0_0;
S_0x7fe394d1c8e0 .scope module, "Imm_Gen" "Imm_Gen" 3 112, 15 3 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fe394d1cae0_0 .net *"_ivl_11", 0 0, L_0x7fe394d24a60;  1 drivers
v0x7fe394d1cb90_0 .net *"_ivl_14", 11 0, L_0x7fe394d24b70;  1 drivers
L_0x7fe394e73200 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fe394d1cc30_0 .net/2u *"_ivl_15", 6 0, L_0x7fe394e73200;  1 drivers
v0x7fe394d1cce0_0 .net *"_ivl_17", 0 0, L_0x7fe394d24d10;  1 drivers
v0x7fe394d1cd80_0 .net *"_ivl_20", 6 0, L_0x7fe394d24e30;  1 drivers
v0x7fe394d1ce70_0 .net *"_ivl_22", 4 0, L_0x7fe394d24ed0;  1 drivers
v0x7fe394d1cf20_0 .net *"_ivl_23", 11 0, L_0x7fe394d24fc0;  1 drivers
v0x7fe394d1cfd0_0 .net *"_ivl_26", 0 0, L_0x7fe394d250a0;  1 drivers
v0x7fe394d1d080_0 .net *"_ivl_28", 0 0, L_0x7fe394d251a0;  1 drivers
L_0x7fe394e73170 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fe394d1d190_0 .net/2u *"_ivl_3", 6 0, L_0x7fe394e73170;  1 drivers
v0x7fe394d1d240_0 .net *"_ivl_30", 5 0, L_0x7fe394d25240;  1 drivers
v0x7fe394d1d2f0_0 .net *"_ivl_32", 3 0, L_0x7fe394d25350;  1 drivers
v0x7fe394d1d3a0_0 .net *"_ivl_33", 11 0, L_0x7fe394d253f0;  1 drivers
v0x7fe394d1d450_0 .net *"_ivl_35", 11 0, L_0x7fe394d255d0;  1 drivers
v0x7fe394d1d500_0 .net *"_ivl_37", 11 0, L_0x7fe394d256f0;  1 drivers
v0x7fe394d1d5b0_0 .net *"_ivl_42", 0 0, L_0x7fe394d259c0;  1 drivers
v0x7fe394d1d660_0 .net *"_ivl_43", 19 0, L_0x7fe394d25b40;  1 drivers
v0x7fe394d1d7f0_0 .net *"_ivl_5", 0 0, L_0x7fe394d248e0;  1 drivers
v0x7fe394d1d880_0 .net *"_ivl_8", 11 0, L_0x7fe394d249c0;  1 drivers
L_0x7fe394e731b8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fe394d1d920_0 .net/2u *"_ivl_9", 6 0, L_0x7fe394e731b8;  1 drivers
v0x7fe394d1d9d0_0 .net/s "data_i", 31 0, v0x7fe394d1c180_0;  1 drivers
v0x7fe394d1da90_0 .net/s "data_o", 31 0, L_0x7fe394d25d10;  alias, 1 drivers
v0x7fe394d1db20_0 .net "imme", 11 0, L_0x7fe394d25860;  1 drivers
v0x7fe394d1dbb0_0 .net "opcode", 6 0, L_0x7fe394d24840;  1 drivers
L_0x7fe394d23630 .part v0x7fe394d1c180_0, 0, 31;
L_0x7fe394d24840 .part v0x7fe394d1c180_0, 0, 7;
L_0x7fe394d248e0 .cmp/eq 7, L_0x7fe394d24840, L_0x7fe394e73170;
L_0x7fe394d249c0 .part v0x7fe394d1c180_0, 20, 12;
L_0x7fe394d24a60 .cmp/eq 7, L_0x7fe394d24840, L_0x7fe394e731b8;
L_0x7fe394d24b70 .part v0x7fe394d1c180_0, 20, 12;
L_0x7fe394d24d10 .cmp/eq 7, L_0x7fe394d24840, L_0x7fe394e73200;
L_0x7fe394d24e30 .part v0x7fe394d1c180_0, 25, 7;
L_0x7fe394d24ed0 .part v0x7fe394d1c180_0, 7, 5;
L_0x7fe394d24fc0 .concat [ 5 7 0 0], L_0x7fe394d24ed0, L_0x7fe394d24e30;
L_0x7fe394d250a0 .part v0x7fe394d1c180_0, 31, 1;
L_0x7fe394d251a0 .part v0x7fe394d1c180_0, 7, 1;
L_0x7fe394d25240 .part v0x7fe394d1c180_0, 25, 6;
L_0x7fe394d25350 .part v0x7fe394d1c180_0, 8, 4;
L_0x7fe394d253f0 .concat [ 4 6 1 1], L_0x7fe394d25350, L_0x7fe394d25240, L_0x7fe394d251a0, L_0x7fe394d250a0;
L_0x7fe394d255d0 .functor MUXZ 12, L_0x7fe394d253f0, L_0x7fe394d24fc0, L_0x7fe394d24d10, C4<>;
L_0x7fe394d256f0 .functor MUXZ 12, L_0x7fe394d255d0, L_0x7fe394d24b70, L_0x7fe394d24a60, C4<>;
L_0x7fe394d25860 .functor MUXZ 12, L_0x7fe394d256f0, L_0x7fe394d249c0, L_0x7fe394d248e0, C4<>;
L_0x7fe394d259c0 .part L_0x7fe394d25860, 11, 1;
LS_0x7fe394d25b40_0_0 .concat [ 1 1 1 1], L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0;
LS_0x7fe394d25b40_0_4 .concat [ 1 1 1 1], L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0;
LS_0x7fe394d25b40_0_8 .concat [ 1 1 1 1], L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0;
LS_0x7fe394d25b40_0_12 .concat [ 1 1 1 1], L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0;
LS_0x7fe394d25b40_0_16 .concat [ 1 1 1 1], L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0, L_0x7fe394d259c0;
LS_0x7fe394d25b40_1_0 .concat [ 4 4 4 4], LS_0x7fe394d25b40_0_0, LS_0x7fe394d25b40_0_4, LS_0x7fe394d25b40_0_8, LS_0x7fe394d25b40_0_12;
LS_0x7fe394d25b40_1_4 .concat [ 4 0 0 0], LS_0x7fe394d25b40_0_16;
L_0x7fe394d25b40 .concat [ 16 4 0 0], LS_0x7fe394d25b40_1_0, LS_0x7fe394d25b40_1_4;
L_0x7fe394d25d10 .concat [ 12 20 0 0], L_0x7fe394d25860, L_0x7fe394d25b40;
S_0x7fe394d1dc40 .scope module, "Instruction_Memory" "Instruction_Memory" 3 53, 16 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fe394d23b10 .functor BUFZ 32, L_0x7fe394d23830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe394d1de30_0 .net *"_ivl_0", 31 0, L_0x7fe394d23830;  1 drivers
v0x7fe394d1def0_0 .net *"_ivl_2", 31 0, L_0x7fe394d23990;  1 drivers
v0x7fe394d1dfa0_0 .net *"_ivl_4", 29 0, L_0x7fe394d238d0;  1 drivers
L_0x7fe394e73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe394d1e060_0 .net *"_ivl_6", 1 0, L_0x7fe394e73098;  1 drivers
v0x7fe394d1e110_0 .net "addr_i", 31 0, v0x7fe394d213d0_0;  alias, 1 drivers
v0x7fe394d1e230_0 .net "instr_o", 31 0, L_0x7fe394d23b10;  alias, 1 drivers
v0x7fe394d1e2c0 .array "memory", 255 0, 31 0;
L_0x7fe394d23830 .array/port v0x7fe394d1e2c0, L_0x7fe394d23990;
L_0x7fe394d238d0 .part v0x7fe394d213d0_0, 2, 30;
L_0x7fe394d23990 .concat [ 30 2 0 0], L_0x7fe394d238d0, L_0x7fe394e73098;
S_0x7fe394d1e370 .scope module, "MEMWB" "MEMWB" 3 229, 17 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /OUTPUT 1 "RegWrite_o";
    .port_info 7 /OUTPUT 1 "MemtoReg_o";
    .port_info 8 /OUTPUT 32 "ALUResult_o";
    .port_info 9 /OUTPUT 32 "ReadData_o";
    .port_info 10 /OUTPUT 5 "RDaddr_o";
v0x7fe394d1e6a0_0 .net/s "ALUResult_i", 31 0, v0x7fe394d18470_0;  alias, 1 drivers
v0x7fe394d1e780_0 .var/s "ALUResult_o", 31 0;
v0x7fe394d1e820_0 .net "MemtoReg_i", 0 0, v0x7fe394d18a10_0;  1 drivers
v0x7fe394d1e8f0_0 .var "MemtoReg_o", 0 0;
v0x7fe394d1e980_0 .net "RDaddr_i", 4 0, v0x7fe394d18b60_0;  alias, 1 drivers
v0x7fe394d1ea90_0 .var "RDaddr_o", 4 0;
v0x7fe394d1eb20_0 .net/s "ReadData_i", 31 0, L_0x7fe394d26400;  alias, 1 drivers
v0x7fe394d1ebb0_0 .var/s "ReadData_o", 31 0;
v0x7fe394d1ec50_0 .net "RegWrite_i", 0 0, v0x7fe394d18cb0_0;  alias, 1 drivers
v0x7fe394d1ed60_0 .var "RegWrite_o", 0 0;
v0x7fe394d1edf0_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
S_0x7fe394d1f000 .scope module, "MUX_A" "MUX2" 3 94, 18 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe394d1f290_0 .net/s "data0_i", 31 0, v0x7fe394d1b450_0;  1 drivers
v0x7fe394d1f360_0 .net/s "data1_i", 31 0, v0x7fe394d20780_0;  1 drivers
v0x7fe394d1f3f0_0 .net/s "data2_i", 31 0, v0x7fe394d18470_0;  alias, 1 drivers
v0x7fe394d1f480_0 .var/s "data_o", 31 0;
v0x7fe394d1f510_0 .net "forward_i", 1 0, v0x7fe394d193b0_0;  1 drivers
E_0x7fe394d1f240 .event edge, v0x7fe394d193b0_0, v0x7fe394d1b450_0, v0x7fe394d1f360_0, v0x7fe394d17bf0_0;
S_0x7fe394d1f650 .scope module, "MUX_ALUSrc" "MUX32" 3 70, 19 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe394d1f9c0_0 .net/s "data1_i", 31 0, v0x7fe394d201d0_0;  alias, 1 drivers
v0x7fe394d1fa90_0 .net/s "data2_i", 31 0, v0x7fe394d1b810_0;  1 drivers
v0x7fe394d1fb20_0 .var "data_o", 31 0;
v0x7fe394d1fbb0_0 .net "select_i", 0 0, v0x7fe394d1a800_0;  1 drivers
E_0x7fe394d1f970 .event edge, v0x7fe394d1a800_0, v0x7fe394d1b810_0, v0x7fe394d18500_0;
S_0x7fe394d1fc70 .scope module, "MUX_B" "MUX2" 3 103, 18 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fe394d1ff20_0 .net/s "data0_i", 31 0, v0x7fe394d1b570_0;  1 drivers
v0x7fe394d1fff0_0 .net/s "data1_i", 31 0, v0x7fe394d20780_0;  alias, 1 drivers
v0x7fe394d200a0_0 .net/s "data2_i", 31 0, v0x7fe394d18470_0;  alias, 1 drivers
v0x7fe394d201d0_0 .var/s "data_o", 31 0;
v0x7fe394d20260_0 .net "forward_i", 1 0, v0x7fe394d19440_0;  1 drivers
E_0x7fe394d1fee0 .event edge, v0x7fe394d19440_0, v0x7fe394d1b570_0, v0x7fe394d1f360_0, v0x7fe394d17bf0_0;
S_0x7fe394d20390 .scope module, "MUX_Mem2Reg" "MUX32" 3 78, 19 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe394d20600_0 .net/s "data1_i", 31 0, v0x7fe394d1e780_0;  1 drivers
v0x7fe394d206d0_0 .net/s "data2_i", 31 0, v0x7fe394d1ebb0_0;  1 drivers
v0x7fe394d20780_0 .var "data_o", 31 0;
v0x7fe394d20870_0 .net "select_i", 0 0, v0x7fe394d1e8f0_0;  1 drivers
E_0x7fe394d1fe30 .event edge, v0x7fe394d1e8f0_0, v0x7fe394d1ebb0_0, v0x7fe394d1e780_0;
S_0x7fe394d20940 .scope module, "MUX_PCSource" "MUX32" 3 86, 19 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fe394d20bc0_0 .net/s "data1_i", 31 0, L_0x7fe394d23330;  alias, 1 drivers
v0x7fe394d20c90_0 .net/s "data2_i", 31 0, L_0x7fe394d234f0;  alias, 1 drivers
v0x7fe394d20d40_0 .var "data_o", 31 0;
v0x7fe394d20df0_0 .net "select_i", 0 0, v0x7fe394d1c7d0_0;  alias, 1 drivers
E_0x7fe394d20b60 .event edge, v0x7fe394d1be00_0, v0x7fe394d168f0_0, v0x7fe394d16460_0;
S_0x7fe394d20f00 .scope module, "PC" "PC" 3 43, 20 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x7fe394d211d0_0 .net "PCWrite_i", 0 0, v0x7fe394d19cb0_0;  1 drivers
v0x7fe394d21270_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
v0x7fe394d21300_0 .net "pc_i", 31 0, v0x7fe394d20d40_0;  1 drivers
v0x7fe394d213d0_0 .var "pc_o", 31 0;
v0x7fe394d21460_0 .net "rst_i", 0 0, v0x7fe394d22dd0_0;  alias, 1 drivers
v0x7fe394d21530_0 .net "start_i", 0 0, v0x7fe394d22e60_0;  alias, 1 drivers
E_0x7fe394d21180 .event posedge, v0x7fe394d21460_0, v0x7fe394d17ca0_0;
S_0x7fe394d21660 .scope module, "Registers" "Registers" 3 59, 21 1 0, S_0x7fe394d05340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fe394d23ca0 .functor AND 1, L_0x7fe394d23c00, v0x7fe394d1ed60_0, C4<1>, C4<1>;
L_0x7fe394d24230 .functor AND 1, L_0x7fe394d24110, v0x7fe394d1ed60_0, C4<1>, C4<1>;
v0x7fe394d21920_0 .net "RDaddr_i", 4 0, v0x7fe394d1ea90_0;  alias, 1 drivers
v0x7fe394d219f0_0 .net "RDdata_i", 31 0, v0x7fe394d20780_0;  alias, 1 drivers
v0x7fe394d21a80_0 .net "RS1addr_i", 4 0, L_0x7fe394d24680;  1 drivers
v0x7fe394d21b10_0 .net "RS1data_o", 31 0, L_0x7fe394d23f70;  alias, 1 drivers
v0x7fe394d21be0_0 .net "RS2addr_i", 4 0, L_0x7fe394d247a0;  1 drivers
v0x7fe394d21cb0_0 .net "RS2data_o", 31 0, L_0x7fe394d24560;  alias, 1 drivers
v0x7fe394d21d90_0 .net "RegWrite_i", 0 0, v0x7fe394d1ed60_0;  alias, 1 drivers
v0x7fe394d21e60_0 .net *"_ivl_0", 0 0, L_0x7fe394d23c00;  1 drivers
v0x7fe394d21ef0_0 .net *"_ivl_12", 0 0, L_0x7fe394d24110;  1 drivers
v0x7fe394d22000_0 .net *"_ivl_15", 0 0, L_0x7fe394d24230;  1 drivers
v0x7fe394d22090_0 .net *"_ivl_16", 31 0, L_0x7fe394d24320;  1 drivers
v0x7fe394d22120_0 .net *"_ivl_18", 6 0, L_0x7fe394d243c0;  1 drivers
L_0x7fe394e73128 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe394d221c0_0 .net *"_ivl_21", 1 0, L_0x7fe394e73128;  1 drivers
v0x7fe394d22270_0 .net *"_ivl_3", 0 0, L_0x7fe394d23ca0;  1 drivers
v0x7fe394d22310_0 .net *"_ivl_4", 31 0, L_0x7fe394d23d50;  1 drivers
v0x7fe394d223c0_0 .net *"_ivl_6", 6 0, L_0x7fe394d23df0;  1 drivers
L_0x7fe394e730e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe394d22470_0 .net *"_ivl_9", 1 0, L_0x7fe394e730e0;  1 drivers
v0x7fe394d22600_0 .net "clk_i", 0 0, v0x7fe394d22c30_0;  alias, 1 drivers
v0x7fe394d22690 .array/s "register", 31 0, 31 0;
L_0x7fe394d23c00 .cmp/eq 5, L_0x7fe394d24680, v0x7fe394d1ea90_0;
L_0x7fe394d23d50 .array/port v0x7fe394d22690, L_0x7fe394d23df0;
L_0x7fe394d23df0 .concat [ 5 2 0 0], L_0x7fe394d24680, L_0x7fe394e730e0;
L_0x7fe394d23f70 .functor MUXZ 32, L_0x7fe394d23d50, v0x7fe394d20780_0, L_0x7fe394d23ca0, C4<>;
L_0x7fe394d24110 .cmp/eq 5, L_0x7fe394d247a0, v0x7fe394d1ea90_0;
L_0x7fe394d24320 .array/port v0x7fe394d22690, L_0x7fe394d243c0;
L_0x7fe394d243c0 .concat [ 5 2 0 0], L_0x7fe394d247a0, L_0x7fe394e73128;
L_0x7fe394d24560 .functor MUXZ 32, L_0x7fe394d24320, v0x7fe394d20780_0, L_0x7fe394d24230, C4<>;
    .scope S_0x7fe394d16a00;
T_0 ;
    %wait E_0x7fe394d16d30;
    %load/vec4 v0x7fe394d17170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
T_0.0 ;
    %load/vec4 v0x7fe394d17210_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe394d16d60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16e20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d172c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d170d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d16ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d16ec0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe394d20f00;
T_1 ;
    %wait E_0x7fe394d21180;
    %load/vec4 v0x7fe394d21460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe394d213d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fe394d211d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fe394d21530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fe394d21300_0;
    %assign/vec4 v0x7fe394d213d0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x7fe394d213d0_0;
    %assign/vec4 v0x7fe394d213d0_0, 0;
T_1.5 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fe394d21660;
T_2 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d21d90_0;
    %load/vec4 v0x7fe394d21920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fe394d219f0_0;
    %load/vec4 v0x7fe394d21920_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe394d22690, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe394d1f650;
T_3 ;
    %wait E_0x7fe394d1f970;
    %load/vec4 v0x7fe394d1fbb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x7fe394d1f9c0_0;
    %store/vec4 v0x7fe394d1fb20_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fe394d1fa90_0;
    %store/vec4 v0x7fe394d1fb20_0, 0, 32;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe394d20390;
T_4 ;
    %wait E_0x7fe394d1fe30;
    %load/vec4 v0x7fe394d20870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fe394d20600_0;
    %store/vec4 v0x7fe394d20780_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fe394d206d0_0;
    %store/vec4 v0x7fe394d20780_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe394d20940;
T_5 ;
    %wait E_0x7fe394d20b60;
    %load/vec4 v0x7fe394d20df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fe394d20bc0_0;
    %store/vec4 v0x7fe394d20d40_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe394d20c90_0;
    %store/vec4 v0x7fe394d20d40_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fe394d1f000;
T_6 ;
    %wait E_0x7fe394d1f240;
    %load/vec4 v0x7fe394d1f510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x7fe394d1f290_0;
    %store/vec4 v0x7fe394d1f480_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x7fe394d1f360_0;
    %store/vec4 v0x7fe394d1f480_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7fe394d1f3f0_0;
    %store/vec4 v0x7fe394d1f480_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fe394d1fc70;
T_7 ;
    %wait E_0x7fe394d1fee0;
    %load/vec4 v0x7fe394d20260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7fe394d1ff20_0;
    %store/vec4 v0x7fe394d201d0_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7fe394d1fff0_0;
    %store/vec4 v0x7fe394d201d0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fe394d200a0_0;
    %store/vec4 v0x7fe394d201d0_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe394d05500;
T_8 ;
    %wait E_0x7fe394d042c0;
    %load/vec4 v0x7fe394d05740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %and;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %xor;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %add;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %sub;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %mul;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %add;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x7fe394d157f0_0;
    %load/vec4 v0x7fe394d158a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fe394d15960_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe394d15a70;
T_9 ;
    %wait E_0x7fe394d15c90;
    %load/vec4 v0x7fe394d15db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x7fe394d15f10_0;
    %pad/u 3;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fe394d15f10_0;
    %pad/u 3;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
T_9.7 ;
T_9.5 ;
    %jmp T_9.3;
T_9.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7fe394d15fb0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %jmp T_9.14;
T_9.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.11 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.12 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fe394d15ce0_0, 0, 3;
    %jmp T_9.14;
T_9.14 ;
    %pop/vec4 1;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fe394d174a0;
T_10 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d17790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fe394d17db0_0;
    %load/vec4 v0x7fe394d17bf0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe394d17f00, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fe394d19830;
T_11 ;
    %wait E_0x7fe394d190e0;
    %load/vec4 v0x7fe394d19b40_0;
    %load/vec4 v0x7fe394d19df0_0;
    %load/vec4 v0x7fe394d19f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe394d19ed0_0;
    %load/vec4 v0x7fe394d19f80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe394d19cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe394d19d60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe394d19c00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe394d19cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe394d19d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe394d19c00_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fe394d18f20;
T_12 ;
    %wait E_0x7fe394d191e0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d193b0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d19440_0, 0, 2;
    %load/vec4 v0x7fe394d195a0_0;
    %load/vec4 v0x7fe394d194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d194d0_0;
    %load/vec4 v0x7fe394d19250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe394d193b0_0, 0, 2;
T_12.0 ;
    %load/vec4 v0x7fe394d195a0_0;
    %load/vec4 v0x7fe394d194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d194d0_0;
    %load/vec4 v0x7fe394d19310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fe394d19440_0, 0, 2;
T_12.2 ;
    %load/vec4 v0x7fe394d196e0_0;
    %load/vec4 v0x7fe394d196e0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d195a0_0;
    %load/vec4 v0x7fe394d194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d194d0_0;
    %load/vec4 v0x7fe394d19250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fe394d19650_0;
    %load/vec4 v0x7fe394d19250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe394d193b0_0, 0, 2;
T_12.4 ;
    %load/vec4 v0x7fe394d196e0_0;
    %load/vec4 v0x7fe394d196e0_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d195a0_0;
    %load/vec4 v0x7fe394d194d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fe394d194d0_0;
    %load/vec4 v0x7fe394d19310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fe394d19650_0;
    %load/vec4 v0x7fe394d19310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fe394d19440_0, 0, 2;
T_12.6 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fe394d1bb50;
T_13 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d1bf70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe394d1a2a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe394d1c180_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fe394d1beb0_0;
    %assign/vec4 v0x7fe394d1a2a0_0, 0;
    %load/vec4 v0x7fe394d1be00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe394d1c180_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x7fe394d1c0f0_0;
    %assign/vec4 v0x7fe394d1c180_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fe394d1a0c0;
T_14 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d1a5f0_0;
    %assign/vec4 v0x7fe394d1a6c0_0, 0;
    %load/vec4 v0x7fe394d1a750_0;
    %assign/vec4 v0x7fe394d1a800_0, 0;
    %load/vec4 v0x7fe394d1b0f0_0;
    %assign/vec4 v0x7fe394d1b2a0_0, 0;
    %load/vec4 v0x7fe394d1ab70_0;
    %assign/vec4 v0x7fe394d1aca0_0, 0;
    %load/vec4 v0x7fe394d1a890_0;
    %assign/vec4 v0x7fe394d1a960_0, 0;
    %load/vec4 v0x7fe394d1aa30_0;
    %assign/vec4 v0x7fe394d1aac0_0, 0;
    %load/vec4 v0x7fe394d1b3c0_0;
    %assign/vec4 v0x7fe394d1b450_0, 0;
    %load/vec4 v0x7fe394d1b4e0_0;
    %assign/vec4 v0x7fe394d1b570_0, 0;
    %load/vec4 v0x7fe394d1b770_0;
    %assign/vec4 v0x7fe394d1b810_0, 0;
    %load/vec4 v0x7fe394d1b620_0;
    %assign/vec4 v0x7fe394d1b6d0_0, 0;
    %load/vec4 v0x7fe394d1ae90_0;
    %assign/vec4 v0x7fe394d1af20_0, 0;
    %load/vec4 v0x7fe394d1afb0_0;
    %assign/vec4 v0x7fe394d1b040_0, 0;
    %load/vec4 v0x7fe394d1ad30_0;
    %assign/vec4 v0x7fe394d1adc0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7fe394d18030;
T_15 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d18c10_0;
    %assign/vec4 v0x7fe394d18cb0_0, 0;
    %load/vec4 v0x7fe394d18900_0;
    %assign/vec4 v0x7fe394d18a10_0, 0;
    %load/vec4 v0x7fe394d18660_0;
    %assign/vec4 v0x7fe394d18730_0, 0;
    %load/vec4 v0x7fe394d187c0_0;
    %assign/vec4 v0x7fe394d18850_0, 0;
    %load/vec4 v0x7fe394d183e0_0;
    %assign/vec4 v0x7fe394d18470_0, 0;
    %load/vec4 v0x7fe394d18500_0;
    %assign/vec4 v0x7fe394d185b0_0, 0;
    %load/vec4 v0x7fe394d18ab0_0;
    %assign/vec4 v0x7fe394d18b60_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fe394d1e370;
T_16 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d1ec50_0;
    %assign/vec4 v0x7fe394d1ed60_0, 0;
    %load/vec4 v0x7fe394d1e820_0;
    %assign/vec4 v0x7fe394d1e8f0_0, 0;
    %load/vec4 v0x7fe394d1e6a0_0;
    %assign/vec4 v0x7fe394d1e780_0, 0;
    %load/vec4 v0x7fe394d1eb20_0;
    %assign/vec4 v0x7fe394d1ebb0_0, 0;
    %load/vec4 v0x7fe394d1e980_0;
    %assign/vec4 v0x7fe394d1ea90_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7fe394d1c2c0;
T_17 ;
    %wait E_0x7fe394d1c4e0;
    %load/vec4 v0x7fe394d1c690_0;
    %load/vec4 v0x7fe394d1c720_0;
    %cmp/e;
    %jmp/0xz  T_17.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fe394d1c600_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fe394d1c600_0, 0;
T_17.1 ;
    %load/vec4 v0x7fe394d1c600_0;
    %load/vec4 v0x7fe394d1c540_0;
    %and;
    %assign/vec4 v0x7fe394d1c7d0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fe394d051d0;
T_18 ;
    %delay 25, 0;
    %load/vec4 v0x7fe394d22c30_0;
    %inv;
    %store/vec4 v0x7fe394d22c30_0, 0, 1;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fe394d051d0;
T_19 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d22ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d231a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d22f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
T_19.0 ;
    %load/vec4 v0x7fe394d23050_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe394d23050_0;
    %store/vec4a v0x7fe394d1e2c0, 4, 0;
    %load/vec4 v0x7fe394d23050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x7fe394d23050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe394d23050_0;
    %store/vec4a v0x7fe394d17f00, 4, 0;
    %load/vec4 v0x7fe394d23050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe394d17f00, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
T_19.4 ;
    %load/vec4 v0x7fe394d23050_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe394d23050_0;
    %store/vec4a v0x7fe394d22690, 4, 0;
    %load/vec4 v0x7fe394d23050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d23050_0, 0, 32;
    %jmp T_19.4;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1a2a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1c180_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fe394d1a6c0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1a800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1a960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1aac0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1b450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1b570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1b810_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fe394d1b6d0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe394d1af20_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe394d1b040_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe394d1adc0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d18cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d18a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d18730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d18850_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d18470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d185b0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe394d18b60_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1ed60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d1e8f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1e780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe394d1ebb0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fe394d1ea90_0, 0, 5;
    %vpi_call 2 79 "$readmemb", "testdata_2020/instruction_1.txt", v0x7fe394d1e2c0 {0 0 0};
    %vpi_func 2 83 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fe394d230f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d22c30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d22dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d22e60_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe394d22dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe394d22e60_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fe394d051d0;
T_20 ;
    %wait E_0x7fe394d176a0;
    %load/vec4 v0x7fe394d22ef0_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %vpi_call 2 98 "$finish" {0 0 0};
T_20.0 ;
    %load/vec4 v0x7fe394d19d60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe394d16ec0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x7fe394d231a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d231a0_0, 0, 32;
T_20.2 ;
    %load/vec4 v0x7fe394d1c7d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x7fe394d22f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d22f80_0, 0, 32;
T_20.4 ;
    %vpi_call 2 106 "$fdisplay", v0x7fe394d230f0_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x7fe394d22ef0_0, v0x7fe394d22e60_0, v0x7fe394d231a0_0, v0x7fe394d22f80_0, v0x7fe394d213d0_0 {0 0 0};
    %vpi_call 2 110 "$fdisplay", v0x7fe394d230f0_0, "Registers" {0 0 0};
    %vpi_call 2 111 "$fdisplay", v0x7fe394d230f0_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x7fe394d22690, 0>, &A<v0x7fe394d22690, 8>, &A<v0x7fe394d22690, 16>, &A<v0x7fe394d22690, 24> {0 0 0};
    %vpi_call 2 112 "$fdisplay", v0x7fe394d230f0_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x7fe394d22690, 1>, &A<v0x7fe394d22690, 9>, &A<v0x7fe394d22690, 17>, &A<v0x7fe394d22690, 25> {0 0 0};
    %vpi_call 2 113 "$fdisplay", v0x7fe394d230f0_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x7fe394d22690, 2>, &A<v0x7fe394d22690, 10>, &A<v0x7fe394d22690, 18>, &A<v0x7fe394d22690, 26> {0 0 0};
    %vpi_call 2 114 "$fdisplay", v0x7fe394d230f0_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x7fe394d22690, 3>, &A<v0x7fe394d22690, 11>, &A<v0x7fe394d22690, 19>, &A<v0x7fe394d22690, 27> {0 0 0};
    %vpi_call 2 115 "$fdisplay", v0x7fe394d230f0_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x7fe394d22690, 4>, &A<v0x7fe394d22690, 12>, &A<v0x7fe394d22690, 20>, &A<v0x7fe394d22690, 28> {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x7fe394d230f0_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x7fe394d22690, 5>, &A<v0x7fe394d22690, 13>, &A<v0x7fe394d22690, 21>, &A<v0x7fe394d22690, 29> {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x7fe394d230f0_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x7fe394d22690, 6>, &A<v0x7fe394d22690, 14>, &A<v0x7fe394d22690, 22>, &A<v0x7fe394d22690, 30> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x7fe394d230f0_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x7fe394d22690, 7>, &A<v0x7fe394d22690, 15>, &A<v0x7fe394d22690, 23>, &A<v0x7fe394d22690, 31> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x7fe394d230f0_0, "IFID.instr_o = %b\012", v0x7fe394d1c180_0 {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x7fe394d230f0_0, "IDEX.data1_o = %d, IDEX.data2_o = %d, IDEX.imm_o = %d\012", v0x7fe394d1b450_0, v0x7fe394d1b570_0, v0x7fe394d1b810_0 {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x7fe394d230f0_0, "EXMEM.ALUResult_o = %d\012", v0x7fe394d18470_0 {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x7fe394d230f0_0, "MEMWB.ALUResult_o = %d\012", v0x7fe394d1e780_0 {0 0 0};
    %vpi_call 2 125 "$fdisplay", v0x7fe394d230f0_0, "MEMWB.MemtoReg_o = %d\012", v0x7fe394d1e8f0_0 {0 0 0};
    %vpi_call 2 127 "$fdisplay", v0x7fe394d230f0_0, "CPU.Instruction_Memory.instr_o = %b\012", v0x7fe394d1e230_0 {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x7fe394d230f0_0, "addr_i = %d\012", v0x7fe394d213d0_0 {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x7fe394d230f0_0, "memory = %b\012", &A<v0x7fe394d1e2c0, v0x7fe394d213d0_0 > {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x00 = %10d", &A<v0x7fe394d17f00, 0> {0 0 0};
    %vpi_call 2 136 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x04 = %10d", &A<v0x7fe394d17f00, 1> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x08 = %10d", &A<v0x7fe394d17f00, 2> {0 0 0};
    %vpi_call 2 138 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x0C = %10d", &A<v0x7fe394d17f00, 3> {0 0 0};
    %vpi_call 2 139 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x10 = %10d", &A<v0x7fe394d17f00, 4> {0 0 0};
    %vpi_call 2 140 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x14 = %10d", &A<v0x7fe394d17f00, 5> {0 0 0};
    %vpi_call 2 141 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x18 = %10d", &A<v0x7fe394d17f00, 6> {0 0 0};
    %vpi_call 2 142 "$fdisplay", v0x7fe394d230f0_0, "Data Memory: 0x1C = %10d", &A<v0x7fe394d17f00, 7> {0 0 0};
    %vpi_call 2 144 "$fdisplay", v0x7fe394d230f0_0, "\012" {0 0 0};
    %load/vec4 v0x7fe394d22ef0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe394d22ef0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Data_Memory.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
