ARM GAS  /tmp/cc8kIp05.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m0
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"system_stm32f0xx.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.SystemInit,"ax",%progbits
  20              		.align	2
  21              		.global	SystemInit
  22              		.code	16
  23              		.thumb_func
  25              	SystemInit:
  26              	.LFB40:
  27              		.file 1 "Src/system_stm32f0xx.c"
   1:Src/system_stm32f0xx.c **** /**
   2:Src/system_stm32f0xx.c ****   ******************************************************************************
   3:Src/system_stm32f0xx.c ****   * @file    system_stm32f0xx.c
   4:Src/system_stm32f0xx.c ****   * @author  MCD Application Team
   5:Src/system_stm32f0xx.c ****   * @brief   CMSIS Cortex-M0 Device Peripheral Access Layer System Source File.
   6:Src/system_stm32f0xx.c ****   *
   7:Src/system_stm32f0xx.c ****   * 1. This file provides two functions and one global variable to be called from
   8:Src/system_stm32f0xx.c ****   *    user application:
   9:Src/system_stm32f0xx.c ****   *      - SystemInit(): This function is called at startup just after reset and 
  10:Src/system_stm32f0xx.c ****   *                      before branch to main program. This call is made inside
  11:Src/system_stm32f0xx.c ****   *                      the "startup_stm32f0xx.s" file.
  12:Src/system_stm32f0xx.c ****   *
  13:Src/system_stm32f0xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  14:Src/system_stm32f0xx.c ****   *                                  by the user application to setup the SysTick
  15:Src/system_stm32f0xx.c ****   *                                  timer or configure other parameters.
  16:Src/system_stm32f0xx.c ****   *
  17:Src/system_stm32f0xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  18:Src/system_stm32f0xx.c ****   *                                 be called whenever the core clock is changed
  19:Src/system_stm32f0xx.c ****   *                                 during program execution.
  20:Src/system_stm32f0xx.c ****   *
  21:Src/system_stm32f0xx.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  22:Src/system_stm32f0xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f0xx.s" file, to
  23:Src/system_stm32f0xx.c ****   *    configure the system clock before to branch to main program.
  24:Src/system_stm32f0xx.c ****   *
  25:Src/system_stm32f0xx.c ****   * 3. This file configures the system clock as follows:
  26:Src/system_stm32f0xx.c ****   *=============================================================================
  27:Src/system_stm32f0xx.c ****   *                         Supported STM32F0xx device
  28:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  29:Src/system_stm32f0xx.c ****   *        System Clock source                    | HSI
  30:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  31:Src/system_stm32f0xx.c ****   *        SYSCLK(Hz)                             | 8000000
ARM GAS  /tmp/cc8kIp05.s 			page 2


  32:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  33:Src/system_stm32f0xx.c ****   *        HCLK(Hz)                               | 8000000
  34:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  35:Src/system_stm32f0xx.c ****   *        AHB Prescaler                          | 1
  36:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  37:Src/system_stm32f0xx.c ****   *        APB1 Prescaler                         | 1
  38:Src/system_stm32f0xx.c ****   *-----------------------------------------------------------------------------
  39:Src/system_stm32f0xx.c ****   *=============================================================================
  40:Src/system_stm32f0xx.c ****   ******************************************************************************
  41:Src/system_stm32f0xx.c ****   * @attention
  42:Src/system_stm32f0xx.c ****   *
  43:Src/system_stm32f0xx.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  44:Src/system_stm32f0xx.c ****   * All rights reserved.</center></h2>
  45:Src/system_stm32f0xx.c ****   *
  46:Src/system_stm32f0xx.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  47:Src/system_stm32f0xx.c ****   * the "License"; You may not use this file except in compliance with the
  48:Src/system_stm32f0xx.c ****   * License. You may obtain a copy of the License at:
  49:Src/system_stm32f0xx.c ****   *                        opensource.org/licenses/BSD-3-Clause
  50:Src/system_stm32f0xx.c ****   *
  51:Src/system_stm32f0xx.c ****   ******************************************************************************
  52:Src/system_stm32f0xx.c ****   */
  53:Src/system_stm32f0xx.c **** 
  54:Src/system_stm32f0xx.c **** /** @addtogroup CMSIS
  55:Src/system_stm32f0xx.c ****   * @{
  56:Src/system_stm32f0xx.c ****   */
  57:Src/system_stm32f0xx.c **** 
  58:Src/system_stm32f0xx.c **** /** @addtogroup stm32f0xx_system
  59:Src/system_stm32f0xx.c ****   * @{
  60:Src/system_stm32f0xx.c ****   */
  61:Src/system_stm32f0xx.c **** 
  62:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Includes
  63:Src/system_stm32f0xx.c ****   * @{
  64:Src/system_stm32f0xx.c ****   */
  65:Src/system_stm32f0xx.c **** 
  66:Src/system_stm32f0xx.c **** #include "stm32f0xx.h"
  67:Src/system_stm32f0xx.c **** 
  68:Src/system_stm32f0xx.c **** /**
  69:Src/system_stm32f0xx.c ****   * @}
  70:Src/system_stm32f0xx.c ****   */
  71:Src/system_stm32f0xx.c **** 
  72:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_TypesDefinitions
  73:Src/system_stm32f0xx.c ****   * @{
  74:Src/system_stm32f0xx.c ****   */
  75:Src/system_stm32f0xx.c **** 
  76:Src/system_stm32f0xx.c **** /**
  77:Src/system_stm32f0xx.c ****   * @}
  78:Src/system_stm32f0xx.c ****   */
  79:Src/system_stm32f0xx.c **** 
  80:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Defines
  81:Src/system_stm32f0xx.c ****   * @{
  82:Src/system_stm32f0xx.c ****   */
  83:Src/system_stm32f0xx.c **** #if !defined  (HSE_VALUE) 
  84:Src/system_stm32f0xx.c ****   #define HSE_VALUE    ((uint32_t)8000000) /*!< Default value of the External oscillator in Hz.
  85:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
  86:Src/system_stm32f0xx.c **** #endif /* HSE_VALUE */
  87:Src/system_stm32f0xx.c **** 
  88:Src/system_stm32f0xx.c **** #if !defined  (HSI_VALUE)
ARM GAS  /tmp/cc8kIp05.s 			page 3


  89:Src/system_stm32f0xx.c ****   #define HSI_VALUE    ((uint32_t)8000000) /*!< Default value of the Internal oscillator in Hz.
  90:Src/system_stm32f0xx.c ****                                                 This value can be provided and adapted by the user 
  91:Src/system_stm32f0xx.c **** #endif /* HSI_VALUE */
  92:Src/system_stm32f0xx.c **** 
  93:Src/system_stm32f0xx.c **** #if !defined (HSI48_VALUE)
  94:Src/system_stm32f0xx.c **** #define HSI48_VALUE    ((uint32_t)48000000) /*!< Default value of the HSI48 Internal oscillator in 
  95:Src/system_stm32f0xx.c ****                                                  This value can be provided and adapted by the user
  96:Src/system_stm32f0xx.c **** #endif /* HSI48_VALUE */
  97:Src/system_stm32f0xx.c **** /**
  98:Src/system_stm32f0xx.c ****   * @}
  99:Src/system_stm32f0xx.c ****   */
 100:Src/system_stm32f0xx.c **** 
 101:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Macros
 102:Src/system_stm32f0xx.c ****   * @{
 103:Src/system_stm32f0xx.c ****   */
 104:Src/system_stm32f0xx.c **** 
 105:Src/system_stm32f0xx.c **** /**
 106:Src/system_stm32f0xx.c ****   * @}
 107:Src/system_stm32f0xx.c ****   */
 108:Src/system_stm32f0xx.c **** 
 109:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Variables
 110:Src/system_stm32f0xx.c ****   * @{
 111:Src/system_stm32f0xx.c ****   */
 112:Src/system_stm32f0xx.c ****   /* This variable is updated in three ways:
 113:Src/system_stm32f0xx.c ****       1) by calling CMSIS function SystemCoreClockUpdate()
 114:Src/system_stm32f0xx.c ****       2) by calling HAL API function HAL_RCC_GetHCLKFreq()
 115:Src/system_stm32f0xx.c ****       3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
 116:Src/system_stm32f0xx.c ****          Note: If you use this function to configure the system clock there is no need to
 117:Src/system_stm32f0xx.c ****                call the 2 first functions listed above, since SystemCoreClock variable is 
 118:Src/system_stm32f0xx.c ****                updated automatically.
 119:Src/system_stm32f0xx.c ****   */
 120:Src/system_stm32f0xx.c **** uint32_t SystemCoreClock = 8000000;
 121:Src/system_stm32f0xx.c **** 
 122:Src/system_stm32f0xx.c **** const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 123:Src/system_stm32f0xx.c **** const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
 124:Src/system_stm32f0xx.c **** 
 125:Src/system_stm32f0xx.c **** /**
 126:Src/system_stm32f0xx.c ****   * @}
 127:Src/system_stm32f0xx.c ****   */
 128:Src/system_stm32f0xx.c **** 
 129:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_FunctionPrototypes
 130:Src/system_stm32f0xx.c ****   * @{
 131:Src/system_stm32f0xx.c ****   */
 132:Src/system_stm32f0xx.c **** 
 133:Src/system_stm32f0xx.c **** /**
 134:Src/system_stm32f0xx.c ****   * @}
 135:Src/system_stm32f0xx.c ****   */
 136:Src/system_stm32f0xx.c **** 
 137:Src/system_stm32f0xx.c **** /** @addtogroup STM32F0xx_System_Private_Functions
 138:Src/system_stm32f0xx.c ****   * @{
 139:Src/system_stm32f0xx.c ****   */
 140:Src/system_stm32f0xx.c **** 
 141:Src/system_stm32f0xx.c **** /**
 142:Src/system_stm32f0xx.c ****   * @brief  Setup the microcontroller system.
 143:Src/system_stm32f0xx.c ****   * @param  None
 144:Src/system_stm32f0xx.c ****   * @retval None
 145:Src/system_stm32f0xx.c ****   */
ARM GAS  /tmp/cc8kIp05.s 			page 4


 146:Src/system_stm32f0xx.c **** void SystemInit(void)
 147:Src/system_stm32f0xx.c **** {
  28              		.loc 1 147 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 148:Src/system_stm32f0xx.c ****   /* NOTE :SystemInit(): This function is called at startup just after reset and 
 149:Src/system_stm32f0xx.c ****                          before branch to main program. This call is made inside
 150:Src/system_stm32f0xx.c ****                          the "startup_stm32f0xx.s" file.
 151:Src/system_stm32f0xx.c ****                          User can setups the default system clock (System clock source, PLL Multipl
 152:Src/system_stm32f0xx.c ****                          and Divider factors, AHB/APBx prescalers and Flash settings).
 153:Src/system_stm32f0xx.c ****    */
 154:Src/system_stm32f0xx.c **** }
  33              		.loc 1 154 0
  34              		@ sp needed
  35 0000 7047     		bx	lr
  36              		.cfi_endproc
  37              	.LFE40:
  39              		.global	__aeabi_uidiv
  40 0002 C046     		.section	.text.SystemCoreClockUpdate,"ax",%progbits
  41              		.align	2
  42              		.global	SystemCoreClockUpdate
  43              		.code	16
  44              		.thumb_func
  46              	SystemCoreClockUpdate:
  47              	.LFB41:
 155:Src/system_stm32f0xx.c **** 
 156:Src/system_stm32f0xx.c **** /**
 157:Src/system_stm32f0xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 158:Src/system_stm32f0xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 159:Src/system_stm32f0xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 160:Src/system_stm32f0xx.c ****   *         other parameters.
 161:Src/system_stm32f0xx.c ****   *
 162:Src/system_stm32f0xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 163:Src/system_stm32f0xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 164:Src/system_stm32f0xx.c ****   *         based on this variable will be incorrect.
 165:Src/system_stm32f0xx.c ****   *
 166:Src/system_stm32f0xx.c ****   * @note   - The system frequency computed by this function is not the real
 167:Src/system_stm32f0xx.c ****   *           frequency in the chip. It is calculated based on the predefined
 168:Src/system_stm32f0xx.c ****   *           constant and the selected clock source:
 169:Src/system_stm32f0xx.c ****   *
 170:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 171:Src/system_stm32f0xx.c ****   *
 172:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 173:Src/system_stm32f0xx.c ****   *
 174:Src/system_stm32f0xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**)
 175:Src/system_stm32f0xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 176:Src/system_stm32f0xx.c ****   *
 177:Src/system_stm32f0xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 178:Src/system_stm32f0xx.c ****   *             8 MHz) but the real value may vary depending on the variations
 179:Src/system_stm32f0xx.c ****   *             in voltage and temperature.
 180:Src/system_stm32f0xx.c ****   *
 181:Src/system_stm32f0xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f0xx_hal.h file (default value
 182:Src/system_stm32f0xx.c ****   *              8 MHz), user has to ensure that HSE_VALUE is same as the real
 183:Src/system_stm32f0xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 184:Src/system_stm32f0xx.c ****   *              have wrong result.
ARM GAS  /tmp/cc8kIp05.s 			page 5


 185:Src/system_stm32f0xx.c ****   *
 186:Src/system_stm32f0xx.c ****   *         - The result of this function could be not correct when using fractional
 187:Src/system_stm32f0xx.c ****   *           value for HSE crystal.
 188:Src/system_stm32f0xx.c ****   *
 189:Src/system_stm32f0xx.c ****   * @param  None
 190:Src/system_stm32f0xx.c ****   * @retval None
 191:Src/system_stm32f0xx.c ****   */
 192:Src/system_stm32f0xx.c **** void SystemCoreClockUpdate (void)
 193:Src/system_stm32f0xx.c **** {
  48              		.loc 1 193 0
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              	.LVL0:
 194:Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 195:Src/system_stm32f0xx.c **** 
 196:Src/system_stm32f0xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 197:Src/system_stm32f0xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 198:Src/system_stm32f0xx.c **** 
 199:Src/system_stm32f0xx.c ****   switch (tmp)
  53              		.loc 1 199 0
  54 0000 0C21     		movs	r1, #12
 197:Src/system_stm32f0xx.c **** 
  55              		.loc 1 197 0
  56 0002 164A     		ldr	r2, .L11
 193:Src/system_stm32f0xx.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
  57              		.loc 1 193 0
  58 0004 70B5     		push	{r4, r5, r6, lr}
  59              	.LCFI0:
  60              		.cfi_def_cfa_offset 16
  61              		.cfi_offset 4, -16
  62              		.cfi_offset 5, -12
  63              		.cfi_offset 6, -8
  64              		.cfi_offset 14, -4
 197:Src/system_stm32f0xx.c **** 
  65              		.loc 1 197 0
  66 0006 5368     		ldr	r3, [r2, #4]
  67              	.LVL1:
  68              		.loc 1 199 0
  69 0008 0B40     		ands	r3, r1
  70              	.LVL2:
  71 000a 082B     		cmp	r3, #8
  72 000c 16D1     		bne	.L8
 200:Src/system_stm32f0xx.c ****   {
 201:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
 202:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 203:Src/system_stm32f0xx.c ****       break;
 204:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
 205:Src/system_stm32f0xx.c ****       SystemCoreClock = HSE_VALUE;
 206:Src/system_stm32f0xx.c ****       break;
 207:Src/system_stm32f0xx.c ****     case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
 208:Src/system_stm32f0xx.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 209:Src/system_stm32f0xx.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
  73              		.loc 1 209 0
  74 000e 5068     		ldr	r0, [r2, #4]
  75              	.LVL3:
 210:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
ARM GAS  /tmp/cc8kIp05.s 			page 6


  76              		.loc 1 210 0
  77 0010 5568     		ldr	r5, [r2, #4]
 211:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
 212:Src/system_stm32f0xx.c ****       predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
  78              		.loc 1 212 0
  79 0012 D36A     		ldr	r3, [r2, #44]
  80              	.LVL4:
 211:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
  81              		.loc 1 211 0
  82 0014 0331     		adds	r1, r1, #3
 210:Src/system_stm32f0xx.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
  83              		.loc 1 210 0
  84 0016 C026     		movs	r6, #192
 211:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
  85              		.loc 1 211 0
  86 0018 800C     		lsrs	r0, r0, #18
  87              	.LVL5:
  88 001a 0840     		ands	r0, r1
  89              		.loc 1 212 0
  90 001c 1940     		ands	r1, r3
 213:Src/system_stm32f0xx.c **** 
 214:Src/system_stm32f0xx.c ****       if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
  91              		.loc 1 214 0
  92 001e 8023     		movs	r3, #128
 210:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
  93              		.loc 1 210 0
  94 0020 7602     		lsls	r6, r6, #9
  95 0022 3540     		ands	r5, r6
  96              	.LVL6:
 211:Src/system_stm32f0xx.c ****       pllmull = ( pllmull >> 18) + 2;
  97              		.loc 1 211 0
  98 0024 841C     		adds	r4, r0, #2
  99              	.LVL7:
 212:Src/system_stm32f0xx.c **** 
 100              		.loc 1 212 0
 101 0026 0131     		adds	r1, r1, #1
 102              	.LVL8:
 103              		.loc 1 214 0
 104 0028 5B02     		lsls	r3, r3, #9
 105 002a 9D42     		cmp	r5, r3
 106 002c 01D0     		beq	.L6
 215:Src/system_stm32f0xx.c ****       {
 216:Src/system_stm32f0xx.c ****         /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
 217:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 218:Src/system_stm32f0xx.c ****       }
 219:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) ||
 220:Src/system_stm32f0xx.c ****       else if (pllsource == RCC_CFGR_PLLSRC_HSI48_PREDIV)
 107              		.loc 1 220 0
 108 002e B542     		cmp	r5, r6
 109 0030 0FD0     		beq	.L10
 110              	.L6:
 221:Src/system_stm32f0xx.c ****       {
 222:Src/system_stm32f0xx.c ****         /* HSI48 used as PLL clock source : SystemCoreClock = HSI48/PREDIV * PLLMUL */
 223:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI48_VALUE/predivfactor) * pllmull;
 224:Src/system_stm32f0xx.c ****       }
 225:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F072xB || STM32F078xx || STM32F091xC || STM32F098xx */
 226:Src/system_stm32f0xx.c ****       else
ARM GAS  /tmp/cc8kIp05.s 			page 7


 227:Src/system_stm32f0xx.c ****       {
 228:Src/system_stm32f0xx.c **** #if defined(STM32F042x6) || defined(STM32F048xx)  || defined(STM32F070x6) \
 229:Src/system_stm32f0xx.c ****  || defined(STM32F078xx) || defined(STM32F071xB)  || defined(STM32F072xB) \
 230:Src/system_stm32f0xx.c ****  || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx)  || defined(STM32F030xC)
 231:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/PREDIV * PLLMUL */
 232:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE/predivfactor) * pllmull;
 111              		.loc 1 232 0
 112 0032 0B48     		ldr	r0, .L11+4
 113 0034 FFF7FEFF 		bl	__aeabi_uidiv
 114              	.LVL9:
 115 0038 6043     		muls	r0, r4
 116 003a 00E0     		b	.L3
 117              	.LVL10:
 118              	.L8:
 199:Src/system_stm32f0xx.c ****   {
 119              		.loc 1 199 0
 120 003c 0848     		ldr	r0, .L11+4
 121              	.LVL11:
 122              	.L3:
 233:Src/system_stm32f0xx.c **** #else
 234:Src/system_stm32f0xx.c ****         /* HSI used as PLL clock source : SystemCoreClock = HSI/2 * PLLMUL */
 235:Src/system_stm32f0xx.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 236:Src/system_stm32f0xx.c **** #endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
 237:Src/system_stm32f0xx.c ****           STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
 238:Src/system_stm32f0xx.c ****           STM32F091xC || STM32F098xx || STM32F030xC */
 239:Src/system_stm32f0xx.c ****       }
 240:Src/system_stm32f0xx.c ****       break;
 241:Src/system_stm32f0xx.c ****     default: /* HSI used as system clock */
 242:Src/system_stm32f0xx.c ****       SystemCoreClock = HSI_VALUE;
 243:Src/system_stm32f0xx.c ****       break;
 244:Src/system_stm32f0xx.c ****   }
 245:Src/system_stm32f0xx.c ****   /* Compute HCLK clock frequency ----------------*/
 246:Src/system_stm32f0xx.c ****   /* Get HCLK prescaler */
 247:Src/system_stm32f0xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 123              		.loc 1 247 0
 124 003e 074B     		ldr	r3, .L11
 248:Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 249:Src/system_stm32f0xx.c ****   SystemCoreClock >>= tmp;
 125              		.loc 1 249 0
 126 0040 084A     		ldr	r2, .L11+8
 247:Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 127              		.loc 1 247 0
 128 0042 5B68     		ldr	r3, [r3, #4]
 129              	.LVL12:
 250:Src/system_stm32f0xx.c **** }
 130              		.loc 1 250 0
 131              		@ sp needed
 247:Src/system_stm32f0xx.c ****   /* HCLK clock frequency */
 132              		.loc 1 247 0
 133 0044 1B06     		lsls	r3, r3, #24
 134              	.LVL13:
 135 0046 1B0F     		lsrs	r3, r3, #28
 249:Src/system_stm32f0xx.c **** }
 136              		.loc 1 249 0
 137 0048 D35C     		ldrb	r3, [r2, r3]
 138 004a D840     		lsrs	r0, r0, r3
 139 004c 064B     		ldr	r3, .L11+12
ARM GAS  /tmp/cc8kIp05.s 			page 8


 140 004e 1860     		str	r0, [r3]
 141              		.loc 1 250 0
 142 0050 70BD     		pop	{r4, r5, r6, pc}
 143              	.LVL14:
 144              	.L10:
 223:Src/system_stm32f0xx.c ****       }
 145              		.loc 1 223 0
 146 0052 0648     		ldr	r0, .L11+16
 147 0054 FFF7FEFF 		bl	__aeabi_uidiv
 148              	.LVL15:
 149 0058 6043     		muls	r0, r4
 150 005a F0E7     		b	.L3
 151              	.L12:
 152              		.align	2
 153              	.L11:
 154 005c 00100240 		.word	1073876992
 155 0060 00127A00 		.word	8000000
 156 0064 00000000 		.word	.LANCHOR1
 157 0068 00000000 		.word	.LANCHOR0
 158 006c 006CDC02 		.word	48000000
 159              		.cfi_endproc
 160              	.LFE41:
 162              		.global	APBPrescTable
 163              		.global	AHBPrescTable
 164              		.global	SystemCoreClock
 165              		.section	.rodata.AHBPrescTable,"a",%progbits
 166              		.align	2
 167              		.set	.LANCHOR1,. + 0
 170              	AHBPrescTable:
 171 0000 00       		.byte	0
 172 0001 00       		.byte	0
 173 0002 00       		.byte	0
 174 0003 00       		.byte	0
 175 0004 00       		.byte	0
 176 0005 00       		.byte	0
 177 0006 00       		.byte	0
 178 0007 00       		.byte	0
 179 0008 01       		.byte	1
 180 0009 02       		.byte	2
 181 000a 03       		.byte	3
 182 000b 04       		.byte	4
 183 000c 06       		.byte	6
 184 000d 07       		.byte	7
 185 000e 08       		.byte	8
 186 000f 09       		.byte	9
 187              		.section	.rodata.APBPrescTable,"a",%progbits
 188              		.align	2
 191              	APBPrescTable:
 192 0000 00       		.byte	0
 193 0001 00       		.byte	0
 194 0002 00       		.byte	0
 195 0003 00       		.byte	0
 196 0004 01       		.byte	1
 197 0005 02       		.byte	2
 198 0006 03       		.byte	3
 199 0007 04       		.byte	4
 200              		.section	.data.SystemCoreClock,"aw",%progbits
ARM GAS  /tmp/cc8kIp05.s 			page 9


 201              		.align	2
 202              		.set	.LANCHOR0,. + 0
 205              	SystemCoreClock:
 206 0000 00127A00 		.word	8000000
 207              		.text
 208              	.Letext0:
 209              		.file 2 "/opt/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/machine/_default_types.h"
 210              		.file 3 "/opt/gcc-arm-none-eabi-5_4-2016q3/arm-none-eabi/include/sys/_stdint.h"
 211              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
ARM GAS  /tmp/cc8kIp05.s 			page 10


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f0xx.c
     /tmp/cc8kIp05.s:20     .text.SystemInit:00000000 $t
     /tmp/cc8kIp05.s:25     .text.SystemInit:00000000 SystemInit
     /tmp/cc8kIp05.s:41     .text.SystemCoreClockUpdate:00000000 $t
     /tmp/cc8kIp05.s:46     .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
     /tmp/cc8kIp05.s:154    .text.SystemCoreClockUpdate:0000005c $d
     /tmp/cc8kIp05.s:191    .rodata.APBPrescTable:00000000 APBPrescTable
     /tmp/cc8kIp05.s:170    .rodata.AHBPrescTable:00000000 AHBPrescTable
     /tmp/cc8kIp05.s:205    .data.SystemCoreClock:00000000 SystemCoreClock
     /tmp/cc8kIp05.s:166    .rodata.AHBPrescTable:00000000 $d
     /tmp/cc8kIp05.s:188    .rodata.APBPrescTable:00000000 $d
     /tmp/cc8kIp05.s:201    .data.SystemCoreClock:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__aeabi_uidiv
