{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647092859820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647092859821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 12 16:47:39 2022 " "Processing started: Sat Mar 12 16:47:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647092859821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647092859821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lesson4 -c lesson4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lesson4 -c lesson4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1647092859821 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "EDA Netlist Writer" 0 -1 1647092859930 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1647092860024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_8_1200mv_85c_slow.vo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_8_1200mv_85c_slow.vo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860648 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_8_1200mv_0c_slow.vo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_8_1200mv_0c_slow.vo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860695 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_min_1200mv_0c_fast.vo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_min_1200mv_0c_fast.vo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860740 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4.vo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4.vo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_8_1200mv_85c_v_slow.sdo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_8_1200mv_85c_v_slow.sdo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860851 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_8_1200mv_0c_v_slow.sdo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_8_1200mv_0c_v_slow.sdo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_min_1200mv_0c_v_fast.sdo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_min_1200mv_0c_v_fast.sdo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092860978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lesson4_v.sdo /home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/ simulation " "Generated file lesson4_v.sdo in folder \"/home/yauheni/DREC-fpga/lecture code/04/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1647092861040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647092861987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 12 16:47:41 2022 " "Processing ended: Sat Mar 12 16:47:41 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647092861987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647092861987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647092861987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1647092861987 ""}
