# å¦‚ä½•è‡ªåˆ¶æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨èŠ¯ç‰‡ï¼

> åŸæ–‡ï¼š<https://towardsdatascience.com/how-to-make-your-own-deep-learning-accelerator-chip-1ff69b78ece4?source=collection_archive---------1----------------------->

ç›®å‰ï¼Œå…¨çƒæœ‰è¶…è¿‡ 100 å®¶å…¬å¸æ­£åœ¨æ„å»ºé¢å‘æ·±åº¦å­¦ä¹ åº”ç”¨çš„ ASICs(ä¸“ç”¨é›†æˆç”µè·¯)æˆ– SOC(ç‰‡ä¸Šç³»ç»Ÿ)ã€‚è¿™é‡Œæœ‰ä¸€é•¿ä¸²çš„å…¬å¸ã€‚é™¤äº†è°·æ­Œ(TPU)ã€è„¸ä¹¦ã€äºšé©¬é€Š([æ¨ç†](https://aws.amazon.com/machine-learning/inferentia/))ã€[ç‰¹æ–¯æ‹‰](https://techcrunch.com/2019/04/22/tesla-vaunts-creation-of-the-best-chip-in-the-world-for-self-driving/)ç­‰è¿™äº›åˆ›ä¸šå¤§å…¬å¸éƒ½åœ¨å¼€å‘å®šåˆ¶çš„ ASICï¼Œç”¨äºæ·±åº¦å­¦ä¹ è®­ç»ƒå’Œæ¨ç†ã€‚è¿™äº›å¯ä»¥åˆ†ä¸ºä¸¤ç§ç±»å‹â€”

1.  è®­ç»ƒå’Œæ¨ç†â€”â€”è¿™äº› ASIC è®¾è®¡ç”¨äºå¤„ç†æ·±åº¦ç¥ç»ç½‘ç»œçš„è®­ç»ƒå’Œæ‰§è¡Œæ¨ç†ã€‚è®­ç»ƒåƒ Resnet-50 è¿™æ ·çš„å¤§å‹ç¥ç»ç½‘ç»œæ˜¯ä¸€é¡¹æ¶‰åŠæ¢¯åº¦ä¸‹é™å’Œåå‘ä¼ æ’­çš„æ›´åŠ è®¡ç®—å¯†é›†å‹çš„ä»»åŠ¡ã€‚ä¸è®­ç»ƒç›¸æ¯”ï¼Œæ¨ç†éå¸¸ç®€å•ï¼Œéœ€è¦è¾ƒå°‘çš„è®¡ç®—ã€‚ä»Šå¤©æœ€æµè¡Œçš„æ·±åº¦å­¦ä¹ çš„ NVidia GPU æ—¢å¯ä»¥åšè®­ç»ƒï¼Œä¹Ÿå¯ä»¥åšæ¨ç†ã€‚å…¶ä»–ä¸€äº›ä¾‹å­è¿˜æœ‰ [Graphcore IPU](https://www.graphcore.ai/technology) ã€[è°·æ­Œ TPU V3](https://cloud.google.com/tpu/) ã€[è„‘æ³¢å¼ºåŒ–å™¨](https://www.cerebras.net/wafer-scale-deep-learning-hot-chips-2019-presentation/)ç­‰ã€‚OpenAI æœ‰å¾ˆæ£’çš„[åˆ†æ](https://openai.com/blog/ai-and-compute/)æ˜¾ç¤ºæœ€è¿‘è®­ç»ƒå¤§å‹ç½‘ç»œæ‰€éœ€çš„è®¡ç®—å¢åŠ ã€‚
2.  æ¨è®ºâ€”â€”è¿™äº› ASIC è¢«è®¾è®¡ä¸ºè¿è¡Œ DNN(æ·±åº¦ç¥ç»ç½‘ç»œ),è¿™äº›ç½‘ç»œå·²ç»åœ¨ GPU æˆ–å…¶ä»– ASIC ä¸Šè¿›è¡Œè¿‡è®­ç»ƒï¼Œç„¶åç»è¿‡è®­ç»ƒçš„ç½‘ç»œè¢«ä¿®æ”¹(é‡åŒ–ã€ä¿®å‰ªç­‰)ä»¥åœ¨ä¸åŒçš„ ASIC ä¸Šè¿è¡Œ(å¦‚è°·æ­ŒçŠç‘šè¾¹ç¼˜ TPUã€è‹±ä¼Ÿè¾¾æ°ç‰¹æ£®çº³ç±³)ã€‚å¤§å¤šæ•°äººéƒ½è¯´æ·±åº¦å­¦ä¹ æ¨ç†çš„[å¸‚åœº](https://www.mckinsey.com/~/media/McKinsey/Industries/Semiconductors/Our%20Insights/Artificial%20intelligence%20hardware%20New%20opportunities%20for%20semiconductor%20companies/Artificial-intelligence-hardware.ashx)æ¯”è®­ç»ƒå¤§å¾—å¤šã€‚å¦‚ [TensorFlow Lite](https://www.tensorflow.org/lite) å›¢é˜Ÿæ‰€ç¤ºï¼Œå³ä½¿æ˜¯åŸºäº ARM Cortex çš„éå¸¸å°çš„å¾®æ§åˆ¶å™¨(MCU)â€”â€”M0ã€M3ã€M4 ç­‰ä¹Ÿå¯ä»¥è¿›è¡Œæ¨ç†ã€‚

![](img/bb1e1e5caa86cd57f57aaeec8abbb972.png)

AI Landscape by Shan Tang : [Source](https://github.com/basicmi/AI-Chip)

åˆ¶é€ ä»»ä½•èŠ¯ç‰‡(ASICã€SOC ç­‰)éƒ½æ˜¯ä¸€ä¸ªæ˜‚è´µã€å›°éš¾å’Œæ¼«é•¿çš„è¿‡ç¨‹ï¼Œé€šå¸¸ç”± 10 åˆ° 1000 äººçš„å›¢é˜Ÿå®Œæˆï¼Œå…·ä½“å–å†³äºèŠ¯ç‰‡çš„å¤§å°å’Œå¤æ‚ç¨‹åº¦ã€‚è¿™é‡Œæˆ‘åªæä¾›ä¸€ä¸ªé’ˆå¯¹æ·±åº¦å­¦ä¹  ***æ¨ç†*** åŠ é€Ÿå™¨çš„ç®€è¦æ¦‚è¿°ã€‚å¦‚æœä½ å·²ç»è®¾è®¡äº†èŠ¯ç‰‡ï¼Œä½ ä¼šå‘ç°è¿™å¤ªç®€å•äº†ã€‚å¦‚æœä½ ä»ç„¶æ„Ÿå…´è¶£ï¼Œè¯·ç»§ç»­é˜…è¯»ï¼å¦‚æœä½ å–œæ¬¢å®ƒï¼Œåˆ†äº«å’ŒğŸ‘ã€‚

# **ç°æœ‰ ASIC çš„æ¶æ„**

è®©æˆ‘ä»¬é¦–å…ˆæ¥çœ‹çœ‹ç›®å‰æ­£åœ¨å¼€å‘çš„ä¸€äº›åŠ é€Ÿå™¨çš„é«˜å±‚æ¶æ„ã€‚

[**Habana Goya**](https://habana.ai/inference/)â€”[Habana labs](https://habana.ai/)æ˜¯ä¸€å®¶åˆåˆ›å…¬å¸ï¼Œæ­£åœ¨å¼€å‘ç”¨äºè®­ç»ƒçš„ç‹¬ç«‹èŠ¯ç‰‡â€”â€”é«˜è¿ªå’Œæ¨ç†â€”â€”Goyaã€‚

![](img/b2a3e7072121e3662313d71659088e43.png)

Habana Goya High-Level Architecture: [Source](https://www.electronicdesign.com/industrial-automation/habana-enters-machine-learning-derby-goya-platform)

GEMM å¼•æ“â€”â€”é€šç”¨çŸ©é˜µå’Œä¹˜æ³•å¼•æ“ã€‚çŸ©é˜µä¹˜æ³•æ˜¯æ‰€æœ‰ DNN ä¸­çš„æ ¸å¿ƒè¿ç®—â€”â€”å·ç§¯å¯ä»¥è¡¨ç¤ºä¸ºçŸ©é˜µä¹˜æ³•ï¼Œå…¨è¿æ¥å±‚æ˜¯ç›´æ¥çš„çŸ©é˜µä¹˜æ³•ã€‚

TPCâ€”â€”å¼ é‡å¤„ç†æ ¸å¿ƒâ€”â€”è¿™æ˜¯ä¸€ä¸ªå®é™…æ‰§è¡Œä¹˜æ³•æˆ–ä¹˜åŠ (MAC)è¿ç®—çš„æ¨¡å—ã€‚

æœ¬åœ°å†…å­˜å’Œå…±äº«å†…å­˜â€”è¿™äº›éƒ½æ˜¯æŸç§å½¢å¼çš„é«˜é€Ÿç¼“å­˜ï¼Œé€šå¸¸ä½¿ç”¨ [SRAM](https://en.wikipedia.org/wiki/Static_random-access_memory) (é™æ€éšæœºå­˜å–å­˜å‚¨å™¨)å’Œ[å¯„å­˜å™¨æ–‡ä»¶](https://en.wikipedia.org/wiki/Register_file)(ä¹Ÿæ˜¯ä¸€ç§é™æ€æ˜“å¤±æ€§å­˜å‚¨å™¨ï¼Œåªæ˜¯å¯†åº¦æ¯” SRAM å°)ã€‚

[**Eyeriss**](http://eyeriss.mit.edu/)**â€”â€”æ¥è‡ªéº»çœç†å·¥å­¦é™¢çš„ eye riss å›¢é˜Ÿä¸€ç›´åœ¨ç ”ç©¶æ·±åº¦å­¦ä¹ æ¨ç†åŠ é€Ÿå™¨ï¼Œå¹¶å‘è¡¨äº†å‡ ç¯‡å…³äºä»–ä»¬çš„ä¸¤ä¸ªèŠ¯ç‰‡çš„è®ºæ–‡ï¼Œå³ Eyeriss V1 å’Œ [V2](http://www.rle.mit.edu/eems/wp-content/uploads/2019/04/2019_jetcas_eyerissv2.pdf) ã€‚ä½ å¯ä»¥åœ¨è¿™é‡Œæ‰¾åˆ°å¥½çš„æ•™ç¨‹[ã€‚](http://eyeriss.mit.edu/tutorial.html)**

**![](img/c4be4270ce741bf4dd867b34f10d7770.png)**

**Eyeriss V2 top-level architecture: [Source](https://www.semanticscholar.org/paper/Eyeriss-v2%3A-A-Flexible-Accelerator-for-Emerging-on-Chen-Yang/0682bfa5cca15726aab6c00ecfac91eb44379626)**

**[**è‹±ä¼Ÿè¾¾æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨(NVDLA)**](http://nvdla.org/)**

**![](img/74f0313af6355265d993a0069a13619a.png)**

**NVDLA : [Source](http://nvdla.org/primer.html)**

**[**æ•°æ®æµæ¶æ„**](https://en.wikipedia.org/wiki/Dataflow_architecture) â€”æ•°æ®æµæ¶æ„è‡³å°‘ä» 20 ä¸–çºª 70 å¹´ä»£å°±å¼€å§‹ç ”ç©¶äº†ã€‚ [Wave Computing](https://wavecomp.ai/) æƒ³å‡ºäº†[æ•°æ®æµå¤„ç†å•å…ƒ](https://www.hotchips.org/wp-content/uploads/hc_archives/hc29/HC29.22-Tuesday-Pub/HC29.22.60-NeuralNet1-Pub/HC29.22.610-Dataflow-Deep-Nicol-Wave-07012017.pdf) (DPU)æ¥åŠ é€Ÿ DNN çš„è®­ç»ƒã€‚ [Hailo](https://www.hailo.ai/) ä¹Ÿä½¿ç”¨äº†æŸç§å½¢å¼çš„[æ•°æ®æµæ¶æ„](https://www.slideshare.net/embeddedvision/emerging-processor-architectures-for-deep-learning-options-and-tradeoffs-a-presentation-from-hailo)ã€‚**

**![](img/491564a3e082508d39e4bc1d56dcf573.png)**

**Hailo â€” Embedded Vision Summit â€” [Source](https://www.slideshare.net/embeddedvision/emerging-processor-architectures-for-deep-learning-options-and-tradeoffs-a-presentation-from-hailo)**

**[Gyrfalcon](https://www.gyrfalcontech.ai/) â€”ä»–ä»¬å·²ç»å‘å¸ƒäº†ä¸€äº›é’ˆå¯¹ä½åŠŸè€—è¾¹ç¼˜äººå·¥æ™ºèƒ½åº”ç”¨çš„èŠ¯ç‰‡ï¼Œå¦‚ [Lightspeeur 2801S](https://www.gyrfalcontech.ai/solutions/2801s/) ã€‚**

**![](img/303940d10071c60f67bb29933ec5894e.png)**

**Matrix Processing Engine (MPE) â€” [Source](https://www.gyrfalcontech.ai/about-us/company-overview/)**

**[**è°·æ­Œ TPU**](https://cloud.google.com/blog/products/gcp/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu) ä¹Ÿæœ‰è„‰åŠ¨æ•°æ®æµå¼•æ“ã€‚**

**![](img/4a0a24a20f169feb322b81cd06ba47ac.png)**

**Matrix Multiplier on TPU â€” [Source](https://cloud.google.com/blog/products/gcp/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)**

**![](img/6e4e00eec9ac86033fdb1945302502b9.png)**

**TPU Floor plan â€” [Source](https://cloud.google.com/blog/products/gcp/an-in-depth-look-at-googles-first-tensor-processing-unit-tpu)**

**ç»Ÿä¸€ç¼“å†²åŒºâ€”è¿™åŸºæœ¬ä¸Šæ˜¯æœ¬åœ°å†…å­˜/ç¼“å­˜ï¼Œå¯èƒ½ä½¿ç”¨ SRAM å®ç°ã€‚**

**DRAM â€”è¿™äº›æ˜¯è®¿é—®å¤–éƒ¨ DRAM çš„æ¥å£ï¼Œä½¿ç”¨å…¶ä¸­ä¸¤ä¸ªæ¥å£ï¼Œæ‚¨å¯ä»¥è®¿é—®ä¸¤å€çš„æ•°æ®ã€‚**

****å…³é”®æ¨¡å—****

**åŸºäºä¸Šé¢çš„ä¸€äº›ä¾‹å­ï¼Œæˆ‘ä»¬å¯ä»¥è¯´ä¸‹é¢æ˜¯åˆ¶é€ æ·±åº¦å­¦ä¹ æ¨ç†åŠ é€Ÿå™¨æ‰€éœ€çš„å…³é”®ç»„ä»¶ã€‚æ­¤å¤–ï¼Œæˆ‘ä»¬å°†åªå…³æ³¨ [8 ä½æ¨ç†](https://www.tensorflow.org/lite/performance/post_training_quantization)å¼•æ“ï¼Œè¯¥å¼•æ“å·²è¢«è¯æ˜å¯¹è®¸å¤šåº”ç”¨è¶³å¤Ÿå¥½ã€‚**

**çŸ©é˜µä¹˜æ³•å•å…ƒâ€”â€”å®ƒæœ‰ä¸åŒçš„åç§°ï¼Œå¦‚ TPC(å¼ é‡å¤„ç†æ ¸å¿ƒ)ã€PE ç­‰ã€‚GEMM å‚ä¸äº† DNN çš„æ ¸å¿ƒè®¡ç®—ï¼Œè¦äº†è§£æ›´å¤šå…³äº GEMM é˜…è¯»è¿™ç¯‡[ä¼Ÿå¤§çš„å¸–å­](https://petewarden.com/2015/04/20/why-gemm-is-at-the-heart-of-deep-learning/)ã€‚**

**SRAM â€”è¿™æ˜¯ç”¨äºå­˜å‚¨æƒé‡æˆ–ä¸­é—´è¾“å‡º/æ¿€æ´»çš„æœ¬åœ°å­˜å‚¨å™¨ã€‚**

**![](img/c0cdcdf3fec4ff9a3e0a6506d2d18de9.png)**

**Data movement Energy Vs Compute â€” Source â€” [Efficient Processing of Deep Neural Networks: A Tutorial and Survey](https://arxiv.org/abs/1703.09039)**

**ä¸ºäº†å‡å°‘èƒ½é‡æ¶ˆè€—ï¼Œå­˜å‚¨å™¨åº”è¯¥å°½å¯èƒ½é è¿‘å¤„ç†å•å…ƒï¼Œå¹¶ä¸”åº”è¯¥å°½å¯èƒ½å°‘åœ°è¢«è®¿é—®ã€‚**

**äº’è¿/ç»“æ„â€”è¿™æ˜¯è¿æ¥æ‰€æœ‰ä¸åŒå¤„ç†å•å…ƒå’Œå†…å­˜çš„é€»è¾‘ï¼Œä»¥ä¾¿ä¸€ä¸ªå±‚æˆ–æ¨¡å—çš„è¾“å‡ºå¯ä»¥ä¼ è¾“åˆ°ä¸‹ä¸€ä¸ªæ¨¡å—ã€‚ä¹Ÿç§°ä¸ºç‰‡ä¸Šç½‘ç»œ(NoC)ã€‚**

**æ¥å£(DDRã€PCIE) â€”éœ€è¦è¿™äº›æ¨¡å—æ¥è¿æ¥å¤–éƒ¨å†…å­˜(DRAM)å’Œå¤–éƒ¨å¤„ç†å™¨ã€‚**

**æ§åˆ¶å™¨â€”â€”è¿™å¯ä»¥æ˜¯ RISC-V æˆ– ARM å¤„ç†å™¨æˆ–å®šåˆ¶é€»è¾‘ï¼Œç”¨äºæ§åˆ¶æ‰€æœ‰å…¶ä»–æ¨¡å—å’Œå¤–éƒ¨å¤„ç†å™¨å¹¶ä¸ä¹‹é€šä¿¡ã€‚**

****æ¶æ„å’ŒæŒ‡ä»¤é›†****

**å¦‚æœæˆ‘ä»¬è§‚å¯Ÿæ‰€æœ‰æ¶æ„ï¼Œæˆ‘ä»¬ä¼šå‘ç°å†…å­˜æ€»æ˜¯å°½å¯èƒ½é è¿‘è®¡ç®—ã€‚åŸå› æ˜¯ç§»åŠ¨æ•°æ®æ¯”è®¡ç®—æ¶ˆè€—æ›´å¤šçš„èƒ½é‡ã€‚è®©æˆ‘ä»¬æ¥çœ‹çœ‹ [AlexNet æ¶æ„](https://papers.nips.cc/paper/4824-imagenet-classification-with-deep-convolutional-neural-networks.pdf)æ‰€æ¶‰åŠçš„è®¡ç®—å’Œå†…å­˜ï¼Œå®ƒåœ¨ 2012 å¹´æ‰“ç ´äº† ImageNet è®°å½•â€”â€”**

**![](img/5af1b7b249252328ed36d99785a49769.png)**

**AlexNet Layers and Parameter â€” [Source](https://www.learnopencv.com/number-of-parameters-and-tensor-sizes-in-convolutional-neural-network/)**

**AlexNet ç”± 5 ä¸ªæ„æˆå±‚å’Œ 3 ä¸ªå…¨è¿æ¥å±‚ç»„æˆã€‚AlexNet çš„å‚æ•°/æƒé‡æ€»æ•°çº¦ä¸º 6200 ä¸‡ã€‚å‡è®¾åœ¨[æƒé‡é‡åŒ–](https://www.tensorflow.org/lite/performance/post_training_quantization)ä¹‹åï¼Œæ¯ä¸ªæƒé‡è¢«å­˜å‚¨ä¸º 8 ä½å€¼ï¼Œå› æ­¤å¦‚æœæˆ‘ä»¬æƒ³è¦å°†æ‰€æœ‰æƒé‡ä¿å­˜åœ¨ç‰‡å†…å­˜å‚¨å™¨ä¸­ï¼Œåˆ™è‡³å°‘éœ€è¦ 62 MB çš„ SRAM æˆ– 62*8 å…†ä½= 4.96 äº¿ SRAM å•å…ƒã€‚å¦‚æœæˆ‘ä»¬ä½¿ç”¨ 6T(å…­æ™¶ä½“ç®¡)SRAM å•å…ƒï¼Œä»…å­˜å‚¨å™¨å°±éœ€è¦ 496M * 6 ~ 2.9 äº¿ä¸ªæ™¶ä½“ç®¡ã€‚å› æ­¤ï¼Œåœ¨å†³å®šæ¶æ„æ—¶ï¼Œæˆ‘ä»¬å¿…é¡»è®°ä½åœ¨ä¸å¢åŠ ç‰‡å¤–é‡é‡(è¿™ä¼šå¢åŠ åŠŸè€—)çš„æƒ…å†µä¸‹ï¼Œæˆ‘ä»¬å¯ä»¥æ”¯æŒå“ªäº› DNN æ¶æ„ã€‚ç”±äºè¿™ä¸ªåŸå› ï¼Œè®¸å¤šåˆ›ä¸šå…¬å¸å±•ç¤ºäº†ä½¿ç”¨æ›´æ–°çš„æ¶æ„ï¼Œå¦‚ [MobileNetV2](https://ai.googleblog.com/2018/04/mobilenetv2-next-generation-of-on.html) ï¼Œå®ƒä½¿ç”¨æ›´å°‘çš„å‚æ•°å’Œæ›´å°‘çš„è®¡ç®—ï¼Œä¾‹å¦‚ï¼ŒImageNet ä¸Šå‰ 5 åå‡†ç¡®ç‡ä¸º 92.5%çš„ MobileNetV2 çš„ä¸€ä¸ª[æ£€æŸ¥ç‚¹](https://github.com/tensorflow/models/tree/master/research/slim/nets/mobilenet)åªæœ‰ 6.06M ä¸ªå‚æ•°ï¼Œåœ¨å•ä¸ªå›¾åƒæ¨æ–­æœŸé—´æ‰§è¡Œ 582M æ¬¡ MAC(ä¹˜å’Œç´¯åŠ )æ“ä½œã€‚**

**![](img/32001cfa8d79abb17ee79459b58ccc5e.png)**

**Accuracy Vs Model Size â€” [Source](https://github.com/tensorflow/models/tree/master/research/slim/nets/mobilenet)**

**[æƒé‡ä¿®å‰ª](https://www.tensorflow.org/model_optimization/guide/pruning)æ˜¯å¦ä¸€ç§å¯ä»¥ç”¨æ¥å‡å°‘æ¨¡å‹å¤§å°(ä»è€Œå‡å°‘å†…å­˜å ç”¨)çš„æŠ€æœ¯ã€‚å‚è§[æ¨¡å‹å‹ç¼©](https://community.cadence.com/cadence_blogs_8/b/breakfast-bytes/posts/ai-processing)çš„ç»“æœã€‚**

**MobileNetV2 ä½¿ç”¨ä¸åŒäºä¼ ç»Ÿå·ç§¯çš„æ·±åº¦æ–¹å‘å¯åˆ†ç¦»å·ç§¯ï¼Œå› æ­¤åŠ é€Ÿå™¨æ¶æ„å¿…é¡»è¶³å¤Ÿçµæ´»ï¼Œä»¥ä¾¿å¦‚æœç ”ç©¶äººå‘˜æå‡ºä¸åŒçš„æ“ä½œï¼Œå®ƒä»¬ä»ç„¶å¯ä»¥æ ¹æ®åŠ é€Ÿå™¨ä¸Šå¯ç”¨çš„æŒ‡ä»¤é›†æ¥è¡¨ç¤ºã€‚**

**æˆ‘ä»¬å¯ä»¥ä¸ºæˆ‘ä»¬ç®€å•çš„åŠ é€Ÿå™¨æƒ³å‡ºä¸€å¥—éå¸¸ç®€å•çš„æŒ‡ä»¤ï¼Œå°±åƒâ€”**

1.  **åŠ è½½æ•°æ®â€”è·å–æºåœ°å€å’Œç›®æ ‡åœ°å€**
2.  **MAC(ä¹˜åŠ )â€”å‡è®¾æ•°æ®å·²ç»åœ¨æœ¬åœ°å¯„å­˜å™¨ä¸­ã€‚**
3.  **å­˜å‚¨ç»“æœâ€”å­˜å‚¨ä¸­é—´ç»“æœ**
4.  **å¡«å……â€”æ·»åŠ é›¶**

****ç¡¬ä»¶åŠ é€Ÿå™¨ç¼–è¯‘å™¨****

**ç¼–è¯‘å™¨å°†ä½¿ç”¨ PyTorch æˆ– Tensorflow ç”¨ python ç¼–å†™çš„é«˜çº§ä»£ç è½¬æ¢ä¸ºç‰¹å®šèŠ¯ç‰‡çš„æŒ‡ä»¤é›†ã€‚ä¸‹é¢æ˜¯å¼€å‘/ä½¿ç”¨è¿™äº›å®šåˆ¶ ASIC çš„ä¸€äº›æ¡†æ¶ã€‚è¿™ä¸ªè¿‡ç¨‹å¯èƒ½éå¸¸å›°éš¾å’Œå¤æ‚ï¼Œå› ä¸ºä¸åŒçš„ ASIC æ”¯æŒä¸åŒçš„æŒ‡ä»¤é›†ï¼Œå¦‚æœç¼–è¯‘å™¨æ²¡æœ‰ç”Ÿæˆä¼˜åŒ–çš„ä»£ç ï¼Œé‚£ä¹ˆæ‚¨å¯èƒ½æ²¡æœ‰å……åˆ†åˆ©ç”¨ ASIC çš„åŠŸèƒ½ã€‚**

**[è„¸ä¹¦ Glow](https://github.com/pytorch/glow) â€”å“ˆç“¦é‚£å®éªŒå®¤[åˆ©ç”¨ Glow æ¡†æ¶ä¸ºä»–ä»¬çš„ ASIC å¼€å‘äº†](https://engineering.fb.com/open-source/glow-habana/)åç«¯ã€‚**

**[TVM](https://tvm.ai/) â€”è¿™æ˜¯ä¸€ä¸ªå¼€æºçš„æ·±åº¦å­¦ä¹ ç¼–è¯‘å™¨å †æ ˆï¼Œç”±åç››é¡¿å¤§å­¦çš„ç ”ç©¶äººå‘˜å‘èµ·ã€‚TVM æ¡†æ¶è¿˜åŒ…æ‹¬[å¤šåŠŸèƒ½å¼ é‡åŠ é€Ÿå™¨](https://tvm.ai/vta) (VTA)ï¼Œè¿™æ˜¯ä¸€ä¸ªå¯ç¼–ç¨‹çš„ç‹¬ç«‹åŠ é€Ÿå™¨ã€‚[äºšé©¬é€Š Sagemaker Neo](https://aws.amazon.com/sagemaker/neo/) ä½¿ç”¨ TVM ç¼–è¯‘æ·±åº¦å­¦ä¹ æ¨¡å‹ï¼Œéƒ¨ç½²åœ¨ä¸åŒçš„ç¡¬ä»¶ä¸Šã€‚**

**[TensorFlow MLIR](https://github.com/tensorflow/mlir)â€”[MLIR](https://medium.com/tensorflow/mlir-a-new-intermediate-representation-and-compiler-framework-beba999ed18d)æ˜¯ Google ä¸º tensor flow æä¾›çš„ç¼–è¯‘å™¨åŸºç¡€è®¾æ–½ï¼Œæœ€è¿‘å·²ç»æˆä¸º [LLVM](https://llvm.org/) é¡¹ç›®çš„[éƒ¨åˆ†ã€‚](https://www.blog.google/technology/ai/mlir-accelerating-ai-open-source-infrastructure/)**

**[è‹±ç‰¹å°” ngraph](https://github.com/NervanaSystems/ngraph) â€”è¿™æ˜¯ç”± Nervana å¼€å‘çš„ï¼Œç”¨äº nerv ana/è‹±ç‰¹å°”æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨ã€‚**

****EDA å·¥å…·å’Œé«˜çº§ç»¼åˆ****

**Chisel æ˜¯ä¸€ç§ç¡¬ä»¶æ„é€ /æè¿°è¯­è¨€ï¼Œæœ€åˆç”±ä¼¯å…‹åˆ©çš„ç ”ç©¶äººå‘˜å¼€å‘ã€‚å®ƒå®é™…ä¸Šæ˜¯ç”¨ Scala ç¼–å†™çš„ï¼Œç”¨äºè®¸å¤šåŸºäº RISC-V çš„å¤„ç†å™¨çš„è®¾è®¡ã€‚**

**ç»¼åˆã€æ—¶åºå’Œå¸ƒå±€â€”â€”RTL ç»¼åˆæ˜¯å°† Verilog/VHDL ç­‰è¯­è¨€ç¼–å†™çš„é«˜çº§ä»£ç è½¬æ¢æˆé€»è¾‘é—¨çš„è¿‡ç¨‹ã€‚æ—¶åºå·¥å…·ä½¿ç”¨é€»è¾‘é—¨å’Œå¸ƒçº¿çš„å¸ƒå±€å‰å’Œå¸ƒå±€åå»¶è¿Ÿä¿¡æ¯æ¥ç¡®ä¿è®¾è®¡æ­£ç¡®ã€‚åœ¨æ—¶åºè®¾è®¡ä¸­ï¼Œä¸€åˆ‡éƒ½ä¸æ—¶é’Ÿæ²¿æœ‰å…³ï¼Œå› æ­¤æ—¶åºéå¸¸é‡è¦ã€‚å¸ƒå±€å·¥å…·ä»åˆæˆçš„ç½‘è¡¨ç”Ÿæˆå¸ƒå±€ã€‚ [Synopsys](https://www.synopsys.com/implementation-and-signoff/rtl-synthesis-test.html) (è®¾è®¡ç¼–è¯‘å™¨ï¼Œé»„é‡‘æ—¶é—´)å’Œ Cadence å·¥å…·æœ€å¸¸ç”¨äºè¿™äº›æ­¥éª¤ã€‚**

**[é«˜çº§ç»¼åˆ](https://en.wikipedia.org/wiki/High-level_synthesis)(HLS)â€”â€”HLS æ˜¯æŒ‡ç”¨ C/C++ç­‰é«˜çº§è¯­è¨€æè¿°ç¡¬ä»¶ï¼Œç„¶åè½¬æ¢æˆ VHDL/Verilog ç­‰ RTL(å¯„å­˜å™¨ä¼ è¾“çº§)è¯­è¨€çš„è¿‡ç¨‹ã€‚ç”šè‡³è¿˜æœ‰ä¸€ä¸ª python åŒ…[http://www.myhdl.org/](http://www.myhdl.org/)â€”â€”å°† python ä»£ç è½¬æ¢æˆ Verilog æˆ– VHDLã€‚ [Cadence](https://www.cadence.com/content/cadence-www/global/en_US/home/tools/digital-design-and-signoff/synthesis/stratus-high-level-synthesis.html) æ‹¥æœ‰æ”¯æŒ C/C++ç­‰çš„å•†ä¸šå·¥å…·ï¼Œè¿™äº›å·¥å…·å¯¹å®šåˆ¶è®¾è®¡éå¸¸æœ‰å¸®åŠ©ã€‚Google ä½¿ç”¨ Mentor Graphics Catapult HLS å·¥å…·å¼€å‘äº† [WebM è§£å‹ IP](https://www.mentor.com/hls-lp/success/google-inc) ã€‚**

****å¯ç”¨ IP****

**ç°åœ¨ï¼Œæˆ‘ä»¬å·²ç»ç¡®å®šäº†æ‰€éœ€çš„å…³é”®æ¨¡å—ï¼Œè®©æˆ‘ä»¬çœ‹çœ‹æˆ‘ä»¬ä½¿ç”¨ä»€ä¹ˆç°æœ‰çš„ IP(å…è´¹æˆ–ä»˜è´¹)ã€‚**

**[Nvidia æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨(NVDLA)](http://nvdla.org/) â€” NVDLA æ˜¯ Nvidia å‘å¸ƒçš„å…è´¹å¼€æ”¾æ¶æ„ï¼Œç”¨äºæ·±åº¦å­¦ä¹ æ¨ç†åŠ é€Ÿå™¨çš„è®¾è®¡ã€‚æºä»£ç ã€é©±åŠ¨ç¨‹åºã€æ–‡æ¡£ç­‰å¯åœ¨ [GitHub](https://github.com/nvdla/) ä¸Šè·å¾—ã€‚**

**SRAMâ€”â€”ä¸åŒç±»å‹çš„ SRAM IPâ€”â€”å•ç«¯å£ã€åŒç«¯å£ã€ä½åŠŸè€—ã€é«˜é€Ÿç­‰ï¼Œå¯ä» [Synopsys](https://www.synopsys.com/dw/ipdir.php?ds=dwc_sram_memory_compilers) å’Œå…¶ä»–å…¬å¸è·å¾—ã€‚é€šå¸¸ï¼Œå®ƒä»¬æä¾› SRAM ç¼–è¯‘å™¨ï¼Œç”¨äºæ ¹æ®èŠ¯ç‰‡è¦æ±‚ç”Ÿæˆç‰¹å®šçš„ SRAM æ¨¡å—ã€‚**

**å¯„å­˜å™¨æ–‡ä»¶â€”è¯¥ IP ä¹Ÿå¯ä» [Synopsys](https://www.synopsys.com/dw/ipdir.php?ds=dwc_sram_memory_compilers) å’Œå„ç§ç±»å‹çš„é€»è¾‘[æ ‡å‡†å•å…ƒ](https://www.synopsys.com/dw/ipdir.php?ds=dwc_standard_cell)è·å¾—ã€‚**

**äº’è¿/ç»“æ„/NoCâ€”â€”è¿™ä¸ª IP çš„ä¸€ä¸ªé€‰é¡¹æ˜¯ [Arteris](http://www.arteris.com/) ï¼Œä»–ä»¬æœ‰é’ˆå¯¹æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨çš„ [FlexNoC AI åŒ…](http://www.arteris.com/flexnoc-ai-package)ã€‚**

**å¤„ç†å™¨â€”â€”å„ç§ [RISC-V](https://riscv.org/) å¤„ç†å™¨å†…æ ¸å¯ä»¥å…è´¹è·å¾—ã€‚ç”šè‡³ ARM ä¹Ÿå…è´¹æˆ–ä»¥éå¸¸ä½çš„å‰æœŸæˆæœ¬å‘åˆåˆ›å…¬å¸æä¾›[è®¸å¯](https://developer.arm.com/ip-products/designstart)ã€‚[ARM Ethos](https://developer.arm.com/ip-products/processors/machine-learning/arm-ethos-n/ethos-n77)npu æ˜¯ä¸“é—¨ä¸ºç¥ç»ç½‘ç»œè®¾è®¡çš„â€”â€”Ethos N37ã€N57ã€N77ã€‚**

**![](img/f9cfba9205f6aea944ed10aa5ad56c48.png)**

**AMR Ethos NPU â€” [Source](https://developer.arm.com/ip-products/processors/machine-learning/arm-ethos-n/ethos-n77)**

**[Cadence Tensilica DNA 100](https://ip.cadence.com/ai)â€”æ ¹æ®æˆ‘ä»¬çš„ç›®æ ‡åº”ç”¨/è¡Œä¸šï¼ŒCadence æä¾›çš„ IP å¯é…ç½®ä¸º 0.5 è‡³ 100 çš„ TMAC æ“ä½œã€‚**

**æœ‰å¾ˆå¤šå…¶ä»–å¯ç”¨çš„çŸ¥è¯†äº§æƒï¼Œæ‰€ä»¥æˆ‘çš„å»ºè®®æ˜¯åœ¨è®¾è®¡è‡ªå·±çš„çŸ¥è¯†äº§æƒä¹‹å‰ï¼Œä»åƒ [ARM](https://www.arm.com/) ã€ [Ceva](https://www.ceva-dsp.com/product/ceva-deep-neural-network-cdnn/) ã€[æ©æ™ºæµ¦](https://www.nxp.com/products/product-information/ip-block-licensing/starcore-dsp:STARCORE-DSP)ç­‰å…¬å¸å¯»æ‰¾å·²ç»æµ‹è¯•è¿‡çš„çŸ¥è¯†äº§æƒã€‚**

****è®¾è®¡æµç¨‹****

**æœ‰å¾ˆå¤šå…³äº ASIC è®¾è®¡æµç¨‹ã€æ•°å­—è®¾è®¡è¿‡ç¨‹ç­‰çš„[èµ„æº](https://en.wikipedia.org/wiki/Physical_design_(electronics))(ä¹¦ç±ã€è®²åº§ç­‰)ï¼Œæ‰€ä»¥æˆ‘å°±ä¸å¤šè®²äº†ã€‚**

**![](img/19be0da0ce8f9816d93e1e61739e70c2.png)**

**ASIC Flow from Wikipedia â€” [Source](https://en.wikipedia.org/wiki/Physical_design_(electronics))**

****ä»£å·¥å‚å’Œå·¥è‰ºæŠ€æœ¯****

**èŠ¯ç‰‡çš„åˆ¶é€ æ˜¯åœ¨å¤§å‹æ™¶åœ†å‚(åˆ¶é€ å‚æˆ–ä»£å·¥å‚)å®Œæˆçš„ï¼Œç›®å‰ï¼Œå¾ˆå°‘æœ‰å…¬å¸åƒè‹±ç‰¹å°”ã€ä¸‰æ˜Ÿã€å¾·å·ä»ªå™¨ã€æ©æ™ºæµ¦ç­‰æ‹¥æœ‰è‡ªå·±çš„æ™¶åœ†å‚ã€‚ç”šè‡³åƒé«˜é€šã€AMD ç­‰å¤§å…¬å¸ä¹Ÿä½¿ç”¨å¤–éƒ¨ä»£å·¥å‚ï¼Œæ‰€æœ‰è¿™æ ·çš„å…¬å¸éƒ½è¢«ç§°ä¸ºæ— æ™¶åœ†å‚ã€‚ä»¥ä¸‹æ˜¯ä¸€äº›æœ€å¤§çš„åŠå¯¼ä½“ä»£å·¥å‚**

**TSMC(å°ç§¯ç”µ) â€” TSMC æ˜¯ä¸–ç•Œä¸Šæœ€å¤§çš„ä»£å·¥å‚ï¼Œä¸ºé«˜é€šã€è‹¹æœç­‰å…¬å¸åˆ¶é€ èŠ¯ç‰‡ã€‚å¯¹äºå°å‹åˆ›ä¸šå…¬å¸æ¥è¯´ï¼Œåœ¨ TSMC è¿›è¡Œç”Ÿäº§å¯èƒ½å…·æœ‰æŒ‘æˆ˜æ€§ï¼Œå› ä¸ºä»–ä»¬çš„å¤§éƒ¨åˆ†ç”Ÿäº§èƒ½åŠ›éƒ½è¢«å¤§å…¬å¸åˆ©ç”¨äº†ã€‚**

**[UMC(è”åˆå¾®ç”µå­å…¬å¸)](http://www.umc.com/English/about/index.asp)â€”â€”UMC ä¹Ÿä¸åŒ…æ‹¬å°å‹åˆ›ä¸šå…¬å¸åœ¨å†…çš„å¤§é‡å®¢æˆ·åˆä½œã€‚ç›®å‰ï¼ŒUMC å¯ç”¨çš„æœ€å°å·¥è‰ºæ˜¯ 14 çº³ç±³ã€‚**

**è¿˜æœ‰å…¶ä»–å‡ å®¶ä»£å·¥å‚ï¼Œå¦‚[å…¨çƒä»£å·¥å‚](https://www.globalfoundries.com/)ã€[ä¸‰æ˜Ÿä»£å·¥å‚](https://www.samsungfoundry.com/foundry/identity/anonymous/ssoLogin.do)ç­‰**

****æµç¨‹é€‰æ‹©****

**![](img/abf0093e8ea4886c146b948306fc5bec.png)**

**[Cross-section of two transistors in a CMOS gate, in an N-well CMOS process](https://en.wikipedia.org/wiki/CMOS)**

**IC åˆ¶é€ å·¥è‰ºæ˜¯é€šè¿‡æ™¶ä½“ç®¡çš„å°ºå¯¸å’Œé‡‘å±è¿æ¥çš„å®½åº¦æ¥è¡¡é‡çš„ã€‚é•¿æœŸä»¥æ¥ï¼Œå·¥è‰ºå°ºå¯¸ä¸€ç›´åœ¨ä¸‹é™([æ‘©å°”å®šå¾‹](https://en.wikipedia.org/wiki/Moore%27s_law))ï¼Œè¿™å°±æ˜¯ç°ä»£ IC æ¯å¹´åŒ…å«è¶Šæ¥è¶Šå¤šçš„æ™¶ä½“ç®¡(è¿™æ›¾ç»æ˜¯ç”±[æ‘©å°”å®šå¾‹](https://en.wikipedia.org/wiki/Moore%27s_law)å†³å®šçš„)ã€‚ç›®å‰ï¼Œæœ€å…ˆè¿›çš„å·¥è‰ºèŠ‚ç‚¹æ˜¯ 7 çº³ç±³ï¼Œä½¿ç”¨ 7 çº³ç±³å·¥è‰ºçš„äº§å“ä»…åœ¨ 2019 å¹´æ¨å‡ºã€‚æ‰€ä»¥ç›®å‰å¤§éƒ¨åˆ†äº§å“éƒ½æ˜¯ä½¿ç”¨ 14 çº³ç±³/16 çº³ç±³å·¥è‰ºåˆ¶ä½œçš„èŠ¯ç‰‡ã€‚å·¥è‰ºè¶Šå…ˆè¿›ï¼Œæˆæœ¬å°±è¶Šé«˜ï¼Œå› æ­¤å¤§å¤šæ•°å°å‹åˆ›ä¸šå…¬å¸æœ€åˆä¼šä½¿ç”¨ç¨å¾®è€ä¸€ç‚¹çš„å·¥è‰ºæ¥ä¿æŒä½æˆæœ¬ã€‚è®¸å¤šå¼€å‘æ·±åº¦å­¦ä¹ åŠ é€Ÿå™¨çš„åˆ›ä¸šå…¬å¸éƒ½åœ¨ä½¿ç”¨[28 çº³ç±³](http://www.umc.com/English/process/a.asp)å¤„ç†å™¨ï¼Œåœ¨æŸäº›æƒ…å†µä¸‹ï¼Œç”šè‡³æ˜¯ 40 çº³ç±³å·¥è‰ºã€‚[æ³„æ¼](http://courses.ece.ubc.ca/579/579.lect6.leakagepower.08.pdf)æ˜¯ç°ä»£å·¥è‰ºä¸­çš„ä¸€ä¸ªå¤§é—®é¢˜ï¼Œå¦‚æœèŠ¯ç‰‡è®¾è®¡ä¸å½“ï¼Œå¯èƒ½ä¼šå¯¼è‡´å·¨å¤§çš„åŠŸè€—ã€‚**

****ç®€å•æˆæœ¬ä¼°ç®—****

**æ™¶åœ†æˆæœ¬å–å†³äºå·¥è‰ºèŠ‚ç‚¹å’Œå„ç§å…¶ä»–å› ç´ ï¼Œå¦‚åŠ å·¥æ­¥éª¤çš„æ•°é‡(ä½¿ç”¨çš„å±‚æ•°)ã€‚æˆæœ¬ä»ç›¸å¯¹è¾ƒè€çš„å·¥è‰ºçš„å‡ åƒç¾å…ƒåˆ°æœ€æ–°çš„å·¥è‰ºèŠ‚ç‚¹çš„å‡ åƒç¾å…ƒä¸ç­‰ï¼Œè¿™å¾ˆå¤§ç¨‹åº¦ä¸Šå–å†³äºä¸€ä¸ªäººè¦è´­ä¹°å¤šå°‘æ™¶ç‰‡ç­‰ç­‰ã€‚**

**![](img/0e252520a8694848629f0a7136ce01c9.png)**

**CMOS Wafer â€” [Source](https://en.wikipedia.org/wiki/Wafer_(electronics))**

**å¤§å¤šæ•°ä»£å·¥å‚ç”Ÿäº§ 300 æ¯«ç±³(çº¦ 12 è‹±å¯¸)ç›´å¾„çš„æ™¶åœ†ç”¨äºæ•°å­—å·¥è‰ºã€‚è®©æˆ‘ä»¬ç®€å•è®¡ç®—ä¸€ä¸‹ 12 è‹±å¯¸æ™¶ç‰‡çš„èŠ¯ç‰‡æˆæœ¬**

**æ€»é¢ç§¯~ Ï€ * r (r =æ™¶åœ†åŠå¾„)~ 70ï¼Œ650 mm**

**æ™¶åœ†æ€»æˆæœ¬çº¦ 1000 ç¾å…ƒ(ä»…ç”¨ä½œç¤ºä¾‹)**

**èŠ¯ç‰‡é¢ç§¯çº¦ 10mmÃ—10mm ~ 100mm([TPU V1 èŠ¯ç‰‡å°ºå¯¸çº¦ 331 mm](https://en.wikipedia.org/wiki/Tensor_processing_unit) ï¼Œ [SRAM å•å…ƒé¢ç§¯çº¦ 32nm ~ 0.18um](https://en.wikipedia.org/wiki/32_nanometer)**

**æ¯ä¸ªæ™¶ç‰‡çš„èŠ¯ç‰‡æ•°çº¦ä¸º 70ï¼Œ650 / 100 ~ 706(ç”±äºè¾¹ç¼˜ç¼ºé™·ç­‰åŸå› ï¼Œå®é™…ä¸Šæ›´å°‘)**

**å®é™…ä¸Šå¥½çš„æ¨¡å…·æœ‰ [95%çš„æˆå“ç‡](https://en.wikichip.org/wiki/yield) ~ 0.95 * 706 ~ 670**

*****å•ä¸ªæ¨¡å…·æˆæœ¬çº¦ 1000 å…ƒ/670 å…ƒ~ 1.5 å…ƒ*****

**åŒ…è£…å’Œæµ‹è¯•ä¹Ÿä¼šå¢åŠ æœ€ç»ˆæˆæœ¬ã€‚**

**è¿™æ˜¯ä¸€ä¸ªå·¨å¤§çš„é¢†åŸŸï¼Œè¿™ç¯‡æ–‡ç« åªæ˜¯è§¦åŠäº†å…¶ä¸­ä¸€äº›è¯é¢˜çš„è¡¨é¢ã€‚è¿˜æœ‰å¾ˆå¤šå…¶ä»–çš„ä¸œè¥¿è¦æ¶µç›–ï¼Œæ¯”å¦‚ç”¨äºæ·±åº¦å­¦ä¹ çš„[FPGA](https://aws.amazon.com/ec2/instance-types/f1/)ï¼Œå¸ƒå±€ï¼Œæµ‹è¯•ï¼Œæˆå“ç‡ï¼Œä½åŠŸè€—è®¾è®¡ç­‰ç­‰ã€‚å¦‚æœäººä»¬å–œæ¬¢è¿™ç¯‡æ–‡ç« ï¼Œæˆ‘å¯èƒ½ä¼šå†å†™ä¸€ç¯‡ã€‚**

**æˆ‘çƒ­è¡·äºæ„å»ºç”Ÿäº§æœºå™¨å­¦ä¹ ç³»ç»Ÿæ¥è§£å†³å…·æœ‰æŒ‘æˆ˜æ€§çš„ç°å®ä¸–ç•Œé—®é¢˜ã€‚æˆ‘æ­£åœ¨ç§¯æå¯»æ‰¾ ML/AI å·¥ç¨‹å¸ˆèŒä½ï¼Œä½ å¯ä»¥åœ¨è¿™é‡Œè”ç³»æˆ‘[ã€‚](https://www.linkedin.com/in/manusuryavansh/)**

****é“¾æ¥****

**[æ–¯å¦ç¦ CS 271 â€”æœºå™¨å­¦ä¹ çš„ç¡¬ä»¶åŠ é€Ÿå™¨](https://cs217.stanford.edu/)**

**éº»çœç†å·¥å­¦é™¢çš„æ•™ç¨‹**

**[æ©¡çš®æ³¥](https://web.stanford.edu/group/mast/cgi-bin/drupal/content/plasticine-reconfigurable-architecture-parallel-patterns)å’Œ[ç©ºé—´](https://spatial-lang.org/)**

**[](https://medium.com/tensorflow/mlir-a-new-intermediate-representation-and-compiler-framework-beba999ed18d) [## MLIR:ä¸€ç§æ–°çš„ä¸­é—´è¡¨ç¤ºå’Œç¼–è¯‘æ¡†æ¶

### å‘å¸ƒè€…:TensorFlow MLIR å›¢é˜Ÿ

medium.com](https://medium.com/tensorflow/mlir-a-new-intermediate-representation-and-compiler-framework-beba999ed18d) [](/google-coral-edge-tpu-board-vs-nvidia-jetson-nano-dev-board-hardware-comparison-31660a8bda88) [## Google Coral Edge TPU ä¸»æ¿ä¸ NVIDIA Jetson Nano å¼€å‘ä¸»æ¿â€”ç¡¬ä»¶æ¯”è¾ƒ

### NVidia å’Œ Google æœ€è¿‘éƒ½å‘å¸ƒäº†é’ˆå¯¹ EdgeAI çš„å¼€å‘æ¿ï¼Œå¹¶ä¸”ä»¥ä½å»‰çš„ä»·æ ¼å¸å¼•äº†â€¦

towardsdatascience.com](/google-coral-edge-tpu-board-vs-nvidia-jetson-nano-dev-board-hardware-comparison-31660a8bda88)**