
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.862549 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.862549 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.695801 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.695801 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.014583    0.081000    1.926992 2372.622803 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.081000    0.000227 2372.623047 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034058    0.127357    0.149839 2372.772949 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127398    0.000682 2372.773438 ^ io_west_out[13] (out)
                                           2372.773438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.773438   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.976562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.862549 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.862549 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028552    0.148350    1.833314 2370.695801 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.148350    0.000000 2370.695801 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.005939    0.044377    1.818307 2372.514160 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.044377    0.000227 2372.514404 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128598    0.141426 2372.655762 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128604    0.000682 2372.656494 ^ io_south_out[13] (out)
                                           2372.656494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.656494   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.093750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.337891 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.338867 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.505127 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.505127 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011442    0.067304    1.698481 2372.203613 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.067304    0.000227 2372.203613 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127708    0.146883 2372.350586 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127751    0.000682 2372.351318 ^ io_west_out[4] (out)
                                           2372.351318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.351318   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.398438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.293945 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.293945 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.204590 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.204590 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.010635    0.066291    1.823082 2372.027832 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.066291    0.000227 2372.028076 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.126934    0.146201 2372.174072 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.126975    0.000682 2372.174805 ^ io_west_out[12] (out)
                                           2372.174805   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.174805   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.575195   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.337891 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.338867 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.014938    0.085895    2.166189 2370.505127 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.085895    0.000000 2370.505127 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006059    0.040316    1.455646 2371.960693 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.040316    0.000227 2371.960938 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128357    0.140062 2372.100830 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128363    0.000682 2372.101562 ^ io_south_out[4] (out)
                                           2372.101562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.101562   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.648926   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.177002 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.177490 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.204590 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.204590 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009374    0.065256    1.737817 2371.942383 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.065256    0.000227 2371.942627 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127709    0.146429 2372.089111 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127752    0.000682 2372.089844 ^ io_west_out[5] (out)
                                           2372.089844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.089844   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.660645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.862549 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.862549 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.207144    0.993515    2.484512 2371.346924 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.995034    0.034333 2371.381348 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.188469    0.683146    0.497948 2371.879150 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.702661    0.091632 2371.970947 ^ io_east_out[13] (out)
                                           2371.970947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.970947   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.779297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.293945 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.293945 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031238    0.160991    1.910621 2370.204590 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.160991    0.000000 2370.204590 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006386    0.044325    1.603894 2371.808594 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.044325    0.000227 2371.808838 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128598    0.141426 2371.950195 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128604    0.000682 2371.950928 ^ io_south_out[12] (out)
                                           2371.950928   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.950928   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.799316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.161377 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.161865 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.155273 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.155273 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009673    0.058779    1.605713 2371.760986 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.058779    0.000227 2371.761230 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034088    0.127522    0.144837 2371.906006 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127527    0.000682 2371.906738 ^ io_west_out[6] (out)
                                           2371.906738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.906738   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.843262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.177002 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.177490 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014138    0.087849    2.027264 2370.204590 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.087849    0.000000 2370.204590 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006186    0.047425    1.491344 2371.696045 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.047425    0.000227 2371.696289 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128591    0.142336 2371.838623 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128597    0.000682 2371.839355 ^ io_south_out[5] (out)
                                           2371.839355   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.839355   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.910645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.161377 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.161865 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015554    0.087662    1.993385 2370.155273 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.087662    0.000000 2370.155273 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.006839    0.046004    1.506805 2371.662109 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.046004    0.000227 2371.662354 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128594    0.142109 2371.804443 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128600    0.000682 2371.805176 ^ io_south_out[6] (out)
                                           2371.805176   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.805176   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.945312   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.293945 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.293945 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.115221    0.558475    2.255774 2370.549805 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.563444    0.044793 2370.594482 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.155319    0.564174    0.430646 2371.025146 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.578711    0.072077 2371.097412 ^ io_east_out[12] (out)
                                           2371.097412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.097412   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.652832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.337891 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.338867 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.012061    0.066121    2.382194 2370.720947 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.066121    0.000455 2370.721436 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.040800    0.151513    0.161663 2370.883057 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.151573    0.002501 2370.885742 ^ io_east_out[4] (out)
                                           2370.885742   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.885742   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.864746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008783    0.055627    2.072511 2368.862549 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.055627    0.000000 2368.862549 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005848    0.044035    1.678018 2370.540527 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.044035    0.000227 2370.540771 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128599    0.141426 2370.682129 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128605    0.000682 2370.682861 ^ io_south_out[29] (out)
                                           2370.682861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.682861   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.067383   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.161377 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.161865 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.012866    0.069392    2.105708 2370.267578 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.069392    0.000682 2370.268311 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.044435    0.164562    0.170985 2370.439209 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.164655    0.003183 2370.442383 ^ io_east_out[6] (out)
                                           2370.442383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.442383   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.307617   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.177002 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.177490 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.015685    0.082156    2.041816 2370.219238 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.082156    0.000455 2370.219727 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.043996    0.162899    0.173031 2370.392578 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.162979    0.002956 2370.395752 ^ io_east_out[5] (out)
                                           2370.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.354492   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.053784    0.261821    1.614126 2368.337891 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.261821    0.000909 2368.338867 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006218    0.040978    1.911758 2370.250488 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.040978    0.000227 2370.250732 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.128646    0.140517 2370.391357 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128652    0.000682 2370.392090 ^ io_south_out[20] (out)
                                           2370.392090   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.392090   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.357910   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.029783    0.149760    1.883564 2368.161377 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.149760    0.000455 2368.161865 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.006748    0.045637    1.873332 2370.035156 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.045637    0.000227 2370.035400 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128595    0.141881 2370.177246 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128601    0.000682 2370.177979 ^ io_south_out[22] (out)
                                           2370.177979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.177979   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.572266   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.031936    0.160574    1.557964 2368.177002 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.160574    0.000455 2368.177490 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006269    0.047725    1.762828 2369.940186 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.047725    0.000227 2369.940430 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034398    0.128636    0.142563 2370.083008 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128642    0.000682 2370.083740 ^ io_south_out[21] (out)
                                           2370.083740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.083740   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.666504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.373291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.373291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2367.888184 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2367.888184 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006563    0.042157    2.042498 2369.930664 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.042157    0.000227 2369.930908 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034287    0.128255    0.140517 2370.071289 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128261    0.000682 2370.072021 ^ io_north_out[1] (out)
                                           2370.072021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.072021   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.677734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009384    0.056679    1.550006 2368.293945 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.056679    0.000000 2368.293945 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006437    0.044523    1.622084 2369.916016 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.044523    0.000227 2369.916260 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128598    0.141654 2370.058105 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128604    0.000682 2370.058594 ^ io_south_out[28] (out)
                                           2370.058594   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.058594   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.691406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.147695    0.711920    2.670276 2369.460205 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.717873    0.050022 2369.510254 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.147092    0.534900    0.418595 2369.928955 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.547173    0.064574 2369.993408 ^ io_east_out[29] (out)
                                           2369.993408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.993408   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.756836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.373291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.373291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014716    0.082012    1.514763 2367.888184 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082012    0.000000 2367.888184 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010378    0.059441    1.550689 2369.438965 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.059441    0.000227 2369.438965 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127752    0.145064 2369.584229 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.127757    0.000682 2369.584717 ^ io_west_out[17] (out)
                                           2369.584717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.584717   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.165039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.126953    0.613321    2.216211 2368.960205 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.617147    0.041837 2369.001953 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.156020    0.562021    0.472483 2369.474609 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.562885    0.018190 2369.492676 ^ io_east_out[28] (out)
                                           2369.492676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.492676   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.257324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.116678    0.563053    2.254410 2368.978271 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.565287    0.031605 2369.009766 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.138889    0.505957    0.400178 2369.409912 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.515658    0.056161 2369.466064 ^ io_east_out[20] (out)
                                           2369.466064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.466064   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.284180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.166803    0.794879    2.238039 2368.856934 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.795129    0.013415 2368.870361 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.138286    0.503165    0.395175 2369.265625 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.512875    0.056161 2369.321777 ^ io_east_out[21] (out)
                                           2369.321777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.321777   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.428223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.165216    0.790342    2.535671 2368.813477 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.790460    0.009777 2368.823242 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130670    0.475548    0.382670 2369.206055 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.484281    0.051614 2369.257568 ^ io_east_out[22] (out)
                                           2369.257568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.257568   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.492676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.373291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.373291 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.170707    0.814067    2.265097 2368.638428 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.814529    0.017963 2368.656494 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.100180    0.366257    0.318096 2368.974609 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.371562    0.035470 2369.010010 ^ io_east_out[17] (out)
                                           2369.010010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.010010   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.740234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008432    0.053619    1.993612 2366.790039 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.053619    0.000000 2366.790039 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008268    0.049662    2.014076 2368.803955 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.049662    0.000227 2368.804199 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.038490    0.143247    0.152795 2368.957031 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.143269    0.001364 2368.958496 ^ io_north_out[29] (out)
                                           2368.958496   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.958496   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.791992   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011516    0.066814    1.925628 2366.744141 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.066814    0.000000 2366.744141 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011751    0.064748    2.049774 2368.793701 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064748    0.000227 2368.793945 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037085    0.138195    0.153250 2368.947266 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.138211    0.001137 2368.948486 ^ io_north_out[28] (out)
                                           2368.948486   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.948486   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.801758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006016    0.042167    1.714625 2366.277832 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042167    0.000000 2366.277832 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008654    0.051175    2.500428 2368.778320 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.051175    0.000227 2368.778564 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128361    0.143473 2368.922119 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128367    0.000682 2368.922607 ^ io_north_out[22] (out)
                                           2368.922607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.922607   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.827148   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009316    0.056892    1.748958 2366.618896 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.056892    0.000000 2366.618896 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.008831    0.051945    2.025899 2368.644775 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.051945    0.000227 2368.645020 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128219    0.143473 2368.788574 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128225    0.000682 2368.789307 ^ io_north_out[21] (out)
                                           2368.789307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.789307   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.960938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007316    0.048139    1.909939 2366.723877 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048139    0.000000 2366.723877 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008307    0.049627    1.873104 2368.596924 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.049627    0.000227 2368.597168 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128361    0.143018 2368.740234 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.128367    0.000682 2368.740723 ^ io_north_out[20] (out)
                                           2368.740723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.740723   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.009277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008136    0.048974    1.856733 2366.373291 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.048974    0.000000 2366.373291 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.006780    0.043077    1.992476 2368.365967 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.043077    0.000227 2368.366211 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.128607    0.141199 2368.507324 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128614    0.000682 2368.508057 ^ io_north_out[17] (out)
                                           2368.508057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.508057   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.242188   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009083    0.053094    2.105253 2366.923584 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.053094    0.000227 2366.923828 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034626    0.129440    0.144837 2367.068604 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.129446    0.000682 2367.069336 ^ io_north_out[12] (out)
                                           2367.069336   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.069336   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.681152   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008833    0.051954    2.047500 2366.917480 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.051954    0.000227 2366.917725 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128219    0.143473 2367.061279 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128225    0.000682 2367.062012 ^ io_north_out[5] (out)
                                           2367.062012   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.062012   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.687988   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008719    0.051456    2.201432 2366.764648 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.051456    0.000227 2366.764893 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128482    0.143473 2366.908447 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128489    0.000682 2366.909180 ^ io_north_out[6] (out)
                                           2366.909180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.909180   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.840820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.012789    0.073263    1.921080 2366.717529 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.073263    0.000000 2366.717529 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128306    0.148702 2366.866211 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.128351    0.000682 2366.866699 ^ io_west_out[29] (out)
                                           2366.866699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.866699   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.883301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008281    0.049514    1.873104 2366.687012 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.049514    0.000227 2366.687256 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128361    0.142791 2366.830078 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128368    0.000682 2366.830566 ^ io_north_out[4] (out)
                                           2366.830566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.830566   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.919434   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023083    0.116018    6.524488 2362.894775 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.116018    0.000227 2362.895020 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031216    0.160893    1.923354 2364.818359 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.160893    0.000000 2364.818359 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.010048    0.063931    1.820808 2366.639160 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.063931    0.000227 2366.639404 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127713    0.146201 2366.785645 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127756    0.000682 2366.786377 ^ io_west_out[28] (out)
                                           2366.786377   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.786377   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.963867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014116    0.087754    5.885340 2364.870117 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.087754    0.000000 2364.870117 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.008970    0.063750    1.736225 2366.606201 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.063750    0.000227 2366.606445 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127713    0.145974 2366.752441 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.127756    0.000682 2366.753174 ^ io_west_out[21] (out)
                                           2366.753174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.753174   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.997070   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028547    0.148327    5.811671 2364.796387 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148327    0.000000 2364.796387 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008246    0.049547    1.770332 2366.566650 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.049547    0.000227 2366.566895 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034332    0.128400    0.143018 2366.709961 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128406    0.000682 2366.710693 ^ io_north_out[13] (out)
                                           2366.710693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.710693   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.039062   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014916    0.085796    5.829179 2364.813965 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.085796    0.000000 2364.813965 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.010987    0.065437    1.696890 2366.510742 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.065437    0.000227 2366.510986 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034305    0.128254    0.146883 2366.657959 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.128299    0.000682 2366.658447 ^ io_west_out[20] (out)
                                           2366.658447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.658447   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.091797   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013636    0.072869    6.642267 2363.012695 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.072869    0.000227 2363.012939 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015516    0.087489    1.550461 2364.563232 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.087489    0.000000 2364.563232 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008604    0.054375    1.601848 2366.165039 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.054375    0.000227 2366.165283 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127805    0.143928 2366.309326 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.127811    0.000682 2366.310059 ^ io_west_out[22] (out)
                                           2366.310059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.310059   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.440430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013157    0.070692    1.615945 2366.132568 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.070692    0.000227 2366.132812 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040108    0.148972    0.161435 2366.294189 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.149006    0.001819 2366.296143 ^ io_east_out[1] (out)
                                           2366.296143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.296143   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.454102   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.157565    0.756528    6.527444 2365.512207 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.758090    0.030013 2365.542236 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.152282    0.548756    0.461114 2366.003174 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.549507    0.016826 2366.020020 ^ io_east_out[24] (out)
                                           2366.020020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.020020   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.729980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.201184    0.962746    6.515848 2365.500488 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.962940    0.012960 2365.513428 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.148547    0.540124    0.412001 2365.925537 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.551621    0.062983 2365.988525 ^ io_east_out[25] (out)
                                           2365.988525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.988525   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.761230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.113924    0.550747    6.477194 2365.461914 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.553898    0.036152 2365.498047 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.149789    0.539906    0.456794 2365.954834 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.540607    0.016144 2365.970947 ^ io_east_out[26] (out)
                                           2365.970947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.970947   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.779297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.153282    0.738224    6.501978 2365.486572 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.739847    0.030468 2365.517090 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.135872    0.494065    0.391765 2365.908936 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.504725    0.057980 2365.966797 ^ io_east_out[27] (out)
                                           2365.966797   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.966797   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.783203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012438    0.070890    1.804892 2364.516602 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.070890    0.000000 2364.516602 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006448    0.041967    1.283752 2365.800537 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.041967    0.000227 2365.800537 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128354    0.140517 2365.941162 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128359    0.000682 2365.941895 ^ io_south_out[17] (out)
                                           2365.941895   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.941895   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.808105   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.185877    0.884109    6.441041 2365.425781 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.884298    0.012960 2365.438721 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.096557    0.353664    0.307637 2365.746338 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.359048    0.035016 2365.781250 ^ io_east_out[18] (out)
                                           2365.781250   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.781250   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.968750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.010031    0.057390    6.091796 2365.076416 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.057390    0.000227 2365.076660 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.128585    0.145064 2365.221680 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128591    0.000682 2365.222412 ^ io_north_out[26] (out)
                                           2365.222412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.222412   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.527832   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009580    0.056279    6.082019 2365.066650 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.056279    0.000227 2365.066895 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128355    0.144610 2365.211426 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128361    0.000682 2365.212158 ^ io_north_out[24] (out)
                                           2365.212158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.212158   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.538086   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015007    0.078978    6.047003 2365.031738 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.078978    0.000227 2365.031982 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128304    0.149839 2365.181641 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128349    0.000682 2365.182373 ^ io_north_out[27] (out)
                                           2365.182373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.182373   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.567871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.012045    0.065985    6.037453 2365.022217 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.065985    0.000227 2365.022461 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128749    0.147111 2365.169434 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.128756    0.000682 2365.170166 ^ io_north_out[25] (out)
                                           2365.170166   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.170166   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.580078   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.162341    0.779612    5.742322 2364.727051 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.782880    0.038881 2364.765869 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104080    0.379771    0.329464 2365.095215 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.384526    0.034333 2365.129639 ^ io_east_out[16] (out)
                                           2365.129639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.129639   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.620605   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.101221    7.365770 2356.210449 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.101221    0.000227 2356.210693 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.099570    2.391516 2358.602295 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.099570    0.000227 2358.602539 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.009949    0.038451    6.286200 2364.888672 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.038451    0.000227 2364.888916 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.062906    0.120508 2365.009277 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062915    0.000682 2365.010010 v io_north_out[18] (out)
                                           2365.010010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.010010   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.740234   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.198360    0.948457    5.467200 2364.451904 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.948571    0.010459 2364.462402 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.116575    0.425502    0.347882 2364.810303 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.432727    0.044565 2364.854736 ^ io_east_out[19] (out)
                                           2364.854736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.854736   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.895508   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     3    0.101749    0.488639    5.345100 2364.329834 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.489891    0.028649 2364.358398 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.143842    0.523007    0.407454 2364.765869 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.533638    0.059799 2364.825684 ^ io_east_out[23] (out)
                                           2364.825684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.825684   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.924805   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.010065    0.058087    1.549552 2364.261230 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.058087    0.000227 2364.261475 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127752    0.144837 2364.406494 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.127758    0.000682 2364.406982 ^ io_west_out[1] (out)
                                           2364.406982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.406982   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.343262   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014738    0.082114    6.341452 2362.711670 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082114    0.000000 2362.711670 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006599    0.042602    1.475655 2364.187500 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.042602    0.000227 2364.187744 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128352    0.140744 2364.328369 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128358    0.000682 2364.329102 ^ io_south_out[1] (out)
                                           2364.329102   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.329102   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.421387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     3    0.020704    0.105461    6.786195 2363.156494 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.105461    0.000909 2363.157471 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.046638    0.172424    0.183718 2363.341064 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.172603    0.004547 2363.345703 ^ io_east_out[10] (out)
                                           2363.345703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.345703   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.404297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     3    0.025926    0.129116    6.698656 2363.069092 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.129116    0.000682 2363.069580 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050206    0.184827    0.198952 2363.268555 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.184855    0.001819 2363.270508 ^ io_east_out[11] (out)
                                           2363.270508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.270508   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.479980   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013326    0.071955    6.661594 2363.031982 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.071955    0.000682 2363.032715 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.046358    0.171475    0.175987 2363.208496 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.171597    0.003865 2363.212402 ^ io_east_out[8] (out)
                                           2363.212402   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.212402   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.537598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019717    0.100872    6.518804 2362.889160 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.100872    0.000455 2362.889648 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.045352    0.167771    0.179853 2363.069336 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.167900    0.003865 2363.073242 ^ io_east_out[9] (out)
                                           2363.073242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.073242   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.676758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010313    0.060237    6.468781 2362.839111 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.060237    0.000227 2362.839355 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.040372    0.149492    0.159616 2362.999023 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.149532    0.002046 2363.000977 ^ io_east_out[2] (out)
                                           2363.000977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.000977   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.749023   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006648    0.046004    6.234132 2362.604492 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.046004    0.000227 2362.604736 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128344    0.141881 2362.746582 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128350    0.000682 2362.747314 ^ io_south_out[24] (out)
                                           2362.747314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.747314   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.002930   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006118    0.041822    6.216396 2362.586670 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.041822    0.000227 2362.586914 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034396    0.128644    0.140744 2362.727783 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128650    0.000682 2362.728271 ^ io_south_out[27] (out)
                                           2362.728271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.728271   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.021973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006199    0.041311    6.175924 2362.546143 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.041311    0.000227 2362.546387 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128606    0.140517 2362.687012 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128612    0.000682 2362.687744 ^ io_south_out[26] (out)
                                           2362.687744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.687744   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.062500   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005783    0.039641    6.063374 2362.433594 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.039641    0.000227 2362.433838 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128610    0.140062 2362.573975 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.128616    0.000682 2362.574707 ^ io_south_out[25] (out)
                                           2362.574707   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.574707   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.175781   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006683    0.042639    6.036771 2362.406982 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.042639    0.000227 2362.407227 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128602    0.140972 2362.548340 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128609    0.000682 2362.549072 ^ io_south_out[18] (out)
                                           2362.549072   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.549072   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.201172   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007688    0.049137    5.854645 2362.224854 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.049137    0.000227 2362.225098 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.039887    0.148182    0.156206 2362.381348 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.148197    0.001137 2362.382568 ^ io_east_out[0] (out)
                                           2362.382568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.382568   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.367676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.018820    0.096316    5.680022 2362.050293 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.096316    0.000682 2362.051025 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.045051    0.166680    0.178488 2362.229492 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.166789    0.003638 2362.233154 ^ io_east_out[7] (out)
                                           2362.233154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.233154   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.516602   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016260    0.084778    5.467200 2361.837646 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.084778    0.000455 2361.837891 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.041543    0.153541    0.168029 2362.006104 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.153592    0.002274 2362.008301 ^ io_east_out[3] (out)
                                           2362.008301   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.008301   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.741699   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019484    0.056950    2.614115 2358.984375 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.056950    0.000227 2358.984619 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008560    0.035296    1.995431 2360.979980 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035296    0.000227 2360.980225 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062899    0.119371 2361.099609 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062908    0.000682 2361.100342 v io_north_out[23] (out)
                                           2361.100342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.100342   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.649902   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019784    0.057591    7.525387 2356.370117 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.057591    0.000227 2356.370361 v cell1/CBnorth_in[7] (fpgacell)
     1    0.005991    0.029990    1.857643 2358.228027 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.029990    0.000227 2358.228271 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.117325 2358.345459 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.062994    0.000682 2358.346191 v io_south_out[23] (out)
                                           2358.346191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.346191   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.403809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009672    0.037802    4.325102 2353.169922 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.037802    0.000227 2353.169922 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034425    0.063054    0.120508 2353.290527 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.063064    0.000682 2353.291260 v io_north_out[19] (out)
                                           2353.291260   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.291260   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.458984   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012583    0.043377    7.768904 2348.844482 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.043377    0.000227 2348.844727 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011360    0.041763    4.196636 2353.041260 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.041763    0.000227 2353.041504 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.063053    0.122100 2353.163574 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.063063    0.000682 2353.164307 v io_north_out[16] (out)
                                           2353.164307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.164307   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.585938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.012716    0.072161    5.136372 2339.718506 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072161    0.000000 2339.718506 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033184    0.165269    1.356739 2341.075195 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.165269    0.000455 2341.075684 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006840    0.031653    4.791446 2345.866943 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.031653    0.000227 2345.867188 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.118007 2345.985352 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.062994    0.000682 2345.985840 v io_south_out[19] (out)
                                           2345.985840   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2345.985840   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.764160   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.010033    0.057398    6.368282 2340.950195 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.057398    0.000227 2340.950439 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034423    0.128718    0.145292 2341.095703 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.128724    0.000682 2341.096436 ^ io_north_out[10] (out)
                                           2341.096436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.096436   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.653320   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.009359    0.055335    6.357595 2340.939697 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.055335    0.000227 2340.939941 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034282    0.128215    0.144382 2341.084229 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128221    0.000682 2341.084961 ^ io_north_out[8] (out)
                                           2341.084961   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.084961   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.665039   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.014981    0.078859    6.323262 2340.905273 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.078859    0.000227 2340.905518 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034386    0.128534    0.150067 2341.055664 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128579    0.000682 2341.056152 ^ io_north_out[11] (out)
                                           2341.056152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.056152   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.693848   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.011889    0.065378    6.313485 2340.895508 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.065378    0.000227 2340.895752 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034567    0.129226    0.147338 2341.042969 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.129233    0.000909 2341.043945 ^ io_north_out[9] (out)
                                           2341.043945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.043945   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.706055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.010149    0.057710    6.131131 2340.713135 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.057710    0.000227 2340.713379 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.128354    0.145064 2340.858398 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128361    0.000682 2340.859131 ^ io_north_out[2] (out)
                                           2340.859131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.859131   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.890625   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.007048    0.052870    6.127721 2340.709717 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.052870    0.000227 2340.709961 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127806    0.143473 2340.853516 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.127812    0.000682 2340.854004 ^ io_west_out[24] (out)
                                           2340.854004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.854004   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.895996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.008877    0.057321    6.027676 2340.609619 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.057321    0.000227 2340.609863 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127753    0.144610 2340.754639 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.127758    0.000682 2340.755127 ^ io_west_out[18] (out)
                                           2340.755127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.755127   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.995117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.009002    0.059196    6.024266 2340.606201 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.059196    0.000227 2340.606445 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034171    0.127814    0.145064 2340.751465 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127820    0.000682 2340.752197 ^ io_west_out[25] (out)
                                           2340.752197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.752197   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.998047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.016113    0.085541    5.999027 2340.581055 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.085541    0.000227 2340.581299 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127754    0.150976 2340.732178 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.127797    0.000682 2340.732910 ^ io_west_out[26] (out)
                                           2340.732910   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.732910   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.017090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.013926    0.075841    6.002438 2340.584473 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.075841    0.000227 2340.584717 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.127460    0.148702 2340.733398 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.127503    0.000682 2340.734131 ^ io_west_out[27] (out)
                                           2340.734131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.734131   data arrival time
---------------------------------------------------------------------------------------------
                                           5659.016113   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.008548    0.035269    2.271918 2336.854004 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035269    0.000227 2336.854248 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034322    0.062900    0.119371 2336.973633 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.062910    0.000682 2336.974121 v io_north_out[7] (out)
                                           2336.974121   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.974121   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.775879   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009161    0.058128   15.850674 2322.442139 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058128    0.000000 2322.442139 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029516    0.079919   12.139935 2334.582031 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.079919    0.000000 2334.582031 v cell2/CBeast_in[7] (fpgacell)
     1    0.011131    0.042057    1.705303 2336.287354 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.042057    0.000227 2336.287598 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.062642    0.121872 2336.409424 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062650    0.000682 2336.410156 v io_west_out[23] (out)
                                           2336.410156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.410156   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.339844   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009674    0.037806    8.565621 2315.156982 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.037806    0.000227 2315.157227 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034321    0.062899    0.120281 2315.277588 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.062909    0.000682 2315.278320 v io_north_out[3] (out)
                                           2315.278320   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.278320   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.472168   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011483    0.063681    8.501502 2315.093018 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.063681    0.000227 2315.093018 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034580    0.129273    0.147111 2315.240234 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.129281    0.000909 2315.241211 ^ io_north_out[0] (out)
                                           2315.241211   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.241211   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.508789   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.007858    0.034909    5.735501 2312.326904 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.034909    0.000227 2312.327148 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.062627    0.118916 2312.446045 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062635    0.000682 2312.446777 v io_west_out[19] (out)
                                           2312.446777   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.446777   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.303223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010638    0.062930    1.865601 2290.263916 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.062930    0.000000 2290.263916 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030636    0.153083    2.016577 2292.280518 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.153083    0.000227 2292.280762 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028216    0.145518    1.896069 2294.176758 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.145518    0.000000 2294.176758 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010616    0.062832    1.865601 2296.042480 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.062832    0.000000 2296.042480 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020483    0.104722    1.587978 2297.630371 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.104722    0.000227 2297.630615 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.012684    0.068614    7.514927 2305.145508 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.068614    0.000000 2305.145508 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.007932    0.051712    1.445869 2306.591309 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.051712    0.000000 2306.591309 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006596    0.043500    1.462695 2308.054199 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.043500    0.000227 2308.054443 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034309    0.128332    0.140972 2308.195312 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.128339    0.000682 2308.196045 ^ io_west_out[16] (out)
                                           2308.196045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.196045   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.554199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015218    0.081603    1.543640 2289.941895 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.081603    0.000227 2289.942139 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.127393    0.150067 2290.092285 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127435    0.000682 2290.093018 ^ io_west_out[11] (out)
                                           2290.093018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.093018   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.656738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007738    0.050606    1.948820 2265.508545 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.050606    0.000000 2265.508545 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027183    0.134987    2.124125 2267.632812 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.134987    0.000455 2267.633301 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031816    0.162065    1.860826 2269.494141 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162065    0.000000 2269.494141 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007716    0.050509    1.948820 2271.442871 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.050509    0.000000 2271.442871 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026036    0.131990    1.622311 2273.065186 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.131990    0.000455 2273.065674 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028238    0.145618   15.332717 2288.398438 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.145618    0.000000 2288.398438 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005959    0.041167    1.433591 2289.832031 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.041167    0.000227 2289.832031 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128355    0.140290 2289.972412 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128361    0.000682 2289.973145 ^ io_south_out[11] (out)
                                           2289.973145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2289.973145   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.776855   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016606    0.087749    1.526132 2265.085938 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.087749    0.000227 2265.086182 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033958    0.127049    0.151203 2265.237305 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.127090    0.000682 2265.238037 ^ io_west_out[10] (out)
                                           2265.238037   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.238037   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.512207   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010738    0.063757    1.740091 2241.192139 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.063757    0.000000 2241.192139 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.027784    0.137714    1.939043 2243.131104 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.137714    0.000455 2243.131592 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025716    0.135931    1.824901 2244.956543 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.135931    0.000000 2244.956543 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010716    0.063660    1.740091 2246.696533 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.063660    0.000000 2246.696533 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028584    0.143868    1.394255 2248.090820 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.143868    0.000455 2248.091309 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031838    0.162165   15.468459 2263.559814 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162165    0.000000 2263.559814 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006320    0.041810    1.382659 2264.942383 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.041810    0.000227 2264.942627 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128604    0.140744 2265.083496 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128611    0.000682 2265.084229 ^ io_south_out[10] (out)
                                           2265.084229   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.084229   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.666016   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009336    0.060523    1.595936 2241.048096 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.060523    0.000227 2241.048096 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127803    0.145292 2241.193604 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127809    0.000682 2241.194092 ^ io_west_out[9] (out)
                                           2241.194092   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.194092   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.555664   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008638    0.054792    1.935177 2216.151123 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.054792    0.000000 2216.151123 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023583    0.118803    2.153911 2218.304932 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.118803    0.000227 2218.305176 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014816    0.087802    1.963144 2220.268311 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.087802    0.000000 2220.268311 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008616    0.054696    1.935177 2222.203369 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.054696    0.000000 2222.203369 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018383    0.096016    1.704166 2223.907715 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.096016    0.000227 2223.907959 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025738    0.136029   15.544174 2239.452148 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136029    0.000000 2239.452148 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.005859    0.039951    1.314902 2240.766846 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.039951    0.000227 2240.767090 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128609    0.140062 2240.907227 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128615    0.000682 2240.907959 ^ io_south_out[9] (out)
                                           2240.907959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.907959   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.842285   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008008    0.056456    1.740546 2215.956299 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.056456    0.000227 2215.956543 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034153    0.127753    0.144382 2216.101074 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.127758    0.000682 2216.101562 ^ io_west_out[8] (out)
                                           2216.101562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.101562   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.648438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.012738    0.072263    5.136372 2202.038086 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072263    0.000000 2202.038086 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014838    0.087899   12.177680 2214.215820 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.087899    0.000000 2214.215820 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006739    0.046365    1.524313 2215.740234 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.046365    0.000227 2215.740479 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128343    0.141881 2215.882324 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128349    0.000682 2215.883057 ^ io_south_out[8] (out)
                                           2215.883057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.883057   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.867188   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.009489    0.059787    6.030178 2202.931885 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.059787    0.000227 2202.932129 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034084    0.127505    0.145064 2203.077148 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.127511    0.000682 2203.077881 ^ io_west_out[2] (out)
                                           2203.077881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.077881   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.671875   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.006759    0.042962    5.717766 2202.619629 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.042962    0.000227 2202.619873 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128602    0.140972 2202.760742 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128608    0.000682 2202.761475 ^ io_south_out[2] (out)
                                           2202.761475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.761475   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.988281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.011840    0.043146    1.707122 2198.608887 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043146    0.000227 2198.609131 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062650    0.122327 2198.731445 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062657    0.000682 2198.732178 v io_west_out[7] (out)
                                           2198.732178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.732178   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.018066   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007338    0.034446   16.005060 2179.114258 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034446    0.000000 2179.114258 v cell1/SBwest_in[2] (fpgacell)
     1    0.013384    0.044900    2.001570 2181.115967 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.044900    0.000227 2181.116211 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015216    0.050920    1.344006 2182.460205 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.050920    0.000000 2182.460205 v cell2/CBeast_in[2] (fpgacell)
     1    0.007316    0.034399    1.888338 2184.348389 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034399    0.000000 2184.348389 v cell3/SBwest_in[2] (fpgacell)
     1    0.030883    0.080791    1.261242 2185.609619 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.080791    0.000455 2185.610107 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029554    0.079994   11.291604 2196.901855 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.079994    0.000000 2196.901855 v cell0/CBeast_in[7] (fpgacell)
     1    0.006141    0.030273    1.538865 2198.440674 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030273    0.000227 2198.440918 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.117325 2198.558105 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.062994    0.000682 2198.558838 v io_south_out[7] (out)
                                           2198.558838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.558838   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.191406   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008410    0.036080    5.736866 2168.846191 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.036080    0.000227 2168.846436 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.062641    0.119371 2168.965820 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062649    0.000682 2168.966553 v io_west_out[3] (out)
                                           2168.966553   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.966553   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.783203   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006961    0.031897    5.595666 2168.705078 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.031897    0.000227 2168.705078 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.062985    0.118007 2168.823242 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.062994    0.000682 2168.823975 v io_south_out[3] (out)
                                           2168.823975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.823975   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.926270   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006809    0.044363    1.463377 2164.572754 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.044363    0.000227 2164.572998 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034162    0.127801    0.140972 2164.713867 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127806    0.000682 2164.714600 ^ io_west_out[0] (out)
                                           2164.714600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.714600   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.035156   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.007938    0.051736    1.556373 2163.109375 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.051736    0.000000 2163.109375 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005905    0.039489    1.376520 2164.485840 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039489    0.000227 2164.486084 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128610    0.140062 2164.626221 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128616    0.000682 2164.626709 ^ io_south_out[0] (out)
                                           2164.626709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.626709   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.123535   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003912    0.017905    0.010232 2000.010254 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.017905    0.000000 2000.010254 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.011512    0.105388    0.099817 2000.110107 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.105389    0.000227 2000.110352 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035539    0.176161   16.428204 2016.538574 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.176161    0.000455 2016.538940 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.012770    0.069005    7.762765 2024.301758 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.069005    0.000000 2024.301758 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037201    0.183350    1.460194 2025.761963 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.183350    0.000682 2025.762573 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008105    0.048840   16.047808 2041.810425 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.048840    0.000000 2041.810425 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012416    0.070792    1.753961 2043.564453 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.070792    0.000000 2043.564453 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035484    0.175909    1.381068 2044.945435 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.175909    0.000455 2044.945923 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015238    0.087701   15.617162 2060.562988 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.087701    0.000000 2060.562988 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013439    0.071958    1.782382 2062.345459 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.071958    0.000227 2062.345703 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.030939    0.154435    1.231911 2063.577637 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.154435    0.000455 2063.578125 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.012639    0.043481    7.813696 2071.391846 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.043481    0.000227 2071.392090 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033239    0.085750    1.295120 2072.687012 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.085750    0.000455 2072.687500 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019539    0.057061   11.801148 2084.488770 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057061    0.000227 2084.489014 v cell2/SBsouth_in[7] (fpgacell)
     1    0.019839    0.057703    1.292165 2085.781006 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.057703    0.000227 2085.781250 v cell0/CBnorth_in[7] (fpgacell)
     1    0.023639    0.119055    6.725031 2092.506348 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.119055    0.000227 2092.506592 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018439    0.096262    1.762373 2094.269043 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.096262    0.000227 2094.269287 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.027839    0.137967   15.828846 2110.098145 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.137967    0.000455 2110.098389 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.028670    0.144271    1.564786 2111.663330 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.144271    0.000455 2111.663818 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027275    0.135412   15.843398 2127.507080 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.135412    0.000455 2127.507568 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026019    0.131916    1.733497 2129.240967 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.131916    0.000455 2129.241455 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030605    0.150444   15.657861 2144.899414 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.152929    0.000455 2144.899902 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020546    0.105007    1.793069 2146.692871 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.105007    0.000227 2146.693115 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009138    0.058026   14.859779 2161.552979 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058026    0.000000 2161.552979 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005750    0.038846    1.464969 2163.017822 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038846    0.000227 2163.018066 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034385    0.128612    0.139835 2163.157959 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128618    0.000682 2163.158691 ^ io_south_out[16] (out)
                                           2163.158691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.158691   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.591309   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022928    0.081200    0.056357    0.056357 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000    0.056357 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.118927    0.175283 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000865    0.176149 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140015    0.316164 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096340    0.005646    0.321810 ^ cell3/clk (fpgacell)
     3    0.088894    0.427303    2.041630    2.363440 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.427540    0.009281    2.372721 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120249    0.436634    0.371579    2.744300 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.439352    0.028129    2.772428 ^ config_data_out (out)
                                              2.772428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.772428   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.978027   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012256    0.046164    0.030695 2000.030762 ^ config_en (in)
                                                         config_en (net)
                      0.046166    0.000000 2000.030762 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128320    0.115785    0.125283 2000.156006 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.116104    0.005230 2000.161255 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.195691    0.170169    0.142791 2000.304077 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.201313    0.055707 2000.359741 ^ cell0/config_en (fpgacell)
                                           2000.359741   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126268    0.013642 10000.346680 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                 -2.286230 9997.809570   library setup time
                                           9997.809570   data required time
---------------------------------------------------------------------------------------------
                                           9997.809570   data required time
                                           -2000.359741   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.450195   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012256    0.046164    0.030695 2000.030762 ^ config_en (in)
                                                         config_en (net)
                      0.046166    0.000000 2000.030762 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128320    0.115785    0.125283 2000.156006 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.116104    0.005230 2000.161255 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.195691    0.170169    0.142791 2000.304077 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.191100    0.044793 2000.348877 ^ cell1/config_en (fpgacell)
                                           2000.348877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135877    0.029104 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                 -2.286230 9997.825195   library setup time
                                           9997.825195   data required time
---------------------------------------------------------------------------------------------
                                           9997.825195   data required time
                                           -2000.348877   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.476562   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012256    0.046164    0.030695 2000.030762 ^ config_en (in)
                                                         config_en (net)
                      0.046166    0.000000 2000.030762 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128320    0.115785    0.125283 2000.156006 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.120318    0.017963 2000.173950 ^ cell2/config_en (fpgacell)
                                           2000.173950   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096524    0.006366 10000.323242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.073242   clock uncertainty
                                  0.000000 10000.073242   clock reconvergence pessimism
                                 -2.286230 9997.786133   library setup time
                                           9997.786133   data required time
---------------------------------------------------------------------------------------------
                                           9997.786133   data required time
                                           -2000.173950   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.612793   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012256    0.046164    0.030695 2000.030762 ^ config_en (in)
                                                         config_en (net)
                      0.046166    0.000000 2000.030762 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.128320    0.115785    0.125283 2000.156006 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.116252    0.006139 2000.162109 ^ cell3/config_en (fpgacell)
                                           2000.162109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096340    0.005457 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -2.286230 9997.785156   library setup time
                                           9997.785156   data required time
---------------------------------------------------------------------------------------------
                                           9997.785156   data required time
                                           -2000.162109   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.623535   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011477    0.043526    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043528    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120594    0.109449    0.120508 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109880    0.005684 2000.154907 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.183891    0.161082    0.140744 2000.295654 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.188278    0.050250 2000.345947 ^ cell0/nrst (fpgacell)
                                           2000.345947   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126268    0.013642 10000.346680 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                 -1.362410 9998.734375   library setup time
                                           9998.734375   data required time
---------------------------------------------------------------------------------------------
                                           9998.734375   data required time
                                           -2000.345947   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.387695   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011477    0.043526    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043528    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120594    0.109449    0.120508 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109880    0.005684 2000.154907 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.183891    0.161082    0.140744 2000.295654 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.180405    0.041837 2000.337524 ^ cell1/nrst (fpgacell)
                                           2000.337524   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135877    0.029104 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                 -1.362410 9998.749023   library setup time
                                           9998.749023   data required time
---------------------------------------------------------------------------------------------
                                           9998.749023   data required time
                                           -2000.337524   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.412109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011477    0.043526    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043528    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120594    0.109449    0.120508 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.113856    0.017280 2000.166504 ^ cell2/nrst (fpgacell)
                                           2000.166504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096524    0.006366 10000.323242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.073242   clock uncertainty
                                  0.000000 10000.073242   clock reconvergence pessimism
                                 -1.362410 9998.709961   library setup time
                                           9998.709961   data required time
---------------------------------------------------------------------------------------------
                                           9998.709961   data required time
                                           -2000.166504   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.543945   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011477    0.043526    0.028649 2000.028687 ^ nrst (in)
                                                         nrst (net)
                      0.043528    0.000000 2000.028687 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.120594    0.109449    0.120508 2000.149170 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.109948    0.006139 2000.155396 ^ cell3/nrst (fpgacell)
                                           2000.155396   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096340    0.005457 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                 -1.362410 9998.708984   library setup time
                                           9998.708984   data required time
---------------------------------------------------------------------------------------------
                                           9998.708984   data required time
                                           -2000.155396   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.554199   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003649    0.005966    0.002956 2000.003052 v config_data_in (in)
                                                         config_data_in (net)
                      0.005966    0.000000 2000.003052 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041944    0.066549    0.119599 2000.122559 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.066827    0.003411 2000.125977 v cell0/config_data_in (fpgacell)
                                           2000.125977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126268    0.013642 10000.346680 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.096680   clock uncertainty
                                  0.000000 10000.096680   clock reconvergence pessimism
                                  0.146400 10000.243164   library setup time
                                           10000.243164   data required time
---------------------------------------------------------------------------------------------
                                           10000.243164   data required time
                                           -2000.125977   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.116699   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022928    0.081200    0.056357    0.056357 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000    0.056357 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.118927    0.175283 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.008995    0.184279 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148667    0.332946 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135877    0.029267    0.362213 ^ cell1/clk (fpgacell)
     3    0.144461    0.695287    2.189176    2.551389 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.703882    0.060906    2.612296 ^ cell2/config_data_in (fpgacell)
                                              2.612296   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096524    0.006366 10000.323242 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.073242   clock uncertainty
                                  0.000000 10000.073242   clock reconvergence pessimism
                                  0.295790 10000.368164   library setup time
                                           10000.368164   data required time
---------------------------------------------------------------------------------------------
                                           10000.368164   data required time
                                             -2.612296   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.755859   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022928    0.081200    0.056357    0.056357 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000    0.056357 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.118927    0.175283 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.008995    0.184279 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148667    0.332946 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.126268    0.013162    0.346108 ^ cell0/clk (fpgacell)
     3    0.121387    0.583897    2.132244    2.478352 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.587041    0.036654    2.515006 ^ cell1/config_data_in (fpgacell)
                                              2.515006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061454    0.009095 10000.184570 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.148507    0.124068    0.148248 10000.333008 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.135877    0.029104 10000.362305 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.112305   clock uncertainty
                                  0.000000 10000.112305   clock reconvergence pessimism
                                  0.295790 10000.407227   library setup time
                                           10000.407227   data required time
---------------------------------------------------------------------------------------------
                                           10000.407227   data required time
                                             -2.515006   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.892578   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.022928    0.081200    0.056357    0.056357 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000    0.056357 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.118927    0.175283 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000865    0.176149 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140015    0.316164 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096524    0.006551    0.322715 ^ cell2/clk (fpgacell)
     3    0.091669    0.443870    2.040481    2.363196 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.446211    0.027844    2.391040 ^ cell3/config_data_in (fpgacell)
                                              2.391040   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.022928    0.081200    0.056389 10000.056641 ^ clk (in)
                                                         clk (net)
                      0.081245    0.000000 10000.056641 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.059371    0.059172    0.119144 10000.175781 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059188    0.000909 10000.176758 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.109041    0.095828    0.140062 10000.316406 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.096340    0.005457 10000.322266 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.072266   clock uncertainty
                                  0.000000 10000.072266   clock reconvergence pessimism
                                  0.295790 10000.367188   library setup time
                                           10000.367188   data required time
---------------------------------------------------------------------------------------------
                                           10000.367188   data required time
                                             -2.391040   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.976562   slack (MET)



