{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524543849805 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524543849935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 23 23:24:09 2018 " "Processing started: Mon Apr 23 23:24:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524543849935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543849935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_PROCESSOR -c MIPS_PROCESSOR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543849936 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524543852293 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524543852293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor " "Found entity 1: MIPS_Processor" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Definitions.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Definitions.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderRegisterFile " "Found entity 1: DecoderRegisterFile" {  } { { "../DecoderRegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DecoderRegisterFile.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/DataMemory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../Control.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ANDGate " "Found entity 1: ANDGate" {  } { { "../ANDGate.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ANDGate.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALU.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder32bits " "Found entity 1: Adder32bits" {  } { { "../Adder32bits.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Adder32bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "../SignExtend.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/SignExtend.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2 " "Found entity 1: ShiftLeft2" {  } { { "../ShiftLeft2.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ShiftLeft2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543888979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543888979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramMemory " "Found entity 1: ProgramMemory" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../PC_Register.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../MUXRegisterFile.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MUXRegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer2to1 " "Found entity 1: Multiplexer2to1" {  } { { "../Multiplexer2to1.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Processor_TB " "Found entity 1: MIPS_Processor_TB" {  } { { "../MIPS_Processor_TB.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v" { { "Info" "ISGN_ENTITY_NAME" "1 ORGate " "Found entity 1: ORGate" {  } { { "../ORGate.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ORGate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524543889101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543889101 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PcSrc_wire MIPS_Processor.v(186) " "Verilog HDL Implicit Net warning at MIPS_Processor.v(186): created implicit net for \"PcSrc_wire\"" {  } { { "../MIPS_Processor.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889189 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_Processor " "Elaborating entity \"MIPS_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524543889473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ControlUnit " "Elaborating entity \"Control\" for hierarchy \"Control:ControlUnit\"" {  } { { "../MIPS_Processor.v" "ControlUnit" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../MIPS_Processor.v" "PROGRAM_COUNTER" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramMemory ProgramMemory:Instruction_Memory " "Elaborating entity \"ProgramMemory\" for hierarchy \"ProgramMemory:Instruction_Memory\"" {  } { { "../MIPS_Processor.v" "Instruction_Memory" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889745 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 511 ProgramMemory.v(34) " "Verilog HDL warning at ProgramMemory.v(34): number of words (6) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1524543889747 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 ProgramMemory.v(30) " "Net \"rom.data_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524543889747 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 ProgramMemory.v(30) " "Net \"rom.waddr_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524543889747 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 ProgramMemory.v(30) " "Net \"rom.we_a\" at ProgramMemory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../ProgramMemory.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ProgramMemory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1524543889747 "|MIPS_Processor|ProgramMemory:Instruction_Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder32bits Adder32bits:PC_4_adder " "Elaborating entity \"Adder32bits\" for hierarchy \"Adder32bits:PC_4_adder\"" {  } { { "../MIPS_Processor.v" "PC_4_adder" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "../MIPS_Processor.v" "Register_File" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderRegisterFile RegisterFile:Register_File\|DecoderRegisterFile:Decoder " "Elaborating entity \"DecoderRegisterFile\" for hierarchy \"RegisterFile:Register_File\|DecoderRegisterFile:Decoder\"" {  } { { "../RegisterFile.v" "Decoder" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterFile:Register_File\|Register:Register_Zero " "Elaborating entity \"Register\" for hierarchy \"RegisterFile:Register_File\|Register:Register_Zero\"" {  } { { "../RegisterFile.v" "Register_Zero" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"RegisterFile:Register_File\|MUXRegisterFile:MUXRegister1\"" {  } { { "../RegisterFile.v" "MUXRegister1" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_RegisterDestinationSelect " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_RegisterDestinationSelect\"" {  } { { "../MIPS_Processor.v" "MUX_RegisterDestinationSelect" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer2to1 Multiplexer2to1:MUX_Offset " "Elaborating entity \"Multiplexer2to1\" for hierarchy \"Multiplexer2to1:MUX_Offset\"" {  } { { "../MIPS_Processor.v" "MUX_Offset" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDGate ANDGate:BRANCHEQ_AND_ZERO " "Elaborating entity \"ANDGate\" for hierarchy \"ANDGate:BRANCHEQ_AND_ZERO\"" {  } { { "../MIPS_Processor.v" "BRANCHEQ_AND_ZERO" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORGate ORGate:BranchEqOrBranchNE " "Elaborating entity \"ORGate\" for hierarchy \"ORGate:BranchEqOrBranchNE\"" {  } { { "../MIPS_Processor.v" "BranchEqOrBranchNE" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SignExtender " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SignExtender\"" {  } { { "../MIPS_Processor.v" "SignExtender" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2 ShiftLeft2:ShiftLeft " "Elaborating entity \"ShiftLeft2\" for hierarchy \"ShiftLeft2:ShiftLeft\"" {  } { { "../MIPS_Processor.v" "ShiftLeft" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl ALUControl:ArithmeticLogicUnitControl " "Elaborating entity \"ALUControl\" for hierarchy \"ALUControl:ArithmeticLogicUnitControl\"" {  } { { "../MIPS_Processor.v" "ArithmeticLogicUnitControl" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889861 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(68) " "Verilog HDL Casex/Casez warning at ALUControl.v(68): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 68 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1524543889863 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "ALUControl.v(70) " "Verilog HDL Casex/Casez warning at ALUControl.v(70): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "../ALUControl.v" "" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/ALUControl.v" 70 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1524543889863 "|MIPS_Processor|ALUControl:ArithmeticLogicUnitControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ArithmeticLogicUnit " "Elaborating entity \"ALU\" for hierarchy \"ALU:ArithmeticLogicUnit\"" {  } { { "../MIPS_Processor.v" "ArithmeticLogicUnit" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DataMemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DataMemory\"" {  } { { "../MIPS_Processor.v" "DataMemory" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524543889866 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[31\] RegisterFile:Register_File\|WriteData\[31\] " "Net \"Writeback_wire\[31\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[31\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[31\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[31\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[31\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[31\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[31\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[31\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[31\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[31\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890540 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[30\] RegisterFile:Register_File\|WriteData\[30\] " "Net \"Writeback_wire\[30\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[30\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[30\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[30\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[30\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[30\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[30\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[30\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[30\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[30\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890540 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[29\] RegisterFile:Register_File\|WriteData\[29\] " "Net \"Writeback_wire\[29\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[29\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[29\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[29\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[29\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[29\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[29\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[29\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[29\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[29\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890540 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[28\] RegisterFile:Register_File\|WriteData\[28\] " "Net \"Writeback_wire\[28\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[28\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[28\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[28\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[28\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[28\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[28\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[28\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890540 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[28\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[28\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890540 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[27\] RegisterFile:Register_File\|WriteData\[27\] " "Net \"Writeback_wire\[27\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[27\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[27\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[27\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[27\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[27\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[27\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[27\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[27\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[27\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[26\] RegisterFile:Register_File\|WriteData\[26\] " "Net \"Writeback_wire\[26\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[26\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[26\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[26\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[26\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[26\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[26\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[26\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[26\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[26\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[25\] RegisterFile:Register_File\|WriteData\[25\] " "Net \"Writeback_wire\[25\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[25\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[25\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[25\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[25\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[25\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[25\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[25\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[25\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[25\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[24\] RegisterFile:Register_File\|WriteData\[24\] " "Net \"Writeback_wire\[24\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[24\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[24\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[24\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[24\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[24\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[24\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[24\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[24\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[24\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[23\] RegisterFile:Register_File\|WriteData\[23\] " "Net \"Writeback_wire\[23\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[23\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[23\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[23\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[23\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[23\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[23\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[23\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[23\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[23\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[22\] RegisterFile:Register_File\|WriteData\[22\] " "Net \"Writeback_wire\[22\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[22\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[22\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[22\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[22\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[22\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[22\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[22\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[22\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[22\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[21\] RegisterFile:Register_File\|WriteData\[21\] " "Net \"Writeback_wire\[21\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[21\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[21\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[21\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[21\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[21\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[21\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[21\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890541 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[21\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[21\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890541 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[20\] RegisterFile:Register_File\|WriteData\[20\] " "Net \"Writeback_wire\[20\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[20\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[20\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[20\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[20\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[20\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[20\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[20\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[20\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[20\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[19\] RegisterFile:Register_File\|WriteData\[19\] " "Net \"Writeback_wire\[19\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[19\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[19\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[19\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[19\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[19\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[19\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[19\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[19\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[19\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[18\] RegisterFile:Register_File\|WriteData\[18\] " "Net \"Writeback_wire\[18\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[18\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[18\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[18\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[18\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[18\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[18\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[18\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[18\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[18\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[17\] RegisterFile:Register_File\|WriteData\[17\] " "Net \"Writeback_wire\[17\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[17\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[17\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[17\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[17\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[17\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[17\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[17\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[17\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[17\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[16\] RegisterFile:Register_File\|WriteData\[16\] " "Net \"Writeback_wire\[16\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[16\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[16\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[16\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[16\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[16\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[16\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[16\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[16\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[16\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[15\] RegisterFile:Register_File\|WriteData\[15\] " "Net \"Writeback_wire\[15\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[15\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[15\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[15\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[15\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[15\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[15\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[15\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890542 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[15\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[15\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890542 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[14\] RegisterFile:Register_File\|WriteData\[14\] " "Net \"Writeback_wire\[14\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[14\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[14\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[14\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[14\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[14\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[14\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[14\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[14\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[14\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[13\] RegisterFile:Register_File\|WriteData\[13\] " "Net \"Writeback_wire\[13\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[13\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[13\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[13\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[13\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[13\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[13\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[13\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[13\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[13\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[12\] RegisterFile:Register_File\|WriteData\[12\] " "Net \"Writeback_wire\[12\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[12\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[12\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[12\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[12\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[12\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[12\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[12\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[12\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[12\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[11\] RegisterFile:Register_File\|WriteData\[11\] " "Net \"Writeback_wire\[11\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[11\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[11\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[11\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[11\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[11\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[11\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[11\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[11\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[11\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[10\] RegisterFile:Register_File\|WriteData\[10\] " "Net \"Writeback_wire\[10\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[10\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[10\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[10\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[10\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[10\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[10\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[10\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[10\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[10\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[9\] RegisterFile:Register_File\|WriteData\[9\] " "Net \"Writeback_wire\[9\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[9\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[9\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[9\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[9\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[9\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[9\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[9\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[9\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[8\] RegisterFile:Register_File\|WriteData\[8\] " "Net \"Writeback_wire\[8\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[8\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[8\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[8\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[8\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[8\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[8\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890543 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[8\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[8\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890543 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[7\] RegisterFile:Register_File\|WriteData\[7\] " "Net \"Writeback_wire\[7\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[7\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[7\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[7\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[7\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[7\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[7\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[7\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[7\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[6\] RegisterFile:Register_File\|WriteData\[6\] " "Net \"Writeback_wire\[6\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[6\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[6\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[6\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[6\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[6\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[6\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[6\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[6\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[5\] RegisterFile:Register_File\|WriteData\[5\] " "Net \"Writeback_wire\[5\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[5\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[5\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[5\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[5\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[5\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[5\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[5\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[5\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[4\] RegisterFile:Register_File\|WriteData\[4\] " "Net \"Writeback_wire\[4\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[4\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[4\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[4\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[4\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[4\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[4\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[4\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[4\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[3\] RegisterFile:Register_File\|WriteData\[3\] " "Net \"Writeback_wire\[3\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[3\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[3\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[3\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[3\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[3\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[3\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[3\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[3\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[2\] RegisterFile:Register_File\|WriteData\[2\] " "Net \"Writeback_wire\[2\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[2\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[2\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[2\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[2\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[2\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[2\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[2\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[2\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[1\] RegisterFile:Register_File\|WriteData\[1\] " "Net \"Writeback_wire\[1\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[1\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[1\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[1\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[1\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[1\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[1\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890544 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[1\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[1\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890544 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "Writeback_wire\[0\] RegisterFile:Register_File\|WriteData\[0\] " "Net \"Writeback_wire\[0\]\", which fans out to \"RegisterFile:Register_File\|WriteData\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[0\] " "Net is fed by \"Multiplexer2to1:MUX_ZeroImmOrReadData\|MUX_Output\[0\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[0\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890545 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[0\] " "Net is fed by \"Multiplexer2to1:MUX_MemtoReg\|MUX_Output\[0\]\"" {  } { { "../Multiplexer2to1.v" "MUX_Output\[0\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/Multiplexer2to1.v" 24 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1524543890545 ""}  } { { "../MIPS_Processor.v" "Writeback_wire\[0\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/MIPS_Processor.v" 76 -1 0 } } { "../RegisterFile.v" "WriteData\[0\]" { Text "/home/c/Documents/GIT/P2_UNICYCLEPROCESSOR/RegisterFile.v" 26 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1524543890545 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "898 " "Peak virtual memory: 898 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524543890820 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 23 23:24:50 2018 " "Processing ended: Mon Apr 23 23:24:50 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524543890820 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524543890820 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524543890820 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524543890820 ""}
