// Seed: 1951384524
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10#(
        .id_11(1),
        .id_12(1),
        .id_13(1'd0),
        .id_14(-1'h0)
    ),
    id_15
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output supply0 id_3,
    output supply1 id_4
    , id_6
);
  assign id_3 = id_6[1];
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_7,
      id_7
  );
  wire id_9;
endmodule
