<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p426" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_426{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_426{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_426{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_426{left:189px;bottom:998px;}
#t5_426{left:424px;bottom:998px;letter-spacing:-0.14px;}
#t6_426{left:424px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.62px;}
#t7_426{left:424px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.11px;}
#t8_426{left:424px;bottom:943px;letter-spacing:-0.11px;}
#t9_426{left:424px;bottom:926px;letter-spacing:-0.12px;}
#ta_426{left:189px;bottom:901px;letter-spacing:-0.13px;}
#tb_426{left:424px;bottom:901px;letter-spacing:-0.13px;}
#tc_426{left:81px;bottom:877px;letter-spacing:-0.16px;}
#td_426{left:142px;bottom:877px;letter-spacing:-0.17px;}
#te_426{left:189px;bottom:877px;letter-spacing:-0.13px;}
#tf_426{left:424px;bottom:877px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tg_426{left:81px;bottom:852px;letter-spacing:-0.16px;}
#th_426{left:142px;bottom:852px;letter-spacing:-0.17px;}
#ti_426{left:189px;bottom:852px;letter-spacing:-0.13px;}
#tj_426{left:424px;bottom:852px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tk_426{left:81px;bottom:828px;letter-spacing:-0.15px;}
#tl_426{left:142px;bottom:828px;letter-spacing:-0.17px;}
#tm_426{left:189px;bottom:828px;letter-spacing:-0.15px;}
#tn_426{left:423px;bottom:828px;letter-spacing:-0.11px;}
#to_426{left:424px;bottom:807px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tp_426{left:424px;bottom:785px;letter-spacing:-0.11px;}
#tq_426{left:81px;bottom:761px;letter-spacing:-0.15px;}
#tr_426{left:142px;bottom:761px;letter-spacing:-0.17px;}
#ts_426{left:189px;bottom:761px;letter-spacing:-0.15px;}
#tt_426{left:424px;bottom:761px;letter-spacing:-0.11px;}
#tu_426{left:424px;bottom:739px;letter-spacing:-0.11px;word-spacing:0.03px;}
#tv_426{left:424px;bottom:718px;letter-spacing:-0.11px;}
#tw_426{left:81px;bottom:694px;letter-spacing:-0.15px;}
#tx_426{left:142px;bottom:694px;letter-spacing:-0.17px;}
#ty_426{left:189px;bottom:694px;letter-spacing:-0.15px;}
#tz_426{left:424px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t10_426{left:424px;bottom:672px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t11_426{left:424px;bottom:651px;letter-spacing:-0.11px;}
#t12_426{left:81px;bottom:626px;letter-spacing:-0.16px;}
#t13_426{left:142px;bottom:626px;letter-spacing:-0.17px;}
#t14_426{left:189px;bottom:626px;letter-spacing:-0.15px;}
#t15_426{left:424px;bottom:626px;letter-spacing:-0.12px;}
#t16_426{left:189px;bottom:602px;letter-spacing:-0.13px;}
#t17_426{left:424px;bottom:602px;letter-spacing:-0.13px;}
#t18_426{left:189px;bottom:577px;letter-spacing:-0.14px;}
#t19_426{left:423px;bottom:577px;letter-spacing:-0.12px;}
#t1a_426{left:424px;bottom:556px;letter-spacing:-0.12px;}
#t1b_426{left:424px;bottom:535px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t1c_426{left:457px;bottom:535px;letter-spacing:-0.11px;}
#t1d_426{left:457px;bottom:518px;letter-spacing:-0.11px;}
#t1e_426{left:424px;bottom:498px;letter-spacing:-0.07px;word-spacing:-0.02px;}
#t1f_426{left:457px;bottom:498px;letter-spacing:-0.11px;}
#t1g_426{left:424px;bottom:478px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t1h_426{left:424px;bottom:461px;letter-spacing:-0.12px;}
#t1i_426{left:189px;bottom:437px;letter-spacing:-0.14px;}
#t1j_426{left:423px;bottom:437px;letter-spacing:-0.12px;}
#t1k_426{left:81px;bottom:412px;letter-spacing:-0.14px;}
#t1l_426{left:142px;bottom:412px;letter-spacing:-0.17px;}
#t1m_426{left:189px;bottom:412px;letter-spacing:-0.14px;}
#t1n_426{left:424px;bottom:412px;letter-spacing:-0.12px;}
#t1o_426{left:424px;bottom:391px;letter-spacing:-0.11px;}
#t1p_426{left:189px;bottom:367px;letter-spacing:-0.11px;}
#t1q_426{left:424px;bottom:367px;letter-spacing:-0.13px;}
#t1r_426{left:283px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1s_426{left:369px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1t_426{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t1u_426{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t1v_426{left:219px;bottom:1046px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1w_426{left:588px;bottom:1063px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t1x_426{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t1y_426{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_426{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_426{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_426{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_426{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s5_426{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts426" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg426Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg426" style="-webkit-user-select: none;"><object width="935" height="1210" data="426/426.svg" type="image/svg+xml" id="pdf426" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_426" class="t s1_426">2-410 </span><span id="t2_426" class="t s1_426">Vol. 4 </span>
<span id="t3_426" class="t s2_426">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_426" class="t s3_426">2 </span><span id="t5_426" class="t s3_426">MCIP </span>
<span id="t6_426" class="t s3_426">When set, this bit indicates that a machine check has been generated. If a </span>
<span id="t7_426" class="t s3_426">second machine check is detected while this bit is still set, the processor </span>
<span id="t8_426" class="t s3_426">enters a shutdown state. Software should write this bit to 0 after </span>
<span id="t9_426" class="t s3_426">processing a machine check exception. </span>
<span id="ta_426" class="t s3_426">63:3 </span><span id="tb_426" class="t s3_426">Reserved </span>
<span id="tc_426" class="t s3_426">198H </span><span id="td_426" class="t s3_426">408 </span><span id="te_426" class="t s3_426">IA32_PERF_STATUS </span><span id="tf_426" class="t s3_426">See Table 2-2. </span>
<span id="tg_426" class="t s3_426">199H </span><span id="th_426" class="t s3_426">409 </span><span id="ti_426" class="t s3_426">IA32_PERF_CTL </span><span id="tj_426" class="t s3_426">See Table 2-2. </span>
<span id="tk_426" class="t s3_426">19AH </span><span id="tl_426" class="t s3_426">410 </span><span id="tm_426" class="t s3_426">IA32_CLOCK_MODULATION </span><span id="tn_426" class="t s3_426">Clock Modulation (R/W). </span>
<span id="to_426" class="t s3_426">See Table 2-2. </span>
<span id="tp_426" class="t s3_426">See Section 15.8.3, “Software Controlled Clock Modulation.” </span>
<span id="tq_426" class="t s3_426">19BH </span><span id="tr_426" class="t s3_426">411 </span><span id="ts_426" class="t s3_426">IA32_THERM_INTERRUPT </span><span id="tt_426" class="t s3_426">Thermal Interrupt Control (R/W) </span>
<span id="tu_426" class="t s3_426">See Table 2-2. </span>
<span id="tv_426" class="t s3_426">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="tw_426" class="t s3_426">19CH </span><span id="tx_426" class="t s3_426">412 </span><span id="ty_426" class="t s3_426">IA32_THERM_STATUS </span><span id="tz_426" class="t s3_426">Thermal Monitor Status (R/W) </span>
<span id="t10_426" class="t s3_426">See Table 2-2. </span>
<span id="t11_426" class="t s3_426">See Section 15.8.2, “Thermal Monitor.” </span>
<span id="t12_426" class="t s3_426">19DH </span><span id="t13_426" class="t s3_426">413 </span><span id="t14_426" class="t s3_426">MSR_THERM2_CTL </span><span id="t15_426" class="t s3_426">Thermal Monitor 2 Control </span>
<span id="t16_426" class="t s3_426">15:0 </span><span id="t17_426" class="t s3_426">Reserved </span>
<span id="t18_426" class="t s3_426">16 </span><span id="t19_426" class="t s3_426">TM_SELECT (R/W) </span>
<span id="t1a_426" class="t s3_426">Mode of automatic thermal monitor: </span>
<span id="t1b_426" class="t s3_426">0 = </span><span id="t1c_426" class="t s3_426">Thermal Monitor 1 (thermally-initiated on-die modulation of the </span>
<span id="t1d_426" class="t s3_426">stop-clock duty cycle) </span>
<span id="t1e_426" class="t s3_426">1 = </span><span id="t1f_426" class="t s3_426">Thermal Monitor 2 (thermally-initiated frequency transitions) </span>
<span id="t1g_426" class="t s3_426">If bit 3 of the IA32_MISC_ENABLE register is cleared, TM_SELECT has no </span>
<span id="t1h_426" class="t s3_426">effect. Neither TM1 nor TM2 will be enabled. </span>
<span id="t1i_426" class="t s3_426">63:16 </span><span id="t1j_426" class="t s3_426">Reserved </span>
<span id="t1k_426" class="t s3_426">1A0H </span><span id="t1l_426" class="t s3_426">416 </span><span id="t1m_426" class="t s3_426">IA32_MISC_ENABLE </span><span id="t1n_426" class="t s3_426">Enable Miscellaneous Processor Features (R/W) </span>
<span id="t1o_426" class="t s3_426">Allows a variety of processor functions to be enabled and disabled. </span>
<span id="t1p_426" class="t s3_426">2:0 </span><span id="t1q_426" class="t s3_426">Reserved </span>
<span id="t1r_426" class="t s4_426">Table 2-59. </span><span id="t1s_426" class="t s4_426">MSRs in Pentium M Processors (Contd.) </span>
<span id="t1t_426" class="t s5_426">Register </span>
<span id="t1u_426" class="t s5_426">Address </span><span id="t1v_426" class="t s5_426">Register Name / Bit Fields </span>
<span id="t1w_426" class="t s5_426">Bit Description </span>
<span id="t1x_426" class="t s5_426">Hex </span><span id="t1y_426" class="t s5_426">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
