# Reaction Timer (FPGA Implementation Based on VHDL)

This project is a reaction time tester implemented using the VHDL hardware description language and deployed on an FPGA platform. It measures user reaction time and provides feedback through LEDs, a 7-segment display, a buzzer, and buttons.

------

## ğŸš€ Overview

The main features of this project include:

1. Generating a random delay (2â€“6 seconds)
   ğŸ’¡ **Note**: The current delay is pseudo-randomly generated using a fixed counter. You may upgrade it to true randomness if needed.
2. Providing visual stimulus through an LED
3. Measuring reaction time after user button press
4. Displaying results on a 6-digit 7-segment display
5. Giving feedback through LED matrix and buzzer

------

## âš™ï¸ Hardware & Development Environment

- **Development Board**: HEDL-2 Experiment Box
- **Toolchain**: Quartus II
- **System Clock**: 24 MHz
- **Input Devices**: `start` and `stop` buttons, reset button
- **Output Devices**:
  - LED (as visual cue)
  - LED matrix (for status feedback like â€œReadyâ€ or â€œViolationâ€)
  - 7-segment display (up to 9999 ms resolution)
  - Buzzer (distinct sounds for success and violations)

------

## âš™ï¸ Core Components

1. **Five-State Finite State Machine (FSM)**:
   - `READY`: Initial state (LED matrix displays "Ready")
   - `RANDOM_DELAY`: Waits for 2â€“6 seconds (LED off)
   - `TIMING`: Reaction time recording (LED on, counter runs)
   - `DONE`: Test complete (display shows "Done")
   - `VIOLATION`: Violation (display shows "Violation")
2. **Peripheral Control**:
   - Start/Stop buttons
   - LED for visual cue
   - 16Ã—16 LED Matrix for status indicators
   - 6-digit 7-segment display for time
   - Buzzer for audio feedback
3. **Key Modules**:
   - Clock divider (24 MHz â†’ 1 kHz)
   - Random delay generator (2â€“6 seconds)
   - Millisecond timer (0â€“9999 ms)
   - Display drivers (LED matrix + 7-segment)
   - Buzzer controller (1.2 kHz for success, 1 kHz pulse for violation)

------

## ğŸ› ï¸ Instructions

1. **Reset**:
   System enters `READY` state, LED lights up, matrix shows "Ready".
2. **Start Test**:
   Press `start` â†’ Enters `RANDOM_DELAY` state (LED turns off).
3. **Reaction Test**:
   When LED lights up (`TIMING` state), press `stop` immediately:
   - Valid: 7-segment shows reaction time (e.g., "211" ms), matrix shows "Done", buzzer sounds.
   - Timeout: If no press, timer stops at 9999 ms.
4. **Violation Handling**:
   If `stop` is pressed during `RANDOM_DELAY`:
   - Matrix shows "Violation"
   - LED blinks at 1 Hz
   - Buzzer emits 1 kHz pulse sound

------

## ğŸ”Œ Hardware Interface

| Signal    | Dir. | Description              |
| --------- | ---- | ------------------------ |
| `clk`     | In   | 24 MHz system clock      |
| `reset`   | In   | Global reset             |
| `start`   | In   | Start test button        |
| `stop`    | In   | Stop timing button       |
| `led`     | Out  | Visual stimulus LED      |
| `led_row` | Out  | LED matrix row selection |
| `led_col` | Out  | LED matrix column data   |
| `seg`     | Out  | 7-segment segment select |
| `dig`     | Out  | 7-segment digit select   |
| `buzzer`  | Out  | Buzzer control signal    |

------

## ğŸ§© Code Structure

```vhdl
ReactionTimeTester.vhd
â”œâ”€â”€ Clock Divider (24 MHz â†’ 1 ms clock)
â”œâ”€â”€ Finite State Machine (5 states)
â”œâ”€â”€ Random Delay Generator
â”œâ”€â”€ Timer Module (0â€“9999 ms)
â”œâ”€â”€ 7-Segment Display Driver
â”‚   â””â”€â”€ Digit-to-Segment Encoder
â”œâ”€â”€ LED Matrix Controller
â”‚   â””â”€â”€ Character Font for Display ("Ready", "Start", "Done", "Violation")
â””â”€â”€ Buzzer Controller
    â”œâ”€â”€ 1.2 kHz tone (success)
    â””â”€â”€ 1 kHz pulse tone (violation)
```
