
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)

Loaded SDC plugin
[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Liberty frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: /mnt/d/APIC/FIR_Openlane/Highpass/highpass.v
Parsing SystemVerilog input from `/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v' to AST representation.
Generating RTLIL representation for module `\highpass'.
Successfully finished Verilog frontend.

3. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/06-yosys-synthesis/hierarchy.dot'.
Dumping module highpass to page 1.

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \highpass

4.2. Analyzing design hierarchy..
Top module:  \highpass
Removed 0 unused modules.
Renaming module highpass to highpass.

5. Executing TRIBUF pass.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \highpass

6.2. Analyzing design hierarchy..
Top module:  \highpass
Removed 0 unused modules.

7. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 15 switch rules as full_case in process $proc$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:170$1 in module highpass.
Removed a total of 0 dead cases.

9. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

10. Executing PROC_INIT pass (extract init attributes).

11. Executing PROC_ARST pass (detect async resets in processes).

12. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~15 debug messages>

13. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:170$1'.
     1/1: $0\output_register[15:0]

14. Executing PROC_DLATCH pass (convert process syncs to latches).

15. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\highpass.\output_register' using process `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:170$1'.
  created $dff cell `$procdff$301' with positive edge clock.

16. Executing PROC_MEMWR pass (convert process memory writes to cells).

17. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 15 empty switches in `\highpass.$proc$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:170$1'.
Removing empty process `highpass.$proc$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:170$1'.
Cleaned up 15 empty switches.

18. Executing CHECK pass (checking for obvious problems).
Checking module highpass...
Found and reported 0 problems.

19. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.
<suppressed ~149 debug messages>

20. Executing FLATTEN pass (flatten design).

21. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

22. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 0 unused cells and 81 unused wires.
<suppressed ~29 debug messages>

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
  Optimizing cells in module \highpass.
Performed a total of 1 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

23.6. Executing OPT_DFF pass (perform DFF optimizations).

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 1 unused cells and 90 unused wires.
<suppressed ~2 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

23.13. Executing OPT_DFF pass (perform DFF optimizations).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Executing FSM pass (extract and optimize FSM).

24.1. Executing FSM_DETECT pass (finding FSMs in design).

24.2. Executing FSM_EXTRACT pass (extracting FSM from design).

24.3. Executing FSM_OPT pass (simple optimizations of FSMs).

24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

24.5. Executing FSM_OPT pass (simple optimizations of FSMs).

24.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

24.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

24.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25. Executing OPT pass (performing simple optimizations).

25.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

25.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

25.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

25.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

25.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

25.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$301 ($dff) from module highpass (D = $procmux$296_Y [15:10], Q = \output_register [15:10], rval = 6'000000).
Adding SRST signal on $procdff$301 ($dff) from module highpass (D = $procmux$293_Y [9:0], Q = \output_register [9:0], rval = 10'0000000000).

25.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

25.9. Rerunning OPT passes. (Maybe there is more to do..)

25.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

25.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

25.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

25.13. Executing OPT_DFF pass (perform DFF optimizations).

25.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

25.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

25.16. Finished OPT passes. (There is nothing left to do.)

26. Executing WREDUCE pass (reducing word size of cells).
Removed top 3 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:173$3 ($eq).
Removed top 2 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:175$5 ($eq).
Removed top 8 bits (of 12) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$7 ($mul).
Removed top 2 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:177$11 ($eq).
Removed top 1 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:179$17 ($eq).
Removed top 8 bits (of 14) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$21 ($mul).
Removed top 1 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:181$27 ($eq).
Removed top 1 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:183$37 ($eq).
Removed top 8 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$43 ($mul).
Removed top 1 bits (of 4) from port B of cell highpass.$eq$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:185$51 ($eq).
Removed top 13 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66 ($mul).
Removed top 8 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$73 ($mul).
Removed top 13 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81 ($mul).
Removed top 12 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103 ($mul).
Removed top 8 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111 ($mul).
Removed top 12 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119 ($mul).
Removed top 11 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149 ($mul).
Removed top 8 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157 ($mul).
Removed top 11 bits (of 16) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165 ($mul).
Removed top 12 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$201 ($mul).
Removed top 11 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$203 ($mul).
Removed top 8 bits (of 13) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$211 ($mul).
Removed top 11 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$219 ($mul).
Removed top 12 bits (of 15) from port A of cell highpass.$mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$221 ($mul).

27. Executing PEEPOPT pass (run peephole optimizers).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

29. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module highpass:
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$10 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$8 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$20 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$22 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$24 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$26 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$42 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$44 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$46 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$48 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$70 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$72 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$74 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$76 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$78 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$104 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$108 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$110 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$112 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$114 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$116 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$142 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$150 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$154 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$156 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$158 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$160 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$162 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$166 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$202 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$204 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$208 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$210 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$212 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$214 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$216 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$220 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$222 ($add).
  creating $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226 ($add).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$6 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$7 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$9 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$18 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$19 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$21 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$23 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$25 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$39 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$41 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$43 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$45 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$47 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$69 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$71 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$73 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$75 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$77 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$107 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$109 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$113 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$115 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$153 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$155 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$159 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$161 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$201 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$203 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$207 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$209 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$211 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$213 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$215 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$219 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$221 ($mul).
  creating $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$225 ($mul).
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$222 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$220 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$216 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$214 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$212 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$210 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$208 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$204 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$202 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$166 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$162 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$160 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$158 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$156 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$154 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$150 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$142 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$116 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$114 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$112 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$110 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$108 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$104 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$78 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$76 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$74 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$72 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$70 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$46 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$48.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$44 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$48.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$42 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$48.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$24 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$26.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$22 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$26.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$20 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$26.
  merging $macc model for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$8 into $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$10.
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$6: $auto$alumacc.cc:365:replace_macc$306
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$226: $auto$alumacc.cc:365:replace_macc$307
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$7: $auto$alumacc.cc:365:replace_macc$308
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$9: $auto$alumacc.cc:365:replace_macc$309
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$18: $auto$alumacc.cc:365:replace_macc$310
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$19: $auto$alumacc.cc:365:replace_macc$311
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$21: $auto$alumacc.cc:365:replace_macc$312
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$23: $auto$alumacc.cc:365:replace_macc$313
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$25: $auto$alumacc.cc:365:replace_macc$314
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$39: $auto$alumacc.cc:365:replace_macc$315
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$41: $auto$alumacc.cc:365:replace_macc$316
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$168: $auto$alumacc.cc:365:replace_macc$317
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$43: $auto$alumacc.cc:365:replace_macc$318
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$45: $auto$alumacc.cc:365:replace_macc$319
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$47: $auto$alumacc.cc:365:replace_macc$320
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$203: $auto$alumacc.cc:365:replace_macc$321
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$69: $auto$alumacc.cc:365:replace_macc$322
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$71: $auto$alumacc.cc:365:replace_macc$323
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$73: $auto$alumacc.cc:365:replace_macc$324
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$144: $auto$alumacc.cc:365:replace_macc$325
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$155: $auto$alumacc.cc:365:replace_macc$326
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$107: $auto$alumacc.cc:365:replace_macc$327
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$109: $auto$alumacc.cc:365:replace_macc$328
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$153: $auto$alumacc.cc:365:replace_macc$329
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$113: $auto$alumacc.cc:365:replace_macc$330
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$115: $auto$alumacc.cc:365:replace_macc$331
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$207: $auto$alumacc.cc:365:replace_macc$332
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$82: $auto$alumacc.cc:365:replace_macc$333
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$77: $auto$alumacc.cc:365:replace_macc$334
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$159: $auto$alumacc.cc:365:replace_macc$335
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$161: $auto$alumacc.cc:365:replace_macc$336
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$75: $auto$alumacc.cc:365:replace_macc$337
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$201: $auto$alumacc.cc:365:replace_macc$338
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$48: $auto$alumacc.cc:365:replace_macc$339
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$209: $auto$alumacc.cc:365:replace_macc$340
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$211: $auto$alumacc.cc:365:replace_macc$341
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$213: $auto$alumacc.cc:365:replace_macc$342
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$26: $auto$alumacc.cc:365:replace_macc$343
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$215: $auto$alumacc.cc:365:replace_macc$344
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$219: $auto$alumacc.cc:365:replace_macc$345
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$221: $auto$alumacc.cc:365:replace_macc$346
  creating $macc cell for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$225: $auto$alumacc.cc:365:replace_macc$347
  creating $macc cell for $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$10: $auto$alumacc.cc:365:replace_macc$348
  created 0 $alu and 43 $macc cells.

30. Executing SHARE pass (SAT-based resource sharing).
Found 8 cells in module highpass that may be considered for resource sharing.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$166
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$162
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$160
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$158
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$156
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$154
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$150
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$142
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$116
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$114
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$112
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$110
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$108
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$104
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81 ($mul):
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81
    Cell is never active. Sharing is pointless, we simply remove it.
  Analyzing resource sharing options for $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66 ($mul):
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$78
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$76
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$74
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$72
    Found cell that is never activated: $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$70
    Found cell that is never activated: $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66
    Cell is never active. Sharing is pointless, we simply remove it.
Removing 27 cells in module highpass:
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$66 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$70 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$72 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$74 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$76 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$78 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$81 ($mul).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$103 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$104 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$108 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$110 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$111 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$112 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$114 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$116 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$119 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:194$142 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$149 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$150 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$154 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$156 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$157 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$158 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$160 ($add).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$162 ($add).
  Removing cell $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$165 ($mul).
  Removing cell $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$166 ($add).

31. Executing OPT pass (performing simple optimizations).

31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

31.6. Executing OPT_DFF pass (perform DFF optimizations).

31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 16 unused cells and 43 unused wires.
<suppressed ~17 debug messages>

31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

31.9. Rerunning OPT passes. (Maybe there is more to do..)

31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

31.13. Executing OPT_DFF pass (perform DFF optimizations).

31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

31.16. Finished OPT passes. (There is nothing left to do.)

32. Executing MEMORY pass.

32.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

32.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

32.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

32.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

32.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

32.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

32.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

32.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

32.10. Executing MEMORY_COLLECT pass (generating $mem cells).

33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

34. Executing OPT pass (performing simple optimizations).

34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

34.3. Executing OPT_DFF pass (perform DFF optimizations).

34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

34.5. Finished fast OPT passes.

35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

36. Executing OPT pass (performing simple optimizations).

36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

36.6. Executing OPT_SHARE pass.

36.7. Executing OPT_DFF pass (perform DFF optimizations).

36.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

36.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

36.10. Finished OPT passes. (There is nothing left to do.)

37. Executing TECHMAP pass (map to technology primitives).

37.1. Executing Verilog-2005 frontend: /nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/vn1kmwhr52wisnfkmn6fk9g15p3klzs0-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

37.2. Continuing TECHMAP pass.
Using extmapper maccmap for cells of type $macc.
  add \input_data [15:0] * 10'1111111111 (16x10 bits, unsigned)
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
  add { $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$200_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$225_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$221_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$219_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$215_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$213_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$211_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$209_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$207_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$203_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$201_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [47:32] * 10'1111111111 (16x10 bits, unsigned)
  add \input_data [15:0] * 14'11111111111111 (16x14 bits, unsigned)
Using extmapper simplemap for cells of type $sdff.
  add \input_data [31:16] * 15'111111111010111 (16x15 bits, unsigned)
  add \input_data [47:32] * 6'101101 (16x6 bits, unsigned)
  add \input_data [63:48] * 15'111111111010111 (16x15 bits, unsigned)
  add \input_data [79:64] * 14'11111111111111 (16x14 bits, unsigned)
  add \input_data [31:16] * 14'11111111110101 (16x14 bits, unsigned)
  add \input_data [159:144] * 14'11111111100011 (16x14 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
  add \input_data [47:32] * 13'1111111110101 (16x13 bits, unsigned)
  add { \input_data [28:16] 3'000 } (16 bits, unsigned)
  add { \input_data [188:176] 3'000 } (16 bits, unsigned)
  add \input_data [175:160] * 5'10101 (16x5 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$161_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$159_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [111:96] * 8'10101011 (16x8 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$155_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:196$153_Y [15:2] 2'00 } (16 bits, unsigned)
  add \input_data [47:32] * 5'10101 (16x5 bits, unsigned)
  add \input_data [79:64] * 13'1111111110101 (16x13 bits, unsigned)
  add \input_data [95:80] * 14'11111111110101 (16x14 bits, unsigned)
  add \input_data [63:48] * 4'1111 (16x4 bits, unsigned)
  add \input_data [111:96] * 14'11111111101101 (16x14 bits, unsigned)
  add \input_data [63:48] * 15'111111111000111 (16x15 bits, unsigned)
  add \input_data [79:64] * 7'1010011 (16x7 bits, unsigned)
  add { \input_data [13:0] 2'00 } (16 bits, unsigned)
  add { \input_data [173:160] 2'00 } (16 bits, unsigned)
  add \input_data [159:144] * 4'1011 (16x4 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$115_Y [15:5] 5'00000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$113_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [95:80] * 8'10101101 (16x8 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$109_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:192$107_Y [15:5] 5'00000 } (16 bits, unsigned)
  add \input_data [31:16] * 4'1011 (16x4 bits, unsigned)
  add \input_data [47:32] * 3'111 (16x3 bits, unsigned)
  add \input_data [127:112] * 15'111111111011011 (16x15 bits, unsigned)
  add \input_data [111:96] * 14'11111111110101 (16x14 bits, unsigned)
  add \input_data [79:64] * 15'111111111011111 (16x15 bits, unsigned)
  add \input_data [79:64] * 14'11111111100101 (16x14 bits, unsigned)
  add \input_data [127:112] * 11'11111111101 (16x11 bits, unsigned)
  add \input_data [95:80] * 14'11111111100011 (16x14 bits, unsigned)
  add \input_data [95:80] * 15'111111111011011 (16x15 bits, unsigned)
  add \input_data [111:96] * 15'111111111011111 (16x15 bits, unsigned)
  add \input_data [63:48] * 11'11111111101 (16x11 bits, unsigned)
  add \input_data [143:128] * 14'11111111100101 (16x14 bits, unsigned)
  add \input_data [95:80] * 15'111111111000111 (16x15 bits, unsigned)
  add \input_data [63:48] * 7'1010011 (16x7 bits, unsigned)
  add { $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$40_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$47_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$45_Y [15:3] 3'000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$43_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:184$41_Y [15:3] 3'000 } (16 bits, unsigned)
  add \input_data [47:32] * 14'11111111110101 (16x14 bits, unsigned)
  add \input_data [15:0] * 3'101 (16x3 bits, unsigned)
  add \input_data [143:128] * 3'101 (16x3 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$77_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$75_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$73_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$71_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:188$69_Y [15:2] 2'00 } (16 bits, unsigned)
  add \input_data [127:112] * 5'10101 (16x5 bits, unsigned)
  add \input_data [143:128] * 14'11111111101101 (16x14 bits, unsigned)
  add { $add$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:200$200_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$25_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$23_Y [15:1] 1'0 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$21_Y [15:2] 2'00 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:180$19_Y [15:1] 1'0 } (16 bits, unsigned)
  add \input_data [191:176] * 4'1111 (16x4 bits, unsigned)
  add \input_data [207:192] * 3'111 (16x3 bits, unsigned)
  add \input_data [239:224] * 14'11111111111111 (16x14 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$6_Y [15:6] 6'000000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$9_Y [15:6] 6'000000 } (16 bits, unsigned)
  add { $mul$/mnt/d/APIC/FIR_Openlane/Highpass/highpass.v:176$7_Y [15:4] 4'0000 } (16 bits, unsigned)
  add \input_data [31:16] * 4'1111 (16x4 bits, unsigned)
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001110 for cells of type $fa.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_90_alu for cells of type $alu.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001111 for cells of type $fa.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001101 for cells of type $fa.
Using template $paramod$2780480d52179e2db572a6e5133edf36e733d32e\_90_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001011 for cells of type $fa.
Using template $paramod$ec32b97001540459632a2df9accd677d3703ea0f\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001100 for cells of type $fa.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
No more expansions possible.
<suppressed ~6739 debug messages>

38. Executing OPT pass (performing simple optimizations).

38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.
<suppressed ~24375 debug messages>

38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
<suppressed ~9453 debug messages>
Removed a total of 3151 cells.

38.3. Executing OPT_DFF pass (perform DFF optimizations).

38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 1545 unused cells and 7327 unused wires.
<suppressed ~1546 debug messages>

38.5. Finished fast OPT passes.

39. Executing ABC pass (technology mapping using ABC).

39.1. Extracting gate netlist of module `\highpass' to `<abc-temp-dir>/input.blif'..
Extracted 12157 gates and 12379 wires to a netlist network with 221 inputs and 18 outputs.

39.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

39.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:      601
ABC RESULTS:               AND cells:      305
ABC RESULTS:              NAND cells:      116
ABC RESULTS:              XNOR cells:     1634
ABC RESULTS:             ORNOT cells:      473
ABC RESULTS:                OR cells:     1323
ABC RESULTS:               NOR cells:      773
ABC RESULTS:            ANDNOT cells:     3890
ABC RESULTS:               XOR cells:     3454
ABC RESULTS:               MUX cells:      191
ABC RESULTS:        internal signals:    12140
ABC RESULTS:           input signals:      221
ABC RESULTS:          output signals:       18
Removing temp directory.

40. Executing OPT pass (performing simple optimizations).

40.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.
<suppressed ~6 debug messages>

40.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
<suppressed ~21 debug messages>
Removed a total of 7 cells.

40.3. Executing OPT_DFF pass (perform DFF optimizations).

40.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 1 unused cells and 2488 unused wires.
<suppressed ~2 debug messages>

40.5. Finished fast OPT passes.

41. Executing HIERARCHY pass (managing design hierarchy).

41.1. Analyzing design hierarchy..
Top module:  \highpass

41.2. Analyzing design hierarchy..
Top module:  \highpass
Removed 0 unused modules.

42. Printing statistics.

=== highpass ===

   Number of wires:              12757
   Number of wire bits:          13029
   Number of public wires:           5
   Number of public wire bits:     277
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12768
     $_ANDNOT_                    3890
     $_AND_                        298
     $_MUX_                        191
     $_NAND_                       116
     $_NOR_                        773
     $_NOT_                        600
     $_ORNOT_                      473
     $_OR_                        1323
     $_SDFF_PP0_                    16
     $_XNOR_                      1634
     $_XOR_                       3454

43. Executing CHECK pass (checking for obvious problems).
Checking module highpass...
Found and reported 0 problems.

44. Generating Graphviz representation of design.
Writing dot description to `/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/06-yosys-synthesis/post_techmap.dot'.
Dumping module highpass to page 1.

45. Executing SHARE pass (SAT-based resource sharing).

46. Executing OPT pass (performing simple optimizations).

46.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

46.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

46.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \highpass..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

46.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \highpass.
Performed a total of 0 changes.

46.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\highpass'.
Removed a total of 0 cells.

46.6. Executing OPT_DFF pass (perform DFF optimizations).

46.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..

46.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module highpass.

46.9. Finished OPT passes. (There is nothing left to do.)

47. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/tmp/e680ebc3d12749f09d1fbbc90e8c8a47.lib ",
   "modules": {
      "\\highpass": {
         "num_wires":         12756,
         "num_wire_bits":     13013,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12768,
         "num_cells_by_type": {
            "$_ANDNOT_": 3890,
            "$_AND_": 298,
            "$_MUX_": 191,
            "$_NAND_": 116,
            "$_NOR_": 773,
            "$_NOT_": 600,
            "$_ORNOT_": 473,
            "$_OR_": 1323,
            "$_SDFF_PP0_": 16,
            "$_XNOR_": 1634,
            "$_XOR_": 3454
         }
      }
   },
      "design": {
         "num_wires":         12756,
         "num_wire_bits":     13013,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12768,
         "num_cells_by_type": {
            "$_ANDNOT_": 3890,
            "$_AND_": 298,
            "$_MUX_": 191,
            "$_NAND_": 116,
            "$_NOR_": 773,
            "$_NOT_": 600,
            "$_ORNOT_": 473,
            "$_OR_": 1323,
            "$_SDFF_PP0_": 16,
            "$_XNOR_": 1634,
            "$_XOR_": 3454
         }
      }
}

48. Printing statistics.

=== highpass ===

   Number of wires:              12756
   Number of wire bits:          13013
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12768
     $_ANDNOT_                    3890
     $_AND_                        298
     $_MUX_                        191
     $_NAND_                       116
     $_NOR_                        773
     $_NOT_                        600
     $_ORNOT_                      473
     $_OR_                        1323
     $_SDFF_PP0_                    16
     $_XNOR_                      1634
     $_XOR_                       3454

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!

mapping tbuf
[INFO] Applying tri-state buffer mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'

49. Executing TECHMAP pass (map to technology primitives).

49.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

50. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'

51. Executing TECHMAP pass (map to technology primitives).

51.1. Executing Verilog-2005 frontend: /home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/nurwiyoso14/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

51.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

52. Executing SIMPLEMAP pass (map simple cells to gate primitives).

53. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

53.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\highpass':
  mapped 16 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/tmp/e680ebc3d12749f09d1fbbc90e8c8a47.lib ",
   "modules": {
      "\\highpass": {
         "num_wires":         12772,
         "num_wire_bits":     13029,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12784,
         "area":              340.326400,
         "num_cells_by_type": {
            "$_ANDNOT_": 3890,
            "$_AND_": 298,
            "$_MUX_": 207,
            "$_NAND_": 116,
            "$_NOR_": 773,
            "$_NOT_": 600,
            "$_ORNOT_": 473,
            "$_OR_": 1323,
            "$_XNOR_": 1634,
            "$_XOR_": 3454,
            "sky130_fd_sc_hd__dfxtp_2": 16
         }
      }
   },
      "design": {
         "num_wires":         12772,
         "num_wire_bits":     13029,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         12784,
         "area":              340.326400,
         "num_cells_by_type": {
            "$_ANDNOT_": 3890,
            "$_AND_": 298,
            "$_MUX_": 207,
            "$_NAND_": 116,
            "$_NOR_": 773,
            "$_NOT_": 600,
            "$_ORNOT_": 473,
            "$_OR_": 1323,
            "$_XNOR_": 1634,
            "$_XOR_": 3454,
            "sky130_fd_sc_hd__dfxtp_2": 16
         }
      }
}

54. Printing statistics.

=== highpass ===

   Number of wires:              12772
   Number of wire bits:          13029
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12784
     $_ANDNOT_                    3890
     $_AND_                        298
     $_MUX_                        207
     $_NAND_                       116
     $_NOR_                        773
     $_NOT_                        600
     $_ORNOT_                      473
     $_OR_                        1323
     $_XNOR_                      1634
     $_XOR_                       3454
     sky130_fd_sc_hd__dfxtp_2       16

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '\highpass': 340.326400

[INFO] USING STRATEGY AREA 0

55. Executing ABC pass (technology mapping using ABC).

55.1. Extracting gate netlist of module `\highpass' to `/run/user/1000/yosys-abc-Lriu0W/input.blif'..
Extracted 12768 gates and 12990 wires to a netlist network with 221 inputs and 16 outputs.

55.1.1. Executing ABC.
Running ABC command: "/nix/store/5bgsgwzww9f2z7wl7kga42xrf1vpmnql-yosys-abc/bin/abc" -s -f /run/user/1000/yosys-abc-Lriu0W/abc.script 2>&1
ABC: ABC command line: "source /run/user/1000/yosys-abc-Lriu0W/abc.script".
ABC: 
ABC: + read_blif /run/user/1000/yosys-abc-Lriu0W/input.blif 
ABC: + read_lib -w /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/tmp/e680ebc3d12749f09d1fbbc90e8c8a47.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/tmp/e680ebc3d12749f09d1fbbc90e8c8a47.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.09 sec
ABC: Memory =    9.54 MB. Time =     0.09 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/06-yosys-synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/06-yosys-synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + retime -D -D 25000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + drw -l 
ABC: + drf -l 
ABC: + balance 
ABC: + drw -l 
ABC: + drw -l -z 
ABC: + balance 
ABC: + drf -l -z 
ABC: + drw -l -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 25000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + 
ABC: + stime -p 
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =  11195 (  1.6 %)   Cap =  9.7 ff (  1.8 %)   Area =   110487.22 ( 94.9 %)   Delay = 10490.73 ps  (  1.4 %)               
ABC: Path  0 --      49 : 0   22 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  90.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --    3257 : 2    8 sky130_fd_sc_hd__xor2_2   A =  16.27  Df = 495.3 -250.7 ps  S = 615.0 ps  Cin =  8.6 ff  Cout =  50.3 ff  Cmax = 130.0 ff  G =  565  
ABC: Path  2 --    3673 : 2    6 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df = 884.8 -216.2 ps  S = 449.2 ps  Cin =  8.5 ff  Cout =  33.1 ff  Cmax = 121.8 ff  G =  373  
ABC: Path  3 --    3676 : 2    3 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =1152.3  -44.3 ps  S = 316.0 ps  Cin =  8.6 ff  Cout =  21.9 ff  Cmax = 130.0 ff  G =  249  
ABC: Path  4 --    3693 : 3    3 sky130_fd_sc_hd__a21oi_2  A =   8.76  Df =1428.8 -167.6 ps  S = 253.4 ps  Cin =  4.6 ff  Cout =  19.0 ff  Cmax = 128.2 ff  G =  402  
ABC: Path  5 --    3695 : 2    2 sky130_fd_sc_hd__xnor2_2  A =  16.27  Df =1652.1  -55.2 ps  S = 183.3 ps  Cin =  8.5 ff  Cout =  10.0 ff  Cmax = 121.8 ff  G =  113  
ABC: Path  6 --    3696 : 2    3 sky130_fd_sc_hd__or2_2    A =   6.26  Df =1956.7 -196.5 ps  S =  72.1 ps  Cin =  1.5 ff  Cout =   9.1 ff  Cmax = 299.4 ff  G =  600  
ABC: Path  7 --    3832 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =2155.5 -228.6 ps  S =  45.2 ps  Cin =  1.5 ff  Cout =   3.1 ff  Cmax = 309.5 ff  G =  196  
ABC: Path  8 --    3919 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =2788.7 -392.3 ps  S = 121.3 ps  Cin =  1.5 ff  Cout =   8.2 ff  Cmax = 310.4 ff  G =  522  
ABC: Path  9 --    3995 : 3    2 sky130_fd_sc_hd__and3_2   A =   7.51  Df =3021.4 -445.0 ps  S =  59.1 ps  Cin =  1.5 ff  Cout =   6.0 ff  Cmax = 309.5 ff  G =  391  
ABC: Path 10 --    3998 : 4    3 sky130_fd_sc_hd__or4_2    A =   8.76  Df =3677.9 -553.1 ps  S = 135.1 ps  Cin =  1.5 ff  Cout =  11.6 ff  Cmax = 310.4 ff  G =  744  
ABC: Path 11 --    4000 : 2    2 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =3802.5 -573.5 ps  S =  87.4 ps  Cin =  4.4 ff  Cout =  13.2 ff  Cmax = 295.7 ff  G =  284  
ABC: Path 12 --    4008 : 2    2 sky130_fd_sc_hd__xor2_2   A =  16.27  Df =3959.6 -500.1 ps  S = 135.1 ps  Cin =  8.6 ff  Cout =   6.3 ff  Cmax = 130.0 ff  G =   68  
ABC: Path 13 --    4145 : 2    2 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =4011.2 -455.5 ps  S =  96.7 ps  Cin =  4.4 ff  Cout =   6.2 ff  Cmax = 141.9 ff  G =  131  
ABC: Path 14 --    4146 : 3    3 sky130_fd_sc_hd__or3_2    A =   7.51  Df =4460.1 -166.9 ps  S = 106.2 ps  Cin =  1.5 ff  Cout =  11.4 ff  Cmax = 310.4 ff  G =  729  
ABC: Path 15 --    4167 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =4677.6 -255.3 ps  S =  48.2 ps  Cin =  2.4 ff  Cout =   6.6 ff  Cmax = 309.5 ff  G =  270  
ABC: Path 16 --    4168 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =4906.6 -120.4 ps  S =  84.9 ps  Cin =  1.5 ff  Cout =  11.8 ff  Cmax = 309.5 ff  G =  754  
ABC: Path 17 --    4191 : 4    4 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =5225.7 -319.9 ps  S = 321.5 ps  Cin =  4.4 ff  Cout =  14.2 ff  Cmax =  88.8 ff  G =  310  
ABC: Path 18 --    4195 : 3    4 sky130_fd_sc_hd__nor3b_2  A =  12.51  Df =5447.7 -100.4 ps  S = 282.9 ps  Cin =  3.4 ff  Cout =  13.9 ff  Cmax =  93.4 ff  G =  386  
ABC: Path 19 --    4222 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =5883.6 -220.0 ps  S = 111.1 ps  Cin =  1.5 ff  Cout =  13.0 ff  Cmax = 310.4 ff  G =  828  
ABC: Path 20 --    4226 : 3    4 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6117.6 -230.8 ps  S = 103.3 ps  Cin =  1.5 ff  Cout =  16.0 ff  Cmax = 309.5 ff  G = 1025  
ABC: Path 21 --    4298 : 3    2 sky130_fd_sc_hd__or3_2    A =   7.51  Df =6607.9 -368.9 ps  S =  88.5 ps  Cin =  1.5 ff  Cout =   6.1 ff  Cmax = 310.4 ff  G =  386  
ABC: Path 22 --    4301 : 3    3 sky130_fd_sc_hd__and3_2   A =   7.51  Df =6819.8 -318.4 ps  S =  83.1 ps  Cin =  1.5 ff  Cout =  11.5 ff  Cmax = 309.5 ff  G =  728  
ABC: Path 23 --    4374 : 3    4 sky130_fd_sc_hd__or3_2    A =   7.51  Df =7354.0 -418.3 ps  S = 118.4 ps  Cin =  1.5 ff  Cout =  16.0 ff  Cmax = 310.4 ff  G = 1019  
ABC: Path 24 --    4449 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =7676.3 -552.2 ps  S =  53.9 ps  Cin =  2.4 ff  Cout =   4.9 ff  Cmax = 325.0 ff  G =  200  
ABC: Path 25 --    4451 : 4    2 sky130_fd_sc_hd__a211o_2  A =  10.01  Df =8018.6 -344.1 ps  S =  59.7 ps  Cin =  2.4 ff  Cout =   7.2 ff  Cmax = 325.0 ff  G =  294  
ABC: Path 26 --    4607 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =8222.8 -413.1 ps  S =  57.5 ps  Cin =  2.4 ff  Cout =   8.7 ff  Cmax = 309.5 ff  G =  349  
ABC: Path 27 --    6337 : 3    2 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =8453.2 -497.0 ps  S =  67.6 ps  Cin =  2.4 ff  Cout =  10.9 ff  Cmax = 309.5 ff  G =  452  
ABC: Path 28 --    7506 : 3    3 sky130_fd_sc_hd__a21bo_2  A =  10.01  Df =8680.3 -577.6 ps  S =  62.1 ps  Cin =  2.0 ff  Cout =   8.5 ff  Cmax = 288.4 ff  G =  400  
ABC: Path 29 --    8762 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =8902.5 -661.1 ps  S =  57.4 ps  Cin =  2.4 ff  Cout =   8.5 ff  Cmax = 309.5 ff  G =  346  
ABC: Path 30 --    9246 : 3    3 sky130_fd_sc_hd__a21o_2   A =   8.76  Df =9145.8 -738.5 ps  S =  93.6 ps  Cin =  2.4 ff  Cout =  16.4 ff  Cmax = 309.5 ff  G =  669  
ABC: Path 31 --   10604 : 5    1 sky130_fd_sc_hd__a221o_2  A =  11.26  Df =9491.4 -284.5 ps  S =  50.7 ps  Cin =  2.3 ff  Cout =   2.5 ff  Cmax = 299.4 ff  G =  101  
ABC: Path 32 --   10605 : 5    1 sky130_fd_sc_hd__o311a_2  A =  11.26  Df =9617.7 -190.9 ps  S =  53.1 ps  Cin =  2.4 ff  Cout =   2.4 ff  Cmax = 293.9 ff  G =   99  
ABC: Path 33 --   11076 : 3    1 sky130_fd_sc_hd__o21a_2   A =   8.76  Df =9819.9 -277.5 ps  S =  32.2 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 294.8 ff  G =   98  
ABC: Path 34 --   11239 : 4    1 sky130_fd_sc_hd__o22a_2   A =  10.01  Df =10039.1 -368.2 ps  S =  34.3 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 304.9 ff  G =  100  
ABC: Path 35 --   11286 : 3    1 sky130_fd_sc_hd__o21ba_2  A =  10.01  Df =10220.4 -442.1 ps  S =  36.9 ps  Cin =  2.1 ff  Cout =   2.3 ff  Cmax = 264.6 ff  G =  111  
ABC: Path 36 --   11288 : 5    1 sky130_fd_sc_hd__o32a_2   A =  11.26  Df =10490.7 -471.0 ps  S = 181.0 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 300.3 ff  G = 1451  
ABC: Start-point = pi48 (\input_data [99]).  End-point = po5 ($auto$rtlil.cc:2684:MuxGate$57146).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  221/   16  lat =    0  nd = 11195  edge =  25952  area =110520.13  delay =37.00  lev = 37
ABC: + write_blif /run/user/1000/yosys-abc-Lriu0W/output.blif 

55.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:       18
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:      180
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:      115
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       61
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       41
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:      305
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:      142
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       84
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      379
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1228
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       24
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      794
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:      116
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      763
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      387
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      586
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:       42
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:       28
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:      254
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:      928
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:     2074
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1321
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      315
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      185
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       75
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      277
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       18
ABC RESULTS:        internal signals:    12753
ABC RESULTS:           input signals:      221
ABC RESULTS:          output signals:       16
Removing temp directory.

56. Executing SETUNDEF pass (replace undef values with defined constants).

57. Executing HILOMAP pass (mapping to constant drivers).
Warning: Selection "sky130_fd_sc_hd__conb_1" did not match any module.
Warning: Selection "LO" did not match any object.

58. Executing SPLITNETS pass (splitting up multi-bit signals).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \highpass..
Removed 0 unused cells and 12989 unused wires.
<suppressed ~1 debug messages>

60. Executing INSBUF pass (insert buffer cells for connected wires).

61. Executing CHECK pass (checking for obvious problems).
Checking module highpass...
Found and reported 0 problems.
{
   "creator": "Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)",
   "invocation": "stat -json -liberty /mnt/d/APIC/FIR_Openlane/Highpass/runs/RUN_2024-06-17_13-26-48/tmp/e680ebc3d12749f09d1fbbc90e8c8a47.lib ",
   "modules": {
      "\\highpass": {
         "num_wires":         11199,
         "num_wire_bits":     11456,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         11211,
         "area":              110827.542400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 36,
            "sky130_fd_sc_hd__a211oi_2": 28,
            "sky130_fd_sc_hd__a21bo_2": 129,
            "sky130_fd_sc_hd__a21boi_2": 61,
            "sky130_fd_sc_hd__a21o_2": 277,
            "sky130_fd_sc_hd__a21oi_2": 586,
            "sky130_fd_sc_hd__a221o_2": 4,
            "sky130_fd_sc_hd__a22o_2": 19,
            "sky130_fd_sc_hd__a22oi_2": 10,
            "sky130_fd_sc_hd__a2bb2o_2": 16,
            "sky130_fd_sc_hd__a2bb2oi_2": 1,
            "sky130_fd_sc_hd__a311o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 75,
            "sky130_fd_sc_hd__a31oi_2": 24,
            "sky130_fd_sc_hd__a32o_2": 18,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 763,
            "sky130_fd_sc_hd__and2b_2": 379,
            "sky130_fd_sc_hd__and3_2": 315,
            "sky130_fd_sc_hd__and3b_2": 18,
            "sky130_fd_sc_hd__and4_2": 8,
            "sky130_fd_sc_hd__and4b_2": 3,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__dfxtp_2": 16,
            "sky130_fd_sc_hd__inv_2": 180,
            "sky130_fd_sc_hd__mux2_1": 84,
            "sky130_fd_sc_hd__nand2_2": 1321,
            "sky130_fd_sc_hd__nand2b_2": 305,
            "sky130_fd_sc_hd__nand3_2": 116,
            "sky130_fd_sc_hd__nand3b_2": 7,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1228,
            "sky130_fd_sc_hd__nor3_2": 115,
            "sky130_fd_sc_hd__nor3b_2": 5,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 39,
            "sky130_fd_sc_hd__o211ai_2": 27,
            "sky130_fd_sc_hd__o21a_2": 387,
            "sky130_fd_sc_hd__o21ai_2": 254,
            "sky130_fd_sc_hd__o21ba_2": 142,
            "sky130_fd_sc_hd__o21bai_2": 41,
            "sky130_fd_sc_hd__o221a_2": 4,
            "sky130_fd_sc_hd__o22a_2": 16,
            "sky130_fd_sc_hd__o22ai_2": 5,
            "sky130_fd_sc_hd__o2bb2a_2": 35,
            "sky130_fd_sc_hd__o2bb2ai_2": 1,
            "sky130_fd_sc_hd__o311a_2": 3,
            "sky130_fd_sc_hd__o311ai_2": 1,
            "sky130_fd_sc_hd__o31a_2": 28,
            "sky130_fd_sc_hd__o31ai_2": 7,
            "sky130_fd_sc_hd__o32a_2": 23,
            "sky130_fd_sc_hd__o32ai_2": 3,
            "sky130_fd_sc_hd__or2_2": 928,
            "sky130_fd_sc_hd__or3_2": 185,
            "sky130_fd_sc_hd__or3b_2": 42,
            "sky130_fd_sc_hd__or4_2": 5,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 2074,
            "sky130_fd_sc_hd__xor2_2": 794
         }
      }
   },
      "design": {
         "num_wires":         11199,
         "num_wire_bits":     11456,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 261,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         11211,
         "area":              110827.542400,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 36,
            "sky130_fd_sc_hd__a211oi_2": 28,
            "sky130_fd_sc_hd__a21bo_2": 129,
            "sky130_fd_sc_hd__a21boi_2": 61,
            "sky130_fd_sc_hd__a21o_2": 277,
            "sky130_fd_sc_hd__a21oi_2": 586,
            "sky130_fd_sc_hd__a221o_2": 4,
            "sky130_fd_sc_hd__a22o_2": 19,
            "sky130_fd_sc_hd__a22oi_2": 10,
            "sky130_fd_sc_hd__a2bb2o_2": 16,
            "sky130_fd_sc_hd__a2bb2oi_2": 1,
            "sky130_fd_sc_hd__a311o_2": 2,
            "sky130_fd_sc_hd__a31o_2": 75,
            "sky130_fd_sc_hd__a31oi_2": 24,
            "sky130_fd_sc_hd__a32o_2": 18,
            "sky130_fd_sc_hd__a32oi_2": 1,
            "sky130_fd_sc_hd__and2_2": 763,
            "sky130_fd_sc_hd__and2b_2": 379,
            "sky130_fd_sc_hd__and3_2": 315,
            "sky130_fd_sc_hd__and3b_2": 18,
            "sky130_fd_sc_hd__and4_2": 8,
            "sky130_fd_sc_hd__and4b_2": 3,
            "sky130_fd_sc_hd__and4bb_2": 4,
            "sky130_fd_sc_hd__dfxtp_2": 16,
            "sky130_fd_sc_hd__inv_2": 180,
            "sky130_fd_sc_hd__mux2_1": 84,
            "sky130_fd_sc_hd__nand2_2": 1321,
            "sky130_fd_sc_hd__nand2b_2": 305,
            "sky130_fd_sc_hd__nand3_2": 116,
            "sky130_fd_sc_hd__nand3b_2": 7,
            "sky130_fd_sc_hd__nand4_2": 2,
            "sky130_fd_sc_hd__nor2_2": 1228,
            "sky130_fd_sc_hd__nor3_2": 115,
            "sky130_fd_sc_hd__nor3b_2": 5,
            "sky130_fd_sc_hd__nor4_2": 3,
            "sky130_fd_sc_hd__o2111a_2": 1,
            "sky130_fd_sc_hd__o211a_2": 39,
            "sky130_fd_sc_hd__o211ai_2": 27,
            "sky130_fd_sc_hd__o21a_2": 387,
            "sky130_fd_sc_hd__o21ai_2": 254,
            "sky130_fd_sc_hd__o21ba_2": 142,
            "sky130_fd_sc_hd__o21bai_2": 41,
            "sky130_fd_sc_hd__o221a_2": 4,
            "sky130_fd_sc_hd__o22a_2": 16,
            "sky130_fd_sc_hd__o22ai_2": 5,
            "sky130_fd_sc_hd__o2bb2a_2": 35,
            "sky130_fd_sc_hd__o2bb2ai_2": 1,
            "sky130_fd_sc_hd__o311a_2": 3,
            "sky130_fd_sc_hd__o311ai_2": 1,
            "sky130_fd_sc_hd__o31a_2": 28,
            "sky130_fd_sc_hd__o31ai_2": 7,
            "sky130_fd_sc_hd__o32a_2": 23,
            "sky130_fd_sc_hd__o32ai_2": 3,
            "sky130_fd_sc_hd__or2_2": 928,
            "sky130_fd_sc_hd__or3_2": 185,
            "sky130_fd_sc_hd__or3b_2": 42,
            "sky130_fd_sc_hd__or4_2": 5,
            "sky130_fd_sc_hd__or4b_2": 4,
            "sky130_fd_sc_hd__or4bb_2": 3,
            "sky130_fd_sc_hd__xnor2_2": 2074,
            "sky130_fd_sc_hd__xor2_2": 794
         }
      }
}

62. Printing statistics.

=== highpass ===

   Number of wires:              11199
   Number of wire bits:          11456
   Number of public wires:           4
   Number of public wire bits:     261
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              11211
     sky130_fd_sc_hd__a211o_2       36
     sky130_fd_sc_hd__a211oi_2      28
     sky130_fd_sc_hd__a21bo_2      129
     sky130_fd_sc_hd__a21boi_2      61
     sky130_fd_sc_hd__a21o_2       277
     sky130_fd_sc_hd__a21oi_2      586
     sky130_fd_sc_hd__a221o_2        4
     sky130_fd_sc_hd__a22o_2        19
     sky130_fd_sc_hd__a22oi_2       10
     sky130_fd_sc_hd__a2bb2o_2      16
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2        2
     sky130_fd_sc_hd__a31o_2        75
     sky130_fd_sc_hd__a31oi_2       24
     sky130_fd_sc_hd__a32o_2        18
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__and2_2       763
     sky130_fd_sc_hd__and2b_2      379
     sky130_fd_sc_hd__and3_2       315
     sky130_fd_sc_hd__and3b_2       18
     sky130_fd_sc_hd__and4_2         8
     sky130_fd_sc_hd__and4b_2        3
     sky130_fd_sc_hd__and4bb_2       4
     sky130_fd_sc_hd__dfxtp_2       16
     sky130_fd_sc_hd__inv_2        180
     sky130_fd_sc_hd__mux2_1        84
     sky130_fd_sc_hd__nand2_2     1321
     sky130_fd_sc_hd__nand2b_2     305
     sky130_fd_sc_hd__nand3_2      116
     sky130_fd_sc_hd__nand3b_2       7
     sky130_fd_sc_hd__nand4_2        2
     sky130_fd_sc_hd__nor2_2      1228
     sky130_fd_sc_hd__nor3_2       115
     sky130_fd_sc_hd__nor3b_2        5
     sky130_fd_sc_hd__nor4_2         3
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2       39
     sky130_fd_sc_hd__o211ai_2      27
     sky130_fd_sc_hd__o21a_2       387
     sky130_fd_sc_hd__o21ai_2      254
     sky130_fd_sc_hd__o21ba_2      142
     sky130_fd_sc_hd__o21bai_2      41
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2        16
     sky130_fd_sc_hd__o22ai_2        5
     sky130_fd_sc_hd__o2bb2a_2      35
     sky130_fd_sc_hd__o2bb2ai_2      1
     sky130_fd_sc_hd__o311a_2        3
     sky130_fd_sc_hd__o311ai_2       1
     sky130_fd_sc_hd__o31a_2        28
     sky130_fd_sc_hd__o31ai_2        7
     sky130_fd_sc_hd__o32a_2        23
     sky130_fd_sc_hd__o32ai_2        3
     sky130_fd_sc_hd__or2_2        928
     sky130_fd_sc_hd__or3_2        185
     sky130_fd_sc_hd__or3b_2        42
     sky130_fd_sc_hd__or4_2          5
     sky130_fd_sc_hd__or4b_2         4
     sky130_fd_sc_hd__or4bb_2        3
     sky130_fd_sc_hd__xnor2_2     2074
     sky130_fd_sc_hd__xor2_2       794

   Chip area for module '\highpass': 110827.542400

63. Executing Verilog backend.
Dumping module `\highpass'.

64. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 85c6213819, CPU: user 5.39s system 0.11s, MEM: 157.92 MB peak
Yosys 0.38 (git sha1 543faed9c8c, clang++ 16.0.6 -fPIC -Os)
Time spent: 82% 2x abc (24 sec), 3% 32x opt_expr (1 sec), ...
