Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto aad077145c4d43899f3b0147075f9caa --incr --debug typical --relax --mt 2 -L microblaze_v11_0_0 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_cdc_v1_0_2 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_20 -L lmb_v10_v3_0_9 -L lmb_bram_if_cntlr_v4_0_15 -L blk_mem_gen_v8_4_2 -L mdm_v3_2_15 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_18 -L fifo_generator_v13_2_3 -L axi_data_fifo_v2_1_17 -L axi_crossbar_v2_1_19 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mb_design_tb_behav xil_defaultlib.mb_design_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cordic_rtl> not found while processing module instance <cordic_rtl_inst> [C:/Studia/Magisterka/1_semestr/sdup/lab/2_3/cordic_acc/cordic_acc.ip_user_files/bd/mb_design/ipshared/a4aa/hdl/cordic_ip_v1_0_S00_AXI.v:419]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
