Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Nov 24 11:00:50 2023
| Host         : ROG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     12          
TIMING-18  Warning           Missing input or output delay   30          
TIMING-20  Warning           Non-clocked latch               11          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (111)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (35)
5. checking no_input_delay (20)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (111)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: editdigit/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: hrs_tens_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_ones_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mins_tens_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: seg7/anode_select_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (35)
-------------------------------------------------
 There are 35 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.818        0.000                      0                  257        0.140        0.000                      0                  257        4.020        0.000                       0                   168  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.818        0.000                      0                  257        0.140        0.000                      0                  257        4.020        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.829ns  (logic 1.589ns (32.905%)  route 3.240ns (67.095%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.873     6.488    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.612 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_13/O
                         net (fo=3, routed)           0.494     7.106    CLOCK_Mode/bin/hr/hrs_tens[2]_i_13_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_6/O
                         net (fo=1, routed)           0.000     7.230    CLOCK_Mode/bin/hr/hrs_tens[2]_i_6_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I1_O)      0.217     7.447 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2/O
                         net (fo=4, routed)           0.973     8.420    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.325     8.745 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_2/O
                         net (fo=1, routed)           0.411     9.156    sys_mode/hrs_ones_reg[3]_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.343     9.499 r  sys_mode/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.489     9.988    sys_mode_n_3
    SLICE_X4Y40          FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.515    14.856    clk_100MHz_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  hrs_ones_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y40          FDRE (Setup_fdre_C_D)       -0.275    14.806    hrs_ones_reg[3]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                          -9.988    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.842ns  (logic 1.344ns (27.755%)  route 3.498ns (72.245%))
  Logic Levels:           5  (LUT5=3 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.873     6.488    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.612 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_13/O
                         net (fo=3, routed)           0.494     7.106    CLOCK_Mode/bin/hr/hrs_tens[2]_i_13_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_6/O
                         net (fo=1, routed)           0.000     7.230    CLOCK_Mode/bin/hr/hrs_tens[2]_i_6_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I1_O)      0.217     7.447 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2/O
                         net (fo=4, routed)           0.973     8.420    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.299     8.719 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=3, routed)           0.598     9.317    sys_mode/hrs_ones_reg[1]
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.124     9.441 r  sys_mode/hrs_ones[1]_i_1/O
                         net (fo=1, routed)           0.561    10.002    sys_mode_n_4
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.518    14.859    clk_100MHz_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDRE (Setup_fdre_C_D)       -0.062    15.036    hrs_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.613ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 0.890ns (22.826%)  route 3.009ns (77.174%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.665     9.055    seg7/elapsed_half1_out
    SLICE_X7Y48          FDRE                                         r  seg7/timer_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.518    14.859    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  seg7/timer_reg[25]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X7Y48          FDRE (Setup_fdre_C_R)       -0.429    14.668    seg7/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.055    
  -------------------------------------------------------------------
                         slack                                  5.613    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.141%)  route 2.956ns (76.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.612     9.002    seg7/elapsed_half1_out
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[10]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    seg7/timer_reg[10]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.141%)  route 2.956ns (76.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.612     9.002    seg7/elapsed_half1_out
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[11]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    seg7/timer_reg[11]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.141%)  route 2.956ns (76.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.612     9.002    seg7/elapsed_half1_out
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[12]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    seg7/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.890ns (23.141%)  route 2.956ns (76.859%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.612     9.002    seg7/elapsed_half1_out
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517    14.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  seg7/timer_reg[9]/C
                         clock pessimism              0.276    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X7Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    seg7/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.002    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.685ns  (required time - arrival time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.269ns  (logic 1.344ns (31.479%)  route 2.925ns (68.521%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     5.615 f  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.873     6.488    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.612 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_13/O
                         net (fo=3, routed)           0.494     7.106    CLOCK_Mode/bin/hr/hrs_tens[2]_i_13_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I4_O)        0.124     7.230 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_6/O
                         net (fo=1, routed)           0.000     7.230    CLOCK_Mode/bin/hr/hrs_tens[2]_i_6_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I1_O)      0.217     7.447 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2/O
                         net (fo=4, routed)           0.973     8.420    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_2_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I0_O)        0.299     8.719 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=3, routed)           0.586     9.305    sys_mode/hrs_ones_reg[1]
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.124     9.429 r  sys_mode/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     9.429    sys_mode_n_14
    SLICE_X4Y41          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516    14.857    clk_100MHz_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  hrs_tens_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.032    15.114    hrs_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.685    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.573     8.963    seg7/elapsed_half1_out
    SLICE_X7Y42          FDRE                                         r  seg7/timer_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516    14.857    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  seg7/timer_reg[1]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg7/timer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.703    

Slack (MET) :             5.703ns  (required time - arrival time)
  Source:                 seg7/timer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/timer_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.807ns  (logic 0.890ns (23.379%)  route 2.917ns (76.621%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X6Y44          FDRE                                         r  seg7/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y44          FDRE (Prop_fdre_C_Q)         0.518     5.674 r  seg7/timer_reg[0]/Q
                         net (fo=3, routed)           0.969     6.643    seg7/timer[0]
    SLICE_X6Y47          LUT6 (Prop_lut6_I5_O)        0.124     6.767 f  seg7/timer[25]_i_6/O
                         net (fo=1, routed)           0.726     7.493    seg7/timer[25]_i_6_n_0
    SLICE_X6Y43          LUT5 (Prop_lut5_I0_O)        0.124     7.617 f  seg7/timer[25]_i_3/O
                         net (fo=2, routed)           0.649     8.266    seg7/timer[25]_i_3_n_0
    SLICE_X6Y44          LUT4 (Prop_lut4_I0_O)        0.124     8.390 r  seg7/timer[25]_i_1/O
                         net (fo=25, routed)          0.573     8.963    seg7/elapsed_half1_out
    SLICE_X7Y42          FDRE                                         r  seg7/timer_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516    14.857    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y42          FDRE                                         r  seg7/timer_reg[2]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg7/timer_reg[2]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  5.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/neg_U/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_U/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    CLOCK_Mode/bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  CLOCK_Mode/bin/neg_U/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLOCK_Mode/bin/neg_U/sig_prev_reg/Q
                         net (fo=1, routed)           0.087     1.706    CLOCK_Mode/bin/neg_U/sig_prev
    SLICE_X2Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.751 r  CLOCK_Mode/bin/neg_U/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    CLOCK_Mode/bin/neg_U/pulse_i_1__0_n_0
    SLICE_X2Y45          FDRE                                         r  CLOCK_Mode/bin/neg_U/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/neg_U/clk_100MHz_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  CLOCK_Mode/bin/neg_U/pulse_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y45          FDRE (Hold_fdre_C_D)         0.120     1.611    CLOCK_Mode/bin/neg_U/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/min/min_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.757%)  route 0.089ns (32.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLOCK_Mode/bin/min/min_ctr_reg[1]/Q
                         net (fo=11, routed)          0.089     1.708    CLOCK_Mode/bin/min/v_minutes[1]
    SLICE_X2Y44          LUT6 (Prop_lut6_I2_O)        0.045     1.753 r  CLOCK_Mode/bin/min/min_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.753    CLOCK_Mode/bin/min/min_ctr[4]_i_1_n_0
    SLICE_X2Y44          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X2Y44          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[4]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y44          FDRE (Hold_fdre_C_D)         0.121     1.612    CLOCK_Mode/bin/min/min_ctr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 neg_D/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_mode/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.515%)  route 0.082ns (30.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  neg_D/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  neg_D/pulse_reg/Q
                         net (fo=4, routed)           0.082     1.701    sys_mode/r_neg
    SLICE_X0Y44          LUT5 (Prop_lut5_I2_O)        0.045     1.746 r  sys_mode/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.746    sys_mode/next_state[1]
    SLICE_X0Y44          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y44          FDRE (Hold_fdre_C_D)         0.092     1.583    sys_mode/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/neg_D/sig_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/neg_D/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  CLOCK_Mode/bin/neg_D/sig_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  CLOCK_Mode/bin/neg_D/sig_prev_reg/Q
                         net (fo=1, routed)           0.054     1.661    CLOCK_Mode/bin/neg_D/sig_prev
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.099     1.760 r  CLOCK_Mode/bin/neg_D/pulse_i_1__5/O
                         net (fo=1, routed)           0.000     1.760    CLOCK_Mode/bin/neg_D/pulse_i_1__5_n_0
    SLICE_X1Y45          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/neg_D/clk_100MHz_IBUF_BUFG
    SLICE_X1Y45          FDRE                                         r  CLOCK_Mode/bin/neg_D/pulse_reg/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y45          FDRE (Hold_fdre_C_D)         0.091     1.569    CLOCK_Mode/bin/neg_D/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.567%)  route 0.134ns (41.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/Q
                         net (fo=10, routed)          0.134     1.753    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]
    SLICE_X0Y43          LUT5 (Prop_lut5_I2_O)        0.048     1.801 r  CLOCK_Mode/bin/hr/hrs_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    CLOCK_Mode/bin/hr/hrs_ctr[3]_i_1_n_0
    SLICE_X0Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X0Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X0Y43          FDRE (Hold_fdre_C_D)         0.105     1.596    CLOCK_Mode/bin/hr/hrs_ctr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 bC/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modetog_clk/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.484%)  route 0.127ns (40.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bC/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  bC/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  bC/temp3_reg/Q
                         net (fo=2, routed)           0.127     1.744    sys_mode/setting_db
    SLICE_X4Y44          LUT5 (Prop_lut5_I3_O)        0.045     1.789 r  sys_mode/q_i_1/O
                         net (fo=1, routed)           0.000     1.789    modetog_clk/q_reg_1
    SLICE_X4Y44          FDRE                                         r  modetog_clk/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    modetog_clk/clk_100MHz_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  modetog_clk/q_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.091     1.583    modetog_clk/q_reg
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 bU/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            modetog_sto_res/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.307%)  route 0.126ns (37.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    bU/clk_100MHz_IBUF_BUFG
    SLICE_X2Y45          FDRE                                         r  bU/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.164     1.642 r  bU/temp3_reg/Q
                         net (fo=3, routed)           0.126     1.769    sys_mode/inc_db
    SLICE_X4Y44          LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  sys_mode/q_i_1__1/O
                         net (fo=1, routed)           0.000     1.814    modetog_sto_res/q_reg_0
    SLICE_X4Y44          FDRE                                         r  modetog_sto_res/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  modetog_sto_res/q_reg/C
                         clock pessimism             -0.478     1.513    
    SLICE_X4Y44          FDRE (Hold_fdre_C_D)         0.092     1.605    modetog_sto_res/q_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 sys_mode/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.279%)  route 0.139ns (42.721%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  sys_mode/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          0.139     1.758    CLOCK_Mode/bin/min/mins_ones_reg[1]_0[0]
    SLICE_X3Y43          LUT5 (Prop_lut5_I3_O)        0.045     1.803 r  CLOCK_Mode/bin/min/mins_ones[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    CLOCK_Mode_n_10
    SLICE_X3Y43          FDRE                                         r  mins_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    clk_100MHz_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  mins_ones_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.091     1.585    mins_ones_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bR/temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bR/temp2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.595     1.478    bR/clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  bR/temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  bR/temp1_reg/Q
                         net (fo=1, routed)           0.119     1.726    bR/temp1_reg_n_0
    SLICE_X1Y44          FDRE                                         r  bR/temp2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    bR/clk_100MHz_IBUF_BUFG
    SLICE_X1Y44          FDRE                                         r  bR/temp2_reg/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.016     1.507    bR/temp2_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 STOP_Mode/c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mins_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.594     1.477    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  STOP_Mode/c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  STOP_Mode/c_reg[0]/Q
                         net (fo=1, routed)           0.136     1.754    sys_mode/mins_tens_reg[1][0]
    SLICE_X3Y42          LUT4 (Prop_lut4_I3_O)        0.045     1.799 r  sys_mode/mins_tens[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    sys_mode_n_12
    SLICE_X3Y42          FDRE                                         r  mins_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.865     1.992    clk_100MHz_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  mins_tens_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.092     1.569    mins_tens_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100MHz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y41    hrs_ones_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y41    hrs_ones_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40    hrs_ones_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y40    hrs_ones_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y41    hrs_tens_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y40    hrs_tens_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40    hrs_tens_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y40    hrs_tens_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y41    mins_ones_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    bReset/temp2_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40    hrs_ones_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40    hrs_ones_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y40    hrs_ones_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y40    hrs_ones_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    bReset/temp2_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y43    bReset/temp2_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y41    hrs_ones_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40    hrs_ones_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40    hrs_ones_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y40    hrs_ones_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y40    hrs_ones_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/seg_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.407ns  (logic 4.090ns (48.655%)  route 4.317ns (51.345%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          LDCE                         0.000     0.000 r  seg7/seg_reg[6]/G
    SLICE_X7Y39          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[6]/Q
                         net (fo=1, routed)           4.317     4.876    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.407 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.407    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.063ns (50.594%)  route 3.968ns (49.406%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          LDCE                         0.000     0.000 r  seg7/seg_reg[5]/G
    SLICE_X7Y39          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[5]/Q
                         net (fo=1, routed)           3.968     4.527    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.031 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.031    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.027ns  (logic 4.095ns (51.009%)  route 3.933ns (48.991%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  seg7/seg_reg[3]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[3]/Q
                         net (fo=1, routed)           3.933     4.492    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.027 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.027    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.971ns  (logic 4.088ns (51.288%)  route 3.883ns (48.712%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          LDCE                         0.000     0.000 r  seg7/seg_reg[1]/G
    SLICE_X7Y39          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[1]/Q
                         net (fo=1, routed)           3.883     4.442    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.971 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.971    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.094ns (52.080%)  route 3.767ns (47.920%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  seg7/seg_reg[2]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[2]/Q
                         net (fo=1, routed)           3.767     4.326    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.861 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.861    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 4.070ns (52.242%)  route 3.720ns (47.758%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  seg7/seg_reg[0]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[0]/Q
                         net (fo=1, routed)           3.720     4.279    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.790 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.790    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/seg_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.129ns  (logic 4.079ns (57.215%)  route 3.050ns (42.785%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          LDCE                         0.000     0.000 r  seg7/seg_reg[4]/G
    SLICE_X5Y36          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  seg7/seg_reg[4]/Q
                         net (fo=1, routed)           3.050     3.609    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.129 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.129    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.771ns  (logic 0.766ns (20.311%)  route 3.005ns (79.689%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=12, routed)          0.883     1.401    STOP_Mode/sec/v_seconds[3]
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.525 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.287     2.812    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X8Y42          LUT4 (Prop_lut4_I1_O)        0.124     2.936 r  STOP_Mode/sec/sec_ctr[5]_i_2/O
                         net (fo=1, routed)           0.835     3.771    STOP_Mode/sec/p_0_in__0[5]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.508ns  (logic 0.766ns (21.834%)  route 2.742ns (78.166%))
  Logic Levels:           3  (FDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=12, routed)          0.883     1.401    STOP_Mode/sec/v_seconds[3]
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.525 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.149     2.674    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X8Y43          LUT4 (Prop_lut4_I1_O)        0.124     2.798 r  STOP_Mode/sec/sec_ctr[4]_i_1__0/O
                         net (fo=1, routed)           0.710     3.508    STOP_Mode/sec/p_0_in__0[4]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.337ns  (logic 0.788ns (23.613%)  route 2.549ns (76.387%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=12, routed)          0.883     1.401    STOP_Mode/sec/v_seconds[3]
    SLICE_X6Y45          LUT6 (Prop_lut6_I0_O)        0.124     1.525 f  STOP_Mode/sec/sec_ctr[5]_i_3/O
                         net (fo=6, routed)           1.666     3.191    STOP_Mode/sec/sec_ctr_reg[3]_0
    SLICE_X6Y45          LUT5 (Prop_lut5_I0_O)        0.146     3.337 r  STOP_Mode/sec/sec_ctr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.337    STOP_Mode/sec/p_0_in__0[2]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.971%)  route 0.146ns (44.029%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.146     0.287    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  CLOCK_Mode/bin/sec/sec_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    CLOCK_Mode/bin/sec/p_0_in[1]
    SLICE_X1Y33          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.186ns (55.803%)  route 0.147ns (44.197%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/Q
                         net (fo=8, routed)           0.147     0.288    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[3]
    SLICE_X1Y33          LUT6 (Prop_lut6_I5_O)        0.045     0.333 r  CLOCK_Mode/bin/sec/sec_ctr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.333    CLOCK_Mode/bin/sec/p_0_in[5]
    SLICE_X1Y33          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.658%)  route 0.154ns (45.342%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.154     0.295    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.340 r  CLOCK_Mode/bin/sec/sec_ctr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.340    CLOCK_Mode/bin/sec/p_0_in[3]
    SLICE_X1Y34          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.181%)  route 0.157ns (45.819%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/Q
                         net (fo=8, routed)           0.157     0.298    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[4]
    SLICE_X1Y34          LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  CLOCK_Mode/bin/sec/sec_ctr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.343    CLOCK_Mode/bin/sec/p_0_in[4]
    SLICE_X1Y34          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.436%)  route 0.169ns (47.564%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.169     0.310    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[2]
    SLICE_X1Y34          LUT6 (Prop_lut6_I3_O)        0.045     0.355 r  CLOCK_Mode/bin/sec/sec_ctr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    CLOCK_Mode/bin/sec/p_0_in[2]
    SLICE_X1Y34          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.517%)  route 0.197ns (51.483%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.197     0.338    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X1Y34          LUT5 (Prop_lut5_I2_O)        0.045     0.383 r  CLOCK_Mode/bin/sec/sec_ctr[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    CLOCK_Mode/bin/sec/p_0_in[0]
    SLICE_X1Y34          FDRE                                         r  CLOCK_Mode/bin/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.207%)  route 0.197ns (48.793%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.197     0.361    STOP_Mode/sec/v_seconds[1]
    SLICE_X6Y45          LUT5 (Prop_lut5_I1_O)        0.043     0.404 r  STOP_Mode/sec/sec_ctr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.404    STOP_Mode/sec/p_0_in__0[2]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.197     0.361    STOP_Mode/sec/v_seconds[1]
    SLICE_X6Y45          LUT4 (Prop_lut4_I2_O)        0.045     0.406 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.406    STOP_Mode/sec/p_0_in__0[1]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.209ns (51.447%)  route 0.197ns (48.553%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.197     0.361    STOP_Mode/sec/v_seconds[1]
    SLICE_X6Y45          LUT6 (Prop_lut6_I1_O)        0.045     0.406 r  STOP_Mode/sec/sec_ctr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.406    STOP_Mode/sec/p_0_in__0[3]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.652ns  (logic 0.209ns (32.036%)  route 0.443ns (67.964%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[5]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  STOP_Mode/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.224     0.388    STOP_Mode/sec/v_seconds[5]
    SLICE_X6Y42          LUT5 (Prop_lut5_I2_O)        0.045     0.433 r  STOP_Mode/sec/sec_ctr[0]_i_1/O
                         net (fo=1, routed)           0.220     0.652    STOP_Mode/sec/p_0_in__0[0]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.324ns  (logic 4.440ns (47.619%)  route 4.884ns (52.381%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.027     6.600    seg7/anode_select[1]
    SLICE_X6Y39          LUT4 (Prop_lut4_I2_O)        0.318     6.918 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.857    10.775    AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    14.478 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.478    AN[1]
    U4                                                                r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/anode_select_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.910ns  (logic 4.218ns (47.340%)  route 4.692ns (52.660%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.633     5.154    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X5Y39          FDCE                                         r  seg7/anode_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  seg7/anode_select_reg[1]/Q
                         net (fo=9, routed)           1.027     6.600    seg7/anode_select[1]
    SLICE_X6Y39          LUT4 (Prop_lut4_I2_O)        0.296     6.896 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.665    10.561    AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    14.064 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.064    AN[0]
    U2                                                                r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.871ns  (logic 4.241ns (47.810%)  route 4.630ns (52.190%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.634     5.155    clk_100MHz_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  vis_selected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  vis_selected_reg[3]/Q
                         net (fo=2, routed)           0.937     6.512    seg7/AN[3][1]
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.299     6.811 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.692    10.503    AN_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    14.026 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.026    AN[2]
    V4                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto_res/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_hhmmss
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 3.977ns (46.304%)  route 4.612ns (53.696%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    modetog_sto_res/clk_100MHz_IBUF_BUFG
    SLICE_X4Y44          FDRE                                         r  modetog_sto_res/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  modetog_sto_res/q_reg/Q
                         net (fo=16, routed)          4.612    10.225    led_hhmmss_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    13.746 r  led_hhmmss_OBUF_inst/O
                         net (fo=0)                   0.000    13.746    led_hhmmss
    L1                                                                r  led_hhmmss (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vis_selected_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.539ns  (logic 4.480ns (52.466%)  route 4.059ns (47.534%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.634     5.155    clk_100MHz_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  vis_selected_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDRE (Prop_fdre_C_Q)         0.419     5.574 f  vis_selected_reg[3]/Q
                         net (fo=2, routed)           0.937     6.512    seg7/AN[3][1]
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.327     6.839 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.122     9.960    AN_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.695 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.695    AN[3]
    W4                                                                r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pause
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.470ns  (logic 3.971ns (46.890%)  route 4.498ns (53.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.635     5.156    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           4.498    10.111    led_pause_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    13.626 r  led_pause_OBUF_inst/O
                         net (fo=0)                   0.000    13.626    led_pause
    P1                                                                r  led_pause (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.086ns  (logic 4.319ns (53.417%)  route 3.767ns (46.583%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  sys_mode/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sys_mode/FSM_sequential_state_reg[1]/Q
                         net (fo=20, routed)          1.394     7.009    sys_mode/Q[1]
    SLICE_X3Y41          LUT2 (Prop_lut2_I0_O)        0.152     7.161 r  sys_mode/sysmode_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.372     9.534    sysmode_OBUF[1]
    V19                  OBUF (Prop_obuf_I_O)         3.711    13.245 r  sysmode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.245    sysmode[1]
    V19                                                               r  sysmode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.065ns  (logic 4.346ns (61.515%)  route 2.719ns (38.485%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  reset_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  reset_mode_reg/Q
                         net (fo=8, routed)           0.843     6.459    modetog_clk/reset_mode
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.152     6.611 r  modetog_clk/led1_OBUF_inst_i_1/O
                         net (fo=7, routed)           1.876     8.486    led1_OBUF
    E19                  OBUF (Prop_obuf_I_O)         3.738    12.224 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    12.224    led1
    E19                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.699ns  (logic 3.961ns (59.124%)  route 2.738ns (40.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.627     5.148    CLOCK_Mode/bin/seconds_gear/clk_100MHz_IBUF_BUFG
    SLICE_X1Y31          FDRE                                         r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.456     5.604 r  CLOCK_Mode/bin/seconds_gear/clk_out_reg_reg/Q
                         net (fo=14, routed)          2.738     8.343    led0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.847 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    11.847    led0
    U16                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_mode/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sysmode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.386ns  (logic 3.957ns (61.965%)  route 2.429ns (38.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.638     5.159    sys_mode/clk_100MHz_IBUF_BUFG
    SLICE_X0Y44          FDRE                                         r  sys_mode/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  sys_mode/FSM_sequential_state_reg[0]/Q
                         net (fo=25, routed)          2.429     8.044    sysmode_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.545 r  sysmode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.545    sysmode[0]
    U19                                                               r  sysmode[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 editdigit/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            editdigit/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.186ns (42.367%)  route 0.253ns (57.633%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.596     1.479    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.620 f  editdigit/FSM_sequential_state_reg[0]/Q
                         net (fo=4, routed)           0.131     1.751    editdigit/state[0]
    SLICE_X0Y47          LUT6 (Prop_lut6_I5_O)        0.045     1.796 r  editdigit/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.122     1.918    editdigit/next_state__0[0]
    SLICE_X0Y47          LDCE                                         r  editdigit/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.186ns (36.654%)  route 0.321ns (63.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.321     1.939    STOP_Mode/sec/led_pause_OBUF
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  STOP_Mode/sec/sec_ctr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.984    STOP_Mode/sec/p_0_in__0[3]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.508ns  (logic 0.186ns (36.582%)  route 0.322ns (63.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.322     1.940    STOP_Mode/sec/led_pause_OBUF
    SLICE_X6Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.985 r  STOP_Mode/sec/sec_ctr[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.985    STOP_Mode/sec/p_0_in__0[1]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 modetog_sto/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.509ns  (logic 0.187ns (36.707%)  route 0.322ns (63.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    modetog_sto/clk_100MHz_IBUF_BUFG
    SLICE_X5Y43          FDRE                                         r  modetog_sto/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  modetog_sto/q_reg/Q
                         net (fo=8, routed)           0.322     1.940    STOP_Mode/sec/led_pause_OBUF
    SLICE_X6Y45          LUT5 (Prop_lut5_I3_O)        0.046     1.986 r  STOP_Mode/sec/sec_ctr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.986    STOP_Mode/sec/p_0_in__0[2]
    SLICE_X6Y45          FDCE                                         r  STOP_Mode/sec/sec_ctr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bReset/temp3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            STOP_Mode/sec/sec_ctr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.514ns  (logic 0.148ns (28.821%)  route 0.366ns (71.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.593     1.476    bReset/clk_100MHz_IBUF_BUFG
    SLICE_X6Y43          FDRE                                         r  bReset/temp3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.624 f  bReset/temp3_reg/Q
                         net (fo=11, routed)          0.366     1.990    STOP_Mode/sec/reset_db
    SLICE_X6Y45          FDCE                                         f  STOP_Mode/sec/sec_ctr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_ones_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.900ns  (logic 2.847ns (26.122%)  route 8.053ns (73.878%))
  Logic Levels:           8  (IBUF=1 LUT4=1 LUT5=3 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.603     9.319    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.298     9.617 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=3, routed)           0.598    10.215    sys_mode/hrs_ones_reg[1]
    SLICE_X3Y41          LUT5 (Prop_lut5_I2_O)        0.124    10.339 r  sys_mode/hrs_ones[1]_i_1/O
                         net (fo=1, routed)           0.561    10.900    sys_mode_n_4
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.518     4.859    clk_100MHz_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_ones_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.854ns  (logic 3.059ns (28.186%)  route 7.794ns (71.814%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.603     9.319    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.291     9.610 f  CLOCK_Mode/bin/hr/hrs_ones[3]_i_2/O
                         net (fo=1, routed)           0.411    10.021    sys_mode/hrs_ones_reg[3]_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.343    10.364 r  sys_mode/hrs_ones[3]_i_1/O
                         net (fo=1, routed)           0.489    10.854    sys_mode_n_3
    SLICE_X4Y40          FDRE                                         r  hrs_ones_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.515     4.856    clk_100MHz_IBUF_BUFG
    SLICE_X4Y40          FDRE                                         r  hrs_ones_reg[3]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_tens_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.327ns  (logic 2.847ns (27.571%)  route 7.480ns (72.429%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.603     9.319    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT5 (Prop_lut5_I3_O)        0.298     9.617 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_3/O
                         net (fo=3, routed)           0.586    10.203    sys_mode/hrs_ones_reg[1]
    SLICE_X4Y41          LUT4 (Prop_lut4_I1_O)        0.124    10.327 r  sys_mode/hrs_tens[0]_i_1/O
                         net (fo=1, routed)           0.000    10.327    sys_mode_n_14
    SLICE_X4Y41          FDRE                                         r  hrs_tens_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.516     4.857    clk_100MHz_IBUF_BUFG
    SLICE_X4Y41          FDRE                                         r  hrs_tens_reg[0]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_ones_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.297ns  (logic 2.847ns (27.651%)  route 7.450ns (72.349%))
  Logic Levels:           8  (IBUF=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.468     9.184    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.298     9.482 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=2, routed)           0.691    10.173    CLOCK_Mode/bin/hr/hrs_ctr_reg[2]_1
    SLICE_X2Y40          LUT6 (Prop_lut6_I4_O)        0.124    10.297 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_1/O
                         net (fo=1, routed)           0.000    10.297    CLOCK_Mode_n_4
    SLICE_X2Y40          FDRE                                         r  hrs_ones_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    clk_100MHz_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  hrs_ones_reg[2]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_tens_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.117ns  (logic 2.847ns (28.143%)  route 7.270ns (71.857%))
  Logic Levels:           8  (IBUF=1 LUT4=3 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 r  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.468     9.184    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.298     9.482 r  CLOCK_Mode/bin/hr/hrs_ones[2]_i_6/O
                         net (fo=2, routed)           0.511     9.993    sys_mode/hrs_tens_reg[1]_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I0_O)        0.124    10.117 r  sys_mode/hrs_tens[1]_i_1/O
                         net (fo=1, routed)           0.000    10.117    sys_mode_n_13
    SLICE_X3Y40          FDRE                                         r  hrs_tens_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    clk_100MHz_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  hrs_tens_reg[1]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_tens_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.001ns  (logic 2.723ns (27.229%)  route 7.278ns (72.771%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           1.124     7.213    CLOCK_Mode/bin/hr/sw[10]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.332     7.545 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_12/O
                         net (fo=3, routed)           0.809     8.354    CLOCK_Mode/bin/hr/hrs_tens[2]_i_12_n_0
    SLICE_X1Y42          LUT5 (Prop_lut5_I1_O)        0.124     8.478 f  CLOCK_Mode/bin/hr/hrs_tens[2]_i_7/O
                         net (fo=1, routed)           0.000     8.478    CLOCK_Mode/bin/hr/hrs_tens[2]_i_7_n_0
    SLICE_X1Y42          MUXF7 (Prop_muxf7_I0_O)      0.238     8.716 f  CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3/O
                         net (fo=4, routed)           0.987     9.703    CLOCK_Mode/bin/hr/hrs_tens_reg[2]_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I1_O)        0.298    10.001 r  CLOCK_Mode/bin/hr/hrs_tens[2]_i_1/O
                         net (fo=1, routed)           0.000    10.001    CLOCK_Mode_n_20
    SLICE_X2Y40          FDRE                                         r  hrs_tens_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    clk_100MHz_IBUF_BUFG
    SLICE_X2Y40          FDRE                                         r  hrs_tens_reg[2]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            hrs_ones_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.587ns  (logic 2.063ns (27.195%)  route 5.523ns (72.805%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    T1                   IBUF (Prop_ibuf_I_O)         1.455     1.455 r  sw_IBUF[11]_inst/O
                         net (fo=4, routed)           3.513     4.968    CLOCK_Mode/bin/hr/sw_IBUF[11]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     5.092 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_4/O
                         net (fo=1, routed)           0.845     5.937    CLOCK_Mode/bin/hr/hrs_ones[0]_i_4_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I1_O)        0.152     6.089 r  CLOCK_Mode/bin/hr/hrs_ones[0]_i_2/O
                         net (fo=5, routed)           0.976     7.064    sys_mode/hrs_ones_reg[0]
    SLICE_X2Y41          LUT5 (Prop_lut5_I1_O)        0.332     7.396 r  sys_mode/hrs_ones[0]_i_1/O
                         net (fo=1, routed)           0.190     7.587    sys_mode_n_5
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.518     4.859    clk_100MHz_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  hrs_ones_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.954ns  (logic 1.606ns (26.972%)  route 4.348ns (73.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.058     4.511    seg7/reset_IBUF
    SLICE_X6Y44          LUT1 (Prop_lut1_I0_O)        0.153     4.664 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          1.290     5.954    seg7/timer[25]_i_2_n_0
    SLICE_X7Y48          FDRE                                         r  seg7/timer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.518     4.859    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y48          FDRE                                         r  seg7/timer_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 1.606ns (27.025%)  route 4.336ns (72.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.058     4.511    seg7/reset_IBUF
    SLICE_X6Y44          LUT1 (Prop_lut1_I0_O)        0.153     4.664 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          1.278     5.942    seg7/timer[25]_i_2_n_0
    SLICE_X7Y45          FDRE                                         r  seg7/timer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  seg7/timer_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg7/timer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.942ns  (logic 1.606ns (27.025%)  route 4.336ns (72.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=24, routed)          3.058     4.511    seg7/reset_IBUF
    SLICE_X6Y44          LUT1 (Prop_lut1_I0_O)        0.153     4.664 r  seg7/timer[25]_i_2/O
                         net (fo=25, routed)          1.278     5.942    seg7/timer[25]_i_2_n_0
    SLICE_X7Y45          FDRE                                         r  seg7/timer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         1.517     4.858    seg7/clk_100MHz_IBUF_BUFG
    SLICE_X7Y45          FDRE                                         r  seg7/timer_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 editdigit/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            editdigit/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.203ns (70.320%)  route 0.086ns (29.680%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  editdigit/FSM_sequential_next_state_reg[0]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.086     0.244    editdigit/open/Q[0]
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  editdigit/open/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    editdigit/open_n_2
    SLICE_X1Y47          FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.867     1.994    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  editdigit/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 editdigit/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            editdigit/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.341ns  (logic 0.204ns (59.836%)  route 0.137ns (40.164%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  editdigit/FSM_sequential_next_state_reg[1]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.137     0.295    editdigit/open/Q[1]
    SLICE_X1Y47          LUT2 (Prop_lut2_I0_O)        0.046     0.341 r  editdigit/open/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    editdigit/open_n_1
    SLICE_X1Y47          FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.867     1.994    editdigit/clk_100MHz_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  editdigit/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.383%)  route 0.253ns (57.617%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/C
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  CLOCK_Mode/bin/sec/sec_ctr_reg[2]/Q
                         net (fo=8, routed)           0.253     0.394    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[2]
    SLICE_X1Y35          LUT5 (Prop_lut5_I3_O)        0.045     0.439 r  CLOCK_Mode/bin/sec/pulse_i_1__1/O
                         net (fo=1, routed)           0.000     0.439    CLOCK_Mode/bin/pos_sec_count/pulse_reg_0
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/pulse_reg/C

Slack:                    inf
  Source:                 CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.330%)  route 0.253ns (57.670%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE                         0.000     0.000 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/C
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CLOCK_Mode/bin/sec/sec_ctr_reg[5]/Q
                         net (fo=8, routed)           0.253     0.394    CLOCK_Mode/bin/sec/sec_ctr_reg_n_0_[5]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045     0.439 r  CLOCK_Mode/bin/sec/sig_prev_i_1/O
                         net (fo=1, routed)           0.000     0.439    CLOCK_Mode/bin/pos_sec_count/w_inc_mins
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.861     1.988    CLOCK_Mode/bin/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X1Y35          FDRE                                         r  CLOCK_Mode/bin/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 editdigit/Selected_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/min/min_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.494ns  (logic 0.203ns (41.052%)  route 0.291ns (58.948%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  editdigit/Selected_reg[1]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/Selected_reg[1]/Q
                         net (fo=10, routed)          0.291     0.449    CLOCK_Mode/bin/min/min_ctr_reg[1]_4[0]
    SLICE_X3Y44          LUT6 (Prop_lut6_I3_O)        0.045     0.494 r  CLOCK_Mode/bin/min/min_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.494    CLOCK_Mode/bin/min/min_ctr[1]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/min/clk_100MHz_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  CLOCK_Mode/bin/min/min_ctr_reg[1]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.246ns (44.710%)  route 0.304ns (55.290%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.304     0.452    STOP_Mode/sec/v_seconds[2]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.098     0.550 r  STOP_Mode/sec/d[2]_i_1/O
                         net (fo=1, routed)           0.000     0.550    STOP_Mode/sec_n_0
    SLICE_X4Y42          FDRE                                         r  STOP_Mode/d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.863     1.990    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X4Y42          FDRE                                         r  STOP_Mode/d_reg[2]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/d_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.413%)  route 0.381ns (64.587%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[1]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[1]/Q
                         net (fo=12, routed)          0.381     0.545    STOP_Mode/sec/v_seconds[1]
    SLICE_X4Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.590 r  STOP_Mode/sec/d[1]_i_1/O
                         net (fo=1, routed)           0.000     0.590    STOP_Mode/sec_n_1
    SLICE_X4Y43          FDRE                                         r  STOP_Mode/d_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.864     1.991    STOP_Mode/clk_100MHz_IBUF_BUFG
    SLICE_X4Y43          FDRE                                         r  STOP_Mode/d_reg[1]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/sig_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.209ns (35.294%)  route 0.383ns (64.706%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[3]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  STOP_Mode/sec/sec_ctr_reg[3]/Q
                         net (fo=12, routed)          0.383     0.547    STOP_Mode/sec/v_seconds[3]
    SLICE_X8Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.592 r  STOP_Mode/sec/sig_prev_i_1__0/O
                         net (fo=1, routed)           0.000     0.592    STOP_Mode/pos_sec_count/w_inc_mins
    SLICE_X8Y42          FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.835     1.962    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  STOP_Mode/pos_sec_count/sig_prev_reg/C

Slack:                    inf
  Source:                 editdigit/Selected_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.203ns (33.100%)  route 0.410ns (66.900%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          LDCE                         0.000     0.000 r  editdigit/Selected_reg[3]/G
    SLICE_X0Y47          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  editdigit/Selected_reg[3]/Q
                         net (fo=10, routed)          0.410     0.568    CLOCK_Mode/bin/hr/hrs_ctr_reg[1]_1[1]
    SLICE_X1Y43          LUT6 (Prop_lut6_I3_O)        0.045     0.613 r  CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.613    CLOCK_Mode/bin/hr/hrs_ctr[1]_i_1_n_0
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.866     1.993    CLOCK_Mode/bin/hr/clk_100MHz_IBUF_BUFG
    SLICE_X1Y43          FDRE                                         r  CLOCK_Mode/bin/hr/hrs_ctr_reg[1]/C

Slack:                    inf
  Source:                 STOP_Mode/sec/sec_ctr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            STOP_Mode/pos_sec_count/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.631ns  (logic 0.246ns (39.002%)  route 0.385ns (60.998%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE                         0.000     0.000 r  STOP_Mode/sec/sec_ctr_reg[2]/C
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.148     0.148 f  STOP_Mode/sec/sec_ctr_reg[2]/Q
                         net (fo=12, routed)          0.385     0.533    STOP_Mode/sec/v_seconds[2]
    SLICE_X8Y42          LUT6 (Prop_lut6_I1_O)        0.098     0.631 r  STOP_Mode/sec/pulse_i_1__2/O
                         net (fo=1, routed)           0.000     0.631    STOP_Mode/pos_sec_count/pulse_reg_0
    SLICE_X8Y42          FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    clk_100MHz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_100MHz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=167, routed)         0.835     1.962    STOP_Mode/pos_sec_count/clk_100MHz_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  STOP_Mode/pos_sec_count/pulse_reg/C





