<!DOCTYPE html><html lang="zh-CN" data-theme="dark"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>ASIP Designer Processor Modeling | Yuchao's Homepage</title><meta name="author" content="Yuchao Qin"><meta name="copyright" content="Yuchao Qin"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#0d0d0d"><meta name="description" content="A guide to ASIP design process modeling, including  seven sessions illustrations.">
<meta property="og:type" content="article">
<meta property="og:title" content="ASIP Designer Processor Modeling">
<meta property="og:url" content="http://example.com/2025/07/02/asip_design_tool/asip_training_processor_modeling/index.html">
<meta property="og:site_name" content="Yuchao&#39;s Homepage">
<meta property="og:description" content="A guide to ASIP design process modeling, including  seven sessions illustrations.">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png">
<meta property="article:published_time" content="2025-07-03T00:00:00.000Z">
<meta property="article:modified_time" content="2025-07-09T18:21:54.842Z">
<meta property="article:author" content="Yuchao Qin">
<meta property="article:tag" content="ASIP design">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="http://example.com/2025/07/02/asip_design_tool/asip_training_processor_modeling/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css?v=4.13.0"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.5.1/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":true,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":false,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid@4.11.1/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: false,
  isAnchor: true,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'ASIP Designer Processor Modeling',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-07-09 11:21:54'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><link rel="stylesheet" href="/css/transpancy.css"><meta name="generator" content="Hexo 7.3.0"></head><body><div id="web_bg"></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src="/image/profile.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">3</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> Menu</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/life/"><i class="fa-fw fas fa-coffee"></i><span> Life</span></a></li><li><a class="site-page child" href="/science/"><i class="fa-fw fas fa-atom"></i><span> Research</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> Photo</span></a></li><li><a class="site-page child" href="/pku/"><i class="fa-fw fas fa-book-open"></i><span> 学在北大</span></a></li></ul></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png')"><nav id="nav"><span id="blog-info"><a href="/" title="Yuchao's Homepage"><img class="site-icon" src="/image/test.gif"/><span class="site-name">Yuchao's Homepage</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> Home</span></a></div><div class="menus_item"><a class="site-page" href="/archives/"><i class="fa-fw fas fa-archive"></i><span> Archives</span></a></div><div class="menus_item"><a class="site-page" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> Tags</span></a></div><div class="menus_item"><a class="site-page" href="/categories/"><i class="fa-fw fas fa-folder-open"></i><span> Categories</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fas fa-list"></i><span> Menu</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/life/"><i class="fa-fw fas fa-coffee"></i><span> Life</span></a></li><li><a class="site-page child" href="/science/"><i class="fa-fw fas fa-atom"></i><span> Research</span></a></li><li><a class="site-page child" href="/Gallery/"><i class="fa-fw fas fa-images"></i><span> Photo</span></a></li><li><a class="site-page child" href="/pku/"><i class="fa-fw fas fa-book-open"></i><span> 学在北大</span></a></li></ul></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">ASIP Designer Processor Modeling</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-07-03T00:00:00.000Z" title="发表于 2025-07-02 17:00:00">2025-07-02</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-07-09T18:21:54.842Z" title="更新于 2025-07-09 11:21:54">2025-07-09</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/Computer-Architecture/">Computer Architecture</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="ASIP Designer Processor Modeling"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h1><h2 id="Why-and-How-to-Design-an-ASIP"><a href="#Why-and-How-to-Design-an-ASIP" class="headerlink" title="Why and How to Design an ASIP?"></a>Why and How to Design an ASIP?</h2><p>Application-Specific Instruction-set Processors (ASIPs) bridge the gap between general-purpose microprocessors and dedicated hardware, offering:</p>
<ul>
<li>Maximum performance</li>
<li>Minimal power consumption</li>
<li>Programmability</li>
</ul>
<p>The core steps in ASIP design include:</p>
<ul>
<li><strong>Modeling the Instruction Set Architecture (ISA):</strong> Using the nML language to define the processor’s structure.</li>
<li><strong>Automatic Software Development Kit (SDK) Generation:</strong> Produces a C compiler and related tools.</li>
<li><strong>Algorithm-Driven Architectural Exploration:</strong> Utilizes a “Compile-in-the-Loop” approach to optimize the architecture.</li>
<li><strong>Automatic Synthesizable RTL Generation:</strong> Employs a “Synthesis-in-the-Loop” methodology for hardware implementation.</li>
</ul>
<p><img src="/image/img_asip_design/intro_asip_design_overview.png" alt="ASIP Design Overview"></p>
<h2 id="Processor-Modeling"><a href="#Processor-Modeling" class="headerlink" title="Processor Modeling"></a>Processor Modeling</h2><h3 id="Header-File"><a href="#Header-File" class="headerlink" title="Header File"></a>Header File</h3><p>The core header file, <code>&lt;processor&gt;.h</code>, defines primitive functions and data types within a dedicated namespace: <code>namespace &lt;processor&gt;_primitive &#123;&#125;</code>. It should include:</p>
<ul>
<li>Primitive data type definitions</li>
<li>Primitive function declarations</li>
<li>Primitive data type conversion rules</li>
</ul>
<p>Additional header files, such as <code>&lt;processor&gt;_&lt;function&gt;.h</code>, can be created to extend functionality with more operations or features.</p>
<h3 id="nML-Language"><a href="#nML-Language" class="headerlink" title="nML Language"></a>nML Language</h3><p>The nML language defines the structural skeleton and instruction-set architecture of the processor. Key components include:</p>
<ul>
<li><code>mem</code>: Defines memory spaces.</li>
<li><code>reg</code>: Specifies register structures.</li>
<li><code>pipe</code>: Stores values across pipeline stages (persistent).</li>
<li><code>trn</code>: Holds temporary values within a single stage.</li>
<li><code>opn</code>: Represents operation nodes.</li>
<li><code>cst</code>: Declares type conversion rules.</li>
<li><code>action</code>: Defines instruction behavior.</li>
<li><code>image</code>: Specifies binary encoding for instructions.</li>
<li><code>syntax</code>: Defines the assembly code representation.</li>
</ul>
<p>Example nML code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line">opn alu_inst (op:opcode, x:c2u, y:c2u, val:c16s) &#123;</span><br><span class="line">  action &#123;</span><br><span class="line">    stage EX1:</span><br><span class="line">    A = R[x];</span><br><span class="line">    B = val;</span><br><span class="line">    switch (op) &#123;</span><br><span class="line">      case add: C = add(A, B) @alu;</span><br><span class="line">      case sub: C = sub(A, B) @alu;</span><br><span class="line">      case and: C = band(A, B) @alu;</span><br><span class="line">      case or:  C = bor(A, B) @alu;</span><br><span class="line">    &#125;</span><br><span class="line">    stage EX2:</span><br><span class="line">    R[y] = C;</span><br><span class="line">  &#125;</span><br><span class="line">  syntax: op &quot; R&quot; y &quot;, R&quot; x &quot;, &quot; val; # Displays as &lt;add R1, R2, val&gt;</span><br><span class="line">  image: &quot;0&quot;::op::x::y::val;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>


<h3 id="Primitive-Definitions"><a href="#Primitive-Definitions" class="headerlink" title="Primitive Definitions"></a>Primitive Definitions</h3><p>Primitive definitions, written in <code>&lt;processor&gt;.p</code> files, use the Primitive Definition Language (PDG), which is based on C and supports operators, conditions, iterations, and functions with fixed types. PDG definitions are convertible to C++, VHDL, or Verilog.</p>
<p>Example PDG code:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">word add(word a, word b, astat&amp; s)</span><br><span class="line">&#123;</span><br><span class="line">  int17_t aa = (uint16_t)a; // Zero extension</span><br><span class="line">  int17_t bb = (uint16_t)b;</span><br><span class="line">  int17_t d = aa + bb;</span><br><span class="line">  s = (d[16]^d[15]) :: (d &lt; 0) :: (d == 0);</span><br><span class="line">  return d;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="ASIP-Designer-Tool-Features"><a href="#ASIP-Designer-Tool-Features" class="headerlink" title="ASIP Designer Tool Features"></a>ASIP Designer Tool Features</h2><h3 id="ChessDE"><a href="#ChessDE" class="headerlink" title="ChessDE"></a>ChessDE</h3><p>The ChessDE tool, typically run on Linux via command line, offers:</p>
<ul>
<li>Configuration management</li>
<li>Function-level incremental compilation</li>
<li>Parallel compilation on multi-core hosts</li>
</ul>
<p>For Instruction Set Simulator (ISS) development, it supports:</p>
<ul>
<li>Bit-true, cycle-accurate, or instruction-accurate simulation</li>
<li>Just-in-time compilation</li>
<li>Performance and speed profiling</li>
<li>Automatic verification</li>
</ul>
<h1 id="Primitives"><a href="#Primitives" class="headerlink" title="Primitives"></a>Primitives</h1><h2 id="Declaring-Primitives"><a href="#Declaring-Primitives" class="headerlink" title="Declaring Primitives"></a>Declaring Primitives</h2><p>Primitive types are defined using C++-style class declarations within a namespace, formatted as <code>class &lt;type&gt; property(format)</code>. Example:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">namespace</span> tinycore2_primitive &#123;</span><br><span class="line">  <span class="function"><span class="keyword">class</span> word <span class="title">property</span><span class="params">(<span class="number">16</span> bit <span class="type">signed</span>)</span></span>;</span><br><span class="line">  <span class="function"><span class="keyword">class</span> pmtype <span class="title">property</span><span class="params">(<span class="number">13</span> bit <span class="type">unsigned</span>)</span></span>;</span><br><span class="line">  <span class="function"><span class="keyword">class</span> sbyte <span class="title">property</span><span class="params">(<span class="number">8</span> bit <span class="type">signed</span>)</span></span>;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<p>Primitive functions represent user-defined behaviors and are categorized into:</p>
<ul>
<li><strong>Named Functions:</strong> Standard function declarations.</li>
<li><strong>Conversion Constructors:</strong> Handle type conversions, such as numbers or vectors.</li>
</ul>
<p>Example conversion:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="built_in">sint8</span>(sin8)    <span class="comment">// xxxxxxxx -&gt; ssssssssxxxxxxxx</span></span><br><span class="line"><span class="built_in">vword3</span>(vbyte3) <span class="comment">// __ef __10 __ab -&gt; ffef 0010 ffab</span></span><br></pre></td></tr></table></figure>

<p>Example primitive function declaration:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">namespace</span> mycore_primitive &#123;</span><br><span class="line">  <span class="function"><span class="keyword">class</span> stat <span class="title">property</span><span class="params">(<span class="number">3</span> bit <span class="type">unsigned</span>)</span></span>;</span><br><span class="line"></span><br><span class="line">  <span class="function">word <span class="title">sub</span><span class="params">(word, word)</span></span>;</span><br><span class="line">  <span class="function">word <span class="title">sub</span><span class="params">(word, word, stat&amp;)</span></span>;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">class</span> <span class="title class_">word</span> &#123;</span><br><span class="line">    <span class="built_in">word</span>(sbyte);</span><br><span class="line">  &#125;;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<h2 id="Primitive-Definitions-1"><a href="#Primitive-Definitions-1" class="headerlink" title="Primitive Definitions"></a>Primitive Definitions</h2><p>Primitive definitions, written in PDG (based on C), exclude control flow primitives and type conversions. PDG supports C-like operations and control flows. Example:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="type">const</span> <span class="type">int16_t</span> INT16_MAX = <span class="number">0x7fff</span>;</span><br><span class="line"><span class="type">const</span> <span class="type">int16_t</span> INT16_MIN = <span class="number">-0x8000</span>;</span><br><span class="line"></span><br><span class="line"><span class="function">word <span class="title">sat16</span><span class="params">(<span class="type">int17_t</span> a)</span></span></span><br><span class="line"><span class="function"></span>&#123;</span><br><span class="line">  <span class="keyword">if</span> (a &gt; INT16_MAX)</span><br><span class="line">    <span class="keyword">return</span> INT16_MAX;</span><br><span class="line">  <span class="keyword">else</span> <span class="keyword">if</span> (a &lt; INT16_MIN)</span><br><span class="line">    <span class="keyword">return</span> INT16_MIN;</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">return</span> a;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="function">word <span class="title">adds</span><span class="params">(word a, word b)</span></span></span><br><span class="line"><span class="function"></span>&#123;</span><br><span class="line">  <span class="type">int17_t</span> sum = (<span class="type">int17_t</span>)a + (<span class="type">int17_t</span>)b;</span><br><span class="line">  <span class="keyword">return</span> <span class="built_in">sat16</span>(sum);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>The PDG tool structure is illustrated below:<br><img src="/image/img_asip_design/PDG_tool.png" alt="PDG Tool Structure"></p>
<h2 id="Summary"><a href="#Summary" class="headerlink" title="Summary"></a>Summary</h2><p>Primitives consist of data types and functions, organized into:</p>
<ul>
<li><strong>Declaration:</strong> Defined in <code>&lt;processor&gt;.h</code></li>
<li><strong>Definition:</strong> Implemented in <code>&lt;processor&gt;.p</code></li>
</ul>
<p>These files collectively enable the modeling, simulation, and synthesis of ASIP designs using the ASIP Designer Tool.</p>
<hr>
<h1 id="nML"><a href="#nML" class="headerlink" title="nML"></a>nML</h1><p>In this session, we provides a concise and structured overview of the nML (nested Machine Language) processor description language used for retargeting ASIP Designer tools. nML enables a unified model of processor architecture, capturing instruction behavior, resource connectivity, and hierarchical rules in a single description.</p>
<h2 id="Key-Features"><a href="#Key-Features" class="headerlink" title="Key Features"></a>Key Features</h2><ul>
<li><strong>Hierarchical</strong>: The ISA is defined as a hierarchy of rules, allowing modular and composable instruction definitions.</li>
<li><strong>Structural</strong>: Processor resources (registers, memories, transitories) and their interconnections are explicitly modeled, facilitating clear design and analysis.</li>
<li><strong>RT-Level</strong>: Instruction behavior is described in terms of register-transfer (RT) operations, capturing the flow of data between storage elements.</li>
</ul>
<p>nML integrates datapath descriptions, instruction-set encodings, and RT behavior in one language, simplifying retargeting and tool support.</p>
<hr>
<h2 id="Structural-Skeleton"><a href="#Structural-Skeleton" class="headerlink" title="Structural Skeleton"></a>Structural Skeleton</h2><h3 id="Registers"><a href="#Registers" class="headerlink" title="Registers"></a>Registers</h3><p>Registers are declared using:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Register file</span></span><br><span class="line"><span class="keyword">reg</span> name[size] &lt;data_type, addr_type&gt;;</span><br><span class="line"><span class="comment">// Single register</span></span><br><span class="line"><span class="keyword">reg</span> name&lt;data_type&gt;;</span><br></pre></td></tr></table></figure>

<ul>
<li><p><strong>Aliases</strong>: Slice a register file into smaller files or individual registers:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> R[<span class="number">8</span>]&lt;word,b3u&gt;;</span><br><span class="line"><span class="keyword">reg</span> S[<span class="number">4</span>]&lt;word,b2u&gt; <span class="keyword">alias</span> R[<span class="number">0</span>];</span><br><span class="line"><span class="keyword">reg</span> T[<span class="number">2</span>]&lt;word,b1u&gt; <span class="keyword">alias</span> R[<span class="number">6</span>];</span><br><span class="line"><span class="keyword">reg</span> sp&lt;word&gt;      <span class="keyword">alias</span> S[<span class="number">0</span>];</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Record Aliases</strong>: Combine consecutive fields of a register file into a wider view:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> R[<span class="number">8</span>]&lt;word,b3u&gt;;</span><br><span class="line"><span class="keyword">reg</span> L[<span class="number">4</span>]&lt;longword,b2u&gt; <span class="keyword">alias</span> R;  <span class="comment">// 2-word record alias</span></span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Record Structures</strong>: Merge narrow storages into a single wide register:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">reg</span> R[<span class="number">8</span>]&lt;word,b3u&gt;;</span><br><span class="line"><span class="keyword">reg</span> S[<span class="number">8</span>]&lt;<span class="keyword">byte</span>,b3u&gt;;</span><br><span class="line"><span class="keyword">reg</span> T[<span class="number">8</span>]&lt;w24,b3u&gt; &#123; R; S; &#125;;</span><br></pre></td></tr></table></figure></li>
</ul>
<table>
<thead>
<tr>
<th>Register Range Aliases</th>
<th>Register Record Alias</th>
<th>Register Record Structure</th>
</tr>
</thead>
<tbody><tr>
<td><img src="/image/img_asip_design/reg_range_alias.png" alt="Register Range Aliases"></td>
<td><img src="/image/img_asip_design/reg_record_alias.png" alt="Register Record Alias"></td>
<td><img src="/image/img_asip_design/reg_record_stru.png" alt="Register Record Structure"></td>
</tr>
</tbody></table>
<h3 id="Memories"><a href="#Memories" class="headerlink" title="Memories"></a>Memories</h3><p>Memories are static storage elements whose values persist until written.</p>
<ul>
<li><p><strong>Declaration</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Simple memory declaration</span></span><br><span class="line">mem name[size, step_opt] &lt;data_type, addr_type&gt;;</span><br><span class="line">mem name[from.<span class="variable">.to</span>, step_opt] &lt;data_type, addr_type&gt;;</span><br></pre></td></tr></table></figure>

<p><strong>Examples</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line">mem PM[dmSize]           &lt;pmtype, word&gt; read(pmLdBus);</span><br><span class="line">mem DM[dmSize]           &lt;word, word&gt; read(dmLdBus) write(dmStBus);</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Explicit Interface</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line">mem DM[dmSize]&lt;word, word&gt; access &#123;</span><br><span class="line">  ld_dm: dmLdBus‘<span class="number">1</span>‘ = DM[dmAddr];</span><br><span class="line">  st_dm: DM[dmAddr] = dmStBus;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<p>Timing can be annotated absolutely (by stage name) or relatively:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Absolute</span></span><br><span class="line">dmLdBus‘EX‘ = DM[dmAddr`ID`]`EX`;</span><br><span class="line"><span class="comment">// Relative</span></span><br><span class="line">dmLdBus‘<span class="number">1</span>‘  = DM[dmAddr]`<span class="number">1</span>`;</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Memory Record Aliases</strong>: Map consecutive memory fields into wider views.</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Aligned accesses</span></span><br><span class="line">mem bDM[<span class="number">1024</span>,<span class="number">1</span>]&lt;<span class="keyword">byte</span>,addr&gt;;</span><br><span class="line">mem wDM[<span class="number">1024</span>,<span class="number">2</span>]&lt;word,addr&gt; <span class="keyword">alias</span> bDM;</span><br><span class="line">mem lDM[<span class="number">1024</span>,<span class="number">4</span>]&lt;longword,addr&gt; <span class="keyword">alias</span> bDM;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Unaligned accesses</span></span><br><span class="line">mem bDM[<span class="number">1024</span>,<span class="number">1</span>]&lt;<span class="keyword">byte</span>,addr&gt;;</span><br><span class="line">mem wDMu[<span class="number">0</span>.<span class="variable">.1022</span>,<span class="number">1</span>]&lt;word,addr&gt; <span class="keyword">alias</span> bDM align <span class="number">1</span>;</span><br></pre></td></tr></table></figure></li>
</ul>
<table>
<thead>
<tr>
<th>Memory Inteface</th>
<th>Memory Align</th>
</tr>
</thead>
<tbody><tr>
<td><img src="/image/img_asip_design/mem_interface.png" alt="mem interface"></td>
<td><img src="/image/img_asip_design/mem_align.png" alt="mem align"></td>
</tr>
</tbody></table>
<h3 id="Transitories-and-Pipeline-Registers"><a href="#Transitories-and-Pipeline-Registers" class="headerlink" title="Transitories and Pipeline Registers"></a>Transitories and Pipeline Registers</h3><ul>
<li><p><strong>Transitories</strong> lose their value before the end of a clock cycle and must be read in the same stage they are written:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line">trn Xbus&lt;word&gt;;</span><br><span class="line">trn Ybus&lt;word&gt;;</span><br><span class="line">trn XYbus&lt;longword&gt; &#123; Xbus; Ybus; &#125;;</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Pipeline Registers</strong> function like transitories but pass values to the next stage:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">pipe pA&lt;word&gt;;</span><br></pre></td></tr></table></figure></li>
</ul>
<h3 id="Enumeration-Types-and-Constants"><a href="#Enumeration-Types-and-Constants" class="headerlink" title="Enumeration Types and Constants"></a>Enumeration Types and Constants</h3><ul>
<li><p><strong>Enums</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">enum</span> alu_op  &#123; ADD <span class="string">&quot;+&quot;</span>, SUB <span class="string">&quot;-&quot;</span>, AND <span class="string">&quot;&amp;&quot;</span>, OR <span class="string">&quot;|&quot;</span> &#125;;</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Constants</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">def size = <span class="number">2</span>**<span class="number">16</span>;</span><br><span class="line">mem DM[size]&lt;num,addr&gt;;</span><br><span class="line"></span><br><span class="line">cst c_byte&lt;<span class="keyword">byte</span>&gt;;</span><br><span class="line">cst c_3u  &lt;threebitsu&gt;;</span><br></pre></td></tr></table></figure></li>
</ul>
<h3 id="Processor-Properties"><a href="#Processor-Properties" class="headerlink" title="Processor Properties"></a>Processor Properties</h3><p>Properties identify elements with special processor-level meaning:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line">properties &#123;</span><br><span class="line">  program_memory   : PM;</span><br><span class="line">  program_counter  : PC;</span><br><span class="line">  endianness       : little;</span><br><span class="line">  decode_stage     : ID;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="keyword">property</span> unconnected : REGX;</span><br></pre></td></tr></table></figure>

<hr>
<h2 id="Instruction-Set-Definition"><a href="#Instruction-Set-Definition" class="headerlink" title="Instruction Set Definition"></a>Instruction Set Definition</h2><h3 id="OR-Rules"><a href="#OR-Rules" class="headerlink" title="OR Rules"></a>OR Rules</h3><p>Define alternatives for instruction parts:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">opn tinycore2 (alu_opn | compare_opn | ... | generate_byte) &#123;</span><br><span class="line">  image: <span class="string">&quot;000000&quot;</span>::alu_opn</span><br><span class="line">       | <span class="string">&quot;000001&quot;</span>::compare_opn</span><br><span class="line">       | ...</span><br><span class="line">       | <span class="string">&quot;100&quot;</span>::generate_byte;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h3 id="AND-Rules"><a href="#AND-Rules" class="headerlink" title="AND Rules"></a>AND Rules</h3><p>Compose instruction fields orthogonally. Include:</p>
<ul>
<li><strong>Action</strong> (RT behavior)</li>
<li><strong>Syntax</strong> (assembly representation)</li>
<li><strong>Image</strong> (binary encoding)</li>
</ul>
<p><strong>Example</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line">opn alu_opn (op: alu_op, a: eR, b: eR) &#123;</span><br><span class="line">  action &#123;</span><br><span class="line">    operandA = R[a];</span><br><span class="line">    operandB = R[b];</span><br><span class="line">    aluC    = (op == ADD) ? add(operandA, operandB)</span><br><span class="line">             : (op == SUB) ? sub(operandA, operandB)</span><br><span class="line">             : (op == AND) ? band(operandA, operandB)</span><br><span class="line">             : bor(operandA, operandB);</span><br><span class="line">    R[a]    = aluC;</span><br><span class="line">  &#125;</span><br><span class="line">  syntax: a <span class="string">&quot; = &quot;</span> a op b;</span><br><span class="line">  image : op::a::b;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p><strong>Parallel Composition</strong>:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">opn alu_load (op: alu_opn, ld: load_indirect) &#123;</span><br><span class="line">  action &#123; op; ld; &#125;</span><br><span class="line">  syntax: op <span class="string">&quot; || &quot;</span> ld;</span><br><span class="line">  image : op::ld;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<hr>
<h2 id="Pipelines-and-Hazards"><a href="#Pipelines-and-Hazards" class="headerlink" title="Pipelines and Hazards"></a>Pipelines and Hazards</h2><h3 id="Describing-Pipelines"><a href="#Describing-Pipelines" class="headerlink" title="Describing Pipelines"></a>Describing Pipelines</h3><ol>
<li>Declare pipeline registers (<code>pipe</code>).</li>
<li>Define stages and nested scopes.</li>
<li>Annotate storage accesses with stage information.</li>
</ol>
<p><strong>Example</strong> (multi-accumulate operation):</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">enum</span> stages &#123; IF, ID, RD, E1, E2 &#125;;</span><br><span class="line"></span><br><span class="line">pipe mA&lt;word&gt;;</span><br><span class="line">pipe mB&lt;word&gt;;</span><br><span class="line"><span class="keyword">reg</span>  ACC&lt;longword&gt; read(ta) write(tb);</span><br><span class="line"></span><br><span class="line">opn macc_opn (op: mult_add_sub, a: eR, b: eR) &#123;</span><br><span class="line">  action &#123;</span><br><span class="line">    stage RD:</span><br><span class="line">      mA = R[a]; mB = R[b];</span><br><span class="line">    stage E1.<span class="variable">.E2</span>:</span><br><span class="line">      tb`E2` = (op == mult_add)</span><br><span class="line">              ? mult_add(ta`E2`, mA`E1`, mB`E1`)</span><br><span class="line">              : mult_sub(ta`E2`, mA`E1`, mB`E1`);</span><br><span class="line">    stage E2:</span><br><span class="line">      ACC = tb;</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h3 id="Pipeline-Hazards"><a href="#Pipeline-Hazards" class="headerlink" title="Pipeline Hazards"></a>Pipeline Hazards</h3><ul>
<li><p><strong>Control Hazards</strong>: Use <code>cycles(n)</code> or <code>delay_slots(n)</code> to model jump delays.</p>
</li>
<li><p><strong>Data &amp; Structural Hazards</strong>:</p>
<ul>
<li>Softwall stalls (insert NOPs)</li>
<li>Hardware stalls</li>
<li>Bypassing (forwarding)</li>
</ul>
</li>
</ul>
<p>For detailed hazard mitigation strategies, refer to the <a target="_blank" rel="noopener" href="https://en.wikipedia.org/wiki/Hazard_%28computer_architecture%29">Hazard (computer architecture) Wiki</a>.</p>
<hr>
<h2 id="Mode-Rules"><a href="#Mode-Rules" class="headerlink" title="Mode Rules"></a>Mode Rules</h2><p>Define how storage locations are addressed.</p>
<h3 id="Register-Mode"><a href="#Register-Mode" class="headerlink" title="Register Mode"></a>Register Mode</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">mode mR (e: eR) &#123;</span><br><span class="line">  value : R[e];</span><br><span class="line">  syntax: e;</span><br><span class="line">  image : e;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h3 id="Memory-Mode"><a href="#Memory-Mode" class="headerlink" title="Memory Mode"></a>Memory Mode</h3><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">mode ind_ld_st (a: eR) &#123;</span><br><span class="line">  value  : DM[dmAddr = R[a]];</span><br><span class="line">  action : R[a] = add(R[a], <span class="number">1</span>);</span><br><span class="line">  syntax : <span class="string">&quot;DM[&quot;</span> a <span class="string">&quot;+&quot;</span>]<span class="string">&quot;;</span></span><br><span class="line"><span class="string">  image  : a;</span></span><br><span class="line"><span class="string">&#125;</span></span><br></pre></td></tr></table></figure>

<hr>
<h2 id="Image-Attributes"><a href="#Image-Attributes" class="headerlink" title="Image Attributes"></a>Image Attributes</h2><p>Define binary encodings:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">opn arith_instr (alu_instr | as_sh_instr | shift_instr | macc_rnd_nop_instr) &#123;</span><br><span class="line">  image: <span class="string">&quot;00&quot;</span>::alu_instr</span><br><span class="line">       | <span class="string">&quot;01&quot;</span>::as_sh_instr</span><br><span class="line">       | <span class="string">&quot;10&quot;</span>::shift_instr</span><br><span class="line">       | <span class="string">&quot;11&quot;</span>::macc_rnd_nop_instr;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>Use <code>complete_image</code> when orthogonality of fields must be enforced.</p>
<h1 id="PAG-Modules"><a href="#PAG-Modules" class="headerlink" title="PAG Modules"></a>PAG Modules</h1><h2 id="Modeling-the-Processor-Control-Unit"><a href="#Modeling-the-Processor-Control-Unit" class="headerlink" title="Modeling the Processor Control Unit"></a>Modeling the Processor Control Unit</h2><p>The Processor Control Unit (PCU) orchestrates instruction fetch, issue, and program-counter updates, managing boot sequence states and supporting control-flow constructs such as jumps, calls, and returns. In our PDG-based implementation, all PCU logic resides in <code>&lt;processor&gt;_pcu.p</code>, which must include:</p>
<ul>
<li><p><strong>Storage declarations</strong> for PCU-specific registers and nML-managed state:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">pcu_storages &#123;</span><br><span class="line">  <span class="keyword">reg</span> reg_booting&lt;uint2_t&gt;;  <span class="comment">// Tracks reset, boot, run states</span></span><br><span class="line">  trn pc_step&lt;addr&gt;;         <span class="comment">// Pipeline-step tracking (if needed)</span></span><br><span class="line">&#125;</span><br><span class="line">hw_init reg_booting = <span class="number">1</span>;     <span class="comment">// Initialize booting state</span></span><br></pre></td></tr></table></figure></li>
<li><p><strong>Auxiliary helper functions</strong> for conditional checks or bit manipulations.</p>
</li>
<li><p>A <strong><code>user_issue()</code></strong> function that reads the fetched instruction from the PM output bus (<code>pmLdBus</code>) and invokes <code>issue_instr()</code> once the PCU exits boot.</p>
</li>
<li><p>A <strong><code>user_next_pc()</code></strong> function that computes the next PC based on control-flow signals, boot state, and sequential increments.</p>
</li>
</ul>
<h2 id="Fetching-and-Issuing-Instruction"><a href="#Fetching-and-Issuing-Instruction" class="headerlink" title="Fetching and Issuing Instruction"></a>Fetching and Issuing Instruction</h2><p>Instruction fetch is fully pipelined in two phases:</p>
<ol>
<li><p><strong>Prefetch (PF)</strong>: Drive the next PC address onto the PM address bus:</p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">pm_read`<span class="number">1</span>` = PM[pm_addr `<span class="number">0</span>` = nextpc] `<span class="number">0</span>`;</span><br></pre></td></tr></table></figure></li>
<li><p><strong>Fetch (IF)</strong>: Sample the instruction when <code>pmLdBus</code> is asserted:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">pmtype f_instr = pm_read;</span><br></pre></td></tr></table></figure></li>
</ol>
<p>After a successful fetch, <code>user_issue()</code> sends <code>f_instr</code> into the downstream decode stage. On architectures with multi-cycle instructions, <code>issue_sig()</code> remains low for the remaining cycles of the previous instruction, preventing new issues until ready.</p>
<h2 id="Updating-the-PC"><a href="#Updating-the-PC" class="headerlink" title="Updating the PC"></a>Updating the PC</h2><h3 id="Straight-Line-Execution"><a href="#Straight-Line-Execution" class="headerlink" title="Straight-Line Execution"></a>Straight-Line Execution</h3><p>For ordinary sequential code, the PC simply increments by one. In nML and PDG, this appears as two coupled actions:</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// tinycore2.n</span></span><br><span class="line"><span class="keyword">reg</span> PC&lt;word&gt; read (pc_r) write (pc_w);</span><br><span class="line"></span><br><span class="line"><span class="comment">// tinycore2_pcu.p</span></span><br><span class="line"><span class="keyword">void</span> tinycore2::user_next_pc() &#123;</span><br><span class="line">  pc_r = PC;</span><br><span class="line">  word nextpc;</span><br><span class="line">  <span class="keyword">if</span> (is_control_flow_instruction(f_instr))</span><br><span class="line">    nextpc = compute_branch_target();</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    nextpc = pc_r + <span class="number">1</span>;</span><br><span class="line">  PC = pc_w = nextpc;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h3 id="Conditional-and-Unconditional-Jumps"><a href="#Conditional-and-Unconditional-Jumps" class="headerlink" title="Conditional and Unconditional Jumps"></a>Conditional and Unconditional Jumps</h3><p>Relative and absolute jumps are declared in the nML header:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function"><span class="type">void</span> <span class="title">jumpi</span><span class="params">(sbyte)</span> <span class="title">property</span><span class="params">(relative jump)</span></span>;</span><br><span class="line"><span class="function"><span class="type">void</span> <span class="title">jumpci</span><span class="params">(<span class="type">bool</span>, sbyte)</span> <span class="title">property</span><span class="params">(relative jump)</span></span>;</span><br></pre></td></tr></table></figure>

<p>The PCU models them by checking <code>jump_pc_offs_sig</code> (relative) and <code>jump_pc_trgt_sig</code> (absolute), routing <code>pc_r + offset</code> or <code>pc_trgt</code> accordingly.</p>
<h3 id="Subroutine-Calls-and-Returns"><a href="#Subroutine-Calls-and-Returns" class="headerlink" title="Subroutine Calls and Returns"></a>Subroutine Calls and Returns</h3><p>Subroutine calls (<code>bsr</code>) and returns (<code>rst</code>) use a link register to save return addresses, respecting architectural delay slots:</p>
<figure class="highlight c++"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="function">word <span class="title">bsr</span><span class="params">(word)</span> <span class="title">property</span><span class="params">(absolute call)</span></span>;</span><br><span class="line"><span class="function"><span class="type">void</span> <span class="title">rst</span><span class="params">(word)</span> <span class="title">property</span><span class="params">(ret)</span></span>;</span><br></pre></td></tr></table></figure>

<p>The model captures this in <code>user_next_pc()</code> by setting <code>lnk_pf = pc_r + 1</code> before control-flow resolution and reading it back on <code>rst</code>.</p>
<h3 id="Boot-Sequence"><a href="#Boot-Sequence" class="headerlink" title="Boot Sequence"></a>Boot Sequence</h3><p>The PCU tracks three states in <code>reg_booting</code>: 2 (reset), 1 (first boot cycle), and 0 (run). During reset, fetch is disabled; in the first boot cycle, only fetch is enabled; thereafter, normal issue&#x2F;fetch resumes.</p>
<p><img src="/image/img_asip_design/pcu_booting.png" alt="Boot State Diagram"></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br></pre></td><td class="code"><pre><span class="line">pcu_storages &#123;</span><br><span class="line">  reg reg_booting&lt;<span class="type">uint2_t</span>&gt;;</span><br><span class="line">&#125;</span><br><span class="line">hw_init reg_booting = <span class="number">2</span>;</span><br><span class="line"></span><br><span class="line"><span class="type">void</span> <span class="title function_">tinycore2::user_issue</span><span class="params">()</span> &#123;</span><br><span class="line">  pmtype f_instr = pmLdBus;</span><br><span class="line">  <span class="keyword">if</span> (reg_booting == <span class="number">0</span>)</span><br><span class="line">    issue_instr(pc_r = PC, <span class="number">1</span>, f_instr);</span><br><span class="line">  reg_booting &gt;&gt;= <span class="number">1</span>;  <span class="comment">// Shift through reset→boot→run</span></span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="type">void</span> <span class="title function_">tinycore2::user_next_pc</span><span class="params">()</span> &#123;</span><br><span class="line">  lnk_pf = (pc_r = PC) + <span class="number">1</span>;</span><br><span class="line">  <span class="type">bool</span> allow_fetch = (reg_booting != <span class="number">2</span>);</span><br><span class="line">  word nextpc;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">if</span> (reg_booting == <span class="number">1</span>)</span><br><span class="line">    allow_fetch = <span class="literal">true</span>;</span><br><span class="line">  <span class="keyword">else</span> <span class="keyword">if</span> (jump_pc_offs_sig)</span><br><span class="line">    nextpc = pc_r + pc_offs;</span><br><span class="line">  <span class="keyword">else</span> <span class="keyword">if</span> (jump_pc_trgt_sig)</span><br><span class="line">    nextpc = pc_trgt;</span><br><span class="line">  <span class="keyword">else</span> <span class="keyword">if</span> (loop_test())</span><br><span class="line">    nextpc = ls_r = LS;</span><br><span class="line">  <span class="keyword">else</span></span><br><span class="line">    nextpc = pc_r + <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line">  PC = pc_w = nextpc;</span><br><span class="line">  <span class="keyword">if</span> (allow_fetch)</span><br><span class="line">    pmLdBus`<span class="number">1</span>` = PM[pmAddr`<span class="number">0</span>` = nextpc]`<span class="number">1</span>`;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="Manipulating-the-Pipeline"><a href="#Manipulating-the-Pipeline" class="headerlink" title="Manipulating the Pipeline"></a>Manipulating the Pipeline</h2><ul>
<li><p><strong>Hardware stalls</strong>: Temporarily pause issue and fetch via stall rules:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">hw_stall <span class="number">1.</span>.<span class="number">2</span> cycles &#123;</span><br><span class="line">  stage E3: R[#] = ...;</span><br><span class="line">&#125; -&gt; &#123;</span><br><span class="line">  stage E1: ... = R[#];</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure></li>
<li><p><strong>Instruction kills</strong>: Abort an in-flight instruction on a condition:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (&lt;condition&gt;)</span><br><span class="line">  kill_instr(instr_id);</span><br></pre></td></tr></table></figure></li>
<li><p><strong>Pipeline stalls</strong>: Prevent issue of new instructions while a long-latency unit is busy:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (div_busy)</span><br><span class="line">  stall_instr(E1);</span><br></pre></td></tr></table></figure></li>
</ul>
<h2 id="Modeling-Multi-Cycle-Functional-Units"><a href="#Modeling-Multi-Cycle-Functional-Units" class="headerlink" title="Modeling Multi-Cycle Functional Units"></a>Modeling Multi-Cycle Functional Units</h2><p>Multi-Cycle Functional Units (MCFUs) implement operations spanning multiple clock cycles (e.g., division). Each MCFU is a standalone PDG module with:</p>
<ul>
<li><strong>Local state</strong>: operand registers, iteration counters (e.g., <code>Cnt&lt;uint5_t&gt;</code>), and busy signals.</li>
<li><strong>Primitive declaration</strong> in the header with <code>property(multicycle_N)</code>.</li>
<li><strong>nML action</strong> specifying read&#x2F;write ports and initial invocation.</li>
<li><strong>PDG <code>process()</code></strong> function that drives the iterative algorithm and updates <code>div_busy</code>.</li>
</ul>
<p><strong>Example: Non-Restoring Division</strong></p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Primitive</span></span><br><span class="line"><span class="type">void</span> <span class="title function_">divide</span><span class="params">(word a, word b, word&amp; q, word&amp; r)</span> <span class="title function_">property</span><span class="params">(multicycle_16)</span>;</span><br></pre></td></tr></table></figure>

<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">// nML action</span><br><span class="line">opn divide (a : c_3, b : c_3) &#123;</span><br><span class="line">  action &#123; stage EX: divide(ta=R[a], tb=R[b], Q=qw, M=mw); &#125;</span><br><span class="line">  image : a, b, cycles(<span class="number">1</span>);</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// PDG module</span></span><br><span class="line">multicycle_fu div &#123;</span><br><span class="line">  reg B&lt;uint16&gt;;</span><br><span class="line">  reg Cnt&lt;uint5&gt;;</span><br><span class="line">  <span class="type">void</span> <span class="title function_">process</span><span class="params">()</span> &#123;</span><br><span class="line">    <span class="keyword">if</span> (vd_divide_ta_tb_qw_mw_EX_sig) &#123;</span><br><span class="line">      Q = qw = ta;</span><br><span class="line">      M = mw = tb;</span><br><span class="line">      Cnt = <span class="number">16</span>;</span><br><span class="line">    &#125; <span class="keyword">else</span> <span class="keyword">if</span> (Cnt &gt; <span class="number">0</span>) &#123;</span><br><span class="line">      <span class="keyword">auto</span> [mq_new] = divide_step((mr=M, qr=Q), B);</span><br><span class="line">      M = mw = mq_new[<span class="number">31</span>:<span class="number">16</span>];</span><br><span class="line">      Q = qw = mq_new[<span class="number">15</span>:<span class="number">0</span>];</span><br><span class="line">      Cnt -= <span class="number">1</span>;</span><br><span class="line">    &#125;</span><br><span class="line">    div_busy = (Cnt != <span class="number">0</span>);</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="Modeling-IO-Interfaces"><a href="#Modeling-IO-Interfaces" class="headerlink" title="Modeling IO Interfaces"></a>Modeling IO Interfaces</h2><p>IO interfaces bridge abstract nML memory definitions to hardware-mapped memories. Each interface is a PDG module named <code>io_interface &lt;unit&gt; (MemorySpec)</code>, containing:</p>
<ol>
<li><strong>External interface</strong> <code>eMem</code> with inports and outports for <code>ld</code>&#x2F;<code>st</code> operations.</li>
<li><strong>Local storage</strong> registers (e.g., <code>st_ff</code>, <code>addr_ff</code>, <code>data_ff</code>) to buffer and delay signals.</li>
<li><strong><code>process_request()</code></strong> and <strong><code>process_result()</code></strong> routines to deconflict structural hazards and implement bypass logic.</li>
<li><strong><code>dbg_access_*</code></strong> helpers for simulator debugging and memory inspection.</li>
</ol>
<p><strong>Example: Load&#x2F;Store Bypass</strong></p>
<figure class="highlight vhdl"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line">io_interface bypass_dm (DM) &#123;</span><br><span class="line">  mem eDM[<span class="number">2</span>**<span class="number">16</span>]&lt;word,addr&gt; <span class="keyword">access</span> &#123;</span><br><span class="line">    e_ld: e_db`<span class="number">1</span>` = eDM[e_ab];</span><br><span class="line">    e_st: eDM[e_ab] = e_wb;</span><br><span class="line">  &#125;;</span><br><span class="line">  reg st_ff&lt;uint1&gt;;</span><br><span class="line">  reg addr_ff&lt;addr&gt;;</span><br><span class="line">  reg data_ff&lt;word&gt;;</span><br><span class="line">  reg valid_ff&lt;uint1&gt;;</span><br><span class="line">  reg match_ff&lt;uint1&gt;;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">process</span> process_result() &#123;</span><br><span class="line">    db = match_ff ? data_ff : e_db;</span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line">  <span class="keyword">process</span> process_request() &#123;</span><br><span class="line">    // <span class="keyword">Default</span> signals</span><br><span class="line">    e_ld = e_st = <span class="number">0</span>;</span><br><span class="line">    e_ab = ab; e_wb = wb;</span><br><span class="line"></span><br><span class="line">    // Load path</span><br><span class="line">    <span class="keyword">if</span> (ld_dm) &#123;</span><br><span class="line">      bool hit = (ab == addr_ff) &amp;&amp; (valid_ff || st_ff);</span><br><span class="line">      match_ff = hit;</span><br><span class="line">      e_ld = !hit;</span><br><span class="line">      <span class="keyword">if</span> (st_ff) &#123; data_ff = wb; valid_ff = <span class="number">1</span>; &#125;</span><br><span class="line">    &#125; <span class="keyword">else</span> &#123;</span><br><span class="line">      // Drain <span class="keyword">buffer</span> <span class="keyword">or</span> pass-through store</span><br><span class="line">      <span class="keyword">if</span> (valid_ff) &#123;</span><br><span class="line">        e_st = <span class="number">1</span>; e_ab = addr_ff; e_wb = data_ff; valid_ff = <span class="number">0</span>;</span><br><span class="line">      &#125; <span class="keyword">else</span> <span class="keyword">if</span> (st_ff) &#123;</span><br><span class="line">        e_st = <span class="number">1</span>; // normal store</span><br><span class="line">      &#125;</span><br><span class="line">    &#125;</span><br><span class="line"></span><br><span class="line">    // Update delay registers</span><br><span class="line">    <span class="keyword">if</span> (st_dm) addr_ff = ab;</span><br><span class="line">    st_ff = st_dm;</span><br><span class="line">  &#125;</span><br><span class="line"></span><br><span class="line">  void dbg_access_DM(<span class="built_in">unsigned</span> a, word&amp; v, bool read) &#123;</span><br><span class="line">    <span class="keyword">if</span> (valid_ff &amp;&amp; addr_ff == a)</span><br><span class="line">      v = data_ff;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">      dbg_access_eDM(a, v, read);</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<h2 id="Summary-MCFUs-vs-IO-Interfaces"><a href="#Summary-MCFUs-vs-IO-Interfaces" class="headerlink" title="Summary: MCFUs vs. IO Interfaces"></a>Summary: MCFUs vs. IO Interfaces</h2><table>
<thead>
<tr>
<th></th>
<th><strong>MCFU</strong></th>
<th><strong>IO Interface</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>Purpose</strong></td>
<td>Execute compiler primitives over multiple cycles</td>
<td>Bridge nML memory spec to physical memory</td>
</tr>
<tr>
<td><strong>State</strong></td>
<td>Local registers, counters, busy flags</td>
<td>Buffers for data, addresses, valid&#x2F;match flags</td>
</tr>
<tr>
<td><strong>Control activation</strong></td>
<td>Driven by primitive invocation signals</td>
<td>Driven by load&#x2F;store handshakes</td>
</tr>
<tr>
<td><strong>Compiler view</strong></td>
<td>Abstract primitive call with fixed latency (<code>multicycle_N</code>)</td>
<td>Abstract memory interface with timing and port constraints</td>
</tr>
<tr>
<td><strong>Stall integration</strong></td>
<td>Implicit stall until <code>busy</code> is cleared</td>
<td>Explicit <code>in_wait_cycle()</code> checks and hazard bypass logic</td>
</tr>
</tbody></table>
<h1 id="The-Compiler-Processor-Header-File"><a href="#The-Compiler-Processor-Header-File" class="headerlink" title="The Compiler Processor Header File"></a>The Compiler Processor Header File</h1><h2 id="Part-1"><a href="#Part-1" class="headerlink" title="Part 1"></a>Part 1</h2><h3 id="Overview-of-the-Chess-Compiler"><a href="#Overview-of-the-Chess-Compiler" class="headerlink" title="Overview of the Chess Compiler"></a>Overview of the Chess Compiler</h3><p><img src="/image/img_asip_design/chess_compile_overview.png" alt="Chess compiler overview"></p>
<p>The Chess compiler front end supports two pipelines—Chess and LLVM—and provides language bindings for C, C++, and OpenCL. Both pipelines translate the source code into a unified intermediate representation: a Control-Data Flow Graph (CDFG). This graph captures both control structures (branches, loops) and data dependencies, enabling advanced optimizations.</p>
<h4 id="Front-End"><a href="#Front-End" class="headerlink" title="Front End"></a>Front End</h4><ol>
<li><strong>Static Single Assignment (SSA):</strong> All variables are converted into SSA form to simplify data-flow analysis and enable precise value tracking.</li>
<li><strong>Induction-Variable Analysis:</strong> Detects loop-carried dependencies, transforms loop counters into affine functions, and optimizes pointer arithmetic within loops.</li>
<li><strong>Expression Flattening &amp; Chain Building:</strong> Breaks down complex pointer and arithmetic expressions into sequences of primitive operations, facilitating pattern matching and resource scheduling.</li>
</ol>
<h4 id="Back-End"><a href="#Back-End" class="headerlink" title="Back End"></a>Back End</h4><ol>
<li><strong>Pattern-Based Code Selection:</strong> Bundles subgraphs of the CDFG into hardware-specific patterns (Instruction Selection Graphs, ISGs) and maps them to the target processor’s instruction set.</li>
<li><strong>Register Allocation:</strong> Assigns live values to physical registers, spilling to memory only when necessary. Utilizes graph-coloring and priority-based heuristics to minimize spills.</li>
<li><strong>Scheduling:</strong> Orders instructions to respect data dependencies and maximize parallelism. Supports both list scheduling and modulo scheduling for loops, targeting low-latency and high-throughput architectures.</li>
</ol>
<hr>
<h2 id="Part-2"><a href="#Part-2" class="headerlink" title="Part 2"></a>Part 2</h2><h3 id="Mapping-of-Types"><a href="#Mapping-of-Types" class="headerlink" title="Mapping of Types"></a>Mapping of Types</h3><p>The header file <code>&lt;processor&gt;_chess.h</code> defines how C&#x2F;C++ types and operators map to the processor’s primitive types and functions. It also introduces Chess-specific directives (chess_properties) to guide resource usage.</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Single-type mapping</span></span><br><span class="line">chess_properties &#123;</span><br><span class="line">  representation <span class="type">int</span>   : word;</span><br><span class="line">  representation <span class="type">void</span>* : addr;</span><br><span class="line">&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Multi-type mapping</span></span><br><span class="line">chess_properties &#123;</span><br><span class="line">  representation <span class="type">int</span>, <span class="type">frac_t</span> : word;</span><br><span class="line">&#125;;</span><br></pre></td></tr></table></figure>

<p>To customize storage for composite types, you can define a struct with the <code>property(keep_in_registers)</code> attribute:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">struct</span> long_r <span class="title function_">property</span><span class="params">(keep_in_registers)</span> &#123;</span><br><span class="line">  <span class="type">unsigned</span> lo;</span><br><span class="line">  <span class="type">unsigned</span> hi;</span><br><span class="line">  long_r(<span class="type">unsigned</span> l, <span class="type">unsigned</span> h)</span><br><span class="line">    : lo(l), hi(h) &#123;&#125;</span><br><span class="line">&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Bind the long C type to the long_r struct</span></span><br><span class="line">chess_properties &#123;</span><br><span class="line">  representation <span class="type">long</span> : long_r;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p><strong>Type Promotion:</strong> The compiler can allocate a narrower C type (e.g., <code>short</code>) into a wider hardware type (e.g., <code>word</code>) to reduce register pressure or align with the target datapath.</p>
<h3 id="Definition-of-Operators"><a href="#Definition-of-Operators" class="headerlink" title="Definition of Operators"></a>Definition of Operators</h3><p>Chess allows mapping C built-in operators to either primitive hardware functions or inline helper functions, enabling tight control over status registers and side effects.</p>
<ol>
<li><p><strong>Promotion to Primitive Functions</strong><br>Define a C++ operator by forwarding to a low-level primitive:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// In &lt;processor&gt;.h</span></span><br><span class="line">namespace mycore_primitive &#123;</span><br><span class="line">  word <span class="title function_">sub</span><span class="params">(word a, word b, stat &amp;s)</span>; <span class="comment">// subtract with status update</span></span><br><span class="line">  <span class="type">bool</span> <span class="title function_">lt</span><span class="params">(stat s)</span>;                   <span class="comment">// test status for less-than</span></span><br><span class="line">&#125;;</span><br><span class="line"></span><br><span class="line"><span class="comment">// In &lt;processor&gt;_chess.h</span></span><br><span class="line">namespace mycore_primitive &#123;</span><br><span class="line">  <span class="keyword">inline</span> <span class="type">bool</span> <span class="title function_">less_than</span><span class="params">(word a, word b)</span> &#123;</span><br><span class="line">    stat s;</span><br><span class="line">    sub(a, b, s);</span><br><span class="line">    <span class="keyword">return</span> lt(s);</span><br><span class="line">  &#125;</span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line"><span class="comment">// Map the C operator&lt; on ints to the primitive helper</span></span><br><span class="line">promotion <span class="type">bool</span> operator&lt;(<span class="type">int</span>, <span class="type">int</span>) = mycore_primitive::less_than(word, word);</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Promotion to Inline Functions</strong><br>For more complex or composite operations, map operators to inline C++ functions:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">inline</span> <span class="type">frac_t</span> operator+(<span class="type">frac_t</span> a, <span class="type">frac_t</span> b) &#123;</span><br><span class="line">  <span class="comment">// perform fractional addition using hardware-supported primitives</span></span><br><span class="line">  <span class="comment">// ...</span></span><br><span class="line">&#125;</span><br><span class="line"></span><br><span class="line">promotion <span class="type">frac_t</span> operator+(<span class="type">frac_t</span>, <span class="type">frac_t</span>) = inline_add_frac(<span class="type">frac_t</span>, <span class="type">frac_t</span>);</span><br></pre></td></tr></table></figure>
</li>
<li><p><strong>Pointer Arithmetic</strong><br>Chess directly supports pointer increments and differences by mapping <code>ptr + n</code> and <code>ptr1 - ptr2</code> onto address-unit primitives, preserving bounds information when available.</p>
</li>
<li><p><strong>Application-Specific Operators</strong><br>Extend the language with custom types—vectors, complex numbers, or fixed-point fractions—and define their arithmetic:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Complex multiplication</span></span><br><span class="line"><span class="keyword">inline</span> <span class="type">complex_t</span> operator*(<span class="type">complex_t</span> x, <span class="type">complex_t</span> y) &#123;</span><br><span class="line">  <span class="keyword">return</span> complex_mul_prim(x.real, x.imag, y.real, y.imag);</span><br><span class="line">&#125;</span><br><span class="line">promotion <span class="type">complex_t</span> operator*(<span class="type">complex_t</span>, <span class="type">complex_t</span>) = complex_mul_prim;</span><br></pre></td></tr></table></figure></li>
</ol>
<h3 id="Intrinsic-Functions"><a href="#Intrinsic-Functions" class="headerlink" title="Intrinsic Functions"></a>Intrinsic Functions</h3><p>Intrinsic functions bypass C++ overload resolution and map directly onto one or more nML primitives. This mechanism supports heterogeneous operations—such as multiplying two 32-bit integers to produce a 64-bit result—and leverages specialized DSP or SIMD units:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// Multiply two 32-bit ints into a 64-bit long</span></span><br><span class="line">intrinsic <span class="type">long</span> <span class="title function_">mul_int32_to_int64</span><span class="params">(<span class="type">int</span> a, <span class="type">int</span> b)</span></span><br><span class="line">  = nml_mul_32x32_to_64(a, b);</span><br></pre></td></tr></table></figure>

<p>These mappings ensure that high-level code retains the performance characteristics of the target architecture while maintaining readability and type safety.</p>
<hr>
<h2 id="Part-3"><a href="#Part-3" class="headerlink" title="Part 3"></a>Part 3</h2><h3 id="Support-of-Subroutines"><a href="#Support-of-Subroutines" class="headerlink" title="Support of Subroutines"></a>Support of Subroutines</h3><p>A subroutine in ASIP design corresponds to a C function at the hardware level. It is implemented using dedicated control flow instructions—<code>bsr</code> for subroutine call and <code>rts</code> for return. These instructions manage control flow, preserve register context, and handle memory interface operations. The compiler guarantees consistency through enforced calling conventions, enabling seamless software-hardware integration.</p>
<p>Defined in the primitive header file:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">// call</span></span><br><span class="line">word <span class="title function_">bsr</span><span class="params">(word)</span> <span class="title function_">property</span><span class="params">(absolute call)</span>;</span><br><span class="line"><span class="comment">// return</span></span><br><span class="line"><span class="type">void</span> <span class="title function_">rts</span><span class="params">(word)</span> <span class="title function_">property</span><span class="params">(ret)</span>;</span><br></pre></td></tr></table></figure>

<p>The <code>bsr</code> instruction saves the return address (often in a link register), while <code>rts</code> retrieves it to continue execution. The <code>link_register</code> is specified in the compiler header:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">chess_properties &#123; link_register: LR; &#125;</span><br></pre></td></tr></table></figure>

<hr>
<h4 id="Data-Memory"><a href="#Data-Memory" class="headerlink" title="Data Memory"></a>Data Memory</h4><p>Memory regions are organized to support different storage classes:</p>
<ul>
<li><strong>DM</strong>: Default memory for general data.</li>
<li><strong>DMs</strong>: Static memory for persistent&#x2F;static variables.</li>
<li><strong>DMl</strong>: Local memory for stack frames and automatic (local) variables.</li>
</ul>
<p>This categorization helps in optimizing allocation and access according to variable scope and lifetime.</p>
<h4 id="Software-Stack"><a href="#Software-Stack" class="headerlink" title="Software Stack"></a>Software Stack</h4><p>Function-related stack manipulation is supported in ASIP design. A dedicated memory and register pair manage stack behavior, including direction (up&#x2F;down) and SP-relative addressing.</p>
<p>Stack configuration example:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line">chess_properties &#123;</span><br><span class="line">   default_memories : DM, VDM;</span><br><span class="line"></span><br><span class="line">   <span class="comment">// First software stack:</span></span><br><span class="line">   local_memory : DM; </span><br><span class="line">   stack_pointer : SP;</span><br><span class="line"></span><br><span class="line">chess_stack:</span><br><span class="line">   <span class="comment">// Second software stack:</span></span><br><span class="line">   local_memory : VDM; </span><br><span class="line">   stack_pointer : VSP;</span><br><span class="line">&#125;</span><br></pre></td></tr></table></figure>

<p>This allows support for multiple stacks, such as a scalar and vector stack. Each stack frame includes:</p>
<ul>
<li><strong>Locals area</strong></li>
<li><strong>Spill area</strong> (for register spilling and context save)</li>
<li><strong>Argument build area</strong></li>
</ul>
<p>These areas are sized per function and accessed using SP-relative addressing.</p>
<h4 id="Context-Saving"><a href="#Context-Saving" class="headerlink" title="Context Saving"></a>Context Saving</h4><p>Function calls may overwrite registers. To prevent data loss, ASIP supports two context-saving strategies:</p>
<table>
<thead>
<tr>
<th>Caller saved</th>
<th>Callee saved</th>
</tr>
</thead>
<tbody><tr>
<td>Prior to call, caller saves all regs in use in caller, to its spill area</td>
<td>After call, callee saves specified regs, if used by callee, to its spill area</td>
</tr>
<tr>
<td><img src="/image/img_asip_design/context_save_caller.png" alt="caller"></td>
<td><img src="/image/img_asip_design/context_save_callee.png" alt="callee"></td>
</tr>
</tbody></table>
<ul>
<li><p><strong>Caller-saved</strong>: Default for argument registers and enables inter-procedural optimizations.</p>
</li>
<li><p><strong>Callee-saved</strong>: Common in interrupt service routines, can be explicitly enabled via:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">chess_properties &#123; callee_saved : R; &#125;</span><br></pre></td></tr></table></figure></li>
</ul>
<p>You can also define persistent values across calls:</p>
<figure class="highlight c"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">value_across_call R4 : <span class="number">10</span>;</span><br></pre></td></tr></table></figure>


<h4 id="Multi-Treading-Support"><a href="#Multi-Treading-Support" class="headerlink" title="Multi-Treading Support"></a>Multi-Treading Support</h4><p>ASIP offers both software and hardware mechanisms for thread-level context switching.</p>
<ul>
<li><strong>Software-based context save</strong>: The interrupt service routine (ISR) saves all used registers, with the cost proportional to the register count.</li>
<li><strong>Hardware-based support</strong>: Through <em>shadow registers</em>, which provide rapid context switching with minimal latency.</li>
</ul>
<p><img src="/image/img_asip_design/multi_sp.png" alt="Multi-Theading Support"></p>
<p>Advanced hardware schemes include:</p>
<ol>
<li><strong>Context shift ring (<code>context_shift_trn</code>)</strong></li>
<li><strong>Central register selector (<code>context_select_reg</code>)</strong></li>
<li><strong>Interleaved context issue (<code>context_issue_trn</code>)</strong></li>
</ol>
<p>This enables efficient multitasking with low overhead and supports deterministic behavior.</p>
<hr>
<h2 id="Part-4"><a href="#Part-4" class="headerlink" title="Part 4"></a>Part 4</h2><h3 id="Miscellaneous-topics"><a href="#Miscellaneous-topics" class="headerlink" title="Miscellaneous topics"></a>Miscellaneous topics</h3><p>To be updated.</p>
<p>Currently, the compiler supports a powerful mechanism for <em>property verification</em> through <strong>one-liners</strong>—compact function definitions used to verify compiler behavior.</p>
<p>One-liner tests cover:</p>
<ul>
<li>Constant generation</li>
<li>Stack manipulation and spill behavior</li>
<li>Register moves and argument passing</li>
<li>Operator correctness</li>
<li>Instruction-level parallelism</li>
<li>Multi-threading and context switching</li>
</ul>
<p>They are automatically generated and stored in:</p>
<figure class="highlight plaintext"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">lib/oneliners/oneliners.prx</span><br></pre></td></tr></table></figure>

<p>These form a lightweight, systematic test suite for validating compiler support against the C language features mapped to the ASIP model.</p>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="http://example.com">Yuchao Qin</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="http://example.com/2025/07/02/asip_design_tool/asip_training_processor_modeling/">http://example.com/2025/07/02/asip_design_tool/asip_training_processor_modeling/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">Yuchao's Homepage</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/ASIP-design/">ASIP design</a></div><div class="post_share"><div class="social-share" data-image="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png" data-sites="facebook,twitter,wechat,weibo,qq"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/2025/07/24/flexacc_manual/C_library4ML/" title="C Library for ML in FlexACC"><img class="cover" src="https://miro.medium.com/v2/resize:fit:4800/format:webp/1*qpfm51RWgHcNRdOXNonW-w.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">C Library for ML in FlexACC</div></div></a></div><div class="next-post pull-right"><a href="/2025/07/01/asip_design_tool/Introduction_to_asip_design/" title="Overview of ASIP design tool"><img class="cover" src="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">Overview of ASIP design tool</div></div></a></div></nav><div class="relatedPosts"><div class="headline"><i class="fas fa-thumbs-up fa-fw"></i><span>相关推荐</span></div><div class="relatedPosts-list"><div><a href="/2025/07/01/asip_design_tool/Introduction_to_asip_design/" title="Overview of ASIP design tool"><img class="cover" src="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png" alt="cover"><div class="content is-center"><div class="date"><i class="far fa-calendar-alt fa-fw"></i> 2025-07-01</div><div class="title">Overview of ASIP design tool</div></div></a></div></div></div><hr class="custom-hr"/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div><div class="comment-switch"><span class="first-comment">Valine</span><span id="switch-btn"></span><span class="second-comment">Disqus</span></div></div><div class="comment-wrap"><div><div class="vcomment" id="vcomment"></div></div><div><div id="disqus_thread"></div></div><div><div id="gitalk-container"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="is-center"><div class="avatar-img"><img src="/image/profile.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__name">Yuchao Qin</div><div class="author-info__description"></div></div><div class="card-info-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">5</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">3</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">2</div></a></div><a id="card-info-btn" target="_blank" rel="noopener" href="https://github.com/worldline22"><i class="fab fa-github"></i><span>Follow Me</span></a><div class="card-info-social-icons is-center"><a class="social-icon" href="https://github.com/worldline22" target="_blank" title="Github"><i class="fab fa-github" style="color: #24292e;"></i></a><a class="social-icon" href="mailto:qinyuchao22@gmail.com" target="_blank" title="Email"><i class="fas fa-envelope" style="color: #D44638;"></i></a><a class="social-icon" href="/image/myweixin.png" target="_blank" title="Wechat"><i class="fab fa-weixin" style="color: #7BB32E;"></i></a><a class="social-icon" href="https://x.com/worldline22" target="_blank" title="Twitter"><i class="fab fa-twitter" style="color: #1da1f2;"></i></a><a class="social-icon" href="https://www.facebook.com/profile.php?id=61561687587707" target="_blank" title="Facebook"><i class="fab fa-facebook" style="color: #3b5998;"></i></a></div></div><div class="card-widget card-announcement"><div class="item-headline"><i class="fas fa-bullhorn fa-shake"></i><span>公告</span></div><div class="announcement_content">Happy Chinese new year! 🎉🎉🎉</div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#Introduction"><span class="toc-number">1.</span> <span class="toc-text">Introduction</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Why-and-How-to-Design-an-ASIP"><span class="toc-number">1.1.</span> <span class="toc-text">Why and How to Design an ASIP?</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Processor-Modeling"><span class="toc-number">1.2.</span> <span class="toc-text">Processor Modeling</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Header-File"><span class="toc-number">1.2.1.</span> <span class="toc-text">Header File</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#nML-Language"><span class="toc-number">1.2.2.</span> <span class="toc-text">nML Language</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Primitive-Definitions"><span class="toc-number">1.2.3.</span> <span class="toc-text">Primitive Definitions</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#ASIP-Designer-Tool-Features"><span class="toc-number">1.3.</span> <span class="toc-text">ASIP Designer Tool Features</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#ChessDE"><span class="toc-number">1.3.1.</span> <span class="toc-text">ChessDE</span></a></li></ol></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#Primitives"><span class="toc-number">2.</span> <span class="toc-text">Primitives</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Declaring-Primitives"><span class="toc-number">2.1.</span> <span class="toc-text">Declaring Primitives</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Primitive-Definitions-1"><span class="toc-number">2.2.</span> <span class="toc-text">Primitive Definitions</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Summary"><span class="toc-number">2.3.</span> <span class="toc-text">Summary</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#nML"><span class="toc-number">3.</span> <span class="toc-text">nML</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Key-Features"><span class="toc-number">3.1.</span> <span class="toc-text">Key Features</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Structural-Skeleton"><span class="toc-number">3.2.</span> <span class="toc-text">Structural Skeleton</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Registers"><span class="toc-number">3.2.1.</span> <span class="toc-text">Registers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Memories"><span class="toc-number">3.2.2.</span> <span class="toc-text">Memories</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Transitories-and-Pipeline-Registers"><span class="toc-number">3.2.3.</span> <span class="toc-text">Transitories and Pipeline Registers</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Enumeration-Types-and-Constants"><span class="toc-number">3.2.4.</span> <span class="toc-text">Enumeration Types and Constants</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Processor-Properties"><span class="toc-number">3.2.5.</span> <span class="toc-text">Processor Properties</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Instruction-Set-Definition"><span class="toc-number">3.3.</span> <span class="toc-text">Instruction Set Definition</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#OR-Rules"><span class="toc-number">3.3.1.</span> <span class="toc-text">OR Rules</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#AND-Rules"><span class="toc-number">3.3.2.</span> <span class="toc-text">AND Rules</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Pipelines-and-Hazards"><span class="toc-number">3.4.</span> <span class="toc-text">Pipelines and Hazards</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Describing-Pipelines"><span class="toc-number">3.4.1.</span> <span class="toc-text">Describing Pipelines</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Pipeline-Hazards"><span class="toc-number">3.4.2.</span> <span class="toc-text">Pipeline Hazards</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Mode-Rules"><span class="toc-number">3.5.</span> <span class="toc-text">Mode Rules</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Register-Mode"><span class="toc-number">3.5.1.</span> <span class="toc-text">Register Mode</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Memory-Mode"><span class="toc-number">3.5.2.</span> <span class="toc-text">Memory Mode</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Image-Attributes"><span class="toc-number">3.6.</span> <span class="toc-text">Image Attributes</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#PAG-Modules"><span class="toc-number">4.</span> <span class="toc-text">PAG Modules</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Modeling-the-Processor-Control-Unit"><span class="toc-number">4.1.</span> <span class="toc-text">Modeling the Processor Control Unit</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Fetching-and-Issuing-Instruction"><span class="toc-number">4.2.</span> <span class="toc-text">Fetching and Issuing Instruction</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Updating-the-PC"><span class="toc-number">4.3.</span> <span class="toc-text">Updating the PC</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Straight-Line-Execution"><span class="toc-number">4.3.1.</span> <span class="toc-text">Straight-Line Execution</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Conditional-and-Unconditional-Jumps"><span class="toc-number">4.3.2.</span> <span class="toc-text">Conditional and Unconditional Jumps</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Subroutine-Calls-and-Returns"><span class="toc-number">4.3.3.</span> <span class="toc-text">Subroutine Calls and Returns</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Boot-Sequence"><span class="toc-number">4.3.4.</span> <span class="toc-text">Boot Sequence</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Manipulating-the-Pipeline"><span class="toc-number">4.4.</span> <span class="toc-text">Manipulating the Pipeline</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Modeling-Multi-Cycle-Functional-Units"><span class="toc-number">4.5.</span> <span class="toc-text">Modeling Multi-Cycle Functional Units</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Modeling-IO-Interfaces"><span class="toc-number">4.6.</span> <span class="toc-text">Modeling IO Interfaces</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Summary-MCFUs-vs-IO-Interfaces"><span class="toc-number">4.7.</span> <span class="toc-text">Summary: MCFUs vs. IO Interfaces</span></a></li></ol></li><li class="toc-item toc-level-1"><a class="toc-link" href="#The-Compiler-Processor-Header-File"><span class="toc-number">5.</span> <span class="toc-text">The Compiler Processor Header File</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#Part-1"><span class="toc-number">5.1.</span> <span class="toc-text">Part 1</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Overview-of-the-Chess-Compiler"><span class="toc-number">5.1.1.</span> <span class="toc-text">Overview of the Chess Compiler</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Front-End"><span class="toc-number">5.1.1.1.</span> <span class="toc-text">Front End</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Back-End"><span class="toc-number">5.1.1.2.</span> <span class="toc-text">Back End</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Part-2"><span class="toc-number">5.2.</span> <span class="toc-text">Part 2</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Mapping-of-Types"><span class="toc-number">5.2.1.</span> <span class="toc-text">Mapping of Types</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Definition-of-Operators"><span class="toc-number">5.2.2.</span> <span class="toc-text">Definition of Operators</span></a></li><li class="toc-item toc-level-3"><a class="toc-link" href="#Intrinsic-Functions"><span class="toc-number">5.2.3.</span> <span class="toc-text">Intrinsic Functions</span></a></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Part-3"><span class="toc-number">5.3.</span> <span class="toc-text">Part 3</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Support-of-Subroutines"><span class="toc-number">5.3.1.</span> <span class="toc-text">Support of Subroutines</span></a><ol class="toc-child"><li class="toc-item toc-level-4"><a class="toc-link" href="#Data-Memory"><span class="toc-number">5.3.1.1.</span> <span class="toc-text">Data Memory</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Software-Stack"><span class="toc-number">5.3.1.2.</span> <span class="toc-text">Software Stack</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Context-Saving"><span class="toc-number">5.3.1.3.</span> <span class="toc-text">Context Saving</span></a></li><li class="toc-item toc-level-4"><a class="toc-link" href="#Multi-Treading-Support"><span class="toc-number">5.3.1.4.</span> <span class="toc-text">Multi-Treading Support</span></a></li></ol></li></ol></li><li class="toc-item toc-level-2"><a class="toc-link" href="#Part-4"><span class="toc-number">5.4.</span> <span class="toc-text">Part 4</span></a><ol class="toc-child"><li class="toc-item toc-level-3"><a class="toc-link" href="#Miscellaneous-topics"><span class="toc-number">5.4.1.</span> <span class="toc-text">Miscellaneous topics</span></a></li></ol></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="fas fa-history"></i><span>最新文章</span></div><div class="aside-list"><div class="aside-list-item"><a class="thumbnail" href="/2025/07/24/flexacc_manual/C_library4ML/" title="C Library for ML in FlexACC"><img src="https://miro.medium.com/v2/resize:fit:4800/format:webp/1*qpfm51RWgHcNRdOXNonW-w.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="C Library for ML in FlexACC"/></a><div class="content"><a class="title" href="/2025/07/24/flexacc_manual/C_library4ML/" title="C Library for ML in FlexACC">C Library for ML in FlexACC</a><time datetime="2025-07-24T19:00:00.000Z" title="发表于 2025-07-24 12:00:00">2025-07-24</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/07/02/asip_design_tool/asip_training_processor_modeling/" title="ASIP Designer Processor Modeling"><img src="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="ASIP Designer Processor Modeling"/></a><div class="content"><a class="title" href="/2025/07/02/asip_design_tool/asip_training_processor_modeling/" title="ASIP Designer Processor Modeling">ASIP Designer Processor Modeling</a><time datetime="2025-07-03T00:00:00.000Z" title="发表于 2025-07-02 17:00:00">2025-07-02</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/07/01/asip_design_tool/Introduction_to_asip_design/" title="Overview of ASIP design tool"><img src="https://www.synopsys.com/dw/images/ds/asip-designer-flow-diagram.png" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Overview of ASIP design tool"/></a><div class="content"><a class="title" href="/2025/07/01/asip_design_tool/Introduction_to_asip_design/" title="Overview of ASIP design tool">Overview of ASIP design tool</a><time datetime="2025-07-02T00:20:00.000Z" title="发表于 2025-07-01 17:20:00">2025-07-01</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2025/02/10/aboutMe/" title="Biography"><img src="https://worldline22.github.io/image/pinCover.jpg" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="Biography"/></a><div class="content"><a class="title" href="/2025/02/10/aboutMe/" title="Biography">Biography</a><time datetime="2025-02-10T20:00:00.000Z" title="发表于 2025-02-10 12:00:00">2025-02-10</time></div></div><div class="aside-list-item"><a class="thumbnail" href="/2024/07/28/preinfo/" title="写在前面（Preface）"><img src="https://th.bing.com/th/id/R.e69674a9db6acac7483d6a69111df212?rik=zYh7aAR6872GFQ&amp;riu=http%3a%2f%2fn.sinaimg.cn%2fsinacn00%2f605%2fw640h765%2f20180731%2fe839-hhacrcc8311426.jpg&amp;ehk=xCz4PpDP2t62S%2bC30z%2fg0fOXYWHne%2bKz7ly6cmS09Kc%3d&amp;risl=&amp;pid=ImgRaw&amp;r=0" onerror="this.onerror=null;this.src='/img/404.jpg'" alt="写在前面（Preface）"/></a><div class="content"><a class="title" href="/2024/07/28/preinfo/" title="写在前面（Preface）">写在前面（Preface）</a><time datetime="2024-07-29T00:28:35.000Z" title="发表于 2024-07-28 17:28:35">2024-07-28</time></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2024 - 2025 By Yuchao Qin</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div><div class="footer_custom_text">Hi, welcome to my <a target="_blank" rel="noopener" href="https://worldline22.github.io">blog</a>!</div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js?v=4.13.0"></script><script src="/js/main.js?v=4.13.0"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.33/dist/fancybox/fancybox.umd.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script><link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/katex.min.css"><script src="https://cdn.jsdelivr.net/npm/katex@0.16.9/dist/contrib/copy-tex.min.js"></script><script>(() => {
  document.querySelectorAll('#article-container span.katex-display').forEach(item => {
    btf.wrap(item, 'div', { class: 'katex-wrap'})
  })
})()</script><script>(() => {
  const initValine = () => {
    const valine = new Valine(Object.assign({
      el: '#vcomment',
      appId: '',
      appKey: '',
      avatar: 'monsterid',
      serverURLs: '',
      emojiMaps: "",
      path: window.location.pathname,
      visitor: false
    }, null))
  }

  const loadValine = async () => {
    if (typeof Valine === 'function') initValine()
    else {
      await getScript('https://cdn.jsdelivr.net/npm/valine@1.5.1/dist/Valine.min.js')
      initValine()
    }
  }

  if ('Valine' === 'Valine' || !false) {
    if (false) btf.loadComment(document.getElementById('vcomment'),loadValine)
    else setTimeout(loadValine, 0)
  } else {
    window.loadOtherComment = loadValine
  }
})()</script><script>(() => {
  const disqus_config = function () {
    this.page.url = 'http://example.com/2025/07/02/asip_design_tool/asip_training_processor_modeling/'
    this.page.identifier = '/2025/07/02/asip_design_tool/asip_training_processor_modeling/'
    this.page.title = 'ASIP Designer Processor Modeling'
  }

  const disqusReset = () => {
    window.DISQUS && window.DISQUS.reset({
      reload: true,
      config: disqus_config
    })
  }

  btf.addGlobalFn('themeChange', disqusReset, 'disqus')

  const loadDisqus = () =>{
    if (window.DISQUS) disqusReset()
    else {
      const script = document.createElement('script')
      script.src = 'https://.disqus.com/embed.js'
      script.setAttribute('data-timestamp', +new Date())
      document.head.appendChild(script)
    }
  }

  const getCount = async() => {
    try {
      const eleGroup = document.querySelector('#post-meta .disqus-comment-count')
      if (!eleGroup) return
      const cleanedLinks = eleGroup.href.replace(/#post-comment$/, '')

      const res = await fetch(`https://disqus.com/api/3.0/threads/set.json?forum=&api_key=&thread:link=${cleanedLinks}`,{
        method: 'GET'
      })
      const result = await res.json()

      const count = result.response.length ? result.response[0].posts : 0
      eleGroup.textContent = count
    } catch (err) {
      console.error(err)
    }
  }

  if ('Valine' === 'Disqus' || !false) {
    if (false) btf.loadComment(document.getElementById('disqus_thread'), loadDisqus)
    else {
      loadDisqus()
      
    }
  } else {
    window.loadOtherComment = loadDisqus
  }
})()</script><script>(() => {
  const initGitalk = () => {
    const gitalk = new Gitalk(Object.assign({
      clientID: 'Ov23liX4NCpV2ZdkGR2S',
      clientSecret: '0704901937de27f01f6057bd2c6c7992f40346a6',
      repo: 'worldline22.github.io.gitalk',
      owner: 'Yuchao Qin',
      admin: ['Yuchao Qin'],
      id: 'ae60f11c66f2fff25482728bb226976c',
      updateCountCallback: commentCount
    },null))

    gitalk.render('gitalk-container')
  }

  const loadGitalk = async() => {
    if (typeof Gitalk === 'function') initGitalk()
    else {
      await getCSS('https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.css')
      await getScript('https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js')
      initGitalk()
    }
  }
  
  const commentCount = n => {
    const isCommentCount = document.querySelector('#post-meta .gitalk-comment-count')
    if (isCommentCount) {
      isCommentCount.textContent= n
    }
  }

  if ('Valine' === 'Gitalk' || !false) {
    if (false) btf.loadComment(document.getElementById('gitalk-container'), loadGitalk)
    else loadGitalk()
  } else {
    window.loadOtherComment = loadGitalk
  }
})()</script></div><script defer="defer" id="fluttering_ribbon" mobile="false" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc@1.1.3/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js?v=4.13.0"></script></div></div></body></html>