#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan  4 01:45:30 2023
# Process ID: 5076
# Current directory: C:/Users/Meng/Desktop/temp/JizuData/cpu
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1792 C:\Users\Meng\Desktop\temp\JizuData\cpu\cpu.xpr
# Log file: C:/Users/Meng/Desktop/temp/JizuData/cpu/vivado.log
# Journal file: C:/Users/Meng/Desktop/temp/JizuData/cpu\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Meng/Desktop/temp/JizuData/cpu2' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 857.852 ; gain = 31.410
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/hilo_reg.v] -no_script -reset -force -quiet
remove_files  C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/hilo_reg.v
file delete -force C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/hilo_reg.v
export_ip_user_files -of_objects  [get_files C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/div.v] -no_script -reset -force -quiet
remove_files  C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/div.v
file delete -force C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/div.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'openmips_min_sopc_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj openmips_min_sopc_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/openmips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/openmips_min_sopc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sim_1/new/openmips_min_sopc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module openmips_min_sopc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.sim/sim_1/behav/xsim'
"xelab -wto e84561b203d54248bcb7dc30a58e0dcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e84561b203d54248bcb7dc30a58e0dcc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'ram_ce_o' [C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/openmips_min_sopc.v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/openmips_min_sopc.v" Line 2. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/openmips.v" Line 2. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/pc_reg.v" Line 2. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/if_id.v" Line 2. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/id.v" Line 2. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/regfile.v" Line 2. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/id_ex.v" Line 2. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ex.v" Line 2. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ex_mem.v" Line 2. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/mem.v" Line 2. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/mem_wb.v" Line 2. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/ctrl.v" Line 2. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/inst_rom.v" Line 2. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.srcs/sources_1/new/data_ram.v" Line 2. Module data_ram doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Meng/Desktop/temp/JizuData/cpu/cpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "openmips_min_sopc_tb_behav -key {Behavioral:sim_1:Functional:openmips_min_sopc_tb} -tclbatch {openmips_min_sopc_tb.tcl} -view {C:/Users/Meng/Desktop/temp/JizuData/cpu/openmips_min_sopc_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/Meng/Desktop/temp/JizuData/cpu/openmips_min_sopc_tb_behav.wcfg
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_hi_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_lo_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/ex_whilo_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_hi_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_lo_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/mem_whilo_o was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_hi_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_lo_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/wb_whilo_i was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/hi was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/lo was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_result was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_ready was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata1 was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_opdata2 was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/div_start was not found in the design.
WARNING: Simulation object /openmips_min_sopc_tb/openmips_min_sopc0/openmips0/signed_div was not found in the design.
source openmips_min_sopc_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1200ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 857.852 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'openmips_min_sopc_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1200ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 857.852 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan  4 01:48:57 2023...
