# Multicore RISC-V Processor (in progress...)
# ðŸ“– Overview
A multicore RISC-V processor implementation written in SystemVerilog/Verilog, featuring a multi-core architecture with shared memory and inter-core communication capabilities. This project implements a scalable processor design that can be configured with multiple RISC-V cores working in parallel.

# âœ¨ Features
Multi-core Architecture: Configurable number of RISC-V cores

RISC-V ISA Support: Implements base RISC-V instruction set

Shared Memory System: Interconnected memory architecture for core communication

Inter-core Communication: Mechanisms for data sharing and synchronization between cores

SystemVerilog Implementation: Modern HDL design with modular components

Configurable Core Count: Easily adjustable number of processing cores
# syinteza
<img width="663" height="689" alt="image" src="https://github.com/user-attachments/assets/ddf245d5-de5d-46e3-ac23-1b95a05c619c" />
<img width="1607" height="506" alt="image" src="https://github.com/user-attachments/assets/300210d7-8708-4d19-adb6-ada9c722b87d" />

# FloorPlan
<img width="387" height="725" alt="image" src="https://github.com/user-attachments/assets/17bf3f78-e5ed-4ea9-aa8e-45e6a748d719" />
STD:
![WhatsApp Image 2025-12-07 at 15 01 33](https://github.com/user-attachments/assets/cdb072d9-89e0-49d9-8aae-b04208076efb)

# CTS
before cts :
![WhatsApp Image 2025-12-09 at 17 34 01](https://github.com/user-attachments/assets/02b64d6a-7ebe-42d6-9a7f-f259938b123d)

after cts : 
![WhatsApp Image 2025-12-16 at 01 15 05](https://github.com/user-attachments/assets/2de8e7a1-cd78-468e-b0bb-acaed57de2db)

# Routing 
congtaion  :
![WhatsApp Image 2025-12-16 at 21 06 35](https://github.com/user-attachments/assets/1028ad68-b8c4-4623-9adc-af265974001c)
routing :
<img width="1158" height="497" alt="image" src="https://github.com/user-attachments/assets/e42c0111-d70e-4bf1-904d-b8af6361cbe1" />





