

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Thu Jun 13 19:43:54 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  1.731 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min |  max |                      Type                     |
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+
    |        2|     1922|  8.000 ns|  7.688 us|    1|  1921|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      54|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     104|    -|
|Register         |        -|     -|      47|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      47|     158|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_4_fu_201_p2                     |         +|   0|  0|  18|          11|           1|
    |ap_block_state1_pp0_stage0_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_237                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_240                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_245                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_read_state1     |       and|   0|  0|   2|           1|           1|
    |icmp_ln191_fu_195_p2              |      icmp|   0|  0|  18|          11|          11|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln195_fu_207_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  54|          31|          22|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done_int                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_158_p4  |  14|          3|    1|          3|
    |ap_phi_mux_sof_phi_fu_169_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3          |   9|          2|   11|         22|
    |axi_data_fu_84                |   9|          2|   30|         60|
    |axi_last_fu_88                |   9|          2|    1|          2|
    |eol_reg_155                   |   9|          2|    1|          2|
    |imgRgb_blk_n                  |   9|          2|    1|          2|
    |j_fu_80                       |   9|          2|   11|         22|
    |s_axis_video_TDATA_blk_n      |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 104|         23|   60|        121|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |axi_data_fu_84           |  30|   0|   30|          0|
    |axi_last_fu_88           |   1|   0|    1|          0|
    |eol_reg_155              |   1|   0|    1|          0|
    |icmp_ln191_reg_273       |   1|   0|    1|          0|
    |j_fu_80                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  47|   0|   47|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  AXIvideo2MultiPixStream_Pipeline_loop_width|  return value|
|s_axis_video_TVALID    |   in|    1|        axis|                        s_axis_video_V_data_V|       pointer|
|s_axis_video_TDATA     |   in|   32|        axis|                        s_axis_video_V_data_V|       pointer|
|imgRgb_din             |  out|   30|     ap_fifo|                                       imgRgb|       pointer|
|imgRgb_num_data_valid  |   in|    5|     ap_fifo|                                       imgRgb|       pointer|
|imgRgb_fifo_cap        |   in|    5|     ap_fifo|                                       imgRgb|       pointer|
|imgRgb_full_n          |   in|    1|     ap_fifo|                                       imgRgb|       pointer|
|imgRgb_write           |  out|    1|     ap_fifo|                                       imgRgb|       pointer|
|sof_4                  |   in|    1|     ap_none|                                        sof_4|        scalar|
|axi_last_2             |   in|    1|     ap_none|                                   axi_last_2|        scalar|
|axi_data_2             |   in|   30|     ap_none|                                   axi_data_2|        scalar|
|cols                   |   in|   11|     ap_none|                                         cols|        scalar|
|s_axis_video_TREADY    |  out|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TDEST     |   in|    1|        axis|                        s_axis_video_V_dest_V|       pointer|
|s_axis_video_TKEEP     |   in|    4|        axis|                        s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB     |   in|    4|        axis|                        s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER     |   in|    1|        axis|                        s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST     |   in|    1|        axis|                        s_axis_video_V_last_V|       pointer|
|s_axis_video_TID       |   in|    1|        axis|                          s_axis_video_V_id_V|       pointer|
|eol_out                |  out|    1|      ap_vld|                                      eol_out|       pointer|
|eol_out_ap_vld         |  out|    1|      ap_vld|                                      eol_out|       pointer|
|axi_data_3_out         |  out|   30|      ap_vld|                               axi_data_3_out|       pointer|
|axi_data_3_out_ap_vld  |  out|    1|      ap_vld|                               axi_data_3_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_14"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video_V_data_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_keep_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_strb_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_11, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgRgb, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 17 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%axi_data_2_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %axi_data_2"   --->   Operation 18 'read' 'axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 19 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sof_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_4"   --->   Operation 20 'read' 'sof_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln166 = store i1 %axi_last_2_read, i1 %axi_last" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 21 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln166 = store i30 %axi_data_2_read, i30 %axi_data" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 22 'store' 'store_ln166' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln191 = store i11 0, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 23 'store' 'store_ln191' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln191 = br void %for.body12" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 24 'br' 'br_ln191' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end"   --->   Operation 25 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sof = phi i1 %sof_4_read, void %newFuncRoot, i1 0, void %if.end"   --->   Operation 26 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 27 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln191 = icmp_eq  i11 %j_3, i11 %cols_read" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 28 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%j_4 = add i11 %j_3, i11 1" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 30 'add' 'j_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 31 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln194 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:194]   --->   Operation 32 'specpipeline' 'specpipeline_ln194' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln191 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 33 'specloopname' 'specloopname_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln195 = or i1 %sof, i1 %eol" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:195]   --->   Operation 34 'or' 'or_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln195 = br i1 %or_ln195, void %if.else, void %if.end" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:195]   --->   Operation 35 'br' 'br_ln195' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.07ns)   --->   "%empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:199]   --->   Operation 36 'read' 'empty' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_cast9 = extractvalue i44 %empty" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:199]   --->   Operation 37 'extractvalue' 'p_cast9' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i44 %empty" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:199]   --->   Operation 38 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%axi_data_1 = trunc i32 %p_cast9" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:199]   --->   Operation 39 'trunc' 'axi_data_1' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln166 = store i1 %axi_last_5, i1 %axi_last" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 40 'store' 'store_ln166' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln166 = store i30 %axi_data_1, i30 %axi_data" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:166]   --->   Operation 41 'store' 'store_ln166' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 42 'br' 'br_ln0' <Predicate = (!icmp_ln191 & !or_ln195)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln191 = store i11 %j_4, i11 %j" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 43 'store' 'store_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body12" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:191]   --->   Operation 44 'br' 'br_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%axi_data_load = load i30 %axi_data"   --->   Operation 48 'load' 'axi_data_load' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %axi_data_3_out, i30 %axi_data_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln191)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.46>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%axi_data_4 = load i30 %axi_data" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:213]   --->   Operation 45 'load' 'axi_data_4' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 46 'load' 'axi_last_4' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.46ns)   --->   "%write_ln213 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %imgRgb, i30 %axi_data_4" [E:/KRIA/project_2/project_2.runs/design_1_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:213]   --->   Operation 47 'write' 'write_ln213' <Predicate = (!icmp_ln191)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ imgRgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 010]
axi_data                (alloca             ) [ 011]
axi_last                (alloca             ) [ 011]
specaxissidechannel_ln0 (specaxissidechannel) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
specinterface_ln0       (specinterface      ) [ 000]
cols_read               (read               ) [ 000]
axi_data_2_read         (read               ) [ 000]
axi_last_2_read         (read               ) [ 000]
sof_4_read              (read               ) [ 000]
store_ln166             (store              ) [ 000]
store_ln166             (store              ) [ 000]
store_ln191             (store              ) [ 000]
br_ln191                (br                 ) [ 000]
eol                     (phi                ) [ 010]
sof                     (phi                ) [ 010]
j_3                     (load               ) [ 000]
icmp_ln191              (icmp               ) [ 011]
speclooptripcount_ln0   (speclooptripcount  ) [ 000]
j_4                     (add                ) [ 000]
br_ln191                (br                 ) [ 000]
specpipeline_ln194      (specpipeline       ) [ 000]
specloopname_ln191      (specloopname       ) [ 000]
or_ln195                (or                 ) [ 010]
br_ln195                (br                 ) [ 000]
empty                   (read               ) [ 000]
p_cast9                 (extractvalue       ) [ 000]
axi_last_5              (extractvalue       ) [ 000]
axi_data_1              (trunc              ) [ 000]
store_ln166             (store              ) [ 000]
store_ln166             (store              ) [ 000]
br_ln0                  (br                 ) [ 000]
store_ln191             (store              ) [ 000]
br_ln191                (br                 ) [ 010]
axi_data_4              (load               ) [ 000]
axi_last_4              (load               ) [ 010]
write_ln213             (write              ) [ 000]
axi_data_load           (load               ) [ 000]
write_ln0               (write              ) [ 000]
write_ln0               (write              ) [ 000]
ret_ln0                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="imgRgb">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imgRgb"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="eol_out">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="axi_data_3_out">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_3_out"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="j_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="axi_data_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="axi_last_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cols_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="11" slack="0"/>
<pin id="95" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="axi_data_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="30" slack="0"/>
<pin id="100" dir="0" index="1" bw="30" slack="0"/>
<pin id="101" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_2_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="axi_last_2_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_2_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sof_4_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_4_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="empty_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="44" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="0" index="3" bw="4" slack="0"/>
<pin id="121" dir="0" index="4" bw="1" slack="0"/>
<pin id="122" dir="0" index="5" bw="1" slack="0"/>
<pin id="123" dir="0" index="6" bw="1" slack="0"/>
<pin id="124" dir="0" index="7" bw="1" slack="0"/>
<pin id="125" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln213_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="30" slack="0"/>
<pin id="137" dir="0" index="2" bw="30" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln213/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="write_ln0_write_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="30" slack="0"/>
<pin id="151" dir="0" index="2" bw="30" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1005" name="eol_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="157" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="eol_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="166" class="1005" name="sof_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="sof_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln166_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln166_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="30" slack="0"/>
<pin id="184" dir="0" index="1" bw="30" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln191_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="11" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="j_3_load_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="11" slack="0"/>
<pin id="194" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="icmp_ln191_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="0" index="1" bw="11" slack="0"/>
<pin id="198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="j_4_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="or_ln195_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln195/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="p_cast9_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="44" slack="0"/>
<pin id="215" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="p_cast9/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="axi_last_5_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="44" slack="0"/>
<pin id="219" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_last_5/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="axi_data_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="axi_data_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln166_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln166_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="30" slack="0"/>
<pin id="232" dir="0" index="1" bw="30" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln191_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="11" slack="0"/>
<pin id="237" dir="0" index="1" bw="11" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln191/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="axi_data_4_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="30" slack="1"/>
<pin id="242" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_4/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="axi_last_4_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_4/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="axi_data_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="30" slack="0"/>
<pin id="249" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_load/1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="j_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="0"/>
<pin id="253" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="258" class="1005" name="axi_data_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="30" slack="0"/>
<pin id="260" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="axi_data "/>
</bind>
</comp>

<comp id="266" class="1005" name="axi_last_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="273" class="1005" name="icmp_ln191_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="1"/>
<pin id="275" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln191 "/>
</bind>
</comp>

<comp id="280" class="1005" name="axi_last_4_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="1"/>
<pin id="282" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="50" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="52" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="116" pin=5"/></net>

<net id="132"><net_src comp="20" pin="0"/><net_sink comp="116" pin=6"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="116" pin=7"/></net>

<net id="139"><net_src comp="74" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="8" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="76" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="78" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="141" pin=2"/></net>

<net id="175"><net_src comp="110" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="176"><net_src comp="56" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="104" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="186"><net_src comp="98" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="192" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="92" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="192" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="169" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="158" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="116" pin="8"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="116" pin="8"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="213" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="234"><net_src comp="221" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="201" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="240" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="250"><net_src comp="247" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="254"><net_src comp="80" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="257"><net_src comp="251" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="261"><net_src comp="84" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="269"><net_src comp="88" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="276"><net_src comp="195" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="283"><net_src comp="244" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imgRgb | {2 }
	Port: s_axis_video_V_data_V | {}
	Port: s_axis_video_V_keep_V | {}
	Port: s_axis_video_V_strb_V | {}
	Port: s_axis_video_V_user_V | {}
	Port: s_axis_video_V_last_V | {}
	Port: s_axis_video_V_id_V | {}
	Port: s_axis_video_V_dest_V | {}
	Port: eol_out | {1 }
	Port: axi_data_3_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_4 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cols | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : imgRgb | {}
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		store_ln191 : 1
		eol : 1
		sof : 1
		j_3 : 1
		icmp_ln191 : 2
		j_4 : 2
		br_ln191 : 3
		or_ln195 : 2
		br_ln195 : 2
		axi_data_1 : 1
		store_ln166 : 1
		store_ln166 : 2
		store_ln191 : 3
		axi_data_load : 1
		write_ln0 : 2
		write_ln0 : 2
	State 2
		write_ln213 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln191_fu_195      |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    add   |          j_4_fu_201         |    0    |    18   |
|----------|-----------------------------|---------|---------|
|    or    |       or_ln195_fu_207       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |     cols_read_read_fu_92    |    0    |    0    |
|          |  axi_data_2_read_read_fu_98 |    0    |    0    |
|   read   | axi_last_2_read_read_fu_104 |    0    |    0    |
|          |    sof_4_read_read_fu_110   |    0    |    0    |
|          |      empty_read_fu_116      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   write_ln213_write_fu_134  |    0    |    0    |
|   write  |    write_ln0_write_fu_141   |    0    |    0    |
|          |    write_ln0_write_fu_148   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|extractvalue|        p_cast9_fu_213       |    0    |    0    |
|          |      axi_last_5_fu_217      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      axi_data_1_fu_221      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    38   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| axi_data_reg_258 |   30   |
|axi_last_4_reg_280|    1   |
| axi_last_reg_266 |    1   |
|    eol_reg_155   |    1   |
|icmp_ln191_reg_273|    1   |
|     j_reg_251    |   11   |
|    sof_reg_166   |    1   |
+------------------+--------+
|       Total      |   46   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   38   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   46   |    -   |
+-----------+--------+--------+
|   Total   |   46   |   38   |
+-----------+--------+--------+
