Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: battleship.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "battleship.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "battleship"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : battleship
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : []
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "battleship.v" in library work
Module <battleship> compiled
No errors in compilation
Analysis of file <"battleship.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <battleship> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <battleship>.
ERROR:Xst:888 - "battleship.v" line 34: For statement is only supported when the new step evaluation is an assignment to the signal used in the initialization part.
ERROR:Xst:891 - "battleship.v" line 34: For Statement is only supported when the new step evaluation is constant increment or decrement of the loop variable.
ERROR:Xst:2634 - "battleship.v" line 34: For loop stop condition should depend on loop variable or be static.
WARNING:Xst:2319 - "battleship.v" line 21: Signal ships in initial block is partially initialized. The initialization will be ignored.
ERROR:Xst:2634 - "battleship.v" line 97: For loop stop condition should depend on loop variable or be static.
ERROR:Xst:2634 - "battleship.v" line 119: For loop stop condition should depend on loop variable or be static.
WARNING:Xst:905 - "battleship.v" line 94: One or more signals are missing in the sensitivity list of always block. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <col0>, <count0>, <col1>, <count1>, <col2>, <count2>, <hits>, <row>, <col>, <misses>, <fire>, <index>
 
Found 5 error(s). Aborting synthesis.
--> 

Total memory usage is 238512 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

