;redcode
;assert 1
	SPL 0, <332
	CMP -277, <-127
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <332
	SUB @237, @106
	SPL @72, #200
	ADD 10, 20
	SPL @72, #200
	ADD 10, 20
	SPL 0, <332
	SPL 0, <332
	MOV #0, 300
	SPL <0, #2
	SPL <0, #2
	JMZ 0, 300
	SUB <312, 0
	SPL -0, 96
	ADD 10, 20
	SUB 10, 20
	SUB <-30, 9
	SUB @127, 106
	SPL 12, <10
	MOV #0, 300
	MOV #0, 300
	MOV -7, <-20
	ADD <-30, 9
	MOV -7, <-20
	MOV #0, 300
	ADD <-30, 9
	SPL 0, <332
	ADD <-30, 9
	SUB #12, 0
	ADD <-30, 9
	SPL 0, <332
	ADD #0, -33
	JMP @118, #0
	SUB @0, @2
	SPL 0, <332
	ADD 10, 20
	SUB 2, @10
	JMZ 0, 300
	SPL 0, <331
	ADD 10, 20
	JMZ 0, 300
	JMZ 0, 300
	JMP @118, #0
	SUB @121, 106
	MOV #277, <1
