# Reading D:/Program/altera13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do PRODIG_RPM_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\Program\altera13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\Program\altera13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/Documents/GitHub/prodig/ontdender.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ontdender
# -- Compiling architecture bhv of ontdender
# vcom -93 -work work {D:/Documents/GitHub/prodig/gem_RPM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity gem_RPM
# -- Compiling architecture rtl of gem_RPM
# vcom -93 -work work {D:/Documents/GitHub/prodig/resistor.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity resistor
# -- Compiling architecture main of resistor
# vcom -93 -work work {D:/Documents/GitHub/prodig/lcd_driver_hd44780_module.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity lcd_driver_hd44780_module
# -- Compiling architecture hardware_driver of lcd_driver_hd44780_module
# vcom -93 -work work {D:/Documents/GitHub/prodig/Display.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity display
# -- Compiling architecture hardware of display
# vcom -93 -work work {D:/Documents/GitHub/prodig/division.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity division
# -- Compiling architecture rtl of division
# vcom -93 -work work {D:/Documents/GitHub/prodig/prescaler.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# -- Compiling architecture behav of prescaler
# vcom -93 -work work {D:/Documents/GitHub/prodig/RPM_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RPM_counter
# -- Compiling architecture main of RPM_counter
# vcom -93 -work work {D:/Documents/GitHub/prodig/PRODIG_RPM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PRODIG_RPM
# -- Compiling architecture code of PRODIG_RPM
# vcom -93 -work work {D:/Documents/GitHub/prodig/prodig_7_seg_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prodig_7_seg_decoder
# -- Compiling architecture rtl of prodig_7_seg_decoder
# vcom -93 -work work {D:/Documents/GitHub/prodig/bin_bcd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin_bcd
# -- Compiling architecture rtl of bin_bcd
# vcom -93 -work work {D:/Documents/GitHub/prodig/Max_rpm.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity max_rpm
# -- Compiling architecture rtl of max_rpm
# vcom -93 -work work {D:/Documents/GitHub/prodig/Timer.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity timer
# -- Compiling architecture rtl of timer
# vcom -93 -work work {D:/Documents/GitHub/prodig/add3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity add3
# -- Compiling architecture rtl of add3
# 
# do "D:/Documents/GitHub/prodig/tb_prescaler.do"
# Filename : tb_prescaler.do
# Filetype : Modelsim Script File
# Date : 20-09-2019
# 
# Set transcript on
# transcript on
# 
# Recreate the work directory and map to work
# if {[file exists rtl_work]} {
#  vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# Compile the Double Dabble VHDL description and testbench
# vcom -93 -work work ../../prescaler.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# -- Compiling architecture behav of prescaler
# vcom -93 -work work ../../tb_prescaler.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_prescaler
# -- Compiling architecture tb of tb_prescaler
# 
# Start the simulator with 1 ns time resolution
# vsim -t 1ns -L rtl_work -L work -voptargs="+acc" tb_prescaler
# vsim -L rtl_work -L work -voptargs=\"+acc\" -t 1ns tb_prescaler 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_prescaler(tb)
# Loading work.prescaler(behav)
# 
# Log all signals in the design, good if the number
# of signals is small.
# add log -r *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: bdoof  Hostname: BJORN-XPS  ProcessID: 13184
# 
#           Attempting to use alternate WLF file "./wlftj0a86e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftj0a86e
# 
# 
# Add all toplevel signals
# Add a number of signals of the simulated design
# add list *
# 
# Add all toplevel signals
# Add a number of signals of the simulated design
# add wave -divider "Inputs"
# add wave areset
# add wave clk
# 
# add wave -divider "Outputs"
# add wave clkout
# 
# Open Structure, Signals (waveform) and List window
# view structure
# .main_pane.structure.interior.cs.body.struct
# view list
# .main_pane.list.interior.cs.body
# view signals
# .main_pane.objects.interior.cs.body.tree
# view wave
# .main_pane.wave.interior.cs.body.pw.wf
# 
# Run simulation for 5000 ns
# run 5 ms
# 
# Fill up the waveform in the window
# wave zoom full
# 0 ns
# 5250 us
