sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/ssd1d0ft.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/ssd1d0ft.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/main.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/main.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/ssd4drpb.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/ssd4drpb.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/clkdiv20k.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/clkdiv20k.sch
sch2hdl,-intstyle,ise,-family,spartan6,-verilog,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/wtb8.vf,-w,D:/Classes-2024/Digital System Fundamentals Shared/Practice/b05-split-segment/wtb8.sch
