# vsim -vopt -c -do "run -all; quit " "+notimingchecks" -suppress 3829 -l _simulation.log -L work top "+incdir+../../smtdv_common" "+incdir+../" "+incdir+../test" "+incdir+../seq" "+incdir+../v" "+incdir+./" "+incdir+../../../dpi/sqlite3" "+incdir+../../../dpi/stl" -gblso ../../../dpi/sqlite3/dpi_smtdv_lib.so -gblso ../../../dpi/stl/dpi_smtdv_stl.so "+UVM_TESTNAME=apb_1w1r_test" "+UVM_VERBOSITY=UVM_FULL" 
# Start time: 10:41:34 on Sep 09,2015
# Loading ../../../dpi/sqlite3/dpi_smtdv_lib.so
# Loading ../../../dpi/stl/dpi_smtdv_stl.so
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.3c linux_x86_64 Jul 18 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading work.smtdv_stl_pkg(fast)
# Loading work.smtdv_sqlite3_pkg(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.smtdv_common_pkg(fast)
# Loading work.apb_pkg(fast)
# Loading work.apb_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.apb_master(fast)
# Loading work.apb_if(fast__3)
# Loading work.apb_slave(fast)
# Loading work.apb_slave_if_harness(fast__1)
# Loading work.apb_if(fast__4)
# Loading work.apb_slave(fast__1)
# Loading work.apb_slave_if_harness(fast__2)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_if(fast__1)
# Loading work.smtdv_gen_rst_if(fast)
# Loading /stec/apps/mentor/questa_sim_10.3c/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO ../../smtdv_common/smtdv_gen_rst_if.sv(29) @ 0: reporter [apb_rst_if] Power-On Reset Initialized ...
# UVM_INFO @ 0: reporter [RNTST] Running test apb_1w1r_test...
# opened database apb_db.db successfully
# Break key hit
# Break in Module uvm_pkg at /stec/apps/mentor/questa_sim_10.3c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/dpi/uvm_regex.svh line 23
# Stopped at /stec/apps/mentor/questa_sim_10.3c/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/dpi/uvm_regex.svh line 23
#  quit 
# End time: 10:42:44 on Sep 09,2015, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
