Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Mon Jul 30 18:53:46 2018
| Host         : tingyuan-OptiPlex-9010 running 64-bit Ubuntu 18.04 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.228        0.000                      0                 5148        0.075        0.000                      0                 5148        3.000        0.000                       0                  2259  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk_in1_0                      {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_0                                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0        0.228        0.000                      0                 5148        0.075        0.000                      0                 5148        4.020        0.000                       0                  2255  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_0
  To Clock:  clk_in1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in1_0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.384ns  (logic 2.507ns (26.715%)  route 6.877ns (73.285%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.064ns = ( 7.936 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.006     0.158    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124     0.282 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_86/O
                         net (fo=4, routed)           0.441     0.723    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[5]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88/O
                         net (fo=7, routed)           0.481     1.327    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.451 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114/O
                         net (fo=2, routed)           0.464     1.915    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114_n_0
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.039 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84/O
                         net (fo=2, routed)           0.729     2.769    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.893 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40/O
                         net (fo=3, routed)           0.700     3.593    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47/O
                         net (fo=2, routed)           0.891     4.608    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.732 f  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12/O
                         net (fo=4, routed)           0.838     5.570    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.694 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3/O
                         net (fo=1, routed)           0.361     6.055    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.440 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.440    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.753 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]_i_4/O[3]
                         net (fo=2, routed)           0.619     7.372    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[7]
    SLICE_X27Y26         LUT3 (Prop_lut3_I2_O)        0.299     7.671 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[7]_i_3/O
                         net (fo=1, routed)           0.347     8.018    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_29
    SLICE_X24Y27         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.555     7.936    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X24Y27         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]/C
                         clock pessimism              0.640     8.576    
                         clock uncertainty           -0.074     8.501    
    SLICE_X24Y27         FDRE (Setup_fdre_C_D)       -0.255     8.246    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]
  -------------------------------------------------------------------
                         required time                          8.246    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.432ns (25.938%)  route 6.944ns (74.062%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 7.935 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.006     0.158    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124     0.282 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_86/O
                         net (fo=4, routed)           0.441     0.723    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[5]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88/O
                         net (fo=7, routed)           0.481     1.327    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.451 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114/O
                         net (fo=2, routed)           0.464     1.915    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114_n_0
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.039 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84/O
                         net (fo=2, routed)           0.729     2.769    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.893 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40/O
                         net (fo=3, routed)           0.700     3.593    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47/O
                         net (fo=2, routed)           0.891     4.608    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.732 f  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12/O
                         net (fo=4, routed)           0.838     5.570    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.694 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3/O
                         net (fo=1, routed)           0.361     6.055    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.440 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.440    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.679 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]_i_4/O[2]
                         net (fo=2, routed)           0.565     7.245    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[6]
    SLICE_X29Y27         LUT3 (Prop_lut3_I2_O)        0.298     7.543 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[6]_i_1/O
                         net (fo=1, routed)           0.467     8.010    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_30
    SLICE_X31Y27         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.554     7.935    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X31Y27         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[6]/C
                         clock pessimism              0.640     8.575    
                         clock uncertainty           -0.074     8.500    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.243     8.257    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[6]
  -------------------------------------------------------------------
                         required time                          8.257    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.267ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 2.527ns (27.027%)  route 6.823ns (72.973%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.067ns = ( 7.933 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.006     0.158    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124     0.282 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_86/O
                         net (fo=4, routed)           0.441     0.723    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[5]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88/O
                         net (fo=7, routed)           0.481     1.327    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.451 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114/O
                         net (fo=2, routed)           0.464     1.915    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114_n_0
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.039 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84/O
                         net (fo=2, routed)           0.729     2.769    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.893 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40/O
                         net (fo=3, routed)           0.700     3.593    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47/O
                         net (fo=2, routed)           0.891     4.608    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.732 f  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12/O
                         net (fo=4, routed)           0.838     5.570    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.694 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3/O
                         net (fo=1, routed)           0.361     6.055    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.440 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.440    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.774 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]_i_4/O[1]
                         net (fo=2, routed)           0.576     7.351    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[5]
    SLICE_X27Y26         LUT3 (Prop_lut3_I2_O)        0.298     7.649 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[5]_i_1/O
                         net (fo=1, routed)           0.335     7.983    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_31
    SLICE_X27Y25         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.552     7.933    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X27Y25         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[5]/C
                         clock pessimism              0.640     8.573    
                         clock uncertainty           -0.074     8.498    
    SLICE_X27Y25         FDRE (Setup_fdre_C_D)       -0.248     8.250    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[5]
  -------------------------------------------------------------------
                         required time                          8.250    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.246ns  (logic 2.410ns (26.066%)  route 6.836ns (73.934%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.006     0.158    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124     0.282 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_86/O
                         net (fo=4, routed)           0.441     0.723    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[5]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88/O
                         net (fo=7, routed)           0.481     1.327    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.451 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114/O
                         net (fo=2, routed)           0.464     1.915    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114_n_0
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.039 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84/O
                         net (fo=2, routed)           0.729     2.769    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.893 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40/O
                         net (fo=3, routed)           0.700     3.593    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47/O
                         net (fo=2, routed)           0.891     4.608    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.732 f  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12/O
                         net (fo=4, routed)           0.838     5.570    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12_n_0
    SLICE_X29Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.694 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3/O
                         net (fo=1, routed)           0.361     6.055    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_3_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     6.440 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.440    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2_n_0
    SLICE_X29Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.662 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[7]_i_4/O[0]
                         net (fo=2, routed)           0.583     7.246    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[4]
    SLICE_X27Y28         LUT3 (Prop_lut3_I2_O)        0.293     7.539 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[4]_i_1/O
                         net (fo=1, routed)           0.340     7.879    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_32
    SLICE_X29Y28         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.556     7.937    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X29Y28         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[4]/C
                         clock pessimism              0.640     8.577    
                         clock uncertainty           -0.074     8.502    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.242     8.260    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[4]
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 3.198ns (37.285%)  route 5.379ns (62.715%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 7.908 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    0.674ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.694    -1.400    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.054 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DOADO[3]
                         net (fo=12, routed)          1.892     2.946    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/q0[3]
    SLICE_X18Y36         LUT5 (Prop_lut5_I2_O)        0.124     3.070 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420[3]_i_1/O
                         net (fo=2, routed)           0.297     3.367    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420_reg[63][3]
    SLICE_X17Y36         LUT5 (Prop_lut5_I0_O)        0.124     3.491 f  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_643/O
                         net (fo=1, routed)           0.430     3.921    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_643_n_0
    SLICE_X19Y36         LUT6 (Prop_lut6_I5_O)        0.124     4.045 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_603/O
                         net (fo=2, routed)           1.145     5.190    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_603_n_0
    SLICE_X36Y31         LUT5 (Prop_lut5_I0_O)        0.124     5.314 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_421/O
                         net (fo=1, routed)           0.496     5.810    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_421_n_0
    SLICE_X36Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.934 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_181/O
                         net (fo=1, routed)           0.492     6.426    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0_90
    SLICE_X36Y31         LUT6 (Prop_lut6_I0_O)        0.124     6.550 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0_i_37__0/O
                         net (fo=1, routed)           0.627     7.177    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0_i_37__0_n_0
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.528     7.908    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ap_clk
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.674     8.582    
                         clock uncertainty           -0.074     8.508    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     7.771    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_1_U/HTA2048_theta_budfYi_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.771    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.445ns  (logic 3.198ns (37.869%)  route 5.247ns (62.131%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 7.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.694    -1.400    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      2.454     1.054 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DOADO[14]
                         net (fo=12, routed)          1.629     2.683    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/q0[14]
    SLICE_X20Y32         LUT5 (Prop_lut5_I2_O)        0.124     2.807 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420[14]_i_1/O
                         net (fo=2, routed)           0.478     3.284    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420_reg[63][14]
    SLICE_X20Y32         LUT5 (Prop_lut5_I0_O)        0.124     3.408 f  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_389/O
                         net (fo=1, routed)           0.555     3.963    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_389_n_0
    SLICE_X29Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.087 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_149/O
                         net (fo=2, routed)           0.957     5.044    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_25
    SLICE_X44Y29         LUT5 (Prop_lut5_I0_O)        0.124     5.168 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_354/O
                         net (fo=1, routed)           0.280     5.448    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_354_n_0
    SLICE_X44Y29         LUT6 (Prop_lut6_I1_O)        0.124     5.572 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_165/O
                         net (fo=1, routed)           0.425     5.997    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_156
    SLICE_X44Y28         LUT6 (Prop_lut6_I5_O)        0.124     6.121 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_26/O
                         net (fo=1, routed)           0.924     7.045    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_26_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.523     7.903    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.697     8.600    
                         clock uncertainty           -0.074     8.526    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.737     7.789    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.849ns  (logic 2.348ns (26.533%)  route 6.501ns (73.467%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.063ns = ( 7.937 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.306     0.457    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.153     0.610 f  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_160/O
                         net (fo=2, routed)           1.515     2.126    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[62]
    SLICE_X22Y26         LUT6 (Prop_lut6_I1_O)        0.327     2.453 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_152/O
                         net (fo=1, routed)           0.573     3.026    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_152_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.150 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_124/O
                         net (fo=1, routed)           0.286     3.437    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_124_n_0
    SLICE_X20Y26         LUT6 (Prop_lut6_I4_O)        0.124     3.561 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_60/O
                         net (fo=1, routed)           0.537     4.098    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_60_n_0
    SLICE_X25Y25         LUT6 (Prop_lut6_I0_O)        0.124     4.222 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_21/O
                         net (fo=3, routed)           0.731     4.953    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_21_n_0
    SLICE_X31Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.077 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_6/O
                         net (fo=1, routed)           0.323     5.400    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_6_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556     5.956 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.891     6.847    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[2]
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.298     7.145 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[2]_i_1/O
                         net (fo=1, routed)           0.338     7.483    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_34
    SLICE_X29Y28         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.556     7.937    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X29Y28         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[2]/C
                         clock pessimism              0.640     8.577    
                         clock uncertainty           -0.074     8.502    
    SLICE_X29Y28         FDRE (Setup_fdre_C_D)       -0.270     8.232    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[2]
  -------------------------------------------------------------------
                         required time                          8.232    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.415ns  (logic 3.198ns (38.006%)  route 5.217ns (61.994%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 7.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.694    -1.400    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      2.454     1.054 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DOADO[22]
                         net (fo=12, routed)          1.631     2.685    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/q0[22]
    SLICE_X18Y30         LUT5 (Prop_lut5_I2_O)        0.124     2.809 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420[22]_i_1/O
                         net (fo=2, routed)           0.480     3.289    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420_reg[63][22]
    SLICE_X18Y30         LUT5 (Prop_lut5_I0_O)        0.124     3.413 f  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_364/O
                         net (fo=1, routed)           0.858     4.271    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_364_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I5_O)        0.124     4.395 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_125/O
                         net (fo=2, routed)           1.078     5.473    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_40
    SLICE_X38Y24         LUT5 (Prop_lut5_I0_O)        0.124     5.597 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_340/O
                         net (fo=1, routed)           0.165     5.762    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_340_n_0
    SLICE_X38Y24         LUT6 (Prop_lut6_I1_O)        0.124     5.886 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_137/O
                         net (fo=1, routed)           0.286     6.172    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_168
    SLICE_X38Y24         LUT6 (Prop_lut6_I5_O)        0.124     6.296 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_18/O
                         net (fo=1, routed)           0.718     7.015    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_18_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.523     7.903    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.697     8.600    
                         clock uncertainty           -0.074     8.526    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[22])
                                                     -0.737     7.789    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -7.015    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.779ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.858ns  (logic 2.248ns (25.379%)  route 6.610ns (74.621%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.062ns = ( 7.938 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.366ns
    Clock Pessimism Removal (CPR):    0.640ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.728    -1.366    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X26Y23         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y23         FDRE (Prop_fdre_C_Q)         0.518    -0.848 r  design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_reg[36]/Q
                         net (fo=262, routed)         1.006     0.158    design_1_i/HTA2048_theta_0/inst/ap_CS_fsm_state38
    SLICE_X29Y21         LUT3 (Prop_lut3_I1_O)        0.124     0.282 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_86/O
                         net (fo=4, routed)           0.441     0.723    design_1_i/HTA2048_theta_0/inst/grp_log_2_64bit_fu_1174_tmp_V[5]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     0.847 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88/O
                         net (fo=7, routed)           0.481     1.327    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_88_n_0
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.124     1.451 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114/O
                         net (fo=2, routed)           0.464     1.915    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_114_n_0
    SLICE_X26Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.039 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84/O
                         net (fo=2, routed)           0.729     2.769    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_84_n_0
    SLICE_X31Y24         LUT2 (Prop_lut2_I0_O)        0.124     2.893 f  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40/O
                         net (fo=3, routed)           0.700     3.593    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_40_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I4_O)        0.124     3.717 r  design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47/O
                         net (fo=2, routed)           0.891     4.608    design_1_i/HTA2048_theta_0/inst/reg_1061[7]_i_47_n_0
    SLICE_X30Y24         LUT6 (Prop_lut6_I5_O)        0.124     4.732 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12/O
                         net (fo=4, routed)           0.495     5.228    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_12_n_0
    SLICE_X30Y24         LUT3 (Prop_lut3_I1_O)        0.124     5.352 r  design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_4/O
                         net (fo=1, routed)           0.370     5.721    design_1_i/HTA2048_theta_0/inst/reg_1061[3]_i_4_n_0
    SLICE_X29Y25         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.438     6.159 r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.704     6.864    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ap_return[3]
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.300     7.164 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/reg_1061[3]_i_1/O
                         net (fo=1, routed)           0.328     7.491    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U_n_33
    SLICE_X30Y30         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.557     7.938    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X30Y30         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]/C
                         clock pessimism              0.640     8.578    
                         clock uncertainty           -0.074     8.503    
    SLICE_X30Y30         FDRE (Setup_fdre_C_D)       -0.233     8.270    design_1_i/HTA2048_theta_0/inst/reg_1061_reg[3]
  -------------------------------------------------------------------
                         required time                          8.270    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.198ns (38.072%)  route 5.202ns (61.928%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.097ns = ( 7.903 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    0.697ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.293    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -5.050 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -3.195    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -3.094 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.694    -1.400    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      2.454     1.054 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DOADO[26]
                         net (fo=12, routed)          1.769     2.823    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/q0[26]
    SLICE_X21Y32         LUT5 (Prop_lut5_I2_O)        0.124     2.947 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420[26]_i_1/O
                         net (fo=2, routed)           0.446     3.393    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/p_Result_s_reg_3420_reg[63][26]
    SLICE_X21Y32         LUT5 (Prop_lut5_I0_O)        0.124     3.517 f  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_352/O
                         net (fo=1, routed)           0.529     4.046    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_352_n_0
    SLICE_X24Y32         LUT6 (Prop_lut6_I5_O)        0.124     4.170 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_113/O
                         net (fo=2, routed)           0.954     5.124    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_48
    SLICE_X43Y27         LUT5 (Prop_lut5_I0_O)        0.124     5.248 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_331/O
                         net (fo=1, routed)           0.299     5.547    design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_331_n_0
    SLICE_X45Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.671 r  design_1_i/HTA2048_theta_0/inst/addr_tree_map_V_U/HTA2048_theta_addibs_ram_U/ram_reg_0_i_121/O
                         net (fo=1, routed)           0.403     6.074    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_176
    SLICE_X45Y27         LUT6 (Prop_lut6_I5_O)        0.124     6.198 r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_14/O
                         net (fo=1, routed)           0.802     7.000    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0_i_14_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AA9                                               0.000    10.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    10.874 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.036    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     4.598 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.289    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.380 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        1.523     7.903    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ap_clk
    RAMB36_X2Y5          RAMB36E1                                     r  design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0/CLKARDCLK
                         clock pessimism              0.697     8.600    
                         clock uncertainty           -0.074     8.526    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[26])
                                                     -0.737     7.789    design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_0
  -------------------------------------------------------------------
                         required time                          7.789    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/tmp_53_reg_3821_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.684%)  route 0.260ns (58.316%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.583    -0.618    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X17Y28         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/tmp_53_reg_3821_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  design_1_i/HTA2048_theta_0/inst/tmp_53_reg_3821_reg[42]/Q
                         net (fo=1, routed)           0.054    -0.423    design_1_i/HTA2048_theta_0/inst/group_tree_V_0_U/HTA2048_theta_grobkb_ram_U/tmp_53_reg_3821_reg[63][42]
    SLICE_X16Y28         LUT5 (Prop_lut5_I2_O)        0.045    -0.378 r  design_1_i/HTA2048_theta_0/inst/group_tree_V_0_U/HTA2048_theta_grobkb_ram_U/ram_reg_1_i_10__1/O
                         net (fo=2, routed)           0.206    -0.172    design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/d0[42]
    RAMB18_X1Y11         RAMB18E1                                     r  design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.891    -0.814    design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ap_clk
    RAMB18_X1Y11         RAMB18E1                                     r  design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/CLKARDCLK
                         clock pessimism              0.272    -0.542    
    RAMB18_X1Y11         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296    -0.246    design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.186ns (39.702%)  route 0.282ns (60.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.884ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.549    -0.652    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X53Y31         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[31]/Q
                         net (fo=3, routed)           0.282    -0.228    design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914[31]
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.183 r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[31]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[31]_i_1_n_0
    SLICE_X39Y35         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.822    -0.884    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X39Y35         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[31]/C
                         clock pessimism              0.500    -0.383    
    SLICE_X39Y35         FDRE (Hold_fdre_C_D)         0.091    -0.292    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[31]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.620    -0.581    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X1Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.373    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045    -0.328 r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.328    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X0Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.889    -0.817    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X0Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.249    -0.568    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.121    -0.447    design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.328    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.286%)  route 0.287ns (60.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.549    -0.652    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X53Y31         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.511 r  design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914_reg[27]/Q
                         net (fo=3, routed)           0.287    -0.223    design_1_i/HTA2048_theta_0/inst/rhs_V_6_reg_3914[27]
    SLICE_X48Y29         LUT6 (Prop_lut6_I0_O)        0.045    -0.178 r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[27]_i_1_n_0
    SLICE_X48Y29         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.816    -0.890    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X48Y29         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[27]/C
                         clock pessimism              0.500    -0.389    
    SLICE_X48Y29         FDRE (Hold_fdre_C_D)         0.092    -0.297    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[27]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.590    -0.611    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X11Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.383    design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553[10]
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.045    -0.338 r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956[10]_i_1_n_0
    SLICE_X10Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.858    -0.848    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X10Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[10]/C
                         clock pessimism              0.250    -0.598    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.120    -0.478    design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.590    -0.611    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X13Y35         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553_reg[15]/Q
                         net (fo=1, routed)           0.087    -0.383    design_1_i/HTA2048_theta_0/inst/r_V_39_reg_3553[15]
    SLICE_X12Y35         LUT3 (Prop_lut3_I0_O)        0.045    -0.338 r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.338    design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956[15]_i_1_n_0
    SLICE_X12Y35         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.858    -0.848    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X12Y35         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[15]/C
                         clock pessimism              0.250    -0.598    
    SLICE_X12Y35         FDRE (Hold_fdre_C_D)         0.120    -0.478    design_1_i/HTA2048_theta_0/inst/TMP_0_V_3_reg_956_reg[15]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.585%)  route 0.089ns (32.415%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.620    -0.581    design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X3Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.089    -0.351    design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt[0]
    SLICE_X2Y12          LUT4 (Prop_lut4_I1_O)        0.045    -0.306 r  design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/rst_clk_wiz_100M/U0/SEQ/pr_dec0__0
    SLICE_X2Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.889    -0.817    design_1_i/rst_clk_wiz_100M/U0/SEQ/slowest_sync_clk
    SLICE_X2Y12          FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.249    -0.568    
    SLICE_X2Y12          FDRE (Hold_fdre_C_D)         0.120    -0.448    design_1_i/rst_clk_wiz_100M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.547    -0.654    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X40Y24         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[2]/Q
                         net (fo=2, routed)           0.064    -0.449    design_1_i/HTA2048_theta_0/inst/p_8_reg_1124[2]
    SLICE_X41Y24         LUT6 (Prop_lut6_I5_O)        0.045    -0.404 r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.404    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[2]_i_1_n_0
    SLICE_X41Y24         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.811    -0.895    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X41Y24         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[2]/C
                         clock pessimism              0.254    -0.641    
    SLICE_X41Y24         FDRE (Hold_fdre_C_D)         0.092    -0.549    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/loc_tree_V_6_reg_3579_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.611    -0.590    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X7Y26          FDRE                                         r  design_1_i/HTA2048_theta_0/inst/loc_tree_V_6_reg_3579_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  design_1_i/HTA2048_theta_0/inst/loc_tree_V_6_reg_3579_reg[12]/Q
                         net (fo=2, routed)           0.098    -0.351    design_1_i/HTA2048_theta_0/inst/p_Result_19_fu_1915_p4[12]
    SLICE_X6Y26          LUT3 (Prop_lut3_I2_O)        0.045    -0.306 r  design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.306    design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009[12]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.877    -0.829    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X6Y26          FDRE                                         r  design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009_reg[12]/C
                         clock pessimism              0.252    -0.577    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.457    design_1_i/HTA2048_theta_0/inst/p_03538_1_in_in_reg_1009_reg[12]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.676    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.744 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.226    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.200 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.584    -0.617    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X31Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.476 r  design_1_i/HTA2048_theta_0/inst/p_8_reg_1124_reg[43]/Q
                         net (fo=2, routed)           0.098    -0.378    design_1_i/HTA2048_theta_0/inst/p_8_reg_1124[43]
    SLICE_X30Y36         LUT6 (Prop_lut6_I5_O)        0.045    -0.333 r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[43]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308[43]_i_1_n_0
    SLICE_X30Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk_in1_0 (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.905    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.299 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.735    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.706 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2253, routed)        0.851    -0.855    design_1_i/HTA2048_theta_0/inst/ap_clk
    SLICE_X30Y36         FDRE                                         r  design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[43]/C
                         clock pessimism              0.251    -0.604    
    SLICE_X30Y36         FDRE (Hold_fdre_C_D)         0.120    -0.484    design_1_i/HTA2048_theta_0/inst/rhs_V_3_fu_308_reg[43]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/HTA2048_theta_0/inst/group_tree_V_0_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y10     design_1_i/HTA2048_theta_0/inst/group_tree_V_0_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y7      design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11     design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y11     design_1_i/HTA2048_theta_0/inst/group_tree_V_1_U/HTA2048_theta_grobkb_ram_U/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      design_1_i/HTA2048_theta_0/inst/addr_layer_map_V_U/HTA2048_theta_addhbi_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      design_1_i/acc2048_2048_mau_0/inst/i_reg_70_reg_rep/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7      design_1_i/HTA2048_theta_0/inst/buddy_tree_V_0_U/HTA2048_theta_budg8j_ram_U/ram_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y13      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y13      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y35     design_1_i/HTA2048_theta_0/inst/i_assign_2_reg_4075_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y35     design_1_i/HTA2048_theta_0/inst/i_assign_2_reg_4075_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y28     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y21     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y22     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y28     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y21     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[22]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y13      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y13      design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X44Y37     design_1_i/HTA2048_theta_0/inst/i_assign_2_reg_4075_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y35     design_1_i/HTA2048_theta_0/inst/r_V_32_reg_3558_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y25     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y26     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X53Y26     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X50Y23     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y30     design_1_i/HTA2048_theta_0/inst/storemerge_reg_1085_reg[30]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



