C:/IC_contest_modelsim/ic_contest/2017/testfixture.v {0 {vlog -work work -stats=none C:/IC_contest_modelsim/ic_contest/2017/testfixture.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module testfixture
** Error: C:/IC_contest_modelsim/ic_contest/2017/testfixture.v(21): (vlog-2163) Macro `FWEXP is undefined.
** Error: C:/IC_contest_modelsim/ic_contest/2017/testfixture.v(24): (vlog-2163) Macro `BCEXP is undefined.
-- Compiling module sti_ROM
** Error: C:/IC_contest_modelsim/ic_contest/2017/testfixture.v(208): (vlog-2163) Macro `PAT is undefined.
-- Compiling module res_RAM

} {4.0 6.0 7.0 8.0} {}} C:/IC_contest_modelsim/ic_contest/2017/DT.vhd {0 {vcom -work work -2002 -explicit -stats=none C:/IC_contest_modelsim/ic_contest/2017/DT.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity DT
** Error: C:/IC_contest_modelsim/ic_contest/2017/DT.vhd(18): near "end": (vcom-1576) expecting IDENTIFIER.

} {8.0 9.0} {}} C:/IC_contest_modelsim/ic_contest/2017/DT.v {1 {vlog -work work -stats=none C:/IC_contest_modelsim/ic_contest/2017/DT.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DT

Top level modules:
	DT

} {} {}}
