<stg><name>conv.5</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten3 = phi i4 [ 0, %0 ], [ %indvar_flatten_next4, %3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten3"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %cout = phi i4 [ 0, %0 ], [ %tmp_25_mid2_v_v, %3 ]

]]></Node>
<StgValue><ssdm name="cout"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten4 = phi i2 [ 0, %0 ], [ %indvar_flatten_next3, %3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten4"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:3  %h = phi i1 [ false, %0 ], [ %h_mid2, %3 ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:4  %w = phi i1 [ false, %0 ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %exitcond_flatten4 = icmp eq i4 %indvar_flatten3, -6

]]></Node>
<StgValue><ssdm name="exitcond_flatten4"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %indvar_flatten_next4 = add i4 %indvar_flatten3, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next4"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %exitcond_flatten4, label %4, label %.reset31

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset31:1  %exitcond_flatten = icmp eq i2 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset31:5  %cout_s = add i4 %cout, 1

]]></Node>
<StgValue><ssdm name="cout_s"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset31:6  %tmp_25_mid2_v_v = select i1 %exitcond_flatten, i4 %cout_s, i4 %cout

]]></Node>
<StgValue><ssdm name="tmp_25_mid2_v_v"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
.reset31:9  %c5_bias_load_mid2 = zext i4 %tmp_25_mid2_v_v to i64

]]></Node>
<StgValue><ssdm name="c5_bias_load_mid2"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset31:10  %c5_bias_addr = getelementptr [10 x float]* @c5_bias, i64 0, i64 %c5_bias_load_mid2

]]></Node>
<StgValue><ssdm name="c5_bias_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.reset31:11  %c5_bias_load = load float* %c5_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="c5_bias_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset31:0  call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @loop_chout_loop_hout)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:2  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:3  %h_mid = and i1 %h, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="h_mid"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:4  %w_mid = and i1 %w, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="w_mid"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="4">
<![CDATA[
.reset31:7  %tmp_25_mid2_v = zext i4 %tmp_25_mid2_v_v to i10

]]></Node>
<StgValue><ssdm name="tmp_25_mid2_v"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset31:8  %tmp_25_mid2 = mul i10 %tmp_25_mid2_v, 84

]]></Node>
<StgValue><ssdm name="tmp_25_mid2"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.reset31:11  %c5_bias_load = load float* %c5_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="c5_bias_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:12  %not_exitcond_flatten_3 = xor i1 %exitcond_flatten, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_3"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:13  %h_cast9_mid = and i1 %h, %not_exitcond_flatten_3

]]></Node>
<StgValue><ssdm name="h_cast9_mid"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:14  %h_not = xor i1 %h, true

]]></Node>
<StgValue><ssdm name="h_not"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset31:15  %h_1 = or i1 %exitcond_flatten, %h_not

]]></Node>
<StgValue><ssdm name="h_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset31:16  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @loop_hout_loop_wout_s)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset31:17  %h_cast9_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_cast9_mid

]]></Node>
<StgValue><ssdm name="h_cast9_mid2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1">
<![CDATA[
.reset31:18  %h_cast9_mid2_cast = zext i1 %h_cast9_mid2 to i4

]]></Node>
<StgValue><ssdm name="h_cast9_mid2_cast"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset31:19  %h_mid2 = select i1 %w_mid, i1 %h_1, i1 %h_mid

]]></Node>
<StgValue><ssdm name="h_mid2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset31:20  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset31:21  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
.reset31:22  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten5 = phi i7 [ 0, %.reset31 ], [ %indvar_flatten_next5, %.reset6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten5"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:1  %cin = phi i7 [ 0, %.reset31 ], [ %tmp4_mid2_v_v, %.reset6 ]

]]></Node>
<StgValue><ssdm name="cin"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i2 [ 0, %.reset31 ], [ %indvar_flatten_next, %.reset6 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:3  %y = phi i1 [ false, %.reset31 ], [ %tmp1_cast_mid2_v_v, %.reset6 ]

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %output_buffer_2 = phi float [ 0.000000e+00, %.reset31 ], [ %output_buffer, %.reset6 ]

]]></Node>
<StgValue><ssdm name="output_buffer_2"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:5  %x = phi i1 [ false, %.reset31 ], [ true, %.reset6 ]

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:6  %exitcond_flatten5 = icmp eq i7 %indvar_flatten5, -44

]]></Node>
<StgValue><ssdm name="exitcond_flatten5"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:7  %indvar_flatten_next5 = add i7 %indvar_flatten5, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next5"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %exitcond_flatten5, label %3, label %.reset6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset6:1  %exitcond_flatten1 = icmp eq i2 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:2  %not_exitcond_flatten = xor i1 %exitcond_flatten1, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:3  %y_mid = and i1 %y, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="y_mid"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:4  %x_mid = and i1 %x, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="x_mid"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:5  %cin_s = add i7 %cin, 1

]]></Node>
<StgValue><ssdm name="cin_s"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.reset6:6  %tmp4_mid2_v_v = select i1 %exitcond_flatten1, i7 %cin_s, i7 %cin

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v_v"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="7">
<![CDATA[
.reset6:7  %tmp4_mid2_v = zext i7 %tmp4_mid2_v_v to i10

]]></Node>
<StgValue><ssdm name="tmp4_mid2_v"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset6:8  %tmp4_mid2 = add i10 %tmp4_mid2_v, %tmp_25_mid2

]]></Node>
<StgValue><ssdm name="tmp4_mid2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:9  %y_not = xor i1 %y, true

]]></Node>
<StgValue><ssdm name="y_not"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:10  %y_1 = or i1 %exitcond_flatten1, %y_not

]]></Node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.reset6:12  %tmp1_cast_mid2_v_v = select i1 %x_mid, i1 %y_1, i1 %y_mid

]]></Node>
<StgValue><ssdm name="tmp1_cast_mid2_v_v"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.reset6:13  %tmp1_cast_mid2_v = xor i1 %h_mid2, %tmp1_cast_mid2_v_v

]]></Node>
<StgValue><ssdm name="tmp1_cast_mid2_v"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="1">
<![CDATA[
.reset6:14  %tmp1_cast_mid2 = zext i1 %tmp1_cast_mid2_v to i7

]]></Node>
<StgValue><ssdm name="tmp1_cast_mid2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.reset6:18  %tmp_29 = add i7 %tmp4_mid2_v_v, %tmp1_cast_mid2

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="7">
<![CDATA[
.reset6:19  %tmp_30 = zext i7 %tmp_29 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:20  %in_addr = getelementptr [84 x float]* %in_r, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="in_addr"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
.reset6:21  %input_buffer = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="input_buffer"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="1">
<![CDATA[
.reset6:22  %tmp5_cast = zext i1 %tmp1_cast_mid2_v_v to i10

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.reset6:23  %tmp_31 = add i10 %tmp5_cast, %tmp4_mid2

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="10">
<![CDATA[
.reset6:24  %tmp_32 = zext i10 %tmp_31 to i64

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset6:25  %c5_weight_addr = getelementptr [840 x float]* @c5_weight, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="c5_weight_addr"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
.reset6:26  %c5_weight_load = load float* %c5_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="c5_weight_load"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset6:30  %indvar_flatten_op = add i2 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset6:31  %indvar_flatten_next = select i1 %exitcond_flatten1, i2 1, i2 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0">
<![CDATA[
.reset6:32  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @loop_chin_loop_ky_lo)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:11  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @loop_ky_loop_kx_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.reset6:15  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.reset6:16  %tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.reset6:17  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="7">
<![CDATA[
.reset6:21  %input_buffer = load float* %in_addr, align 4

]]></Node>
<StgValue><ssdm name="input_buffer"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
.reset6:26  %c5_weight_load = load float* %c5_weight_addr, align 4

]]></Node>
<StgValue><ssdm name="c5_weight_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:27  %tmp_33 = fmul float %input_buffer, %c5_weight_load

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset6:28  %output_buffer = fadd float %tmp_33, %output_buffer_2

]]></Node>
<StgValue><ssdm name="output_buffer"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.reset6:29  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_28)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="85" st_id="6" stage="1" lat="1">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_25 = fadd float %c5_bias_load, %output_buffer_2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_26 = add i4 %tmp_25_mid2_v_v, %h_cast9_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="4">
<![CDATA[
:2  %tmp_27 = zext i4 %tmp_26 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:4  store float %tmp_25, float* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:5  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %indvar_flatten23_op = add i2 %indvar_flatten4, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten23_op"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:7  %indvar_flatten_next3 = select i1 %exitcond_flatten, i2 1, i2 %indvar_flatten23_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next3"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
