
Sev_Seg_LT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e3a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000038  00800060  00002e3a  00002eae  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001680  00000000  00000000  00002ee8  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      00000d55  00000000  00000000  00004568  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000052bd  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  000053fd  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000556d  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000071b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  000080a1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00008e50  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00008fb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  0000923d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00009a0b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e3       	ldi	r30, 0x3A	; 58
      68:	fe e2       	ldi	r31, 0x2E	; 46
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 39       	cpi	r26, 0x98	; 152
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 55 16 	call	0x2caa	; 0x2caa <main>
      7a:	0c 94 1b 17 	jmp	0x2e36	; 0x2e36 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 e4 16 	jmp	0x2dc8	; 0x2dc8 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 00 17 	jmp	0x2e00	; 0x2e00 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 f0 16 	jmp	0x2de0	; 0x2de0 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 f0 16 	jmp	0x2de0	; 0x2de0 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 e4 16 	jmp	0x2dc8	; 0x2dc8 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 00 17 	jmp	0x2e00	; 0x2e00 <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 f0 16 	jmp	0x2de0	; 0x2de0 <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 f0 16 	jmp	0x2de0	; 0x2de0 <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 f0 16 	jmp	0x2de0	; 0x2de0 <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 0c 17 	jmp	0x2e18	; 0x2e18 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 f4 16 	jmp	0x2de8	; 0x2de8 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 10 17 	jmp	0x2e20	; 0x2e20 <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <DIO_enuInit>:
#include "stdTypes.h"



ES_t DIO_enuInit(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	0f 92       	push	r0
     b3c:	cd b7       	in	r28, 0x3d	; 61
     b3e:	de b7       	in	r29, 0x3e	; 62
	ES_t Local_enuErrorState=ES_NOK;
     b40:	19 82       	std	Y+1, r1	; 0x01

	DDRA=CONC(PA_PIN7_DIR,PA_PIN6_DIR,PA_PIN5_DIR,PA_PIN4_DIR,PA_PIN3_DIR,PA_PIN2_DIR,PA_PIN1_DIR,PA_PIN0_DIR);
     b42:	ea e3       	ldi	r30, 0x3A	; 58
     b44:	f0 e0       	ldi	r31, 0x00	; 0
     b46:	8f ef       	ldi	r24, 0xFF	; 255
     b48:	80 83       	st	Z, r24
	DDRB=CONC(PB_PIN7_DIR,PB_PIN6_DIR,PB_PIN5_DIR,PB_PIN4_DIR,PB_PIN3_DIR,PB_PIN2_DIR,PB_PIN1_DIR,PB_PIN0_DIR);
     b4a:	e7 e3       	ldi	r30, 0x37	; 55
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	8f ef       	ldi	r24, 0xFF	; 255
     b50:	80 83       	st	Z, r24
	DDRC=CONC(PC_PIN7_DIR,PC_PIN6_DIR,PC_PIN5_DIR,PC_PIN4_DIR,PC_PIN3_DIR,PC_PIN2_DIR,PC_PIN1_DIR,PC_PIN0_DIR);
     b52:	e4 e3       	ldi	r30, 0x34	; 52
     b54:	f0 e0       	ldi	r31, 0x00	; 0
     b56:	8f ef       	ldi	r24, 0xFF	; 255
     b58:	80 83       	st	Z, r24
	DDRD=CONC(PD_PIN7_DIR,PD_PIN6_DIR,PD_PIN5_DIR,PD_PIN4_DIR,PD_PIN3_DIR,PD_PIN2_DIR,PD_PIN1_DIR,PD_PIN0_DIR);
     b5a:	e1 e3       	ldi	r30, 0x31	; 49
     b5c:	f0 e0       	ldi	r31, 0x00	; 0
     b5e:	8f ef       	ldi	r24, 0xFF	; 255
     b60:	80 83       	st	Z, r24

	PORTA=CONC(PA_PIN7_VAL,PA_PIN6_VAL,PA_PIN5_VAL,PA_PIN4_VAL,PA_PIN3_VAL,PA_PIN2_VAL,PA_PIN1_VAL,PA_PIN0_VAL);
     b62:	eb e3       	ldi	r30, 0x3B	; 59
     b64:	f0 e0       	ldi	r31, 0x00	; 0
     b66:	8f ef       	ldi	r24, 0xFF	; 255
     b68:	80 83       	st	Z, r24
	PORTB=CONC(PB_PIN7_VAL,PB_PIN6_VAL,PB_PIN5_VAL,PB_PIN4_VAL,PB_PIN3_VAL,PB_PIN2_VAL,PB_PIN1_VAL,PB_PIN0_VAL);
     b6a:	e8 e3       	ldi	r30, 0x38	; 56
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	8f ef       	ldi	r24, 0xFF	; 255
     b70:	80 83       	st	Z, r24
	PORTC=CONC(PC_PIN7_VAL,PC_PIN6_VAL,PC_PIN5_VAL,PC_PIN4_VAL,PC_PIN3_VAL,PC_PIN2_VAL,PC_PIN1_VAL,PC_PIN0_VAL);
     b72:	e5 e3       	ldi	r30, 0x35	; 53
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	8f ef       	ldi	r24, 0xFF	; 255
     b78:	80 83       	st	Z, r24
	PORTD=CONC(PD_PIN7_VAL,PD_PIN6_VAL,PD_PIN5_VAL,PD_PIN4_VAL,PD_PIN3_VAL,PD_PIN2_VAL,PD_PIN1_VAL,PD_PIN0_VAL);
     b7a:	e2 e3       	ldi	r30, 0x32	; 50
     b7c:	f0 e0       	ldi	r31, 0x00	; 0
     b7e:	8f ef       	ldi	r24, 0xFF	; 255
     b80:	80 83       	st	Z, r24

	return Local_enuErrorState;
     b82:	89 81       	ldd	r24, Y+1	; 0x01
}
     b84:	0f 90       	pop	r0
     b86:	cf 91       	pop	r28
     b88:	df 91       	pop	r29
     b8a:	08 95       	ret

00000b8c <DIO_enuSetPortDirection>:
ES_t DIO_enuSetPortDirection(u8 copy_u8PortID,u8 copy_u8PortValue)
{
     b8c:	df 93       	push	r29
     b8e:	cf 93       	push	r28
     b90:	00 d0       	rcall	.+0      	; 0xb92 <DIO_enuSetPortDirection+0x6>
     b92:	00 d0       	rcall	.+0      	; 0xb94 <DIO_enuSetPortDirection+0x8>
     b94:	0f 92       	push	r0
     b96:	cd b7       	in	r28, 0x3d	; 61
     b98:	de b7       	in	r29, 0x3e	; 62
     b9a:	8a 83       	std	Y+2, r24	; 0x02
     b9c:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState=ES_NOK;
     b9e:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8PortID<=DIO_PORTD)
     ba0:	8a 81       	ldd	r24, Y+2	; 0x02
     ba2:	84 30       	cpi	r24, 0x04	; 4
     ba4:	a8 f5       	brcc	.+106    	; 0xc10 <DIO_enuSetPortDirection+0x84>
	{
		switch(copy_u8PortID)
     ba6:	8a 81       	ldd	r24, Y+2	; 0x02
     ba8:	28 2f       	mov	r18, r24
     baa:	30 e0       	ldi	r19, 0x00	; 0
     bac:	3d 83       	std	Y+5, r19	; 0x05
     bae:	2c 83       	std	Y+4, r18	; 0x04
     bb0:	8c 81       	ldd	r24, Y+4	; 0x04
     bb2:	9d 81       	ldd	r25, Y+5	; 0x05
     bb4:	81 30       	cpi	r24, 0x01	; 1
     bb6:	91 05       	cpc	r25, r1
     bb8:	d1 f0       	breq	.+52     	; 0xbee <DIO_enuSetPortDirection+0x62>
     bba:	2c 81       	ldd	r18, Y+4	; 0x04
     bbc:	3d 81       	ldd	r19, Y+5	; 0x05
     bbe:	22 30       	cpi	r18, 0x02	; 2
     bc0:	31 05       	cpc	r19, r1
     bc2:	2c f4       	brge	.+10     	; 0xbce <DIO_enuSetPortDirection+0x42>
     bc4:	8c 81       	ldd	r24, Y+4	; 0x04
     bc6:	9d 81       	ldd	r25, Y+5	; 0x05
     bc8:	00 97       	sbiw	r24, 0x00	; 0
     bca:	61 f0       	breq	.+24     	; 0xbe4 <DIO_enuSetPortDirection+0x58>
     bcc:	1e c0       	rjmp	.+60     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
     bce:	2c 81       	ldd	r18, Y+4	; 0x04
     bd0:	3d 81       	ldd	r19, Y+5	; 0x05
     bd2:	22 30       	cpi	r18, 0x02	; 2
     bd4:	31 05       	cpc	r19, r1
     bd6:	81 f0       	breq	.+32     	; 0xbf8 <DIO_enuSetPortDirection+0x6c>
     bd8:	8c 81       	ldd	r24, Y+4	; 0x04
     bda:	9d 81       	ldd	r25, Y+5	; 0x05
     bdc:	83 30       	cpi	r24, 0x03	; 3
     bde:	91 05       	cpc	r25, r1
     be0:	81 f0       	breq	.+32     	; 0xc02 <DIO_enuSetPortDirection+0x76>
     be2:	13 c0       	rjmp	.+38     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
		{
		case DIO_PORTA:
			DDRA=copy_u8PortValue;
     be4:	ea e3       	ldi	r30, 0x3A	; 58
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	8b 81       	ldd	r24, Y+3	; 0x03
     bea:	80 83       	st	Z, r24
     bec:	0e c0       	rjmp	.+28     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTB:
			DDRB=copy_u8PortValue;
     bee:	e7 e3       	ldi	r30, 0x37	; 55
     bf0:	f0 e0       	ldi	r31, 0x00	; 0
     bf2:	8b 81       	ldd	r24, Y+3	; 0x03
     bf4:	80 83       	st	Z, r24
     bf6:	09 c0       	rjmp	.+18     	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTC:
			DDRC=copy_u8PortValue;
     bf8:	e4 e3       	ldi	r30, 0x34	; 52
     bfa:	f0 e0       	ldi	r31, 0x00	; 0
     bfc:	8b 81       	ldd	r24, Y+3	; 0x03
     bfe:	80 83       	st	Z, r24
     c00:	04 c0       	rjmp	.+8      	; 0xc0a <DIO_enuSetPortDirection+0x7e>
			break;
		case DIO_PORTD:
			DDRD=copy_u8PortValue;
     c02:	e1 e3       	ldi	r30, 0x31	; 49
     c04:	f0 e0       	ldi	r31, 0x00	; 0
     c06:	8b 81       	ldd	r24, Y+3	; 0x03
     c08:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState=ES_OK;
     c0a:	81 e0       	ldi	r24, 0x01	; 1
     c0c:	89 83       	std	Y+1, r24	; 0x01
     c0e:	02 c0       	rjmp	.+4      	; 0xc14 <DIO_enuSetPortDirection+0x88>
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
     c10:	83 e0       	ldi	r24, 0x03	; 3
     c12:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     c14:	89 81       	ldd	r24, Y+1	; 0x01
}
     c16:	0f 90       	pop	r0
     c18:	0f 90       	pop	r0
     c1a:	0f 90       	pop	r0
     c1c:	0f 90       	pop	r0
     c1e:	0f 90       	pop	r0
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <DIO_enuSetPortValue>:
ES_t DIO_enuSetPortValue(u8 copy_u8PortID,u8 copy_u8PortValue)
{
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	00 d0       	rcall	.+0      	; 0xc2c <DIO_enuSetPortValue+0x6>
     c2c:	00 d0       	rcall	.+0      	; 0xc2e <DIO_enuSetPortValue+0x8>
     c2e:	0f 92       	push	r0
     c30:	cd b7       	in	r28, 0x3d	; 61
     c32:	de b7       	in	r29, 0x3e	; 62
     c34:	8a 83       	std	Y+2, r24	; 0x02
     c36:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState=ES_NOK;
     c38:	19 82       	std	Y+1, r1	; 0x01

	if(copy_u8PortID<=DIO_PORTD)
     c3a:	8a 81       	ldd	r24, Y+2	; 0x02
     c3c:	84 30       	cpi	r24, 0x04	; 4
     c3e:	a8 f5       	brcc	.+106    	; 0xcaa <DIO_enuSetPortValue+0x84>
	{
		switch(copy_u8PortID)
     c40:	8a 81       	ldd	r24, Y+2	; 0x02
     c42:	28 2f       	mov	r18, r24
     c44:	30 e0       	ldi	r19, 0x00	; 0
     c46:	3d 83       	std	Y+5, r19	; 0x05
     c48:	2c 83       	std	Y+4, r18	; 0x04
     c4a:	8c 81       	ldd	r24, Y+4	; 0x04
     c4c:	9d 81       	ldd	r25, Y+5	; 0x05
     c4e:	81 30       	cpi	r24, 0x01	; 1
     c50:	91 05       	cpc	r25, r1
     c52:	d1 f0       	breq	.+52     	; 0xc88 <DIO_enuSetPortValue+0x62>
     c54:	2c 81       	ldd	r18, Y+4	; 0x04
     c56:	3d 81       	ldd	r19, Y+5	; 0x05
     c58:	22 30       	cpi	r18, 0x02	; 2
     c5a:	31 05       	cpc	r19, r1
     c5c:	2c f4       	brge	.+10     	; 0xc68 <DIO_enuSetPortValue+0x42>
     c5e:	8c 81       	ldd	r24, Y+4	; 0x04
     c60:	9d 81       	ldd	r25, Y+5	; 0x05
     c62:	00 97       	sbiw	r24, 0x00	; 0
     c64:	61 f0       	breq	.+24     	; 0xc7e <DIO_enuSetPortValue+0x58>
     c66:	1e c0       	rjmp	.+60     	; 0xca4 <DIO_enuSetPortValue+0x7e>
     c68:	2c 81       	ldd	r18, Y+4	; 0x04
     c6a:	3d 81       	ldd	r19, Y+5	; 0x05
     c6c:	22 30       	cpi	r18, 0x02	; 2
     c6e:	31 05       	cpc	r19, r1
     c70:	81 f0       	breq	.+32     	; 0xc92 <DIO_enuSetPortValue+0x6c>
     c72:	8c 81       	ldd	r24, Y+4	; 0x04
     c74:	9d 81       	ldd	r25, Y+5	; 0x05
     c76:	83 30       	cpi	r24, 0x03	; 3
     c78:	91 05       	cpc	r25, r1
     c7a:	81 f0       	breq	.+32     	; 0xc9c <DIO_enuSetPortValue+0x76>
     c7c:	13 c0       	rjmp	.+38     	; 0xca4 <DIO_enuSetPortValue+0x7e>
		{
		case DIO_PORTA:
			PORTA=copy_u8PortValue;
     c7e:	eb e3       	ldi	r30, 0x3B	; 59
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	8b 81       	ldd	r24, Y+3	; 0x03
     c84:	80 83       	st	Z, r24
     c86:	0e c0       	rjmp	.+28     	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTB:
			PORTB=copy_u8PortValue;
     c88:	e8 e3       	ldi	r30, 0x38	; 56
     c8a:	f0 e0       	ldi	r31, 0x00	; 0
     c8c:	8b 81       	ldd	r24, Y+3	; 0x03
     c8e:	80 83       	st	Z, r24
     c90:	09 c0       	rjmp	.+18     	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTC:
			PORTC=copy_u8PortValue;
     c92:	e5 e3       	ldi	r30, 0x35	; 53
     c94:	f0 e0       	ldi	r31, 0x00	; 0
     c96:	8b 81       	ldd	r24, Y+3	; 0x03
     c98:	80 83       	st	Z, r24
     c9a:	04 c0       	rjmp	.+8      	; 0xca4 <DIO_enuSetPortValue+0x7e>
			break;
		case DIO_PORTD:
			PORTD=copy_u8PortValue;
     c9c:	e2 e3       	ldi	r30, 0x32	; 50
     c9e:	f0 e0       	ldi	r31, 0x00	; 0
     ca0:	8b 81       	ldd	r24, Y+3	; 0x03
     ca2:	80 83       	st	Z, r24
			break;
		}
		Local_enuErrorState=ES_OK;
     ca4:	81 e0       	ldi	r24, 0x01	; 1
     ca6:	89 83       	std	Y+1, r24	; 0x01
     ca8:	02 c0       	rjmp	.+4      	; 0xcae <DIO_enuSetPortValue+0x88>
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
     caa:	83 e0       	ldi	r24, 0x03	; 3
     cac:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     cae:	89 81       	ldd	r24, Y+1	; 0x01
}
     cb0:	0f 90       	pop	r0
     cb2:	0f 90       	pop	r0
     cb4:	0f 90       	pop	r0
     cb6:	0f 90       	pop	r0
     cb8:	0f 90       	pop	r0
     cba:	cf 91       	pop	r28
     cbc:	df 91       	pop	r29
     cbe:	08 95       	ret

00000cc0 <DIO_enuTogPort>:
ES_t DIO_enuTogPort(u8 copy_u8PortID)
{
     cc0:	df 93       	push	r29
     cc2:	cf 93       	push	r28
     cc4:	00 d0       	rcall	.+0      	; 0xcc6 <DIO_enuTogPort+0x6>
     cc6:	00 d0       	rcall	.+0      	; 0xcc8 <DIO_enuTogPort+0x8>
     cc8:	cd b7       	in	r28, 0x3d	; 61
     cca:	de b7       	in	r29, 0x3e	; 62
     ccc:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
     cce:	19 82       	std	Y+1, r1	; 0x01

	if(copy_u8PortID<=DIO_PORTD)
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	84 30       	cpi	r24, 0x04	; 4
     cd4:	08 f0       	brcs	.+2      	; 0xcd8 <DIO_enuTogPort+0x18>
     cd6:	41 c0       	rjmp	.+130    	; 0xd5a <DIO_enuTogPort+0x9a>
	{
		switch(copy_u8PortID)
     cd8:	8a 81       	ldd	r24, Y+2	; 0x02
     cda:	28 2f       	mov	r18, r24
     cdc:	30 e0       	ldi	r19, 0x00	; 0
     cde:	3c 83       	std	Y+4, r19	; 0x04
     ce0:	2b 83       	std	Y+3, r18	; 0x03
     ce2:	8b 81       	ldd	r24, Y+3	; 0x03
     ce4:	9c 81       	ldd	r25, Y+4	; 0x04
     ce6:	81 30       	cpi	r24, 0x01	; 1
     ce8:	91 05       	cpc	r25, r1
     cea:	e9 f0       	breq	.+58     	; 0xd26 <DIO_enuTogPort+0x66>
     cec:	2b 81       	ldd	r18, Y+3	; 0x03
     cee:	3c 81       	ldd	r19, Y+4	; 0x04
     cf0:	22 30       	cpi	r18, 0x02	; 2
     cf2:	31 05       	cpc	r19, r1
     cf4:	2c f4       	brge	.+10     	; 0xd00 <DIO_enuTogPort+0x40>
     cf6:	8b 81       	ldd	r24, Y+3	; 0x03
     cf8:	9c 81       	ldd	r25, Y+4	; 0x04
     cfa:	00 97       	sbiw	r24, 0x00	; 0
     cfc:	61 f0       	breq	.+24     	; 0xd16 <DIO_enuTogPort+0x56>
     cfe:	2a c0       	rjmp	.+84     	; 0xd54 <DIO_enuTogPort+0x94>
     d00:	2b 81       	ldd	r18, Y+3	; 0x03
     d02:	3c 81       	ldd	r19, Y+4	; 0x04
     d04:	22 30       	cpi	r18, 0x02	; 2
     d06:	31 05       	cpc	r19, r1
     d08:	b1 f0       	breq	.+44     	; 0xd36 <DIO_enuTogPort+0x76>
     d0a:	8b 81       	ldd	r24, Y+3	; 0x03
     d0c:	9c 81       	ldd	r25, Y+4	; 0x04
     d0e:	83 30       	cpi	r24, 0x03	; 3
     d10:	91 05       	cpc	r25, r1
     d12:	c9 f0       	breq	.+50     	; 0xd46 <DIO_enuTogPort+0x86>
     d14:	1f c0       	rjmp	.+62     	; 0xd54 <DIO_enuTogPort+0x94>
		{
		case DIO_PORTA:
			PORTA=~PORTA;
     d16:	ab e3       	ldi	r26, 0x3B	; 59
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	eb e3       	ldi	r30, 0x3B	; 59
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	80 95       	com	r24
     d22:	8c 93       	st	X, r24
     d24:	17 c0       	rjmp	.+46     	; 0xd54 <DIO_enuTogPort+0x94>
			break;
		case DIO_PORTB:
			PORTB=~PORTB;
     d26:	a8 e3       	ldi	r26, 0x38	; 56
     d28:	b0 e0       	ldi	r27, 0x00	; 0
     d2a:	e8 e3       	ldi	r30, 0x38	; 56
     d2c:	f0 e0       	ldi	r31, 0x00	; 0
     d2e:	80 81       	ld	r24, Z
     d30:	80 95       	com	r24
     d32:	8c 93       	st	X, r24
     d34:	0f c0       	rjmp	.+30     	; 0xd54 <DIO_enuTogPort+0x94>
			break;
		case DIO_PORTC:
			PORTC=~PORTC;
     d36:	a5 e3       	ldi	r26, 0x35	; 53
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e5 e3       	ldi	r30, 0x35	; 53
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	80 95       	com	r24
     d42:	8c 93       	st	X, r24
     d44:	07 c0       	rjmp	.+14     	; 0xd54 <DIO_enuTogPort+0x94>
			break;
		case DIO_PORTD:
			PORTD=~PORTD;
     d46:	a2 e3       	ldi	r26, 0x32	; 50
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	e2 e3       	ldi	r30, 0x32	; 50
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	80 81       	ld	r24, Z
     d50:	80 95       	com	r24
     d52:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState=ES_OK;
     d54:	81 e0       	ldi	r24, 0x01	; 1
     d56:	89 83       	std	Y+1, r24	; 0x01
     d58:	02 c0       	rjmp	.+4      	; 0xd5e <DIO_enuTogPort+0x9e>
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
     d5e:	89 81       	ldd	r24, Y+1	; 0x01
}
     d60:	0f 90       	pop	r0
     d62:	0f 90       	pop	r0
     d64:	0f 90       	pop	r0
     d66:	0f 90       	pop	r0
     d68:	cf 91       	pop	r28
     d6a:	df 91       	pop	r29
     d6c:	08 95       	ret

00000d6e <DIO_enuGetPortValue>:
ES_t DIO_enuGetPortValue(u8 copy_u8PortID,u8 copy_u8PortValue,u8 * copy_pu8PortValue)
{
     d6e:	df 93       	push	r29
     d70:	cf 93       	push	r28
     d72:	cd b7       	in	r28, 0x3d	; 61
     d74:	de b7       	in	r29, 0x3e	; 62
     d76:	27 97       	sbiw	r28, 0x07	; 7
     d78:	0f b6       	in	r0, 0x3f	; 63
     d7a:	f8 94       	cli
     d7c:	de bf       	out	0x3e, r29	; 62
     d7e:	0f be       	out	0x3f, r0	; 63
     d80:	cd bf       	out	0x3d, r28	; 61
     d82:	8a 83       	std	Y+2, r24	; 0x02
     d84:	6b 83       	std	Y+3, r22	; 0x03
     d86:	5d 83       	std	Y+5, r21	; 0x05
     d88:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState=ES_NOK;
     d8a:	19 82       	std	Y+1, r1	; 0x01
	if(copy_pu8PortValue!=NULL)
     d8c:	8c 81       	ldd	r24, Y+4	; 0x04
     d8e:	9d 81       	ldd	r25, Y+5	; 0x05
     d90:	00 97       	sbiw	r24, 0x00	; 0
     d92:	09 f4       	brne	.+2      	; 0xd96 <DIO_enuGetPortValue+0x28>
     d94:	43 c0       	rjmp	.+134    	; 0xe1c <DIO_enuGetPortValue+0xae>
	{
		if(copy_u8PortID<=DIO_PORTD)
     d96:	8a 81       	ldd	r24, Y+2	; 0x02
     d98:	84 30       	cpi	r24, 0x04	; 4
     d9a:	e8 f5       	brcc	.+122    	; 0xe16 <DIO_enuGetPortValue+0xa8>
		{
			switch(copy_u8PortID)
     d9c:	8a 81       	ldd	r24, Y+2	; 0x02
     d9e:	28 2f       	mov	r18, r24
     da0:	30 e0       	ldi	r19, 0x00	; 0
     da2:	3f 83       	std	Y+7, r19	; 0x07
     da4:	2e 83       	std	Y+6, r18	; 0x06
     da6:	8e 81       	ldd	r24, Y+6	; 0x06
     da8:	9f 81       	ldd	r25, Y+7	; 0x07
     daa:	81 30       	cpi	r24, 0x01	; 1
     dac:	91 05       	cpc	r25, r1
     dae:	e1 f0       	breq	.+56     	; 0xde8 <DIO_enuGetPortValue+0x7a>
     db0:	2e 81       	ldd	r18, Y+6	; 0x06
     db2:	3f 81       	ldd	r19, Y+7	; 0x07
     db4:	22 30       	cpi	r18, 0x02	; 2
     db6:	31 05       	cpc	r19, r1
     db8:	2c f4       	brge	.+10     	; 0xdc4 <DIO_enuGetPortValue+0x56>
     dba:	8e 81       	ldd	r24, Y+6	; 0x06
     dbc:	9f 81       	ldd	r25, Y+7	; 0x07
     dbe:	00 97       	sbiw	r24, 0x00	; 0
     dc0:	61 f0       	breq	.+24     	; 0xdda <DIO_enuGetPortValue+0x6c>
     dc2:	26 c0       	rjmp	.+76     	; 0xe10 <DIO_enuGetPortValue+0xa2>
     dc4:	2e 81       	ldd	r18, Y+6	; 0x06
     dc6:	3f 81       	ldd	r19, Y+7	; 0x07
     dc8:	22 30       	cpi	r18, 0x02	; 2
     dca:	31 05       	cpc	r19, r1
     dcc:	a1 f0       	breq	.+40     	; 0xdf6 <DIO_enuGetPortValue+0x88>
     dce:	8e 81       	ldd	r24, Y+6	; 0x06
     dd0:	9f 81       	ldd	r25, Y+7	; 0x07
     dd2:	83 30       	cpi	r24, 0x03	; 3
     dd4:	91 05       	cpc	r25, r1
     dd6:	b1 f0       	breq	.+44     	; 0xe04 <DIO_enuGetPortValue+0x96>
     dd8:	1b c0       	rjmp	.+54     	; 0xe10 <DIO_enuGetPortValue+0xa2>
			{
			case DIO_PORTA:
				*copy_pu8PortValue=PINA;
     dda:	e9 e3       	ldi	r30, 0x39	; 57
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	ec 81       	ldd	r30, Y+4	; 0x04
     de2:	fd 81       	ldd	r31, Y+5	; 0x05
     de4:	80 83       	st	Z, r24
     de6:	14 c0       	rjmp	.+40     	; 0xe10 <DIO_enuGetPortValue+0xa2>
				break;
			case DIO_PORTB:
				*copy_pu8PortValue=PINB;
     de8:	e6 e3       	ldi	r30, 0x36	; 54
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	ec 81       	ldd	r30, Y+4	; 0x04
     df0:	fd 81       	ldd	r31, Y+5	; 0x05
     df2:	80 83       	st	Z, r24
     df4:	0d c0       	rjmp	.+26     	; 0xe10 <DIO_enuGetPortValue+0xa2>
				break;
			case DIO_PORTC:
				*copy_pu8PortValue=PINC;
     df6:	e3 e3       	ldi	r30, 0x33	; 51
     df8:	f0 e0       	ldi	r31, 0x00	; 0
     dfa:	80 81       	ld	r24, Z
     dfc:	ec 81       	ldd	r30, Y+4	; 0x04
     dfe:	fd 81       	ldd	r31, Y+5	; 0x05
     e00:	80 83       	st	Z, r24
     e02:	06 c0       	rjmp	.+12     	; 0xe10 <DIO_enuGetPortValue+0xa2>
				break;
			case DIO_PORTD:
				*copy_pu8PortValue=PIND;
     e04:	e0 e3       	ldi	r30, 0x30	; 48
     e06:	f0 e0       	ldi	r31, 0x00	; 0
     e08:	80 81       	ld	r24, Z
     e0a:	ec 81       	ldd	r30, Y+4	; 0x04
     e0c:	fd 81       	ldd	r31, Y+5	; 0x05
     e0e:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState=ES_OK;
     e10:	81 e0       	ldi	r24, 0x01	; 1
     e12:	89 83       	std	Y+1, r24	; 0x01
     e14:	05 c0       	rjmp	.+10     	; 0xe20 <DIO_enuGetPortValue+0xb2>
		}
		else
		{
			Local_enuErrorState=ES_OUT_OF_RANGE;
     e16:	83 e0       	ldi	r24, 0x03	; 3
     e18:	89 83       	std	Y+1, r24	; 0x01
     e1a:	02 c0       	rjmp	.+4      	; 0xe20 <DIO_enuGetPortValue+0xb2>
		}

	}
	else
	{
		Local_enuErrorState=ES_NULL_POINTER;
     e1c:	82 e0       	ldi	r24, 0x02	; 2
     e1e:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
     e20:	89 81       	ldd	r24, Y+1	; 0x01
}
     e22:	27 96       	adiw	r28, 0x07	; 7
     e24:	0f b6       	in	r0, 0x3f	; 63
     e26:	f8 94       	cli
     e28:	de bf       	out	0x3e, r29	; 62
     e2a:	0f be       	out	0x3f, r0	; 63
     e2c:	cd bf       	out	0x3d, r28	; 61
     e2e:	cf 91       	pop	r28
     e30:	df 91       	pop	r29
     e32:	08 95       	ret

00000e34 <DIO_enuSetPinDirection>:

ES_t DIO_enuSetPinDirection(u8 copy_u8PortID,u8 copy_u8PinID,u8 copy_u8PinVal)
{
     e34:	df 93       	push	r29
     e36:	cf 93       	push	r28
     e38:	00 d0       	rcall	.+0      	; 0xe3a <DIO_enuSetPinDirection+0x6>
     e3a:	00 d0       	rcall	.+0      	; 0xe3c <DIO_enuSetPinDirection+0x8>
     e3c:	00 d0       	rcall	.+0      	; 0xe3e <DIO_enuSetPinDirection+0xa>
     e3e:	cd b7       	in	r28, 0x3d	; 61
     e40:	de b7       	in	r29, 0x3e	; 62
     e42:	8a 83       	std	Y+2, r24	; 0x02
     e44:	6b 83       	std	Y+3, r22	; 0x03
     e46:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState=ES_NOK;
     e48:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8PortID<=DIO_PORTD && copy_u8PinID<=PIN7 && copy_u8PinVal<=DIO_OUTPUT)
     e4a:	8a 81       	ldd	r24, Y+2	; 0x02
     e4c:	84 30       	cpi	r24, 0x04	; 4
     e4e:	08 f0       	brcs	.+2      	; 0xe52 <DIO_enuSetPinDirection+0x1e>
     e50:	d1 c0       	rjmp	.+418    	; 0xff4 <DIO_enuSetPinDirection+0x1c0>
     e52:	8b 81       	ldd	r24, Y+3	; 0x03
     e54:	88 30       	cpi	r24, 0x08	; 8
     e56:	08 f0       	brcs	.+2      	; 0xe5a <DIO_enuSetPinDirection+0x26>
     e58:	cd c0       	rjmp	.+410    	; 0xff4 <DIO_enuSetPinDirection+0x1c0>
     e5a:	8c 81       	ldd	r24, Y+4	; 0x04
     e5c:	82 30       	cpi	r24, 0x02	; 2
     e5e:	08 f0       	brcs	.+2      	; 0xe62 <DIO_enuSetPinDirection+0x2e>
     e60:	c9 c0       	rjmp	.+402    	; 0xff4 <DIO_enuSetPinDirection+0x1c0>
	{
		switch(copy_u8PortID)
     e62:	8a 81       	ldd	r24, Y+2	; 0x02
     e64:	28 2f       	mov	r18, r24
     e66:	30 e0       	ldi	r19, 0x00	; 0
     e68:	3e 83       	std	Y+6, r19	; 0x06
     e6a:	2d 83       	std	Y+5, r18	; 0x05
     e6c:	6d 81       	ldd	r22, Y+5	; 0x05
     e6e:	7e 81       	ldd	r23, Y+6	; 0x06
     e70:	61 30       	cpi	r22, 0x01	; 1
     e72:	71 05       	cpc	r23, r1
     e74:	09 f4       	brne	.+2      	; 0xe78 <DIO_enuSetPinDirection+0x44>
     e76:	41 c0       	rjmp	.+130    	; 0xefa <DIO_enuSetPinDirection+0xc6>
     e78:	8d 81       	ldd	r24, Y+5	; 0x05
     e7a:	9e 81       	ldd	r25, Y+6	; 0x06
     e7c:	82 30       	cpi	r24, 0x02	; 2
     e7e:	91 05       	cpc	r25, r1
     e80:	34 f4       	brge	.+12     	; 0xe8e <DIO_enuSetPinDirection+0x5a>
     e82:	2d 81       	ldd	r18, Y+5	; 0x05
     e84:	3e 81       	ldd	r19, Y+6	; 0x06
     e86:	21 15       	cp	r18, r1
     e88:	31 05       	cpc	r19, r1
     e8a:	71 f0       	breq	.+28     	; 0xea8 <DIO_enuSetPinDirection+0x74>
     e8c:	b0 c0       	rjmp	.+352    	; 0xfee <DIO_enuSetPinDirection+0x1ba>
     e8e:	6d 81       	ldd	r22, Y+5	; 0x05
     e90:	7e 81       	ldd	r23, Y+6	; 0x06
     e92:	62 30       	cpi	r22, 0x02	; 2
     e94:	71 05       	cpc	r23, r1
     e96:	09 f4       	brne	.+2      	; 0xe9a <DIO_enuSetPinDirection+0x66>
     e98:	59 c0       	rjmp	.+178    	; 0xf4c <DIO_enuSetPinDirection+0x118>
     e9a:	8d 81       	ldd	r24, Y+5	; 0x05
     e9c:	9e 81       	ldd	r25, Y+6	; 0x06
     e9e:	83 30       	cpi	r24, 0x03	; 3
     ea0:	91 05       	cpc	r25, r1
     ea2:	09 f4       	brne	.+2      	; 0xea6 <DIO_enuSetPinDirection+0x72>
     ea4:	7c c0       	rjmp	.+248    	; 0xf9e <DIO_enuSetPinDirection+0x16a>
     ea6:	a3 c0       	rjmp	.+326    	; 0xfee <DIO_enuSetPinDirection+0x1ba>
		{
		case DIO_PORTA:
			DDRA &=~(1<<copy_u8PinID);
     ea8:	aa e3       	ldi	r26, 0x3A	; 58
     eaa:	b0 e0       	ldi	r27, 0x00	; 0
     eac:	ea e3       	ldi	r30, 0x3A	; 58
     eae:	f0 e0       	ldi	r31, 0x00	; 0
     eb0:	80 81       	ld	r24, Z
     eb2:	48 2f       	mov	r20, r24
     eb4:	8b 81       	ldd	r24, Y+3	; 0x03
     eb6:	28 2f       	mov	r18, r24
     eb8:	30 e0       	ldi	r19, 0x00	; 0
     eba:	81 e0       	ldi	r24, 0x01	; 1
     ebc:	90 e0       	ldi	r25, 0x00	; 0
     ebe:	02 c0       	rjmp	.+4      	; 0xec4 <DIO_enuSetPinDirection+0x90>
     ec0:	88 0f       	add	r24, r24
     ec2:	99 1f       	adc	r25, r25
     ec4:	2a 95       	dec	r18
     ec6:	e2 f7       	brpl	.-8      	; 0xec0 <DIO_enuSetPinDirection+0x8c>
     ec8:	80 95       	com	r24
     eca:	84 23       	and	r24, r20
     ecc:	8c 93       	st	X, r24
			DDRA |=(copy_u8PinVal<<copy_u8PinID);
     ece:	aa e3       	ldi	r26, 0x3A	; 58
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	ea e3       	ldi	r30, 0x3A	; 58
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	48 2f       	mov	r20, r24
     eda:	8c 81       	ldd	r24, Y+4	; 0x04
     edc:	28 2f       	mov	r18, r24
     ede:	30 e0       	ldi	r19, 0x00	; 0
     ee0:	8b 81       	ldd	r24, Y+3	; 0x03
     ee2:	88 2f       	mov	r24, r24
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	b9 01       	movw	r22, r18
     ee8:	02 c0       	rjmp	.+4      	; 0xeee <DIO_enuSetPinDirection+0xba>
     eea:	66 0f       	add	r22, r22
     eec:	77 1f       	adc	r23, r23
     eee:	8a 95       	dec	r24
     ef0:	e2 f7       	brpl	.-8      	; 0xeea <DIO_enuSetPinDirection+0xb6>
     ef2:	cb 01       	movw	r24, r22
     ef4:	84 2b       	or	r24, r20
     ef6:	8c 93       	st	X, r24
     ef8:	7a c0       	rjmp	.+244    	; 0xfee <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTB:
			DDRB &=~(1<<copy_u8PinID);
     efa:	a7 e3       	ldi	r26, 0x37	; 55
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e7 e3       	ldi	r30, 0x37	; 55
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	48 2f       	mov	r20, r24
     f06:	8b 81       	ldd	r24, Y+3	; 0x03
     f08:	28 2f       	mov	r18, r24
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	81 e0       	ldi	r24, 0x01	; 1
     f0e:	90 e0       	ldi	r25, 0x00	; 0
     f10:	02 c0       	rjmp	.+4      	; 0xf16 <DIO_enuSetPinDirection+0xe2>
     f12:	88 0f       	add	r24, r24
     f14:	99 1f       	adc	r25, r25
     f16:	2a 95       	dec	r18
     f18:	e2 f7       	brpl	.-8      	; 0xf12 <DIO_enuSetPinDirection+0xde>
     f1a:	80 95       	com	r24
     f1c:	84 23       	and	r24, r20
     f1e:	8c 93       	st	X, r24
			DDRB |=(copy_u8PinVal<<copy_u8PinID);
     f20:	a7 e3       	ldi	r26, 0x37	; 55
     f22:	b0 e0       	ldi	r27, 0x00	; 0
     f24:	e7 e3       	ldi	r30, 0x37	; 55
     f26:	f0 e0       	ldi	r31, 0x00	; 0
     f28:	80 81       	ld	r24, Z
     f2a:	48 2f       	mov	r20, r24
     f2c:	8c 81       	ldd	r24, Y+4	; 0x04
     f2e:	28 2f       	mov	r18, r24
     f30:	30 e0       	ldi	r19, 0x00	; 0
     f32:	8b 81       	ldd	r24, Y+3	; 0x03
     f34:	88 2f       	mov	r24, r24
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	b9 01       	movw	r22, r18
     f3a:	02 c0       	rjmp	.+4      	; 0xf40 <DIO_enuSetPinDirection+0x10c>
     f3c:	66 0f       	add	r22, r22
     f3e:	77 1f       	adc	r23, r23
     f40:	8a 95       	dec	r24
     f42:	e2 f7       	brpl	.-8      	; 0xf3c <DIO_enuSetPinDirection+0x108>
     f44:	cb 01       	movw	r24, r22
     f46:	84 2b       	or	r24, r20
     f48:	8c 93       	st	X, r24
     f4a:	51 c0       	rjmp	.+162    	; 0xfee <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTC:
			DDRC &=~(1<<copy_u8PinID);
     f4c:	a4 e3       	ldi	r26, 0x34	; 52
     f4e:	b0 e0       	ldi	r27, 0x00	; 0
     f50:	e4 e3       	ldi	r30, 0x34	; 52
     f52:	f0 e0       	ldi	r31, 0x00	; 0
     f54:	80 81       	ld	r24, Z
     f56:	48 2f       	mov	r20, r24
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	28 2f       	mov	r18, r24
     f5c:	30 e0       	ldi	r19, 0x00	; 0
     f5e:	81 e0       	ldi	r24, 0x01	; 1
     f60:	90 e0       	ldi	r25, 0x00	; 0
     f62:	02 c0       	rjmp	.+4      	; 0xf68 <DIO_enuSetPinDirection+0x134>
     f64:	88 0f       	add	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	2a 95       	dec	r18
     f6a:	e2 f7       	brpl	.-8      	; 0xf64 <DIO_enuSetPinDirection+0x130>
     f6c:	80 95       	com	r24
     f6e:	84 23       	and	r24, r20
     f70:	8c 93       	st	X, r24
			DDRC |=(copy_u8PinVal<<copy_u8PinID);
     f72:	a4 e3       	ldi	r26, 0x34	; 52
     f74:	b0 e0       	ldi	r27, 0x00	; 0
     f76:	e4 e3       	ldi	r30, 0x34	; 52
     f78:	f0 e0       	ldi	r31, 0x00	; 0
     f7a:	80 81       	ld	r24, Z
     f7c:	48 2f       	mov	r20, r24
     f7e:	8c 81       	ldd	r24, Y+4	; 0x04
     f80:	28 2f       	mov	r18, r24
     f82:	30 e0       	ldi	r19, 0x00	; 0
     f84:	8b 81       	ldd	r24, Y+3	; 0x03
     f86:	88 2f       	mov	r24, r24
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	b9 01       	movw	r22, r18
     f8c:	02 c0       	rjmp	.+4      	; 0xf92 <DIO_enuSetPinDirection+0x15e>
     f8e:	66 0f       	add	r22, r22
     f90:	77 1f       	adc	r23, r23
     f92:	8a 95       	dec	r24
     f94:	e2 f7       	brpl	.-8      	; 0xf8e <DIO_enuSetPinDirection+0x15a>
     f96:	cb 01       	movw	r24, r22
     f98:	84 2b       	or	r24, r20
     f9a:	8c 93       	st	X, r24
     f9c:	28 c0       	rjmp	.+80     	; 0xfee <DIO_enuSetPinDirection+0x1ba>
			break;
		case DIO_PORTD:
			DDRD &=~(1<<copy_u8PinID);
     f9e:	a1 e3       	ldi	r26, 0x31	; 49
     fa0:	b0 e0       	ldi	r27, 0x00	; 0
     fa2:	e1 e3       	ldi	r30, 0x31	; 49
     fa4:	f0 e0       	ldi	r31, 0x00	; 0
     fa6:	80 81       	ld	r24, Z
     fa8:	48 2f       	mov	r20, r24
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	28 2f       	mov	r18, r24
     fae:	30 e0       	ldi	r19, 0x00	; 0
     fb0:	81 e0       	ldi	r24, 0x01	; 1
     fb2:	90 e0       	ldi	r25, 0x00	; 0
     fb4:	02 c0       	rjmp	.+4      	; 0xfba <DIO_enuSetPinDirection+0x186>
     fb6:	88 0f       	add	r24, r24
     fb8:	99 1f       	adc	r25, r25
     fba:	2a 95       	dec	r18
     fbc:	e2 f7       	brpl	.-8      	; 0xfb6 <DIO_enuSetPinDirection+0x182>
     fbe:	80 95       	com	r24
     fc0:	84 23       	and	r24, r20
     fc2:	8c 93       	st	X, r24
			DDRD |=(copy_u8PinVal<<copy_u8PinID);
     fc4:	a1 e3       	ldi	r26, 0x31	; 49
     fc6:	b0 e0       	ldi	r27, 0x00	; 0
     fc8:	e1 e3       	ldi	r30, 0x31	; 49
     fca:	f0 e0       	ldi	r31, 0x00	; 0
     fcc:	80 81       	ld	r24, Z
     fce:	48 2f       	mov	r20, r24
     fd0:	8c 81       	ldd	r24, Y+4	; 0x04
     fd2:	28 2f       	mov	r18, r24
     fd4:	30 e0       	ldi	r19, 0x00	; 0
     fd6:	8b 81       	ldd	r24, Y+3	; 0x03
     fd8:	88 2f       	mov	r24, r24
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	b9 01       	movw	r22, r18
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <DIO_enuSetPinDirection+0x1b0>
     fe0:	66 0f       	add	r22, r22
     fe2:	77 1f       	adc	r23, r23
     fe4:	8a 95       	dec	r24
     fe6:	e2 f7       	brpl	.-8      	; 0xfe0 <DIO_enuSetPinDirection+0x1ac>
     fe8:	cb 01       	movw	r24, r22
     fea:	84 2b       	or	r24, r20
     fec:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState=ES_OK;
     fee:	81 e0       	ldi	r24, 0x01	; 1
     ff0:	89 83       	std	Y+1, r24	; 0x01
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <DIO_enuSetPinDirection+0x1c4>

	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
     ff4:	83 e0       	ldi	r24, 0x03	; 3
     ff6:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
     ff8:	89 81       	ldd	r24, Y+1	; 0x01
}
     ffa:	26 96       	adiw	r28, 0x06	; 6
     ffc:	0f b6       	in	r0, 0x3f	; 63
     ffe:	f8 94       	cli
    1000:	de bf       	out	0x3e, r29	; 62
    1002:	0f be       	out	0x3f, r0	; 63
    1004:	cd bf       	out	0x3d, r28	; 61
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	08 95       	ret

0000100c <DIO_enuSetPinValue>:
ES_t DIO_enuSetPinValue(u8 copy_u8PortID,u8 copy_u8PinID,u8 copy_u8PinVal)
{
    100c:	df 93       	push	r29
    100e:	cf 93       	push	r28
    1010:	00 d0       	rcall	.+0      	; 0x1012 <DIO_enuSetPinValue+0x6>
    1012:	00 d0       	rcall	.+0      	; 0x1014 <DIO_enuSetPinValue+0x8>
    1014:	00 d0       	rcall	.+0      	; 0x1016 <DIO_enuSetPinValue+0xa>
    1016:	cd b7       	in	r28, 0x3d	; 61
    1018:	de b7       	in	r29, 0x3e	; 62
    101a:	8a 83       	std	Y+2, r24	; 0x02
    101c:	6b 83       	std	Y+3, r22	; 0x03
    101e:	4c 83       	std	Y+4, r20	; 0x04
	ES_t Local_enuErrorState=ES_NOK;
    1020:	19 82       	std	Y+1, r1	; 0x01

	if(copy_u8PortID<=DIO_PORTD && copy_u8PinID<=PIN7 && copy_u8PinVal<=DIO_OUTPUT)
    1022:	8a 81       	ldd	r24, Y+2	; 0x02
    1024:	84 30       	cpi	r24, 0x04	; 4
    1026:	08 f0       	brcs	.+2      	; 0x102a <DIO_enuSetPinValue+0x1e>
    1028:	d1 c0       	rjmp	.+418    	; 0x11cc <DIO_enuSetPinValue+0x1c0>
    102a:	8b 81       	ldd	r24, Y+3	; 0x03
    102c:	88 30       	cpi	r24, 0x08	; 8
    102e:	08 f0       	brcs	.+2      	; 0x1032 <DIO_enuSetPinValue+0x26>
    1030:	cd c0       	rjmp	.+410    	; 0x11cc <DIO_enuSetPinValue+0x1c0>
    1032:	8c 81       	ldd	r24, Y+4	; 0x04
    1034:	82 30       	cpi	r24, 0x02	; 2
    1036:	08 f0       	brcs	.+2      	; 0x103a <DIO_enuSetPinValue+0x2e>
    1038:	c9 c0       	rjmp	.+402    	; 0x11cc <DIO_enuSetPinValue+0x1c0>
		{
		switch(copy_u8PortID)
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	28 2f       	mov	r18, r24
    103e:	30 e0       	ldi	r19, 0x00	; 0
    1040:	3e 83       	std	Y+6, r19	; 0x06
    1042:	2d 83       	std	Y+5, r18	; 0x05
    1044:	6d 81       	ldd	r22, Y+5	; 0x05
    1046:	7e 81       	ldd	r23, Y+6	; 0x06
    1048:	61 30       	cpi	r22, 0x01	; 1
    104a:	71 05       	cpc	r23, r1
    104c:	09 f4       	brne	.+2      	; 0x1050 <DIO_enuSetPinValue+0x44>
    104e:	41 c0       	rjmp	.+130    	; 0x10d2 <DIO_enuSetPinValue+0xc6>
    1050:	8d 81       	ldd	r24, Y+5	; 0x05
    1052:	9e 81       	ldd	r25, Y+6	; 0x06
    1054:	82 30       	cpi	r24, 0x02	; 2
    1056:	91 05       	cpc	r25, r1
    1058:	34 f4       	brge	.+12     	; 0x1066 <DIO_enuSetPinValue+0x5a>
    105a:	2d 81       	ldd	r18, Y+5	; 0x05
    105c:	3e 81       	ldd	r19, Y+6	; 0x06
    105e:	21 15       	cp	r18, r1
    1060:	31 05       	cpc	r19, r1
    1062:	71 f0       	breq	.+28     	; 0x1080 <DIO_enuSetPinValue+0x74>
    1064:	b0 c0       	rjmp	.+352    	; 0x11c6 <DIO_enuSetPinValue+0x1ba>
    1066:	6d 81       	ldd	r22, Y+5	; 0x05
    1068:	7e 81       	ldd	r23, Y+6	; 0x06
    106a:	62 30       	cpi	r22, 0x02	; 2
    106c:	71 05       	cpc	r23, r1
    106e:	09 f4       	brne	.+2      	; 0x1072 <DIO_enuSetPinValue+0x66>
    1070:	59 c0       	rjmp	.+178    	; 0x1124 <DIO_enuSetPinValue+0x118>
    1072:	8d 81       	ldd	r24, Y+5	; 0x05
    1074:	9e 81       	ldd	r25, Y+6	; 0x06
    1076:	83 30       	cpi	r24, 0x03	; 3
    1078:	91 05       	cpc	r25, r1
    107a:	09 f4       	brne	.+2      	; 0x107e <DIO_enuSetPinValue+0x72>
    107c:	7c c0       	rjmp	.+248    	; 0x1176 <DIO_enuSetPinValue+0x16a>
    107e:	a3 c0       	rjmp	.+326    	; 0x11c6 <DIO_enuSetPinValue+0x1ba>
		{
		case DIO_PORTA:
			PORTA &=~(1<<copy_u8PinID);
    1080:	ab e3       	ldi	r26, 0x3B	; 59
    1082:	b0 e0       	ldi	r27, 0x00	; 0
    1084:	eb e3       	ldi	r30, 0x3B	; 59
    1086:	f0 e0       	ldi	r31, 0x00	; 0
    1088:	80 81       	ld	r24, Z
    108a:	48 2f       	mov	r20, r24
    108c:	8b 81       	ldd	r24, Y+3	; 0x03
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	81 e0       	ldi	r24, 0x01	; 1
    1094:	90 e0       	ldi	r25, 0x00	; 0
    1096:	02 c0       	rjmp	.+4      	; 0x109c <DIO_enuSetPinValue+0x90>
    1098:	88 0f       	add	r24, r24
    109a:	99 1f       	adc	r25, r25
    109c:	2a 95       	dec	r18
    109e:	e2 f7       	brpl	.-8      	; 0x1098 <DIO_enuSetPinValue+0x8c>
    10a0:	80 95       	com	r24
    10a2:	84 23       	and	r24, r20
    10a4:	8c 93       	st	X, r24
			PORTA |=(copy_u8PinVal<<copy_u8PinID);
    10a6:	ab e3       	ldi	r26, 0x3B	; 59
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	eb e3       	ldi	r30, 0x3B	; 59
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	48 2f       	mov	r20, r24
    10b2:	8c 81       	ldd	r24, Y+4	; 0x04
    10b4:	28 2f       	mov	r18, r24
    10b6:	30 e0       	ldi	r19, 0x00	; 0
    10b8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ba:	88 2f       	mov	r24, r24
    10bc:	90 e0       	ldi	r25, 0x00	; 0
    10be:	b9 01       	movw	r22, r18
    10c0:	02 c0       	rjmp	.+4      	; 0x10c6 <DIO_enuSetPinValue+0xba>
    10c2:	66 0f       	add	r22, r22
    10c4:	77 1f       	adc	r23, r23
    10c6:	8a 95       	dec	r24
    10c8:	e2 f7       	brpl	.-8      	; 0x10c2 <DIO_enuSetPinValue+0xb6>
    10ca:	cb 01       	movw	r24, r22
    10cc:	84 2b       	or	r24, r20
    10ce:	8c 93       	st	X, r24
    10d0:	7a c0       	rjmp	.+244    	; 0x11c6 <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTB:
			PORTB &=~(1<<copy_u8PinID);
    10d2:	a8 e3       	ldi	r26, 0x38	; 56
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e8 e3       	ldi	r30, 0x38	; 56
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	48 2f       	mov	r20, r24
    10de:	8b 81       	ldd	r24, Y+3	; 0x03
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <DIO_enuSetPinValue+0xe2>
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	2a 95       	dec	r18
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <DIO_enuSetPinValue+0xde>
    10f2:	80 95       	com	r24
    10f4:	84 23       	and	r24, r20
    10f6:	8c 93       	st	X, r24
			PORTB |=(copy_u8PinVal<<copy_u8PinID);
    10f8:	a8 e3       	ldi	r26, 0x38	; 56
    10fa:	b0 e0       	ldi	r27, 0x00	; 0
    10fc:	e8 e3       	ldi	r30, 0x38	; 56
    10fe:	f0 e0       	ldi	r31, 0x00	; 0
    1100:	80 81       	ld	r24, Z
    1102:	48 2f       	mov	r20, r24
    1104:	8c 81       	ldd	r24, Y+4	; 0x04
    1106:	28 2f       	mov	r18, r24
    1108:	30 e0       	ldi	r19, 0x00	; 0
    110a:	8b 81       	ldd	r24, Y+3	; 0x03
    110c:	88 2f       	mov	r24, r24
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	b9 01       	movw	r22, r18
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <DIO_enuSetPinValue+0x10c>
    1114:	66 0f       	add	r22, r22
    1116:	77 1f       	adc	r23, r23
    1118:	8a 95       	dec	r24
    111a:	e2 f7       	brpl	.-8      	; 0x1114 <DIO_enuSetPinValue+0x108>
    111c:	cb 01       	movw	r24, r22
    111e:	84 2b       	or	r24, r20
    1120:	8c 93       	st	X, r24
    1122:	51 c0       	rjmp	.+162    	; 0x11c6 <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTC:
			PORTC &=~(1<<copy_u8PinID);
    1124:	a5 e3       	ldi	r26, 0x35	; 53
    1126:	b0 e0       	ldi	r27, 0x00	; 0
    1128:	e5 e3       	ldi	r30, 0x35	; 53
    112a:	f0 e0       	ldi	r31, 0x00	; 0
    112c:	80 81       	ld	r24, Z
    112e:	48 2f       	mov	r20, r24
    1130:	8b 81       	ldd	r24, Y+3	; 0x03
    1132:	28 2f       	mov	r18, r24
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <DIO_enuSetPinValue+0x134>
    113c:	88 0f       	add	r24, r24
    113e:	99 1f       	adc	r25, r25
    1140:	2a 95       	dec	r18
    1142:	e2 f7       	brpl	.-8      	; 0x113c <DIO_enuSetPinValue+0x130>
    1144:	80 95       	com	r24
    1146:	84 23       	and	r24, r20
    1148:	8c 93       	st	X, r24
			PORTC |=(copy_u8PinVal<<copy_u8PinID);
    114a:	a5 e3       	ldi	r26, 0x35	; 53
    114c:	b0 e0       	ldi	r27, 0x00	; 0
    114e:	e5 e3       	ldi	r30, 0x35	; 53
    1150:	f0 e0       	ldi	r31, 0x00	; 0
    1152:	80 81       	ld	r24, Z
    1154:	48 2f       	mov	r20, r24
    1156:	8c 81       	ldd	r24, Y+4	; 0x04
    1158:	28 2f       	mov	r18, r24
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	8b 81       	ldd	r24, Y+3	; 0x03
    115e:	88 2f       	mov	r24, r24
    1160:	90 e0       	ldi	r25, 0x00	; 0
    1162:	b9 01       	movw	r22, r18
    1164:	02 c0       	rjmp	.+4      	; 0x116a <DIO_enuSetPinValue+0x15e>
    1166:	66 0f       	add	r22, r22
    1168:	77 1f       	adc	r23, r23
    116a:	8a 95       	dec	r24
    116c:	e2 f7       	brpl	.-8      	; 0x1166 <DIO_enuSetPinValue+0x15a>
    116e:	cb 01       	movw	r24, r22
    1170:	84 2b       	or	r24, r20
    1172:	8c 93       	st	X, r24
    1174:	28 c0       	rjmp	.+80     	; 0x11c6 <DIO_enuSetPinValue+0x1ba>
			break;
		case DIO_PORTD:
			PORTD &=~(1<<copy_u8PinID);
    1176:	a2 e3       	ldi	r26, 0x32	; 50
    1178:	b0 e0       	ldi	r27, 0x00	; 0
    117a:	e2 e3       	ldi	r30, 0x32	; 50
    117c:	f0 e0       	ldi	r31, 0x00	; 0
    117e:	80 81       	ld	r24, Z
    1180:	48 2f       	mov	r20, r24
    1182:	8b 81       	ldd	r24, Y+3	; 0x03
    1184:	28 2f       	mov	r18, r24
    1186:	30 e0       	ldi	r19, 0x00	; 0
    1188:	81 e0       	ldi	r24, 0x01	; 1
    118a:	90 e0       	ldi	r25, 0x00	; 0
    118c:	02 c0       	rjmp	.+4      	; 0x1192 <DIO_enuSetPinValue+0x186>
    118e:	88 0f       	add	r24, r24
    1190:	99 1f       	adc	r25, r25
    1192:	2a 95       	dec	r18
    1194:	e2 f7       	brpl	.-8      	; 0x118e <DIO_enuSetPinValue+0x182>
    1196:	80 95       	com	r24
    1198:	84 23       	and	r24, r20
    119a:	8c 93       	st	X, r24
			PORTD |=(copy_u8PinVal<<copy_u8PinID);
    119c:	a2 e3       	ldi	r26, 0x32	; 50
    119e:	b0 e0       	ldi	r27, 0x00	; 0
    11a0:	e2 e3       	ldi	r30, 0x32	; 50
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	80 81       	ld	r24, Z
    11a6:	48 2f       	mov	r20, r24
    11a8:	8c 81       	ldd	r24, Y+4	; 0x04
    11aa:	28 2f       	mov	r18, r24
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	8b 81       	ldd	r24, Y+3	; 0x03
    11b0:	88 2f       	mov	r24, r24
    11b2:	90 e0       	ldi	r25, 0x00	; 0
    11b4:	b9 01       	movw	r22, r18
    11b6:	02 c0       	rjmp	.+4      	; 0x11bc <DIO_enuSetPinValue+0x1b0>
    11b8:	66 0f       	add	r22, r22
    11ba:	77 1f       	adc	r23, r23
    11bc:	8a 95       	dec	r24
    11be:	e2 f7       	brpl	.-8      	; 0x11b8 <DIO_enuSetPinValue+0x1ac>
    11c0:	cb 01       	movw	r24, r22
    11c2:	84 2b       	or	r24, r20
    11c4:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState=ES_OK;
    11c6:	81 e0       	ldi	r24, 0x01	; 1
    11c8:	89 83       	std	Y+1, r24	; 0x01
    11ca:	02 c0       	rjmp	.+4      	; 0x11d0 <DIO_enuSetPinValue+0x1c4>
		}
		else
		{
			Local_enuErrorState=ES_OUT_OF_RANGE;
    11cc:	83 e0       	ldi	r24, 0x03	; 3
    11ce:	89 83       	std	Y+1, r24	; 0x01
		}

	return Local_enuErrorState;
    11d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    11d2:	26 96       	adiw	r28, 0x06	; 6
    11d4:	0f b6       	in	r0, 0x3f	; 63
    11d6:	f8 94       	cli
    11d8:	de bf       	out	0x3e, r29	; 62
    11da:	0f be       	out	0x3f, r0	; 63
    11dc:	cd bf       	out	0x3d, r28	; 61
    11de:	cf 91       	pop	r28
    11e0:	df 91       	pop	r29
    11e2:	08 95       	ret

000011e4 <DIO_enuTogPin>:
ES_t DIO_enuTogPin(u8 copy_u8PortID,u8 copy_u8PinID)
{
    11e4:	df 93       	push	r29
    11e6:	cf 93       	push	r28
    11e8:	00 d0       	rcall	.+0      	; 0x11ea <DIO_enuTogPin+0x6>
    11ea:	00 d0       	rcall	.+0      	; 0x11ec <DIO_enuTogPin+0x8>
    11ec:	0f 92       	push	r0
    11ee:	cd b7       	in	r28, 0x3d	; 61
    11f0:	de b7       	in	r29, 0x3e	; 62
    11f2:	8a 83       	std	Y+2, r24	; 0x02
    11f4:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState=ES_NOK;
    11f6:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8PortID<=DIO_PORTD && copy_u8PinID<=PIN7)
    11f8:	8a 81       	ldd	r24, Y+2	; 0x02
    11fa:	84 30       	cpi	r24, 0x04	; 4
    11fc:	08 f0       	brcs	.+2      	; 0x1200 <DIO_enuTogPin+0x1c>
    11fe:	75 c0       	rjmp	.+234    	; 0x12ea <DIO_enuTogPin+0x106>
    1200:	8b 81       	ldd	r24, Y+3	; 0x03
    1202:	88 30       	cpi	r24, 0x08	; 8
    1204:	08 f0       	brcs	.+2      	; 0x1208 <DIO_enuTogPin+0x24>
    1206:	71 c0       	rjmp	.+226    	; 0x12ea <DIO_enuTogPin+0x106>
	{
		switch(copy_u8PortID)
    1208:	8a 81       	ldd	r24, Y+2	; 0x02
    120a:	28 2f       	mov	r18, r24
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	3d 83       	std	Y+5, r19	; 0x05
    1210:	2c 83       	std	Y+4, r18	; 0x04
    1212:	8c 81       	ldd	r24, Y+4	; 0x04
    1214:	9d 81       	ldd	r25, Y+5	; 0x05
    1216:	81 30       	cpi	r24, 0x01	; 1
    1218:	91 05       	cpc	r25, r1
    121a:	49 f1       	breq	.+82     	; 0x126e <DIO_enuTogPin+0x8a>
    121c:	2c 81       	ldd	r18, Y+4	; 0x04
    121e:	3d 81       	ldd	r19, Y+5	; 0x05
    1220:	22 30       	cpi	r18, 0x02	; 2
    1222:	31 05       	cpc	r19, r1
    1224:	2c f4       	brge	.+10     	; 0x1230 <DIO_enuTogPin+0x4c>
    1226:	8c 81       	ldd	r24, Y+4	; 0x04
    1228:	9d 81       	ldd	r25, Y+5	; 0x05
    122a:	00 97       	sbiw	r24, 0x00	; 0
    122c:	61 f0       	breq	.+24     	; 0x1246 <DIO_enuTogPin+0x62>
    122e:	5a c0       	rjmp	.+180    	; 0x12e4 <DIO_enuTogPin+0x100>
    1230:	2c 81       	ldd	r18, Y+4	; 0x04
    1232:	3d 81       	ldd	r19, Y+5	; 0x05
    1234:	22 30       	cpi	r18, 0x02	; 2
    1236:	31 05       	cpc	r19, r1
    1238:	71 f1       	breq	.+92     	; 0x1296 <DIO_enuTogPin+0xb2>
    123a:	8c 81       	ldd	r24, Y+4	; 0x04
    123c:	9d 81       	ldd	r25, Y+5	; 0x05
    123e:	83 30       	cpi	r24, 0x03	; 3
    1240:	91 05       	cpc	r25, r1
    1242:	e9 f1       	breq	.+122    	; 0x12be <DIO_enuTogPin+0xda>
    1244:	4f c0       	rjmp	.+158    	; 0x12e4 <DIO_enuTogPin+0x100>
		{
		case DIO_PORTA:
			PORTA^=(1<<copy_u8PinID);
    1246:	ab e3       	ldi	r26, 0x3B	; 59
    1248:	b0 e0       	ldi	r27, 0x00	; 0
    124a:	eb e3       	ldi	r30, 0x3B	; 59
    124c:	f0 e0       	ldi	r31, 0x00	; 0
    124e:	80 81       	ld	r24, Z
    1250:	48 2f       	mov	r20, r24
    1252:	8b 81       	ldd	r24, Y+3	; 0x03
    1254:	28 2f       	mov	r18, r24
    1256:	30 e0       	ldi	r19, 0x00	; 0
    1258:	81 e0       	ldi	r24, 0x01	; 1
    125a:	90 e0       	ldi	r25, 0x00	; 0
    125c:	02 2e       	mov	r0, r18
    125e:	02 c0       	rjmp	.+4      	; 0x1264 <DIO_enuTogPin+0x80>
    1260:	88 0f       	add	r24, r24
    1262:	99 1f       	adc	r25, r25
    1264:	0a 94       	dec	r0
    1266:	e2 f7       	brpl	.-8      	; 0x1260 <DIO_enuTogPin+0x7c>
    1268:	84 27       	eor	r24, r20
    126a:	8c 93       	st	X, r24
    126c:	3b c0       	rjmp	.+118    	; 0x12e4 <DIO_enuTogPin+0x100>
			break;
		case DIO_PORTB:
			PORTB^=(1<<copy_u8PinID);
    126e:	a8 e3       	ldi	r26, 0x38	; 56
    1270:	b0 e0       	ldi	r27, 0x00	; 0
    1272:	e8 e3       	ldi	r30, 0x38	; 56
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	80 81       	ld	r24, Z
    1278:	48 2f       	mov	r20, r24
    127a:	8b 81       	ldd	r24, Y+3	; 0x03
    127c:	28 2f       	mov	r18, r24
    127e:	30 e0       	ldi	r19, 0x00	; 0
    1280:	81 e0       	ldi	r24, 0x01	; 1
    1282:	90 e0       	ldi	r25, 0x00	; 0
    1284:	02 2e       	mov	r0, r18
    1286:	02 c0       	rjmp	.+4      	; 0x128c <DIO_enuTogPin+0xa8>
    1288:	88 0f       	add	r24, r24
    128a:	99 1f       	adc	r25, r25
    128c:	0a 94       	dec	r0
    128e:	e2 f7       	brpl	.-8      	; 0x1288 <DIO_enuTogPin+0xa4>
    1290:	84 27       	eor	r24, r20
    1292:	8c 93       	st	X, r24
    1294:	27 c0       	rjmp	.+78     	; 0x12e4 <DIO_enuTogPin+0x100>
			break;
		case DIO_PORTC:
			PORTC^=(1<<copy_u8PinID);
    1296:	a5 e3       	ldi	r26, 0x35	; 53
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e5 e3       	ldi	r30, 0x35	; 53
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	48 2f       	mov	r20, r24
    12a2:	8b 81       	ldd	r24, Y+3	; 0x03
    12a4:	28 2f       	mov	r18, r24
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	02 2e       	mov	r0, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <DIO_enuTogPin+0xd0>
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	0a 94       	dec	r0
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <DIO_enuTogPin+0xcc>
    12b8:	84 27       	eor	r24, r20
    12ba:	8c 93       	st	X, r24
    12bc:	13 c0       	rjmp	.+38     	; 0x12e4 <DIO_enuTogPin+0x100>
			break;
		case DIO_PORTD:
			PORTD^=(1<<copy_u8PinID);
    12be:	a2 e3       	ldi	r26, 0x32	; 50
    12c0:	b0 e0       	ldi	r27, 0x00	; 0
    12c2:	e2 e3       	ldi	r30, 0x32	; 50
    12c4:	f0 e0       	ldi	r31, 0x00	; 0
    12c6:	80 81       	ld	r24, Z
    12c8:	48 2f       	mov	r20, r24
    12ca:	8b 81       	ldd	r24, Y+3	; 0x03
    12cc:	28 2f       	mov	r18, r24
    12ce:	30 e0       	ldi	r19, 0x00	; 0
    12d0:	81 e0       	ldi	r24, 0x01	; 1
    12d2:	90 e0       	ldi	r25, 0x00	; 0
    12d4:	02 2e       	mov	r0, r18
    12d6:	02 c0       	rjmp	.+4      	; 0x12dc <DIO_enuTogPin+0xf8>
    12d8:	88 0f       	add	r24, r24
    12da:	99 1f       	adc	r25, r25
    12dc:	0a 94       	dec	r0
    12de:	e2 f7       	brpl	.-8      	; 0x12d8 <DIO_enuTogPin+0xf4>
    12e0:	84 27       	eor	r24, r20
    12e2:	8c 93       	st	X, r24
			break;
		}
		Local_enuErrorState=ES_OK;
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	89 83       	std	Y+1, r24	; 0x01
    12e8:	02 c0       	rjmp	.+4      	; 0x12ee <DIO_enuTogPin+0x10a>
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
    12ea:	83 e0       	ldi	r24, 0x03	; 3
    12ec:	89 83       	std	Y+1, r24	; 0x01
	}


	return Local_enuErrorState;
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
}
    12f0:	0f 90       	pop	r0
    12f2:	0f 90       	pop	r0
    12f4:	0f 90       	pop	r0
    12f6:	0f 90       	pop	r0
    12f8:	0f 90       	pop	r0
    12fa:	cf 91       	pop	r28
    12fc:	df 91       	pop	r29
    12fe:	08 95       	ret

00001300 <DIO_enuGetPinValue>:
ES_t DIO_enuGetPinValue(u8 copy_u8PortID,u8 copy_u8PinID,u8 copy_u8PinVal,u8 *copy_pu8PinVal)
{
    1300:	df 93       	push	r29
    1302:	cf 93       	push	r28
    1304:	cd b7       	in	r28, 0x3d	; 61
    1306:	de b7       	in	r29, 0x3e	; 62
    1308:	28 97       	sbiw	r28, 0x08	; 8
    130a:	0f b6       	in	r0, 0x3f	; 63
    130c:	f8 94       	cli
    130e:	de bf       	out	0x3e, r29	; 62
    1310:	0f be       	out	0x3f, r0	; 63
    1312:	cd bf       	out	0x3d, r28	; 61
    1314:	8a 83       	std	Y+2, r24	; 0x02
    1316:	6b 83       	std	Y+3, r22	; 0x03
    1318:	4c 83       	std	Y+4, r20	; 0x04
    131a:	3e 83       	std	Y+6, r19	; 0x06
    131c:	2d 83       	std	Y+5, r18	; 0x05
	ES_t Local_enuErrorState=ES_NOK;
    131e:	19 82       	std	Y+1, r1	; 0x01
	if(copy_pu8PinVal !=NULL)
    1320:	8d 81       	ldd	r24, Y+5	; 0x05
    1322:	9e 81       	ldd	r25, Y+6	; 0x06
    1324:	00 97       	sbiw	r24, 0x00	; 0
    1326:	09 f4       	brne	.+2      	; 0x132a <DIO_enuGetPinValue+0x2a>
    1328:	82 c0       	rjmp	.+260    	; 0x142e <DIO_enuGetPinValue+0x12e>
	{
		if(copy_u8PortID<=DIO_PORTD && copy_u8PinID<=PIN7 && copy_u8PinVal<=DIO_OUTPUT)
    132a:	8a 81       	ldd	r24, Y+2	; 0x02
    132c:	84 30       	cpi	r24, 0x04	; 4
    132e:	08 f0       	brcs	.+2      	; 0x1332 <DIO_enuGetPinValue+0x32>
    1330:	7b c0       	rjmp	.+246    	; 0x1428 <DIO_enuGetPinValue+0x128>
    1332:	8b 81       	ldd	r24, Y+3	; 0x03
    1334:	88 30       	cpi	r24, 0x08	; 8
    1336:	08 f0       	brcs	.+2      	; 0x133a <DIO_enuGetPinValue+0x3a>
    1338:	77 c0       	rjmp	.+238    	; 0x1428 <DIO_enuGetPinValue+0x128>
    133a:	8c 81       	ldd	r24, Y+4	; 0x04
    133c:	82 30       	cpi	r24, 0x02	; 2
    133e:	08 f0       	brcs	.+2      	; 0x1342 <DIO_enuGetPinValue+0x42>
    1340:	73 c0       	rjmp	.+230    	; 0x1428 <DIO_enuGetPinValue+0x128>
		{
			switch(copy_u8PortID)
    1342:	8a 81       	ldd	r24, Y+2	; 0x02
    1344:	28 2f       	mov	r18, r24
    1346:	30 e0       	ldi	r19, 0x00	; 0
    1348:	38 87       	std	Y+8, r19	; 0x08
    134a:	2f 83       	std	Y+7, r18	; 0x07
    134c:	4f 81       	ldd	r20, Y+7	; 0x07
    134e:	58 85       	ldd	r21, Y+8	; 0x08
    1350:	41 30       	cpi	r20, 0x01	; 1
    1352:	51 05       	cpc	r21, r1
    1354:	59 f1       	breq	.+86     	; 0x13ac <DIO_enuGetPinValue+0xac>
    1356:	8f 81       	ldd	r24, Y+7	; 0x07
    1358:	98 85       	ldd	r25, Y+8	; 0x08
    135a:	82 30       	cpi	r24, 0x02	; 2
    135c:	91 05       	cpc	r25, r1
    135e:	34 f4       	brge	.+12     	; 0x136c <DIO_enuGetPinValue+0x6c>
    1360:	2f 81       	ldd	r18, Y+7	; 0x07
    1362:	38 85       	ldd	r19, Y+8	; 0x08
    1364:	21 15       	cp	r18, r1
    1366:	31 05       	cpc	r19, r1
    1368:	69 f0       	breq	.+26     	; 0x1384 <DIO_enuGetPinValue+0x84>
    136a:	5b c0       	rjmp	.+182    	; 0x1422 <DIO_enuGetPinValue+0x122>
    136c:	4f 81       	ldd	r20, Y+7	; 0x07
    136e:	58 85       	ldd	r21, Y+8	; 0x08
    1370:	42 30       	cpi	r20, 0x02	; 2
    1372:	51 05       	cpc	r21, r1
    1374:	79 f1       	breq	.+94     	; 0x13d4 <DIO_enuGetPinValue+0xd4>
    1376:	8f 81       	ldd	r24, Y+7	; 0x07
    1378:	98 85       	ldd	r25, Y+8	; 0x08
    137a:	83 30       	cpi	r24, 0x03	; 3
    137c:	91 05       	cpc	r25, r1
    137e:	09 f4       	brne	.+2      	; 0x1382 <DIO_enuGetPinValue+0x82>
    1380:	3d c0       	rjmp	.+122    	; 0x13fc <DIO_enuGetPinValue+0xfc>
    1382:	4f c0       	rjmp	.+158    	; 0x1422 <DIO_enuGetPinValue+0x122>
			{
			case DIO_PORTA:
				*copy_pu8PinVal=((PINA>>copy_u8PinID)&1);
    1384:	e9 e3       	ldi	r30, 0x39	; 57
    1386:	f0 e0       	ldi	r31, 0x00	; 0
    1388:	80 81       	ld	r24, Z
    138a:	28 2f       	mov	r18, r24
    138c:	30 e0       	ldi	r19, 0x00	; 0
    138e:	8b 81       	ldd	r24, Y+3	; 0x03
    1390:	88 2f       	mov	r24, r24
    1392:	90 e0       	ldi	r25, 0x00	; 0
    1394:	a9 01       	movw	r20, r18
    1396:	02 c0       	rjmp	.+4      	; 0x139c <DIO_enuGetPinValue+0x9c>
    1398:	55 95       	asr	r21
    139a:	47 95       	ror	r20
    139c:	8a 95       	dec	r24
    139e:	e2 f7       	brpl	.-8      	; 0x1398 <DIO_enuGetPinValue+0x98>
    13a0:	ca 01       	movw	r24, r20
    13a2:	81 70       	andi	r24, 0x01	; 1
    13a4:	ed 81       	ldd	r30, Y+5	; 0x05
    13a6:	fe 81       	ldd	r31, Y+6	; 0x06
    13a8:	80 83       	st	Z, r24
    13aa:	3b c0       	rjmp	.+118    	; 0x1422 <DIO_enuGetPinValue+0x122>
				break;
			case DIO_PORTB:
				*copy_pu8PinVal=((PINB>>copy_u8PinID)&1);
    13ac:	e6 e3       	ldi	r30, 0x36	; 54
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	28 2f       	mov	r18, r24
    13b4:	30 e0       	ldi	r19, 0x00	; 0
    13b6:	8b 81       	ldd	r24, Y+3	; 0x03
    13b8:	88 2f       	mov	r24, r24
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	a9 01       	movw	r20, r18
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <DIO_enuGetPinValue+0xc4>
    13c0:	55 95       	asr	r21
    13c2:	47 95       	ror	r20
    13c4:	8a 95       	dec	r24
    13c6:	e2 f7       	brpl	.-8      	; 0x13c0 <DIO_enuGetPinValue+0xc0>
    13c8:	ca 01       	movw	r24, r20
    13ca:	81 70       	andi	r24, 0x01	; 1
    13cc:	ed 81       	ldd	r30, Y+5	; 0x05
    13ce:	fe 81       	ldd	r31, Y+6	; 0x06
    13d0:	80 83       	st	Z, r24
    13d2:	27 c0       	rjmp	.+78     	; 0x1422 <DIO_enuGetPinValue+0x122>
				break;
			case DIO_PORTC:
				*copy_pu8PinVal=((PINC>>copy_u8PinID)&1);
    13d4:	e3 e3       	ldi	r30, 0x33	; 51
    13d6:	f0 e0       	ldi	r31, 0x00	; 0
    13d8:	80 81       	ld	r24, Z
    13da:	28 2f       	mov	r18, r24
    13dc:	30 e0       	ldi	r19, 0x00	; 0
    13de:	8b 81       	ldd	r24, Y+3	; 0x03
    13e0:	88 2f       	mov	r24, r24
    13e2:	90 e0       	ldi	r25, 0x00	; 0
    13e4:	a9 01       	movw	r20, r18
    13e6:	02 c0       	rjmp	.+4      	; 0x13ec <DIO_enuGetPinValue+0xec>
    13e8:	55 95       	asr	r21
    13ea:	47 95       	ror	r20
    13ec:	8a 95       	dec	r24
    13ee:	e2 f7       	brpl	.-8      	; 0x13e8 <DIO_enuGetPinValue+0xe8>
    13f0:	ca 01       	movw	r24, r20
    13f2:	81 70       	andi	r24, 0x01	; 1
    13f4:	ed 81       	ldd	r30, Y+5	; 0x05
    13f6:	fe 81       	ldd	r31, Y+6	; 0x06
    13f8:	80 83       	st	Z, r24
    13fa:	13 c0       	rjmp	.+38     	; 0x1422 <DIO_enuGetPinValue+0x122>
				break;
			case DIO_PORTD:
				*copy_pu8PinVal=((PIND>>copy_u8PinID)&1);
    13fc:	e0 e3       	ldi	r30, 0x30	; 48
    13fe:	f0 e0       	ldi	r31, 0x00	; 0
    1400:	80 81       	ld	r24, Z
    1402:	28 2f       	mov	r18, r24
    1404:	30 e0       	ldi	r19, 0x00	; 0
    1406:	8b 81       	ldd	r24, Y+3	; 0x03
    1408:	88 2f       	mov	r24, r24
    140a:	90 e0       	ldi	r25, 0x00	; 0
    140c:	a9 01       	movw	r20, r18
    140e:	02 c0       	rjmp	.+4      	; 0x1414 <DIO_enuGetPinValue+0x114>
    1410:	55 95       	asr	r21
    1412:	47 95       	ror	r20
    1414:	8a 95       	dec	r24
    1416:	e2 f7       	brpl	.-8      	; 0x1410 <DIO_enuGetPinValue+0x110>
    1418:	ca 01       	movw	r24, r20
    141a:	81 70       	andi	r24, 0x01	; 1
    141c:	ed 81       	ldd	r30, Y+5	; 0x05
    141e:	fe 81       	ldd	r31, Y+6	; 0x06
    1420:	80 83       	st	Z, r24
				break;
			}
			Local_enuErrorState=ES_OK;
    1422:	81 e0       	ldi	r24, 0x01	; 1
    1424:	89 83       	std	Y+1, r24	; 0x01
    1426:	05 c0       	rjmp	.+10     	; 0x1432 <DIO_enuGetPinValue+0x132>
		}
		else
		{
			Local_enuErrorState=ES_OUT_OF_RANGE;
    1428:	83 e0       	ldi	r24, 0x03	; 3
    142a:	89 83       	std	Y+1, r24	; 0x01
    142c:	02 c0       	rjmp	.+4      	; 0x1432 <DIO_enuGetPinValue+0x132>
		}

	}
	else
	{
		Local_enuErrorState=ES_NULL_POINTER;
    142e:	82 e0       	ldi	r24, 0x02	; 2
    1430:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    1432:	89 81       	ldd	r24, Y+1	; 0x01
}
    1434:	28 96       	adiw	r28, 0x08	; 8
    1436:	0f b6       	in	r0, 0x3f	; 63
    1438:	f8 94       	cli
    143a:	de bf       	out	0x3e, r29	; 62
    143c:	0f be       	out	0x3f, r0	; 63
    143e:	cd bf       	out	0x3d, r28	; 61
    1440:	cf 91       	pop	r28
    1442:	df 91       	pop	r29
    1444:	08 95       	ret

00001446 <Sev_Seg_enuInit>:
#include "Sev_priv.h"

extern SEG_t SEG_AstrSegConfig[SEG_NUM];

ES_t Sev_Seg_enuInit(SEG_t *copy_SegConfig)
{
    1446:	df 93       	push	r29
    1448:	cf 93       	push	r28
    144a:	00 d0       	rcall	.+0      	; 0x144c <Sev_Seg_enuInit+0x6>
    144c:	00 d0       	rcall	.+0      	; 0x144e <Sev_Seg_enuInit+0x8>
    144e:	cd b7       	in	r28, 0x3d	; 61
    1450:	de b7       	in	r29, 0x3e	; 62
    1452:	9c 83       	std	Y+4, r25	; 0x04
    1454:	8b 83       	std	Y+3, r24	; 0x03
	ES_t Local_enuErrorState=ES_NOK;
    1456:	1a 82       	std	Y+2, r1	; 0x02
	u8 Local_u8Iter=0;
    1458:	19 82       	std	Y+1, r1	; 0x01
	if(copy_SegConfig!=NULL)
    145a:	8b 81       	ldd	r24, Y+3	; 0x03
    145c:	9c 81       	ldd	r25, Y+4	; 0x04
    145e:	00 97       	sbiw	r24, 0x00	; 0
    1460:	09 f4       	brne	.+2      	; 0x1464 <Sev_Seg_enuInit+0x1e>
    1462:	53 c2       	rjmp	.+1190   	; 0x190a <Sev_Seg_enuInit+0x4c4>
	{
		for(Local_u8Iter=0;Local_u8Iter<SEG_NUM;Local_u8Iter++)
    1464:	19 82       	std	Y+1, r1	; 0x01
    1466:	4a c2       	rjmp	.+1172   	; 0x18fc <Sev_Seg_enuInit+0x4b6>
		{
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8APort,copy_SegConfig[Local_u8Iter].SEG_u8APin,DIO_OUTPUT);
    1468:	89 81       	ldd	r24, Y+1	; 0x01
    146a:	48 2f       	mov	r20, r24
    146c:	50 e0       	ldi	r21, 0x00	; 0
    146e:	ca 01       	movw	r24, r20
    1470:	88 0f       	add	r24, r24
    1472:	99 1f       	adc	r25, r25
    1474:	9c 01       	movw	r18, r24
    1476:	22 0f       	add	r18, r18
    1478:	33 1f       	adc	r19, r19
    147a:	22 0f       	add	r18, r18
    147c:	33 1f       	adc	r19, r19
    147e:	22 0f       	add	r18, r18
    1480:	33 1f       	adc	r19, r19
    1482:	82 0f       	add	r24, r18
    1484:	93 1f       	adc	r25, r19
    1486:	9c 01       	movw	r18, r24
    1488:	24 0f       	add	r18, r20
    148a:	35 1f       	adc	r19, r21
    148c:	8b 81       	ldd	r24, Y+3	; 0x03
    148e:	9c 81       	ldd	r25, Y+4	; 0x04
    1490:	fc 01       	movw	r30, r24
    1492:	e2 0f       	add	r30, r18
    1494:	f3 1f       	adc	r31, r19
    1496:	60 81       	ld	r22, Z
    1498:	89 81       	ldd	r24, Y+1	; 0x01
    149a:	48 2f       	mov	r20, r24
    149c:	50 e0       	ldi	r21, 0x00	; 0
    149e:	ca 01       	movw	r24, r20
    14a0:	88 0f       	add	r24, r24
    14a2:	99 1f       	adc	r25, r25
    14a4:	9c 01       	movw	r18, r24
    14a6:	22 0f       	add	r18, r18
    14a8:	33 1f       	adc	r19, r19
    14aa:	22 0f       	add	r18, r18
    14ac:	33 1f       	adc	r19, r19
    14ae:	22 0f       	add	r18, r18
    14b0:	33 1f       	adc	r19, r19
    14b2:	82 0f       	add	r24, r18
    14b4:	93 1f       	adc	r25, r19
    14b6:	9c 01       	movw	r18, r24
    14b8:	24 0f       	add	r18, r20
    14ba:	35 1f       	adc	r19, r21
    14bc:	8b 81       	ldd	r24, Y+3	; 0x03
    14be:	9c 81       	ldd	r25, Y+4	; 0x04
    14c0:	fc 01       	movw	r30, r24
    14c2:	e2 0f       	add	r30, r18
    14c4:	f3 1f       	adc	r31, r19
    14c6:	91 81       	ldd	r25, Z+1	; 0x01
    14c8:	86 2f       	mov	r24, r22
    14ca:	69 2f       	mov	r22, r25
    14cc:	41 e0       	ldi	r20, 0x01	; 1
    14ce:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8BPort,copy_SegConfig[Local_u8Iter].SEG_u8BPin,DIO_OUTPUT);
    14d2:	89 81       	ldd	r24, Y+1	; 0x01
    14d4:	48 2f       	mov	r20, r24
    14d6:	50 e0       	ldi	r21, 0x00	; 0
    14d8:	ca 01       	movw	r24, r20
    14da:	88 0f       	add	r24, r24
    14dc:	99 1f       	adc	r25, r25
    14de:	9c 01       	movw	r18, r24
    14e0:	22 0f       	add	r18, r18
    14e2:	33 1f       	adc	r19, r19
    14e4:	22 0f       	add	r18, r18
    14e6:	33 1f       	adc	r19, r19
    14e8:	22 0f       	add	r18, r18
    14ea:	33 1f       	adc	r19, r19
    14ec:	82 0f       	add	r24, r18
    14ee:	93 1f       	adc	r25, r19
    14f0:	9c 01       	movw	r18, r24
    14f2:	24 0f       	add	r18, r20
    14f4:	35 1f       	adc	r19, r21
    14f6:	8b 81       	ldd	r24, Y+3	; 0x03
    14f8:	9c 81       	ldd	r25, Y+4	; 0x04
    14fa:	fc 01       	movw	r30, r24
    14fc:	e2 0f       	add	r30, r18
    14fe:	f3 1f       	adc	r31, r19
    1500:	62 81       	ldd	r22, Z+2	; 0x02
    1502:	89 81       	ldd	r24, Y+1	; 0x01
    1504:	48 2f       	mov	r20, r24
    1506:	50 e0       	ldi	r21, 0x00	; 0
    1508:	ca 01       	movw	r24, r20
    150a:	88 0f       	add	r24, r24
    150c:	99 1f       	adc	r25, r25
    150e:	9c 01       	movw	r18, r24
    1510:	22 0f       	add	r18, r18
    1512:	33 1f       	adc	r19, r19
    1514:	22 0f       	add	r18, r18
    1516:	33 1f       	adc	r19, r19
    1518:	22 0f       	add	r18, r18
    151a:	33 1f       	adc	r19, r19
    151c:	82 0f       	add	r24, r18
    151e:	93 1f       	adc	r25, r19
    1520:	9c 01       	movw	r18, r24
    1522:	24 0f       	add	r18, r20
    1524:	35 1f       	adc	r19, r21
    1526:	8b 81       	ldd	r24, Y+3	; 0x03
    1528:	9c 81       	ldd	r25, Y+4	; 0x04
    152a:	fc 01       	movw	r30, r24
    152c:	e2 0f       	add	r30, r18
    152e:	f3 1f       	adc	r31, r19
    1530:	93 81       	ldd	r25, Z+3	; 0x03
    1532:	86 2f       	mov	r24, r22
    1534:	69 2f       	mov	r22, r25
    1536:	41 e0       	ldi	r20, 0x01	; 1
    1538:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8CPort,copy_SegConfig[Local_u8Iter].SEG_u8CPin,DIO_OUTPUT);
    153c:	89 81       	ldd	r24, Y+1	; 0x01
    153e:	48 2f       	mov	r20, r24
    1540:	50 e0       	ldi	r21, 0x00	; 0
    1542:	ca 01       	movw	r24, r20
    1544:	88 0f       	add	r24, r24
    1546:	99 1f       	adc	r25, r25
    1548:	9c 01       	movw	r18, r24
    154a:	22 0f       	add	r18, r18
    154c:	33 1f       	adc	r19, r19
    154e:	22 0f       	add	r18, r18
    1550:	33 1f       	adc	r19, r19
    1552:	22 0f       	add	r18, r18
    1554:	33 1f       	adc	r19, r19
    1556:	82 0f       	add	r24, r18
    1558:	93 1f       	adc	r25, r19
    155a:	9c 01       	movw	r18, r24
    155c:	24 0f       	add	r18, r20
    155e:	35 1f       	adc	r19, r21
    1560:	8b 81       	ldd	r24, Y+3	; 0x03
    1562:	9c 81       	ldd	r25, Y+4	; 0x04
    1564:	fc 01       	movw	r30, r24
    1566:	e2 0f       	add	r30, r18
    1568:	f3 1f       	adc	r31, r19
    156a:	64 81       	ldd	r22, Z+4	; 0x04
    156c:	89 81       	ldd	r24, Y+1	; 0x01
    156e:	48 2f       	mov	r20, r24
    1570:	50 e0       	ldi	r21, 0x00	; 0
    1572:	ca 01       	movw	r24, r20
    1574:	88 0f       	add	r24, r24
    1576:	99 1f       	adc	r25, r25
    1578:	9c 01       	movw	r18, r24
    157a:	22 0f       	add	r18, r18
    157c:	33 1f       	adc	r19, r19
    157e:	22 0f       	add	r18, r18
    1580:	33 1f       	adc	r19, r19
    1582:	22 0f       	add	r18, r18
    1584:	33 1f       	adc	r19, r19
    1586:	82 0f       	add	r24, r18
    1588:	93 1f       	adc	r25, r19
    158a:	9c 01       	movw	r18, r24
    158c:	24 0f       	add	r18, r20
    158e:	35 1f       	adc	r19, r21
    1590:	8b 81       	ldd	r24, Y+3	; 0x03
    1592:	9c 81       	ldd	r25, Y+4	; 0x04
    1594:	fc 01       	movw	r30, r24
    1596:	e2 0f       	add	r30, r18
    1598:	f3 1f       	adc	r31, r19
    159a:	95 81       	ldd	r25, Z+5	; 0x05
    159c:	86 2f       	mov	r24, r22
    159e:	69 2f       	mov	r22, r25
    15a0:	41 e0       	ldi	r20, 0x01	; 1
    15a2:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8DPort,copy_SegConfig[Local_u8Iter].SEG_u8DPin,DIO_OUTPUT);
    15a6:	89 81       	ldd	r24, Y+1	; 0x01
    15a8:	48 2f       	mov	r20, r24
    15aa:	50 e0       	ldi	r21, 0x00	; 0
    15ac:	ca 01       	movw	r24, r20
    15ae:	88 0f       	add	r24, r24
    15b0:	99 1f       	adc	r25, r25
    15b2:	9c 01       	movw	r18, r24
    15b4:	22 0f       	add	r18, r18
    15b6:	33 1f       	adc	r19, r19
    15b8:	22 0f       	add	r18, r18
    15ba:	33 1f       	adc	r19, r19
    15bc:	22 0f       	add	r18, r18
    15be:	33 1f       	adc	r19, r19
    15c0:	82 0f       	add	r24, r18
    15c2:	93 1f       	adc	r25, r19
    15c4:	9c 01       	movw	r18, r24
    15c6:	24 0f       	add	r18, r20
    15c8:	35 1f       	adc	r19, r21
    15ca:	8b 81       	ldd	r24, Y+3	; 0x03
    15cc:	9c 81       	ldd	r25, Y+4	; 0x04
    15ce:	fc 01       	movw	r30, r24
    15d0:	e2 0f       	add	r30, r18
    15d2:	f3 1f       	adc	r31, r19
    15d4:	66 81       	ldd	r22, Z+6	; 0x06
    15d6:	89 81       	ldd	r24, Y+1	; 0x01
    15d8:	48 2f       	mov	r20, r24
    15da:	50 e0       	ldi	r21, 0x00	; 0
    15dc:	ca 01       	movw	r24, r20
    15de:	88 0f       	add	r24, r24
    15e0:	99 1f       	adc	r25, r25
    15e2:	9c 01       	movw	r18, r24
    15e4:	22 0f       	add	r18, r18
    15e6:	33 1f       	adc	r19, r19
    15e8:	22 0f       	add	r18, r18
    15ea:	33 1f       	adc	r19, r19
    15ec:	22 0f       	add	r18, r18
    15ee:	33 1f       	adc	r19, r19
    15f0:	82 0f       	add	r24, r18
    15f2:	93 1f       	adc	r25, r19
    15f4:	9c 01       	movw	r18, r24
    15f6:	24 0f       	add	r18, r20
    15f8:	35 1f       	adc	r19, r21
    15fa:	8b 81       	ldd	r24, Y+3	; 0x03
    15fc:	9c 81       	ldd	r25, Y+4	; 0x04
    15fe:	fc 01       	movw	r30, r24
    1600:	e2 0f       	add	r30, r18
    1602:	f3 1f       	adc	r31, r19
    1604:	97 81       	ldd	r25, Z+7	; 0x07
    1606:	86 2f       	mov	r24, r22
    1608:	69 2f       	mov	r22, r25
    160a:	41 e0       	ldi	r20, 0x01	; 1
    160c:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8EPort,copy_SegConfig[Local_u8Iter].SEG_u8EPin,DIO_OUTPUT);
    1610:	89 81       	ldd	r24, Y+1	; 0x01
    1612:	48 2f       	mov	r20, r24
    1614:	50 e0       	ldi	r21, 0x00	; 0
    1616:	ca 01       	movw	r24, r20
    1618:	88 0f       	add	r24, r24
    161a:	99 1f       	adc	r25, r25
    161c:	9c 01       	movw	r18, r24
    161e:	22 0f       	add	r18, r18
    1620:	33 1f       	adc	r19, r19
    1622:	22 0f       	add	r18, r18
    1624:	33 1f       	adc	r19, r19
    1626:	22 0f       	add	r18, r18
    1628:	33 1f       	adc	r19, r19
    162a:	82 0f       	add	r24, r18
    162c:	93 1f       	adc	r25, r19
    162e:	9c 01       	movw	r18, r24
    1630:	24 0f       	add	r18, r20
    1632:	35 1f       	adc	r19, r21
    1634:	8b 81       	ldd	r24, Y+3	; 0x03
    1636:	9c 81       	ldd	r25, Y+4	; 0x04
    1638:	fc 01       	movw	r30, r24
    163a:	e2 0f       	add	r30, r18
    163c:	f3 1f       	adc	r31, r19
    163e:	60 85       	ldd	r22, Z+8	; 0x08
    1640:	89 81       	ldd	r24, Y+1	; 0x01
    1642:	48 2f       	mov	r20, r24
    1644:	50 e0       	ldi	r21, 0x00	; 0
    1646:	ca 01       	movw	r24, r20
    1648:	88 0f       	add	r24, r24
    164a:	99 1f       	adc	r25, r25
    164c:	9c 01       	movw	r18, r24
    164e:	22 0f       	add	r18, r18
    1650:	33 1f       	adc	r19, r19
    1652:	22 0f       	add	r18, r18
    1654:	33 1f       	adc	r19, r19
    1656:	22 0f       	add	r18, r18
    1658:	33 1f       	adc	r19, r19
    165a:	82 0f       	add	r24, r18
    165c:	93 1f       	adc	r25, r19
    165e:	9c 01       	movw	r18, r24
    1660:	24 0f       	add	r18, r20
    1662:	35 1f       	adc	r19, r21
    1664:	8b 81       	ldd	r24, Y+3	; 0x03
    1666:	9c 81       	ldd	r25, Y+4	; 0x04
    1668:	fc 01       	movw	r30, r24
    166a:	e2 0f       	add	r30, r18
    166c:	f3 1f       	adc	r31, r19
    166e:	91 85       	ldd	r25, Z+9	; 0x09
    1670:	86 2f       	mov	r24, r22
    1672:	69 2f       	mov	r22, r25
    1674:	41 e0       	ldi	r20, 0x01	; 1
    1676:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8FPort,copy_SegConfig[Local_u8Iter].SEG_u8FPin,DIO_OUTPUT);
    167a:	89 81       	ldd	r24, Y+1	; 0x01
    167c:	48 2f       	mov	r20, r24
    167e:	50 e0       	ldi	r21, 0x00	; 0
    1680:	ca 01       	movw	r24, r20
    1682:	88 0f       	add	r24, r24
    1684:	99 1f       	adc	r25, r25
    1686:	9c 01       	movw	r18, r24
    1688:	22 0f       	add	r18, r18
    168a:	33 1f       	adc	r19, r19
    168c:	22 0f       	add	r18, r18
    168e:	33 1f       	adc	r19, r19
    1690:	22 0f       	add	r18, r18
    1692:	33 1f       	adc	r19, r19
    1694:	82 0f       	add	r24, r18
    1696:	93 1f       	adc	r25, r19
    1698:	9c 01       	movw	r18, r24
    169a:	24 0f       	add	r18, r20
    169c:	35 1f       	adc	r19, r21
    169e:	8b 81       	ldd	r24, Y+3	; 0x03
    16a0:	9c 81       	ldd	r25, Y+4	; 0x04
    16a2:	fc 01       	movw	r30, r24
    16a4:	e2 0f       	add	r30, r18
    16a6:	f3 1f       	adc	r31, r19
    16a8:	62 85       	ldd	r22, Z+10	; 0x0a
    16aa:	89 81       	ldd	r24, Y+1	; 0x01
    16ac:	48 2f       	mov	r20, r24
    16ae:	50 e0       	ldi	r21, 0x00	; 0
    16b0:	ca 01       	movw	r24, r20
    16b2:	88 0f       	add	r24, r24
    16b4:	99 1f       	adc	r25, r25
    16b6:	9c 01       	movw	r18, r24
    16b8:	22 0f       	add	r18, r18
    16ba:	33 1f       	adc	r19, r19
    16bc:	22 0f       	add	r18, r18
    16be:	33 1f       	adc	r19, r19
    16c0:	22 0f       	add	r18, r18
    16c2:	33 1f       	adc	r19, r19
    16c4:	82 0f       	add	r24, r18
    16c6:	93 1f       	adc	r25, r19
    16c8:	9c 01       	movw	r18, r24
    16ca:	24 0f       	add	r18, r20
    16cc:	35 1f       	adc	r19, r21
    16ce:	8b 81       	ldd	r24, Y+3	; 0x03
    16d0:	9c 81       	ldd	r25, Y+4	; 0x04
    16d2:	fc 01       	movw	r30, r24
    16d4:	e2 0f       	add	r30, r18
    16d6:	f3 1f       	adc	r31, r19
    16d8:	93 85       	ldd	r25, Z+11	; 0x0b
    16da:	86 2f       	mov	r24, r22
    16dc:	69 2f       	mov	r22, r25
    16de:	41 e0       	ldi	r20, 0x01	; 1
    16e0:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8GPort,copy_SegConfig[Local_u8Iter].SEG_u8GPin,DIO_OUTPUT);
    16e4:	89 81       	ldd	r24, Y+1	; 0x01
    16e6:	48 2f       	mov	r20, r24
    16e8:	50 e0       	ldi	r21, 0x00	; 0
    16ea:	ca 01       	movw	r24, r20
    16ec:	88 0f       	add	r24, r24
    16ee:	99 1f       	adc	r25, r25
    16f0:	9c 01       	movw	r18, r24
    16f2:	22 0f       	add	r18, r18
    16f4:	33 1f       	adc	r19, r19
    16f6:	22 0f       	add	r18, r18
    16f8:	33 1f       	adc	r19, r19
    16fa:	22 0f       	add	r18, r18
    16fc:	33 1f       	adc	r19, r19
    16fe:	82 0f       	add	r24, r18
    1700:	93 1f       	adc	r25, r19
    1702:	9c 01       	movw	r18, r24
    1704:	24 0f       	add	r18, r20
    1706:	35 1f       	adc	r19, r21
    1708:	8b 81       	ldd	r24, Y+3	; 0x03
    170a:	9c 81       	ldd	r25, Y+4	; 0x04
    170c:	fc 01       	movw	r30, r24
    170e:	e2 0f       	add	r30, r18
    1710:	f3 1f       	adc	r31, r19
    1712:	64 85       	ldd	r22, Z+12	; 0x0c
    1714:	89 81       	ldd	r24, Y+1	; 0x01
    1716:	48 2f       	mov	r20, r24
    1718:	50 e0       	ldi	r21, 0x00	; 0
    171a:	ca 01       	movw	r24, r20
    171c:	88 0f       	add	r24, r24
    171e:	99 1f       	adc	r25, r25
    1720:	9c 01       	movw	r18, r24
    1722:	22 0f       	add	r18, r18
    1724:	33 1f       	adc	r19, r19
    1726:	22 0f       	add	r18, r18
    1728:	33 1f       	adc	r19, r19
    172a:	22 0f       	add	r18, r18
    172c:	33 1f       	adc	r19, r19
    172e:	82 0f       	add	r24, r18
    1730:	93 1f       	adc	r25, r19
    1732:	9c 01       	movw	r18, r24
    1734:	24 0f       	add	r18, r20
    1736:	35 1f       	adc	r19, r21
    1738:	8b 81       	ldd	r24, Y+3	; 0x03
    173a:	9c 81       	ldd	r25, Y+4	; 0x04
    173c:	fc 01       	movw	r30, r24
    173e:	e2 0f       	add	r30, r18
    1740:	f3 1f       	adc	r31, r19
    1742:	95 85       	ldd	r25, Z+13	; 0x0d
    1744:	86 2f       	mov	r24, r22
    1746:	69 2f       	mov	r22, r25
    1748:	41 e0       	ldi	r20, 0x01	; 1
    174a:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>

			if(copy_SegConfig[Local_u8Iter].SEG_u8CMN_Port != NOT_CONNECTED && copy_SegConfig[Local_u8Iter].SEG_u8CMN_Pin!= NOT_CONNECTED)
    174e:	89 81       	ldd	r24, Y+1	; 0x01
    1750:	48 2f       	mov	r20, r24
    1752:	50 e0       	ldi	r21, 0x00	; 0
    1754:	ca 01       	movw	r24, r20
    1756:	88 0f       	add	r24, r24
    1758:	99 1f       	adc	r25, r25
    175a:	9c 01       	movw	r18, r24
    175c:	22 0f       	add	r18, r18
    175e:	33 1f       	adc	r19, r19
    1760:	22 0f       	add	r18, r18
    1762:	33 1f       	adc	r19, r19
    1764:	22 0f       	add	r18, r18
    1766:	33 1f       	adc	r19, r19
    1768:	82 0f       	add	r24, r18
    176a:	93 1f       	adc	r25, r19
    176c:	9c 01       	movw	r18, r24
    176e:	24 0f       	add	r18, r20
    1770:	35 1f       	adc	r19, r21
    1772:	8b 81       	ldd	r24, Y+3	; 0x03
    1774:	9c 81       	ldd	r25, Y+4	; 0x04
    1776:	fc 01       	movw	r30, r24
    1778:	e2 0f       	add	r30, r18
    177a:	f3 1f       	adc	r31, r19
    177c:	86 85       	ldd	r24, Z+14	; 0x0e
    177e:	84 31       	cpi	r24, 0x14	; 20
    1780:	09 f4       	brne	.+2      	; 0x1784 <Sev_Seg_enuInit+0x33e>
    1782:	4f c0       	rjmp	.+158    	; 0x1822 <Sev_Seg_enuInit+0x3dc>
    1784:	89 81       	ldd	r24, Y+1	; 0x01
    1786:	48 2f       	mov	r20, r24
    1788:	50 e0       	ldi	r21, 0x00	; 0
    178a:	ca 01       	movw	r24, r20
    178c:	88 0f       	add	r24, r24
    178e:	99 1f       	adc	r25, r25
    1790:	9c 01       	movw	r18, r24
    1792:	22 0f       	add	r18, r18
    1794:	33 1f       	adc	r19, r19
    1796:	22 0f       	add	r18, r18
    1798:	33 1f       	adc	r19, r19
    179a:	22 0f       	add	r18, r18
    179c:	33 1f       	adc	r19, r19
    179e:	82 0f       	add	r24, r18
    17a0:	93 1f       	adc	r25, r19
    17a2:	9c 01       	movw	r18, r24
    17a4:	24 0f       	add	r18, r20
    17a6:	35 1f       	adc	r19, r21
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	9c 81       	ldd	r25, Y+4	; 0x04
    17ac:	fc 01       	movw	r30, r24
    17ae:	e2 0f       	add	r30, r18
    17b0:	f3 1f       	adc	r31, r19
    17b2:	87 85       	ldd	r24, Z+15	; 0x0f
    17b4:	84 31       	cpi	r24, 0x14	; 20
    17b6:	a9 f1       	breq	.+106    	; 0x1822 <Sev_Seg_enuInit+0x3dc>
			{
				DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8CMN_Port,copy_SegConfig[Local_u8Iter].SEG_u8CMN_Pin,DIO_OUTPUT);
    17b8:	89 81       	ldd	r24, Y+1	; 0x01
    17ba:	48 2f       	mov	r20, r24
    17bc:	50 e0       	ldi	r21, 0x00	; 0
    17be:	ca 01       	movw	r24, r20
    17c0:	88 0f       	add	r24, r24
    17c2:	99 1f       	adc	r25, r25
    17c4:	9c 01       	movw	r18, r24
    17c6:	22 0f       	add	r18, r18
    17c8:	33 1f       	adc	r19, r19
    17ca:	22 0f       	add	r18, r18
    17cc:	33 1f       	adc	r19, r19
    17ce:	22 0f       	add	r18, r18
    17d0:	33 1f       	adc	r19, r19
    17d2:	82 0f       	add	r24, r18
    17d4:	93 1f       	adc	r25, r19
    17d6:	9c 01       	movw	r18, r24
    17d8:	24 0f       	add	r18, r20
    17da:	35 1f       	adc	r19, r21
    17dc:	8b 81       	ldd	r24, Y+3	; 0x03
    17de:	9c 81       	ldd	r25, Y+4	; 0x04
    17e0:	fc 01       	movw	r30, r24
    17e2:	e2 0f       	add	r30, r18
    17e4:	f3 1f       	adc	r31, r19
    17e6:	66 85       	ldd	r22, Z+14	; 0x0e
    17e8:	89 81       	ldd	r24, Y+1	; 0x01
    17ea:	48 2f       	mov	r20, r24
    17ec:	50 e0       	ldi	r21, 0x00	; 0
    17ee:	ca 01       	movw	r24, r20
    17f0:	88 0f       	add	r24, r24
    17f2:	99 1f       	adc	r25, r25
    17f4:	9c 01       	movw	r18, r24
    17f6:	22 0f       	add	r18, r18
    17f8:	33 1f       	adc	r19, r19
    17fa:	22 0f       	add	r18, r18
    17fc:	33 1f       	adc	r19, r19
    17fe:	22 0f       	add	r18, r18
    1800:	33 1f       	adc	r19, r19
    1802:	82 0f       	add	r24, r18
    1804:	93 1f       	adc	r25, r19
    1806:	9c 01       	movw	r18, r24
    1808:	24 0f       	add	r18, r20
    180a:	35 1f       	adc	r19, r21
    180c:	8b 81       	ldd	r24, Y+3	; 0x03
    180e:	9c 81       	ldd	r25, Y+4	; 0x04
    1810:	fc 01       	movw	r30, r24
    1812:	e2 0f       	add	r30, r18
    1814:	f3 1f       	adc	r31, r19
    1816:	97 85       	ldd	r25, Z+15	; 0x0f
    1818:	86 2f       	mov	r24, r22
    181a:	69 2f       	mov	r22, r25
    181c:	41 e0       	ldi	r20, 0x01	; 1
    181e:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
			}
			if(copy_SegConfig[Local_u8Iter].SEG_u8DOT_Port != NOT_CONNECTED && copy_SegConfig[Local_u8Iter].SEG_u8DOT_Pin!= NOT_CONNECTED)
    1822:	89 81       	ldd	r24, Y+1	; 0x01
    1824:	48 2f       	mov	r20, r24
    1826:	50 e0       	ldi	r21, 0x00	; 0
    1828:	ca 01       	movw	r24, r20
    182a:	88 0f       	add	r24, r24
    182c:	99 1f       	adc	r25, r25
    182e:	9c 01       	movw	r18, r24
    1830:	22 0f       	add	r18, r18
    1832:	33 1f       	adc	r19, r19
    1834:	22 0f       	add	r18, r18
    1836:	33 1f       	adc	r19, r19
    1838:	22 0f       	add	r18, r18
    183a:	33 1f       	adc	r19, r19
    183c:	82 0f       	add	r24, r18
    183e:	93 1f       	adc	r25, r19
    1840:	9c 01       	movw	r18, r24
    1842:	24 0f       	add	r18, r20
    1844:	35 1f       	adc	r19, r21
    1846:	8b 81       	ldd	r24, Y+3	; 0x03
    1848:	9c 81       	ldd	r25, Y+4	; 0x04
    184a:	fc 01       	movw	r30, r24
    184c:	e2 0f       	add	r30, r18
    184e:	f3 1f       	adc	r31, r19
    1850:	80 89       	ldd	r24, Z+16	; 0x10
    1852:	84 31       	cpi	r24, 0x14	; 20
    1854:	09 f4       	brne	.+2      	; 0x1858 <Sev_Seg_enuInit+0x412>
    1856:	4f c0       	rjmp	.+158    	; 0x18f6 <Sev_Seg_enuInit+0x4b0>
    1858:	89 81       	ldd	r24, Y+1	; 0x01
    185a:	48 2f       	mov	r20, r24
    185c:	50 e0       	ldi	r21, 0x00	; 0
    185e:	ca 01       	movw	r24, r20
    1860:	88 0f       	add	r24, r24
    1862:	99 1f       	adc	r25, r25
    1864:	9c 01       	movw	r18, r24
    1866:	22 0f       	add	r18, r18
    1868:	33 1f       	adc	r19, r19
    186a:	22 0f       	add	r18, r18
    186c:	33 1f       	adc	r19, r19
    186e:	22 0f       	add	r18, r18
    1870:	33 1f       	adc	r19, r19
    1872:	82 0f       	add	r24, r18
    1874:	93 1f       	adc	r25, r19
    1876:	9c 01       	movw	r18, r24
    1878:	24 0f       	add	r18, r20
    187a:	35 1f       	adc	r19, r21
    187c:	8b 81       	ldd	r24, Y+3	; 0x03
    187e:	9c 81       	ldd	r25, Y+4	; 0x04
    1880:	fc 01       	movw	r30, r24
    1882:	e2 0f       	add	r30, r18
    1884:	f3 1f       	adc	r31, r19
    1886:	81 89       	ldd	r24, Z+17	; 0x11
    1888:	84 31       	cpi	r24, 0x14	; 20
    188a:	a9 f1       	breq	.+106    	; 0x18f6 <Sev_Seg_enuInit+0x4b0>
			{
				DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8DOT_Port,copy_SegConfig[Local_u8Iter].SEG_u8DOT_Pin,DIO_OUTPUT);
    188c:	89 81       	ldd	r24, Y+1	; 0x01
    188e:	48 2f       	mov	r20, r24
    1890:	50 e0       	ldi	r21, 0x00	; 0
    1892:	ca 01       	movw	r24, r20
    1894:	88 0f       	add	r24, r24
    1896:	99 1f       	adc	r25, r25
    1898:	9c 01       	movw	r18, r24
    189a:	22 0f       	add	r18, r18
    189c:	33 1f       	adc	r19, r19
    189e:	22 0f       	add	r18, r18
    18a0:	33 1f       	adc	r19, r19
    18a2:	22 0f       	add	r18, r18
    18a4:	33 1f       	adc	r19, r19
    18a6:	82 0f       	add	r24, r18
    18a8:	93 1f       	adc	r25, r19
    18aa:	9c 01       	movw	r18, r24
    18ac:	24 0f       	add	r18, r20
    18ae:	35 1f       	adc	r19, r21
    18b0:	8b 81       	ldd	r24, Y+3	; 0x03
    18b2:	9c 81       	ldd	r25, Y+4	; 0x04
    18b4:	fc 01       	movw	r30, r24
    18b6:	e2 0f       	add	r30, r18
    18b8:	f3 1f       	adc	r31, r19
    18ba:	60 89       	ldd	r22, Z+16	; 0x10
    18bc:	89 81       	ldd	r24, Y+1	; 0x01
    18be:	48 2f       	mov	r20, r24
    18c0:	50 e0       	ldi	r21, 0x00	; 0
    18c2:	ca 01       	movw	r24, r20
    18c4:	88 0f       	add	r24, r24
    18c6:	99 1f       	adc	r25, r25
    18c8:	9c 01       	movw	r18, r24
    18ca:	22 0f       	add	r18, r18
    18cc:	33 1f       	adc	r19, r19
    18ce:	22 0f       	add	r18, r18
    18d0:	33 1f       	adc	r19, r19
    18d2:	22 0f       	add	r18, r18
    18d4:	33 1f       	adc	r19, r19
    18d6:	82 0f       	add	r24, r18
    18d8:	93 1f       	adc	r25, r19
    18da:	9c 01       	movw	r18, r24
    18dc:	24 0f       	add	r18, r20
    18de:	35 1f       	adc	r19, r21
    18e0:	8b 81       	ldd	r24, Y+3	; 0x03
    18e2:	9c 81       	ldd	r25, Y+4	; 0x04
    18e4:	fc 01       	movw	r30, r24
    18e6:	e2 0f       	add	r30, r18
    18e8:	f3 1f       	adc	r31, r19
    18ea:	91 89       	ldd	r25, Z+17	; 0x11
    18ec:	86 2f       	mov	r24, r22
    18ee:	69 2f       	mov	r22, r25
    18f0:	41 e0       	ldi	r20, 0x01	; 1
    18f2:	0e 94 1a 07 	call	0xe34	; 0xe34 <DIO_enuSetPinDirection>
{
	ES_t Local_enuErrorState=ES_NOK;
	u8 Local_u8Iter=0;
	if(copy_SegConfig!=NULL)
	{
		for(Local_u8Iter=0;Local_u8Iter<SEG_NUM;Local_u8Iter++)
    18f6:	89 81       	ldd	r24, Y+1	; 0x01
    18f8:	8f 5f       	subi	r24, 0xFF	; 255
    18fa:	89 83       	std	Y+1, r24	; 0x01
    18fc:	89 81       	ldd	r24, Y+1	; 0x01
    18fe:	82 30       	cpi	r24, 0x02	; 2
    1900:	08 f4       	brcc	.+2      	; 0x1904 <Sev_Seg_enuInit+0x4be>
    1902:	b2 cd       	rjmp	.-1180   	; 0x1468 <Sev_Seg_enuInit+0x22>
			if(copy_SegConfig[Local_u8Iter].SEG_u8DOT_Port != NOT_CONNECTED && copy_SegConfig[Local_u8Iter].SEG_u8DOT_Pin!= NOT_CONNECTED)
			{
				DIO_enuSetPinDirection(copy_SegConfig[Local_u8Iter].SEG_u8DOT_Port,copy_SegConfig[Local_u8Iter].SEG_u8DOT_Pin,DIO_OUTPUT);
			}
		}
		Local_enuErrorState = ES_OK;
    1904:	81 e0       	ldi	r24, 0x01	; 1
    1906:	8a 83       	std	Y+2, r24	; 0x02
    1908:	02 c0       	rjmp	.+4      	; 0x190e <Sev_Seg_enuInit+0x4c8>

	}
	else
	{
		Local_enuErrorState=ES_NULL_POINTER;
    190a:	82 e0       	ldi	r24, 0x02	; 2
    190c:	8a 83       	std	Y+2, r24	; 0x02
	}
	return Local_enuErrorState;
    190e:	8a 81       	ldd	r24, Y+2	; 0x02
}
    1910:	0f 90       	pop	r0
    1912:	0f 90       	pop	r0
    1914:	0f 90       	pop	r0
    1916:	0f 90       	pop	r0
    1918:	cf 91       	pop	r28
    191a:	df 91       	pop	r29
    191c:	08 95       	ret

0000191e <Sev_Seg_enuDisplayNum>:
ES_t Sev_Seg_enuDisplayNum(u8 copy_SegID,u8 copy_u8Num)
{
    191e:	df 93       	push	r29
    1920:	cf 93       	push	r28
    1922:	cd b7       	in	r28, 0x3d	; 61
    1924:	de b7       	in	r29, 0x3e	; 62
    1926:	68 97       	sbiw	r28, 0x18	; 24
    1928:	0f b6       	in	r0, 0x3f	; 63
    192a:	f8 94       	cli
    192c:	de bf       	out	0x3e, r29	; 62
    192e:	0f be       	out	0x3f, r0	; 63
    1930:	cd bf       	out	0x3d, r28	; 61
    1932:	8a 83       	std	Y+2, r24	; 0x02
    1934:	6b 83       	std	Y+3, r22	; 0x03
	ES_t Local_enuErrorState=ES_NOK;
    1936:	19 82       	std	Y+1, r1	; 0x01
	if(copy_u8Num<10)
    1938:	8b 81       	ldd	r24, Y+3	; 0x03
    193a:	8a 30       	cpi	r24, 0x0A	; 10
    193c:	08 f0       	brcs	.+2      	; 0x1940 <Sev_Seg_enuDisplayNum+0x22>
    193e:	a2 c3       	rjmp	.+1860   	; 0x2084 <Sev_Seg_enuDisplayNum+0x766>
	{
		if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type ==COMMON_CATHODE)
    1940:	8a 81       	ldd	r24, Y+2	; 0x02
    1942:	48 2f       	mov	r20, r24
    1944:	50 e0       	ldi	r21, 0x00	; 0
    1946:	ca 01       	movw	r24, r20
    1948:	88 0f       	add	r24, r24
    194a:	99 1f       	adc	r25, r25
    194c:	9c 01       	movw	r18, r24
    194e:	22 0f       	add	r18, r18
    1950:	33 1f       	adc	r19, r19
    1952:	22 0f       	add	r18, r18
    1954:	33 1f       	adc	r19, r19
    1956:	22 0f       	add	r18, r18
    1958:	33 1f       	adc	r19, r19
    195a:	82 0f       	add	r24, r18
    195c:	93 1f       	adc	r25, r19
    195e:	84 0f       	add	r24, r20
    1960:	95 1f       	adc	r25, r21
    1962:	fc 01       	movw	r30, r24
    1964:	ec 57       	subi	r30, 0x7C	; 124
    1966:	ff 4f       	sbci	r31, 0xFF	; 255
    1968:	80 81       	ld	r24, Z
    196a:	82 30       	cpi	r24, 0x02	; 2
    196c:	09 f0       	breq	.+2      	; 0x1970 <Sev_Seg_enuDisplayNum+0x52>
    196e:	98 c1       	rjmp	.+816    	; 0x1ca0 <Sev_Seg_enuDisplayNum+0x382>
		{
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8APort,SEG_AstrSegConfig[copy_SegID].SEG_u8APin,(((SEG_u8AsSeg[copy_u8Num])>>0)&1));
    1970:	8a 81       	ldd	r24, Y+2	; 0x02
    1972:	48 2f       	mov	r20, r24
    1974:	50 e0       	ldi	r21, 0x00	; 0
    1976:	ca 01       	movw	r24, r20
    1978:	88 0f       	add	r24, r24
    197a:	99 1f       	adc	r25, r25
    197c:	9c 01       	movw	r18, r24
    197e:	22 0f       	add	r18, r18
    1980:	33 1f       	adc	r19, r19
    1982:	22 0f       	add	r18, r18
    1984:	33 1f       	adc	r19, r19
    1986:	22 0f       	add	r18, r18
    1988:	33 1f       	adc	r19, r19
    198a:	82 0f       	add	r24, r18
    198c:	93 1f       	adc	r25, r19
    198e:	84 0f       	add	r24, r20
    1990:	95 1f       	adc	r25, r21
    1992:	fc 01       	movw	r30, r24
    1994:	ee 58       	subi	r30, 0x8E	; 142
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	60 81       	ld	r22, Z
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	48 2f       	mov	r20, r24
    199e:	50 e0       	ldi	r21, 0x00	; 0
    19a0:	ca 01       	movw	r24, r20
    19a2:	88 0f       	add	r24, r24
    19a4:	99 1f       	adc	r25, r25
    19a6:	9c 01       	movw	r18, r24
    19a8:	22 0f       	add	r18, r18
    19aa:	33 1f       	adc	r19, r19
    19ac:	22 0f       	add	r18, r18
    19ae:	33 1f       	adc	r19, r19
    19b0:	22 0f       	add	r18, r18
    19b2:	33 1f       	adc	r19, r19
    19b4:	82 0f       	add	r24, r18
    19b6:	93 1f       	adc	r25, r19
    19b8:	84 0f       	add	r24, r20
    19ba:	95 1f       	adc	r25, r21
    19bc:	fc 01       	movw	r30, r24
    19be:	ed 58       	subi	r30, 0x8D	; 141
    19c0:	ff 4f       	sbci	r31, 0xFF	; 255
    19c2:	20 81       	ld	r18, Z
    19c4:	8b 81       	ldd	r24, Y+3	; 0x03
    19c6:	88 2f       	mov	r24, r24
    19c8:	90 e0       	ldi	r25, 0x00	; 0
    19ca:	fc 01       	movw	r30, r24
    19cc:	e8 59       	subi	r30, 0x98	; 152
    19ce:	ff 4f       	sbci	r31, 0xFF	; 255
    19d0:	80 81       	ld	r24, Z
    19d2:	98 2f       	mov	r25, r24
    19d4:	91 70       	andi	r25, 0x01	; 1
    19d6:	86 2f       	mov	r24, r22
    19d8:	62 2f       	mov	r22, r18
    19da:	49 2f       	mov	r20, r25
    19dc:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8BPort,SEG_AstrSegConfig[copy_SegID].SEG_u8BPin,(((SEG_u8AsSeg[copy_u8Num])>>1)&1));
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	48 2f       	mov	r20, r24
    19e4:	50 e0       	ldi	r21, 0x00	; 0
    19e6:	ca 01       	movw	r24, r20
    19e8:	88 0f       	add	r24, r24
    19ea:	99 1f       	adc	r25, r25
    19ec:	9c 01       	movw	r18, r24
    19ee:	22 0f       	add	r18, r18
    19f0:	33 1f       	adc	r19, r19
    19f2:	22 0f       	add	r18, r18
    19f4:	33 1f       	adc	r19, r19
    19f6:	22 0f       	add	r18, r18
    19f8:	33 1f       	adc	r19, r19
    19fa:	82 0f       	add	r24, r18
    19fc:	93 1f       	adc	r25, r19
    19fe:	84 0f       	add	r24, r20
    1a00:	95 1f       	adc	r25, r21
    1a02:	fc 01       	movw	r30, r24
    1a04:	ec 58       	subi	r30, 0x8C	; 140
    1a06:	ff 4f       	sbci	r31, 0xFF	; 255
    1a08:	60 81       	ld	r22, Z
    1a0a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a0c:	48 2f       	mov	r20, r24
    1a0e:	50 e0       	ldi	r21, 0x00	; 0
    1a10:	ca 01       	movw	r24, r20
    1a12:	88 0f       	add	r24, r24
    1a14:	99 1f       	adc	r25, r25
    1a16:	9c 01       	movw	r18, r24
    1a18:	22 0f       	add	r18, r18
    1a1a:	33 1f       	adc	r19, r19
    1a1c:	22 0f       	add	r18, r18
    1a1e:	33 1f       	adc	r19, r19
    1a20:	22 0f       	add	r18, r18
    1a22:	33 1f       	adc	r19, r19
    1a24:	82 0f       	add	r24, r18
    1a26:	93 1f       	adc	r25, r19
    1a28:	84 0f       	add	r24, r20
    1a2a:	95 1f       	adc	r25, r21
    1a2c:	fc 01       	movw	r30, r24
    1a2e:	eb 58       	subi	r30, 0x8B	; 139
    1a30:	ff 4f       	sbci	r31, 0xFF	; 255
    1a32:	20 81       	ld	r18, Z
    1a34:	8b 81       	ldd	r24, Y+3	; 0x03
    1a36:	88 2f       	mov	r24, r24
    1a38:	90 e0       	ldi	r25, 0x00	; 0
    1a3a:	fc 01       	movw	r30, r24
    1a3c:	e8 59       	subi	r30, 0x98	; 152
    1a3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a40:	80 81       	ld	r24, Z
    1a42:	86 95       	lsr	r24
    1a44:	98 2f       	mov	r25, r24
    1a46:	91 70       	andi	r25, 0x01	; 1
    1a48:	86 2f       	mov	r24, r22
    1a4a:	62 2f       	mov	r22, r18
    1a4c:	49 2f       	mov	r20, r25
    1a4e:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CPort,SEG_AstrSegConfig[copy_SegID].SEG_u8CPin,(((SEG_u8AsSeg[copy_u8Num])>>2)&1));
    1a52:	8a 81       	ldd	r24, Y+2	; 0x02
    1a54:	48 2f       	mov	r20, r24
    1a56:	50 e0       	ldi	r21, 0x00	; 0
    1a58:	ca 01       	movw	r24, r20
    1a5a:	88 0f       	add	r24, r24
    1a5c:	99 1f       	adc	r25, r25
    1a5e:	9c 01       	movw	r18, r24
    1a60:	22 0f       	add	r18, r18
    1a62:	33 1f       	adc	r19, r19
    1a64:	22 0f       	add	r18, r18
    1a66:	33 1f       	adc	r19, r19
    1a68:	22 0f       	add	r18, r18
    1a6a:	33 1f       	adc	r19, r19
    1a6c:	82 0f       	add	r24, r18
    1a6e:	93 1f       	adc	r25, r19
    1a70:	84 0f       	add	r24, r20
    1a72:	95 1f       	adc	r25, r21
    1a74:	fc 01       	movw	r30, r24
    1a76:	ea 58       	subi	r30, 0x8A	; 138
    1a78:	ff 4f       	sbci	r31, 0xFF	; 255
    1a7a:	60 81       	ld	r22, Z
    1a7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a7e:	48 2f       	mov	r20, r24
    1a80:	50 e0       	ldi	r21, 0x00	; 0
    1a82:	ca 01       	movw	r24, r20
    1a84:	88 0f       	add	r24, r24
    1a86:	99 1f       	adc	r25, r25
    1a88:	9c 01       	movw	r18, r24
    1a8a:	22 0f       	add	r18, r18
    1a8c:	33 1f       	adc	r19, r19
    1a8e:	22 0f       	add	r18, r18
    1a90:	33 1f       	adc	r19, r19
    1a92:	22 0f       	add	r18, r18
    1a94:	33 1f       	adc	r19, r19
    1a96:	82 0f       	add	r24, r18
    1a98:	93 1f       	adc	r25, r19
    1a9a:	84 0f       	add	r24, r20
    1a9c:	95 1f       	adc	r25, r21
    1a9e:	fc 01       	movw	r30, r24
    1aa0:	e9 58       	subi	r30, 0x89	; 137
    1aa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa4:	20 81       	ld	r18, Z
    1aa6:	8b 81       	ldd	r24, Y+3	; 0x03
    1aa8:	88 2f       	mov	r24, r24
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
    1aac:	fc 01       	movw	r30, r24
    1aae:	e8 59       	subi	r30, 0x98	; 152
    1ab0:	ff 4f       	sbci	r31, 0xFF	; 255
    1ab2:	80 81       	ld	r24, Z
    1ab4:	86 95       	lsr	r24
    1ab6:	86 95       	lsr	r24
    1ab8:	98 2f       	mov	r25, r24
    1aba:	91 70       	andi	r25, 0x01	; 1
    1abc:	86 2f       	mov	r24, r22
    1abe:	62 2f       	mov	r22, r18
    1ac0:	49 2f       	mov	r20, r25
    1ac2:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DPort,SEG_AstrSegConfig[copy_SegID].SEG_u8DPin,(((SEG_u8AsSeg[copy_u8Num])>>3)&1));
    1ac6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac8:	48 2f       	mov	r20, r24
    1aca:	50 e0       	ldi	r21, 0x00	; 0
    1acc:	ca 01       	movw	r24, r20
    1ace:	88 0f       	add	r24, r24
    1ad0:	99 1f       	adc	r25, r25
    1ad2:	9c 01       	movw	r18, r24
    1ad4:	22 0f       	add	r18, r18
    1ad6:	33 1f       	adc	r19, r19
    1ad8:	22 0f       	add	r18, r18
    1ada:	33 1f       	adc	r19, r19
    1adc:	22 0f       	add	r18, r18
    1ade:	33 1f       	adc	r19, r19
    1ae0:	82 0f       	add	r24, r18
    1ae2:	93 1f       	adc	r25, r19
    1ae4:	84 0f       	add	r24, r20
    1ae6:	95 1f       	adc	r25, r21
    1ae8:	fc 01       	movw	r30, r24
    1aea:	e8 58       	subi	r30, 0x88	; 136
    1aec:	ff 4f       	sbci	r31, 0xFF	; 255
    1aee:	60 81       	ld	r22, Z
    1af0:	8a 81       	ldd	r24, Y+2	; 0x02
    1af2:	48 2f       	mov	r20, r24
    1af4:	50 e0       	ldi	r21, 0x00	; 0
    1af6:	ca 01       	movw	r24, r20
    1af8:	88 0f       	add	r24, r24
    1afa:	99 1f       	adc	r25, r25
    1afc:	9c 01       	movw	r18, r24
    1afe:	22 0f       	add	r18, r18
    1b00:	33 1f       	adc	r19, r19
    1b02:	22 0f       	add	r18, r18
    1b04:	33 1f       	adc	r19, r19
    1b06:	22 0f       	add	r18, r18
    1b08:	33 1f       	adc	r19, r19
    1b0a:	82 0f       	add	r24, r18
    1b0c:	93 1f       	adc	r25, r19
    1b0e:	84 0f       	add	r24, r20
    1b10:	95 1f       	adc	r25, r21
    1b12:	fc 01       	movw	r30, r24
    1b14:	e7 58       	subi	r30, 0x87	; 135
    1b16:	ff 4f       	sbci	r31, 0xFF	; 255
    1b18:	20 81       	ld	r18, Z
    1b1a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1c:	88 2f       	mov	r24, r24
    1b1e:	90 e0       	ldi	r25, 0x00	; 0
    1b20:	fc 01       	movw	r30, r24
    1b22:	e8 59       	subi	r30, 0x98	; 152
    1b24:	ff 4f       	sbci	r31, 0xFF	; 255
    1b26:	80 81       	ld	r24, Z
    1b28:	86 95       	lsr	r24
    1b2a:	86 95       	lsr	r24
    1b2c:	86 95       	lsr	r24
    1b2e:	98 2f       	mov	r25, r24
    1b30:	91 70       	andi	r25, 0x01	; 1
    1b32:	86 2f       	mov	r24, r22
    1b34:	62 2f       	mov	r22, r18
    1b36:	49 2f       	mov	r20, r25
    1b38:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8EPort,SEG_AstrSegConfig[copy_SegID].SEG_u8EPin,(((SEG_u8AsSeg[copy_u8Num])>>4)&1));
    1b3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3e:	48 2f       	mov	r20, r24
    1b40:	50 e0       	ldi	r21, 0x00	; 0
    1b42:	ca 01       	movw	r24, r20
    1b44:	88 0f       	add	r24, r24
    1b46:	99 1f       	adc	r25, r25
    1b48:	9c 01       	movw	r18, r24
    1b4a:	22 0f       	add	r18, r18
    1b4c:	33 1f       	adc	r19, r19
    1b4e:	22 0f       	add	r18, r18
    1b50:	33 1f       	adc	r19, r19
    1b52:	22 0f       	add	r18, r18
    1b54:	33 1f       	adc	r19, r19
    1b56:	82 0f       	add	r24, r18
    1b58:	93 1f       	adc	r25, r19
    1b5a:	84 0f       	add	r24, r20
    1b5c:	95 1f       	adc	r25, r21
    1b5e:	fc 01       	movw	r30, r24
    1b60:	e6 58       	subi	r30, 0x86	; 134
    1b62:	ff 4f       	sbci	r31, 0xFF	; 255
    1b64:	60 81       	ld	r22, Z
    1b66:	8a 81       	ldd	r24, Y+2	; 0x02
    1b68:	48 2f       	mov	r20, r24
    1b6a:	50 e0       	ldi	r21, 0x00	; 0
    1b6c:	ca 01       	movw	r24, r20
    1b6e:	88 0f       	add	r24, r24
    1b70:	99 1f       	adc	r25, r25
    1b72:	9c 01       	movw	r18, r24
    1b74:	22 0f       	add	r18, r18
    1b76:	33 1f       	adc	r19, r19
    1b78:	22 0f       	add	r18, r18
    1b7a:	33 1f       	adc	r19, r19
    1b7c:	22 0f       	add	r18, r18
    1b7e:	33 1f       	adc	r19, r19
    1b80:	82 0f       	add	r24, r18
    1b82:	93 1f       	adc	r25, r19
    1b84:	84 0f       	add	r24, r20
    1b86:	95 1f       	adc	r25, r21
    1b88:	fc 01       	movw	r30, r24
    1b8a:	e5 58       	subi	r30, 0x85	; 133
    1b8c:	ff 4f       	sbci	r31, 0xFF	; 255
    1b8e:	20 81       	ld	r18, Z
    1b90:	8b 81       	ldd	r24, Y+3	; 0x03
    1b92:	88 2f       	mov	r24, r24
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	fc 01       	movw	r30, r24
    1b98:	e8 59       	subi	r30, 0x98	; 152
    1b9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b9c:	80 81       	ld	r24, Z
    1b9e:	82 95       	swap	r24
    1ba0:	8f 70       	andi	r24, 0x0F	; 15
    1ba2:	98 2f       	mov	r25, r24
    1ba4:	91 70       	andi	r25, 0x01	; 1
    1ba6:	86 2f       	mov	r24, r22
    1ba8:	62 2f       	mov	r22, r18
    1baa:	49 2f       	mov	r20, r25
    1bac:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8FPort,SEG_AstrSegConfig[copy_SegID].SEG_u8FPin,(((SEG_u8AsSeg[copy_u8Num])>>5)&1));
    1bb0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb2:	48 2f       	mov	r20, r24
    1bb4:	50 e0       	ldi	r21, 0x00	; 0
    1bb6:	ca 01       	movw	r24, r20
    1bb8:	88 0f       	add	r24, r24
    1bba:	99 1f       	adc	r25, r25
    1bbc:	9c 01       	movw	r18, r24
    1bbe:	22 0f       	add	r18, r18
    1bc0:	33 1f       	adc	r19, r19
    1bc2:	22 0f       	add	r18, r18
    1bc4:	33 1f       	adc	r19, r19
    1bc6:	22 0f       	add	r18, r18
    1bc8:	33 1f       	adc	r19, r19
    1bca:	82 0f       	add	r24, r18
    1bcc:	93 1f       	adc	r25, r19
    1bce:	84 0f       	add	r24, r20
    1bd0:	95 1f       	adc	r25, r21
    1bd2:	fc 01       	movw	r30, r24
    1bd4:	e4 58       	subi	r30, 0x84	; 132
    1bd6:	ff 4f       	sbci	r31, 0xFF	; 255
    1bd8:	60 81       	ld	r22, Z
    1bda:	8a 81       	ldd	r24, Y+2	; 0x02
    1bdc:	48 2f       	mov	r20, r24
    1bde:	50 e0       	ldi	r21, 0x00	; 0
    1be0:	ca 01       	movw	r24, r20
    1be2:	88 0f       	add	r24, r24
    1be4:	99 1f       	adc	r25, r25
    1be6:	9c 01       	movw	r18, r24
    1be8:	22 0f       	add	r18, r18
    1bea:	33 1f       	adc	r19, r19
    1bec:	22 0f       	add	r18, r18
    1bee:	33 1f       	adc	r19, r19
    1bf0:	22 0f       	add	r18, r18
    1bf2:	33 1f       	adc	r19, r19
    1bf4:	82 0f       	add	r24, r18
    1bf6:	93 1f       	adc	r25, r19
    1bf8:	84 0f       	add	r24, r20
    1bfa:	95 1f       	adc	r25, r21
    1bfc:	fc 01       	movw	r30, r24
    1bfe:	e3 58       	subi	r30, 0x83	; 131
    1c00:	ff 4f       	sbci	r31, 0xFF	; 255
    1c02:	20 81       	ld	r18, Z
    1c04:	8b 81       	ldd	r24, Y+3	; 0x03
    1c06:	88 2f       	mov	r24, r24
    1c08:	90 e0       	ldi	r25, 0x00	; 0
    1c0a:	fc 01       	movw	r30, r24
    1c0c:	e8 59       	subi	r30, 0x98	; 152
    1c0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c10:	80 81       	ld	r24, Z
    1c12:	82 95       	swap	r24
    1c14:	86 95       	lsr	r24
    1c16:	87 70       	andi	r24, 0x07	; 7
    1c18:	98 2f       	mov	r25, r24
    1c1a:	91 70       	andi	r25, 0x01	; 1
    1c1c:	86 2f       	mov	r24, r22
    1c1e:	62 2f       	mov	r22, r18
    1c20:	49 2f       	mov	r20, r25
    1c22:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8GPort,SEG_AstrSegConfig[copy_SegID].SEG_u8GPin,(((SEG_u8AsSeg[copy_u8Num])>>6)&1));
    1c26:	8a 81       	ldd	r24, Y+2	; 0x02
    1c28:	48 2f       	mov	r20, r24
    1c2a:	50 e0       	ldi	r21, 0x00	; 0
    1c2c:	ca 01       	movw	r24, r20
    1c2e:	88 0f       	add	r24, r24
    1c30:	99 1f       	adc	r25, r25
    1c32:	9c 01       	movw	r18, r24
    1c34:	22 0f       	add	r18, r18
    1c36:	33 1f       	adc	r19, r19
    1c38:	22 0f       	add	r18, r18
    1c3a:	33 1f       	adc	r19, r19
    1c3c:	22 0f       	add	r18, r18
    1c3e:	33 1f       	adc	r19, r19
    1c40:	82 0f       	add	r24, r18
    1c42:	93 1f       	adc	r25, r19
    1c44:	84 0f       	add	r24, r20
    1c46:	95 1f       	adc	r25, r21
    1c48:	fc 01       	movw	r30, r24
    1c4a:	e2 58       	subi	r30, 0x82	; 130
    1c4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c4e:	60 81       	ld	r22, Z
    1c50:	8a 81       	ldd	r24, Y+2	; 0x02
    1c52:	48 2f       	mov	r20, r24
    1c54:	50 e0       	ldi	r21, 0x00	; 0
    1c56:	ca 01       	movw	r24, r20
    1c58:	88 0f       	add	r24, r24
    1c5a:	99 1f       	adc	r25, r25
    1c5c:	9c 01       	movw	r18, r24
    1c5e:	22 0f       	add	r18, r18
    1c60:	33 1f       	adc	r19, r19
    1c62:	22 0f       	add	r18, r18
    1c64:	33 1f       	adc	r19, r19
    1c66:	22 0f       	add	r18, r18
    1c68:	33 1f       	adc	r19, r19
    1c6a:	82 0f       	add	r24, r18
    1c6c:	93 1f       	adc	r25, r19
    1c6e:	84 0f       	add	r24, r20
    1c70:	95 1f       	adc	r25, r21
    1c72:	fc 01       	movw	r30, r24
    1c74:	e1 58       	subi	r30, 0x81	; 129
    1c76:	ff 4f       	sbci	r31, 0xFF	; 255
    1c78:	20 81       	ld	r18, Z
    1c7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c7c:	88 2f       	mov	r24, r24
    1c7e:	90 e0       	ldi	r25, 0x00	; 0
    1c80:	fc 01       	movw	r30, r24
    1c82:	e8 59       	subi	r30, 0x98	; 152
    1c84:	ff 4f       	sbci	r31, 0xFF	; 255
    1c86:	80 81       	ld	r24, Z
    1c88:	82 95       	swap	r24
    1c8a:	86 95       	lsr	r24
    1c8c:	86 95       	lsr	r24
    1c8e:	83 70       	andi	r24, 0x03	; 3
    1c90:	98 2f       	mov	r25, r24
    1c92:	91 70       	andi	r25, 0x01	; 1
    1c94:	86 2f       	mov	r24, r22
    1c96:	62 2f       	mov	r22, r18
    1c98:	49 2f       	mov	r20, r25
    1c9a:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    1c9e:	f4 c1       	rjmp	.+1000   	; 0x2088 <Sev_Seg_enuDisplayNum+0x76a>
		}
		else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type ==COMMON_ANODE)
    1ca0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ca2:	48 2f       	mov	r20, r24
    1ca4:	50 e0       	ldi	r21, 0x00	; 0
    1ca6:	ca 01       	movw	r24, r20
    1ca8:	88 0f       	add	r24, r24
    1caa:	99 1f       	adc	r25, r25
    1cac:	9c 01       	movw	r18, r24
    1cae:	22 0f       	add	r18, r18
    1cb0:	33 1f       	adc	r19, r19
    1cb2:	22 0f       	add	r18, r18
    1cb4:	33 1f       	adc	r19, r19
    1cb6:	22 0f       	add	r18, r18
    1cb8:	33 1f       	adc	r19, r19
    1cba:	82 0f       	add	r24, r18
    1cbc:	93 1f       	adc	r25, r19
    1cbe:	84 0f       	add	r24, r20
    1cc0:	95 1f       	adc	r25, r21
    1cc2:	fc 01       	movw	r30, r24
    1cc4:	ec 57       	subi	r30, 0x7C	; 124
    1cc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc8:	80 81       	ld	r24, Z
    1cca:	81 30       	cpi	r24, 0x01	; 1
    1ccc:	09 f0       	breq	.+2      	; 0x1cd0 <Sev_Seg_enuDisplayNum+0x3b2>
    1cce:	d7 c1       	rjmp	.+942    	; 0x207e <Sev_Seg_enuDisplayNum+0x760>
		{
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8APort,SEG_AstrSegConfig[copy_SegID].SEG_u8APin,!(((SEG_u8AsSeg[copy_u8Num])>>0)&1));
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	48 2f       	mov	r20, r24
    1cd4:	50 e0       	ldi	r21, 0x00	; 0
    1cd6:	ca 01       	movw	r24, r20
    1cd8:	88 0f       	add	r24, r24
    1cda:	99 1f       	adc	r25, r25
    1cdc:	9c 01       	movw	r18, r24
    1cde:	22 0f       	add	r18, r18
    1ce0:	33 1f       	adc	r19, r19
    1ce2:	22 0f       	add	r18, r18
    1ce4:	33 1f       	adc	r19, r19
    1ce6:	22 0f       	add	r18, r18
    1ce8:	33 1f       	adc	r19, r19
    1cea:	82 0f       	add	r24, r18
    1cec:	93 1f       	adc	r25, r19
    1cee:	84 0f       	add	r24, r20
    1cf0:	95 1f       	adc	r25, r21
    1cf2:	fc 01       	movw	r30, r24
    1cf4:	ee 58       	subi	r30, 0x8E	; 142
    1cf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf8:	80 81       	ld	r24, Z
    1cfa:	88 8f       	std	Y+24, r24	; 0x18
    1cfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cfe:	48 2f       	mov	r20, r24
    1d00:	50 e0       	ldi	r21, 0x00	; 0
    1d02:	ca 01       	movw	r24, r20
    1d04:	88 0f       	add	r24, r24
    1d06:	99 1f       	adc	r25, r25
    1d08:	9c 01       	movw	r18, r24
    1d0a:	22 0f       	add	r18, r18
    1d0c:	33 1f       	adc	r19, r19
    1d0e:	22 0f       	add	r18, r18
    1d10:	33 1f       	adc	r19, r19
    1d12:	22 0f       	add	r18, r18
    1d14:	33 1f       	adc	r19, r19
    1d16:	82 0f       	add	r24, r18
    1d18:	93 1f       	adc	r25, r19
    1d1a:	84 0f       	add	r24, r20
    1d1c:	95 1f       	adc	r25, r21
    1d1e:	fc 01       	movw	r30, r24
    1d20:	ed 58       	subi	r30, 0x8D	; 141
    1d22:	ff 4f       	sbci	r31, 0xFF	; 255
    1d24:	80 81       	ld	r24, Z
    1d26:	8f 8b       	std	Y+23, r24	; 0x17
    1d28:	8b 81       	ldd	r24, Y+3	; 0x03
    1d2a:	88 2f       	mov	r24, r24
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	fc 01       	movw	r30, r24
    1d30:	e8 59       	subi	r30, 0x98	; 152
    1d32:	ff 4f       	sbci	r31, 0xFF	; 255
    1d34:	80 81       	ld	r24, Z
    1d36:	88 2f       	mov	r24, r24
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	81 70       	andi	r24, 0x01	; 1
    1d3c:	90 70       	andi	r25, 0x00	; 0
    1d3e:	1e 8a       	std	Y+22, r1	; 0x16
    1d40:	00 97       	sbiw	r24, 0x00	; 0
    1d42:	11 f4       	brne	.+4      	; 0x1d48 <Sev_Seg_enuDisplayNum+0x42a>
    1d44:	81 e0       	ldi	r24, 0x01	; 1
    1d46:	8e 8b       	std	Y+22, r24	; 0x16
    1d48:	88 8d       	ldd	r24, Y+24	; 0x18
    1d4a:	6f 89       	ldd	r22, Y+23	; 0x17
    1d4c:	4e 89       	ldd	r20, Y+22	; 0x16
    1d4e:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8BPort,SEG_AstrSegConfig[copy_SegID].SEG_u8BPin,!(((SEG_u8AsSeg[copy_u8Num])>>1)&1));
    1d52:	8a 81       	ldd	r24, Y+2	; 0x02
    1d54:	48 2f       	mov	r20, r24
    1d56:	50 e0       	ldi	r21, 0x00	; 0
    1d58:	ca 01       	movw	r24, r20
    1d5a:	88 0f       	add	r24, r24
    1d5c:	99 1f       	adc	r25, r25
    1d5e:	9c 01       	movw	r18, r24
    1d60:	22 0f       	add	r18, r18
    1d62:	33 1f       	adc	r19, r19
    1d64:	22 0f       	add	r18, r18
    1d66:	33 1f       	adc	r19, r19
    1d68:	22 0f       	add	r18, r18
    1d6a:	33 1f       	adc	r19, r19
    1d6c:	82 0f       	add	r24, r18
    1d6e:	93 1f       	adc	r25, r19
    1d70:	84 0f       	add	r24, r20
    1d72:	95 1f       	adc	r25, r21
    1d74:	fc 01       	movw	r30, r24
    1d76:	ec 58       	subi	r30, 0x8C	; 140
    1d78:	ff 4f       	sbci	r31, 0xFF	; 255
    1d7a:	80 81       	ld	r24, Z
    1d7c:	8d 8b       	std	Y+21, r24	; 0x15
    1d7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1d80:	48 2f       	mov	r20, r24
    1d82:	50 e0       	ldi	r21, 0x00	; 0
    1d84:	ca 01       	movw	r24, r20
    1d86:	88 0f       	add	r24, r24
    1d88:	99 1f       	adc	r25, r25
    1d8a:	9c 01       	movw	r18, r24
    1d8c:	22 0f       	add	r18, r18
    1d8e:	33 1f       	adc	r19, r19
    1d90:	22 0f       	add	r18, r18
    1d92:	33 1f       	adc	r19, r19
    1d94:	22 0f       	add	r18, r18
    1d96:	33 1f       	adc	r19, r19
    1d98:	82 0f       	add	r24, r18
    1d9a:	93 1f       	adc	r25, r19
    1d9c:	84 0f       	add	r24, r20
    1d9e:	95 1f       	adc	r25, r21
    1da0:	fc 01       	movw	r30, r24
    1da2:	eb 58       	subi	r30, 0x8B	; 139
    1da4:	ff 4f       	sbci	r31, 0xFF	; 255
    1da6:	80 81       	ld	r24, Z
    1da8:	8c 8b       	std	Y+20, r24	; 0x14
    1daa:	8b 81       	ldd	r24, Y+3	; 0x03
    1dac:	88 2f       	mov	r24, r24
    1dae:	90 e0       	ldi	r25, 0x00	; 0
    1db0:	fc 01       	movw	r30, r24
    1db2:	e8 59       	subi	r30, 0x98	; 152
    1db4:	ff 4f       	sbci	r31, 0xFF	; 255
    1db6:	80 81       	ld	r24, Z
    1db8:	86 95       	lsr	r24
    1dba:	88 2f       	mov	r24, r24
    1dbc:	90 e0       	ldi	r25, 0x00	; 0
    1dbe:	81 70       	andi	r24, 0x01	; 1
    1dc0:	90 70       	andi	r25, 0x00	; 0
    1dc2:	1b 8a       	std	Y+19, r1	; 0x13
    1dc4:	00 97       	sbiw	r24, 0x00	; 0
    1dc6:	11 f4       	brne	.+4      	; 0x1dcc <Sev_Seg_enuDisplayNum+0x4ae>
    1dc8:	81 e0       	ldi	r24, 0x01	; 1
    1dca:	8b 8b       	std	Y+19, r24	; 0x13
    1dcc:	8d 89       	ldd	r24, Y+21	; 0x15
    1dce:	6c 89       	ldd	r22, Y+20	; 0x14
    1dd0:	4b 89       	ldd	r20, Y+19	; 0x13
    1dd2:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CPort,SEG_AstrSegConfig[copy_SegID].SEG_u8CPin,!(((SEG_u8AsSeg[copy_u8Num])>>2)&1));
    1dd6:	8a 81       	ldd	r24, Y+2	; 0x02
    1dd8:	48 2f       	mov	r20, r24
    1dda:	50 e0       	ldi	r21, 0x00	; 0
    1ddc:	ca 01       	movw	r24, r20
    1dde:	88 0f       	add	r24, r24
    1de0:	99 1f       	adc	r25, r25
    1de2:	9c 01       	movw	r18, r24
    1de4:	22 0f       	add	r18, r18
    1de6:	33 1f       	adc	r19, r19
    1de8:	22 0f       	add	r18, r18
    1dea:	33 1f       	adc	r19, r19
    1dec:	22 0f       	add	r18, r18
    1dee:	33 1f       	adc	r19, r19
    1df0:	82 0f       	add	r24, r18
    1df2:	93 1f       	adc	r25, r19
    1df4:	84 0f       	add	r24, r20
    1df6:	95 1f       	adc	r25, r21
    1df8:	fc 01       	movw	r30, r24
    1dfa:	ea 58       	subi	r30, 0x8A	; 138
    1dfc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dfe:	80 81       	ld	r24, Z
    1e00:	8a 8b       	std	Y+18, r24	; 0x12
    1e02:	8a 81       	ldd	r24, Y+2	; 0x02
    1e04:	48 2f       	mov	r20, r24
    1e06:	50 e0       	ldi	r21, 0x00	; 0
    1e08:	ca 01       	movw	r24, r20
    1e0a:	88 0f       	add	r24, r24
    1e0c:	99 1f       	adc	r25, r25
    1e0e:	9c 01       	movw	r18, r24
    1e10:	22 0f       	add	r18, r18
    1e12:	33 1f       	adc	r19, r19
    1e14:	22 0f       	add	r18, r18
    1e16:	33 1f       	adc	r19, r19
    1e18:	22 0f       	add	r18, r18
    1e1a:	33 1f       	adc	r19, r19
    1e1c:	82 0f       	add	r24, r18
    1e1e:	93 1f       	adc	r25, r19
    1e20:	84 0f       	add	r24, r20
    1e22:	95 1f       	adc	r25, r21
    1e24:	fc 01       	movw	r30, r24
    1e26:	e9 58       	subi	r30, 0x89	; 137
    1e28:	ff 4f       	sbci	r31, 0xFF	; 255
    1e2a:	80 81       	ld	r24, Z
    1e2c:	89 8b       	std	Y+17, r24	; 0x11
    1e2e:	8b 81       	ldd	r24, Y+3	; 0x03
    1e30:	88 2f       	mov	r24, r24
    1e32:	90 e0       	ldi	r25, 0x00	; 0
    1e34:	fc 01       	movw	r30, r24
    1e36:	e8 59       	subi	r30, 0x98	; 152
    1e38:	ff 4f       	sbci	r31, 0xFF	; 255
    1e3a:	80 81       	ld	r24, Z
    1e3c:	86 95       	lsr	r24
    1e3e:	86 95       	lsr	r24
    1e40:	88 2f       	mov	r24, r24
    1e42:	90 e0       	ldi	r25, 0x00	; 0
    1e44:	81 70       	andi	r24, 0x01	; 1
    1e46:	90 70       	andi	r25, 0x00	; 0
    1e48:	18 8a       	std	Y+16, r1	; 0x10
    1e4a:	00 97       	sbiw	r24, 0x00	; 0
    1e4c:	11 f4       	brne	.+4      	; 0x1e52 <Sev_Seg_enuDisplayNum+0x534>
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	88 8b       	std	Y+16, r24	; 0x10
    1e52:	8a 89       	ldd	r24, Y+18	; 0x12
    1e54:	69 89       	ldd	r22, Y+17	; 0x11
    1e56:	48 89       	ldd	r20, Y+16	; 0x10
    1e58:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DPort,SEG_AstrSegConfig[copy_SegID].SEG_u8DPin,!(((SEG_u8AsSeg[copy_u8Num])>>3)&1));
    1e5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5e:	48 2f       	mov	r20, r24
    1e60:	50 e0       	ldi	r21, 0x00	; 0
    1e62:	ca 01       	movw	r24, r20
    1e64:	88 0f       	add	r24, r24
    1e66:	99 1f       	adc	r25, r25
    1e68:	9c 01       	movw	r18, r24
    1e6a:	22 0f       	add	r18, r18
    1e6c:	33 1f       	adc	r19, r19
    1e6e:	22 0f       	add	r18, r18
    1e70:	33 1f       	adc	r19, r19
    1e72:	22 0f       	add	r18, r18
    1e74:	33 1f       	adc	r19, r19
    1e76:	82 0f       	add	r24, r18
    1e78:	93 1f       	adc	r25, r19
    1e7a:	84 0f       	add	r24, r20
    1e7c:	95 1f       	adc	r25, r21
    1e7e:	fc 01       	movw	r30, r24
    1e80:	e8 58       	subi	r30, 0x88	; 136
    1e82:	ff 4f       	sbci	r31, 0xFF	; 255
    1e84:	80 81       	ld	r24, Z
    1e86:	8f 87       	std	Y+15, r24	; 0x0f
    1e88:	8a 81       	ldd	r24, Y+2	; 0x02
    1e8a:	48 2f       	mov	r20, r24
    1e8c:	50 e0       	ldi	r21, 0x00	; 0
    1e8e:	ca 01       	movw	r24, r20
    1e90:	88 0f       	add	r24, r24
    1e92:	99 1f       	adc	r25, r25
    1e94:	9c 01       	movw	r18, r24
    1e96:	22 0f       	add	r18, r18
    1e98:	33 1f       	adc	r19, r19
    1e9a:	22 0f       	add	r18, r18
    1e9c:	33 1f       	adc	r19, r19
    1e9e:	22 0f       	add	r18, r18
    1ea0:	33 1f       	adc	r19, r19
    1ea2:	82 0f       	add	r24, r18
    1ea4:	93 1f       	adc	r25, r19
    1ea6:	84 0f       	add	r24, r20
    1ea8:	95 1f       	adc	r25, r21
    1eaa:	fc 01       	movw	r30, r24
    1eac:	e7 58       	subi	r30, 0x87	; 135
    1eae:	ff 4f       	sbci	r31, 0xFF	; 255
    1eb0:	80 81       	ld	r24, Z
    1eb2:	8e 87       	std	Y+14, r24	; 0x0e
    1eb4:	8b 81       	ldd	r24, Y+3	; 0x03
    1eb6:	88 2f       	mov	r24, r24
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	fc 01       	movw	r30, r24
    1ebc:	e8 59       	subi	r30, 0x98	; 152
    1ebe:	ff 4f       	sbci	r31, 0xFF	; 255
    1ec0:	80 81       	ld	r24, Z
    1ec2:	86 95       	lsr	r24
    1ec4:	86 95       	lsr	r24
    1ec6:	86 95       	lsr	r24
    1ec8:	88 2f       	mov	r24, r24
    1eca:	90 e0       	ldi	r25, 0x00	; 0
    1ecc:	81 70       	andi	r24, 0x01	; 1
    1ece:	90 70       	andi	r25, 0x00	; 0
    1ed0:	1d 86       	std	Y+13, r1	; 0x0d
    1ed2:	00 97       	sbiw	r24, 0x00	; 0
    1ed4:	11 f4       	brne	.+4      	; 0x1eda <Sev_Seg_enuDisplayNum+0x5bc>
    1ed6:	81 e0       	ldi	r24, 0x01	; 1
    1ed8:	8d 87       	std	Y+13, r24	; 0x0d
    1eda:	8f 85       	ldd	r24, Y+15	; 0x0f
    1edc:	6e 85       	ldd	r22, Y+14	; 0x0e
    1ede:	4d 85       	ldd	r20, Y+13	; 0x0d
    1ee0:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8EPort,SEG_AstrSegConfig[copy_SegID].SEG_u8EPin,!(((SEG_u8AsSeg[copy_u8Num])>>4)&1));
    1ee4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee6:	48 2f       	mov	r20, r24
    1ee8:	50 e0       	ldi	r21, 0x00	; 0
    1eea:	ca 01       	movw	r24, r20
    1eec:	88 0f       	add	r24, r24
    1eee:	99 1f       	adc	r25, r25
    1ef0:	9c 01       	movw	r18, r24
    1ef2:	22 0f       	add	r18, r18
    1ef4:	33 1f       	adc	r19, r19
    1ef6:	22 0f       	add	r18, r18
    1ef8:	33 1f       	adc	r19, r19
    1efa:	22 0f       	add	r18, r18
    1efc:	33 1f       	adc	r19, r19
    1efe:	82 0f       	add	r24, r18
    1f00:	93 1f       	adc	r25, r19
    1f02:	84 0f       	add	r24, r20
    1f04:	95 1f       	adc	r25, r21
    1f06:	fc 01       	movw	r30, r24
    1f08:	e6 58       	subi	r30, 0x86	; 134
    1f0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f0c:	80 81       	ld	r24, Z
    1f0e:	8c 87       	std	Y+12, r24	; 0x0c
    1f10:	8a 81       	ldd	r24, Y+2	; 0x02
    1f12:	48 2f       	mov	r20, r24
    1f14:	50 e0       	ldi	r21, 0x00	; 0
    1f16:	ca 01       	movw	r24, r20
    1f18:	88 0f       	add	r24, r24
    1f1a:	99 1f       	adc	r25, r25
    1f1c:	9c 01       	movw	r18, r24
    1f1e:	22 0f       	add	r18, r18
    1f20:	33 1f       	adc	r19, r19
    1f22:	22 0f       	add	r18, r18
    1f24:	33 1f       	adc	r19, r19
    1f26:	22 0f       	add	r18, r18
    1f28:	33 1f       	adc	r19, r19
    1f2a:	82 0f       	add	r24, r18
    1f2c:	93 1f       	adc	r25, r19
    1f2e:	84 0f       	add	r24, r20
    1f30:	95 1f       	adc	r25, r21
    1f32:	fc 01       	movw	r30, r24
    1f34:	e5 58       	subi	r30, 0x85	; 133
    1f36:	ff 4f       	sbci	r31, 0xFF	; 255
    1f38:	80 81       	ld	r24, Z
    1f3a:	8b 87       	std	Y+11, r24	; 0x0b
    1f3c:	8b 81       	ldd	r24, Y+3	; 0x03
    1f3e:	88 2f       	mov	r24, r24
    1f40:	90 e0       	ldi	r25, 0x00	; 0
    1f42:	fc 01       	movw	r30, r24
    1f44:	e8 59       	subi	r30, 0x98	; 152
    1f46:	ff 4f       	sbci	r31, 0xFF	; 255
    1f48:	80 81       	ld	r24, Z
    1f4a:	82 95       	swap	r24
    1f4c:	8f 70       	andi	r24, 0x0F	; 15
    1f4e:	88 2f       	mov	r24, r24
    1f50:	90 e0       	ldi	r25, 0x00	; 0
    1f52:	81 70       	andi	r24, 0x01	; 1
    1f54:	90 70       	andi	r25, 0x00	; 0
    1f56:	1a 86       	std	Y+10, r1	; 0x0a
    1f58:	00 97       	sbiw	r24, 0x00	; 0
    1f5a:	11 f4       	brne	.+4      	; 0x1f60 <Sev_Seg_enuDisplayNum+0x642>
    1f5c:	81 e0       	ldi	r24, 0x01	; 1
    1f5e:	8a 87       	std	Y+10, r24	; 0x0a
    1f60:	8c 85       	ldd	r24, Y+12	; 0x0c
    1f62:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f64:	4a 85       	ldd	r20, Y+10	; 0x0a
    1f66:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8FPort,SEG_AstrSegConfig[copy_SegID].SEG_u8FPin,!(((SEG_u8AsSeg[copy_u8Num])>>5)&1));
    1f6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6c:	48 2f       	mov	r20, r24
    1f6e:	50 e0       	ldi	r21, 0x00	; 0
    1f70:	ca 01       	movw	r24, r20
    1f72:	88 0f       	add	r24, r24
    1f74:	99 1f       	adc	r25, r25
    1f76:	9c 01       	movw	r18, r24
    1f78:	22 0f       	add	r18, r18
    1f7a:	33 1f       	adc	r19, r19
    1f7c:	22 0f       	add	r18, r18
    1f7e:	33 1f       	adc	r19, r19
    1f80:	22 0f       	add	r18, r18
    1f82:	33 1f       	adc	r19, r19
    1f84:	82 0f       	add	r24, r18
    1f86:	93 1f       	adc	r25, r19
    1f88:	84 0f       	add	r24, r20
    1f8a:	95 1f       	adc	r25, r21
    1f8c:	fc 01       	movw	r30, r24
    1f8e:	e4 58       	subi	r30, 0x84	; 132
    1f90:	ff 4f       	sbci	r31, 0xFF	; 255
    1f92:	80 81       	ld	r24, Z
    1f94:	89 87       	std	Y+9, r24	; 0x09
    1f96:	8a 81       	ldd	r24, Y+2	; 0x02
    1f98:	48 2f       	mov	r20, r24
    1f9a:	50 e0       	ldi	r21, 0x00	; 0
    1f9c:	ca 01       	movw	r24, r20
    1f9e:	88 0f       	add	r24, r24
    1fa0:	99 1f       	adc	r25, r25
    1fa2:	9c 01       	movw	r18, r24
    1fa4:	22 0f       	add	r18, r18
    1fa6:	33 1f       	adc	r19, r19
    1fa8:	22 0f       	add	r18, r18
    1faa:	33 1f       	adc	r19, r19
    1fac:	22 0f       	add	r18, r18
    1fae:	33 1f       	adc	r19, r19
    1fb0:	82 0f       	add	r24, r18
    1fb2:	93 1f       	adc	r25, r19
    1fb4:	84 0f       	add	r24, r20
    1fb6:	95 1f       	adc	r25, r21
    1fb8:	fc 01       	movw	r30, r24
    1fba:	e3 58       	subi	r30, 0x83	; 131
    1fbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1fbe:	80 81       	ld	r24, Z
    1fc0:	88 87       	std	Y+8, r24	; 0x08
    1fc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc4:	88 2f       	mov	r24, r24
    1fc6:	90 e0       	ldi	r25, 0x00	; 0
    1fc8:	fc 01       	movw	r30, r24
    1fca:	e8 59       	subi	r30, 0x98	; 152
    1fcc:	ff 4f       	sbci	r31, 0xFF	; 255
    1fce:	80 81       	ld	r24, Z
    1fd0:	82 95       	swap	r24
    1fd2:	86 95       	lsr	r24
    1fd4:	87 70       	andi	r24, 0x07	; 7
    1fd6:	88 2f       	mov	r24, r24
    1fd8:	90 e0       	ldi	r25, 0x00	; 0
    1fda:	81 70       	andi	r24, 0x01	; 1
    1fdc:	90 70       	andi	r25, 0x00	; 0
    1fde:	1f 82       	std	Y+7, r1	; 0x07
    1fe0:	00 97       	sbiw	r24, 0x00	; 0
    1fe2:	11 f4       	brne	.+4      	; 0x1fe8 <Sev_Seg_enuDisplayNum+0x6ca>
    1fe4:	81 e0       	ldi	r24, 0x01	; 1
    1fe6:	8f 83       	std	Y+7, r24	; 0x07
    1fe8:	89 85       	ldd	r24, Y+9	; 0x09
    1fea:	68 85       	ldd	r22, Y+8	; 0x08
    1fec:	4f 81       	ldd	r20, Y+7	; 0x07
    1fee:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8GPort,SEG_AstrSegConfig[copy_SegID].SEG_u8GPin,!(((SEG_u8AsSeg[copy_u8Num])>>6)&1));
    1ff2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ff4:	48 2f       	mov	r20, r24
    1ff6:	50 e0       	ldi	r21, 0x00	; 0
    1ff8:	ca 01       	movw	r24, r20
    1ffa:	88 0f       	add	r24, r24
    1ffc:	99 1f       	adc	r25, r25
    1ffe:	9c 01       	movw	r18, r24
    2000:	22 0f       	add	r18, r18
    2002:	33 1f       	adc	r19, r19
    2004:	22 0f       	add	r18, r18
    2006:	33 1f       	adc	r19, r19
    2008:	22 0f       	add	r18, r18
    200a:	33 1f       	adc	r19, r19
    200c:	82 0f       	add	r24, r18
    200e:	93 1f       	adc	r25, r19
    2010:	84 0f       	add	r24, r20
    2012:	95 1f       	adc	r25, r21
    2014:	fc 01       	movw	r30, r24
    2016:	e2 58       	subi	r30, 0x82	; 130
    2018:	ff 4f       	sbci	r31, 0xFF	; 255
    201a:	80 81       	ld	r24, Z
    201c:	8e 83       	std	Y+6, r24	; 0x06
    201e:	8a 81       	ldd	r24, Y+2	; 0x02
    2020:	48 2f       	mov	r20, r24
    2022:	50 e0       	ldi	r21, 0x00	; 0
    2024:	ca 01       	movw	r24, r20
    2026:	88 0f       	add	r24, r24
    2028:	99 1f       	adc	r25, r25
    202a:	9c 01       	movw	r18, r24
    202c:	22 0f       	add	r18, r18
    202e:	33 1f       	adc	r19, r19
    2030:	22 0f       	add	r18, r18
    2032:	33 1f       	adc	r19, r19
    2034:	22 0f       	add	r18, r18
    2036:	33 1f       	adc	r19, r19
    2038:	82 0f       	add	r24, r18
    203a:	93 1f       	adc	r25, r19
    203c:	84 0f       	add	r24, r20
    203e:	95 1f       	adc	r25, r21
    2040:	fc 01       	movw	r30, r24
    2042:	e1 58       	subi	r30, 0x81	; 129
    2044:	ff 4f       	sbci	r31, 0xFF	; 255
    2046:	80 81       	ld	r24, Z
    2048:	8d 83       	std	Y+5, r24	; 0x05
    204a:	8b 81       	ldd	r24, Y+3	; 0x03
    204c:	88 2f       	mov	r24, r24
    204e:	90 e0       	ldi	r25, 0x00	; 0
    2050:	fc 01       	movw	r30, r24
    2052:	e8 59       	subi	r30, 0x98	; 152
    2054:	ff 4f       	sbci	r31, 0xFF	; 255
    2056:	80 81       	ld	r24, Z
    2058:	82 95       	swap	r24
    205a:	86 95       	lsr	r24
    205c:	86 95       	lsr	r24
    205e:	83 70       	andi	r24, 0x03	; 3
    2060:	88 2f       	mov	r24, r24
    2062:	90 e0       	ldi	r25, 0x00	; 0
    2064:	81 70       	andi	r24, 0x01	; 1
    2066:	90 70       	andi	r25, 0x00	; 0
    2068:	1c 82       	std	Y+4, r1	; 0x04
    206a:	00 97       	sbiw	r24, 0x00	; 0
    206c:	11 f4       	brne	.+4      	; 0x2072 <Sev_Seg_enuDisplayNum+0x754>
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	8c 83       	std	Y+4, r24	; 0x04
    2072:	8e 81       	ldd	r24, Y+6	; 0x06
    2074:	6d 81       	ldd	r22, Y+5	; 0x05
    2076:	4c 81       	ldd	r20, Y+4	; 0x04
    2078:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    207c:	05 c0       	rjmp	.+10     	; 0x2088 <Sev_Seg_enuDisplayNum+0x76a>
		}
		else
		{
			Local_enuErrorState=ES_OUT_OF_RANGE;
    207e:	83 e0       	ldi	r24, 0x03	; 3
    2080:	89 83       	std	Y+1, r24	; 0x01
    2082:	02 c0       	rjmp	.+4      	; 0x2088 <Sev_Seg_enuDisplayNum+0x76a>
		}
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
    2084:	83 e0       	ldi	r24, 0x03	; 3
    2086:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2088:	89 81       	ldd	r24, Y+1	; 0x01
}
    208a:	68 96       	adiw	r28, 0x18	; 24
    208c:	0f b6       	in	r0, 0x3f	; 63
    208e:	f8 94       	cli
    2090:	de bf       	out	0x3e, r29	; 62
    2092:	0f be       	out	0x3f, r0	; 63
    2094:	cd bf       	out	0x3d, r28	; 61
    2096:	cf 91       	pop	r28
    2098:	df 91       	pop	r29
    209a:	08 95       	ret

0000209c <Sev_Seg_enuClearDisplay>:
ES_t Sev_Seg_enuClearDisplay(u8 copy_SegID)
{
    209c:	df 93       	push	r29
    209e:	cf 93       	push	r28
    20a0:	00 d0       	rcall	.+0      	; 0x20a2 <Sev_Seg_enuClearDisplay+0x6>
    20a2:	cd b7       	in	r28, 0x3d	; 61
    20a4:	de b7       	in	r29, 0x3e	; 62
    20a6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
    20a8:	19 82       	std	Y+1, r1	; 0x01

	if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type ==COMMON_CATHODE)
    20aa:	8a 81       	ldd	r24, Y+2	; 0x02
    20ac:	48 2f       	mov	r20, r24
    20ae:	50 e0       	ldi	r21, 0x00	; 0
    20b0:	ca 01       	movw	r24, r20
    20b2:	88 0f       	add	r24, r24
    20b4:	99 1f       	adc	r25, r25
    20b6:	9c 01       	movw	r18, r24
    20b8:	22 0f       	add	r18, r18
    20ba:	33 1f       	adc	r19, r19
    20bc:	22 0f       	add	r18, r18
    20be:	33 1f       	adc	r19, r19
    20c0:	22 0f       	add	r18, r18
    20c2:	33 1f       	adc	r19, r19
    20c4:	82 0f       	add	r24, r18
    20c6:	93 1f       	adc	r25, r19
    20c8:	84 0f       	add	r24, r20
    20ca:	95 1f       	adc	r25, r21
    20cc:	fc 01       	movw	r30, r24
    20ce:	ec 57       	subi	r30, 0x7C	; 124
    20d0:	ff 4f       	sbci	r31, 0xFF	; 255
    20d2:	80 81       	ld	r24, Z
    20d4:	82 30       	cpi	r24, 0x02	; 2
    20d6:	09 f0       	breq	.+2      	; 0x20da <Sev_Seg_enuClearDisplay+0x3e>
    20d8:	4a c1       	rjmp	.+660    	; 0x236e <Sev_Seg_enuClearDisplay+0x2d2>
	{
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8APort,SEG_AstrSegConfig[copy_SegID].SEG_u8APin,DIO_LOW);
    20da:	8a 81       	ldd	r24, Y+2	; 0x02
    20dc:	48 2f       	mov	r20, r24
    20de:	50 e0       	ldi	r21, 0x00	; 0
    20e0:	ca 01       	movw	r24, r20
    20e2:	88 0f       	add	r24, r24
    20e4:	99 1f       	adc	r25, r25
    20e6:	9c 01       	movw	r18, r24
    20e8:	22 0f       	add	r18, r18
    20ea:	33 1f       	adc	r19, r19
    20ec:	22 0f       	add	r18, r18
    20ee:	33 1f       	adc	r19, r19
    20f0:	22 0f       	add	r18, r18
    20f2:	33 1f       	adc	r19, r19
    20f4:	82 0f       	add	r24, r18
    20f6:	93 1f       	adc	r25, r19
    20f8:	84 0f       	add	r24, r20
    20fa:	95 1f       	adc	r25, r21
    20fc:	fc 01       	movw	r30, r24
    20fe:	ee 58       	subi	r30, 0x8E	; 142
    2100:	ff 4f       	sbci	r31, 0xFF	; 255
    2102:	60 81       	ld	r22, Z
    2104:	8a 81       	ldd	r24, Y+2	; 0x02
    2106:	48 2f       	mov	r20, r24
    2108:	50 e0       	ldi	r21, 0x00	; 0
    210a:	ca 01       	movw	r24, r20
    210c:	88 0f       	add	r24, r24
    210e:	99 1f       	adc	r25, r25
    2110:	9c 01       	movw	r18, r24
    2112:	22 0f       	add	r18, r18
    2114:	33 1f       	adc	r19, r19
    2116:	22 0f       	add	r18, r18
    2118:	33 1f       	adc	r19, r19
    211a:	22 0f       	add	r18, r18
    211c:	33 1f       	adc	r19, r19
    211e:	82 0f       	add	r24, r18
    2120:	93 1f       	adc	r25, r19
    2122:	84 0f       	add	r24, r20
    2124:	95 1f       	adc	r25, r21
    2126:	fc 01       	movw	r30, r24
    2128:	ed 58       	subi	r30, 0x8D	; 141
    212a:	ff 4f       	sbci	r31, 0xFF	; 255
    212c:	90 81       	ld	r25, Z
    212e:	86 2f       	mov	r24, r22
    2130:	69 2f       	mov	r22, r25
    2132:	40 e0       	ldi	r20, 0x00	; 0
    2134:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8BPort,SEG_AstrSegConfig[copy_SegID].SEG_u8BPin,DIO_LOW);
    2138:	8a 81       	ldd	r24, Y+2	; 0x02
    213a:	48 2f       	mov	r20, r24
    213c:	50 e0       	ldi	r21, 0x00	; 0
    213e:	ca 01       	movw	r24, r20
    2140:	88 0f       	add	r24, r24
    2142:	99 1f       	adc	r25, r25
    2144:	9c 01       	movw	r18, r24
    2146:	22 0f       	add	r18, r18
    2148:	33 1f       	adc	r19, r19
    214a:	22 0f       	add	r18, r18
    214c:	33 1f       	adc	r19, r19
    214e:	22 0f       	add	r18, r18
    2150:	33 1f       	adc	r19, r19
    2152:	82 0f       	add	r24, r18
    2154:	93 1f       	adc	r25, r19
    2156:	84 0f       	add	r24, r20
    2158:	95 1f       	adc	r25, r21
    215a:	fc 01       	movw	r30, r24
    215c:	ec 58       	subi	r30, 0x8C	; 140
    215e:	ff 4f       	sbci	r31, 0xFF	; 255
    2160:	60 81       	ld	r22, Z
    2162:	8a 81       	ldd	r24, Y+2	; 0x02
    2164:	48 2f       	mov	r20, r24
    2166:	50 e0       	ldi	r21, 0x00	; 0
    2168:	ca 01       	movw	r24, r20
    216a:	88 0f       	add	r24, r24
    216c:	99 1f       	adc	r25, r25
    216e:	9c 01       	movw	r18, r24
    2170:	22 0f       	add	r18, r18
    2172:	33 1f       	adc	r19, r19
    2174:	22 0f       	add	r18, r18
    2176:	33 1f       	adc	r19, r19
    2178:	22 0f       	add	r18, r18
    217a:	33 1f       	adc	r19, r19
    217c:	82 0f       	add	r24, r18
    217e:	93 1f       	adc	r25, r19
    2180:	84 0f       	add	r24, r20
    2182:	95 1f       	adc	r25, r21
    2184:	fc 01       	movw	r30, r24
    2186:	eb 58       	subi	r30, 0x8B	; 139
    2188:	ff 4f       	sbci	r31, 0xFF	; 255
    218a:	90 81       	ld	r25, Z
    218c:	86 2f       	mov	r24, r22
    218e:	69 2f       	mov	r22, r25
    2190:	40 e0       	ldi	r20, 0x00	; 0
    2192:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CPort,SEG_AstrSegConfig[copy_SegID].SEG_u8CPin,DIO_LOW);
    2196:	8a 81       	ldd	r24, Y+2	; 0x02
    2198:	48 2f       	mov	r20, r24
    219a:	50 e0       	ldi	r21, 0x00	; 0
    219c:	ca 01       	movw	r24, r20
    219e:	88 0f       	add	r24, r24
    21a0:	99 1f       	adc	r25, r25
    21a2:	9c 01       	movw	r18, r24
    21a4:	22 0f       	add	r18, r18
    21a6:	33 1f       	adc	r19, r19
    21a8:	22 0f       	add	r18, r18
    21aa:	33 1f       	adc	r19, r19
    21ac:	22 0f       	add	r18, r18
    21ae:	33 1f       	adc	r19, r19
    21b0:	82 0f       	add	r24, r18
    21b2:	93 1f       	adc	r25, r19
    21b4:	84 0f       	add	r24, r20
    21b6:	95 1f       	adc	r25, r21
    21b8:	fc 01       	movw	r30, r24
    21ba:	ea 58       	subi	r30, 0x8A	; 138
    21bc:	ff 4f       	sbci	r31, 0xFF	; 255
    21be:	60 81       	ld	r22, Z
    21c0:	8a 81       	ldd	r24, Y+2	; 0x02
    21c2:	48 2f       	mov	r20, r24
    21c4:	50 e0       	ldi	r21, 0x00	; 0
    21c6:	ca 01       	movw	r24, r20
    21c8:	88 0f       	add	r24, r24
    21ca:	99 1f       	adc	r25, r25
    21cc:	9c 01       	movw	r18, r24
    21ce:	22 0f       	add	r18, r18
    21d0:	33 1f       	adc	r19, r19
    21d2:	22 0f       	add	r18, r18
    21d4:	33 1f       	adc	r19, r19
    21d6:	22 0f       	add	r18, r18
    21d8:	33 1f       	adc	r19, r19
    21da:	82 0f       	add	r24, r18
    21dc:	93 1f       	adc	r25, r19
    21de:	84 0f       	add	r24, r20
    21e0:	95 1f       	adc	r25, r21
    21e2:	fc 01       	movw	r30, r24
    21e4:	e9 58       	subi	r30, 0x89	; 137
    21e6:	ff 4f       	sbci	r31, 0xFF	; 255
    21e8:	90 81       	ld	r25, Z
    21ea:	86 2f       	mov	r24, r22
    21ec:	69 2f       	mov	r22, r25
    21ee:	40 e0       	ldi	r20, 0x00	; 0
    21f0:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DPort,SEG_AstrSegConfig[copy_SegID].SEG_u8DPin,DIO_LOW);
    21f4:	8a 81       	ldd	r24, Y+2	; 0x02
    21f6:	48 2f       	mov	r20, r24
    21f8:	50 e0       	ldi	r21, 0x00	; 0
    21fa:	ca 01       	movw	r24, r20
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	9c 01       	movw	r18, r24
    2202:	22 0f       	add	r18, r18
    2204:	33 1f       	adc	r19, r19
    2206:	22 0f       	add	r18, r18
    2208:	33 1f       	adc	r19, r19
    220a:	22 0f       	add	r18, r18
    220c:	33 1f       	adc	r19, r19
    220e:	82 0f       	add	r24, r18
    2210:	93 1f       	adc	r25, r19
    2212:	84 0f       	add	r24, r20
    2214:	95 1f       	adc	r25, r21
    2216:	fc 01       	movw	r30, r24
    2218:	e8 58       	subi	r30, 0x88	; 136
    221a:	ff 4f       	sbci	r31, 0xFF	; 255
    221c:	60 81       	ld	r22, Z
    221e:	8a 81       	ldd	r24, Y+2	; 0x02
    2220:	48 2f       	mov	r20, r24
    2222:	50 e0       	ldi	r21, 0x00	; 0
    2224:	ca 01       	movw	r24, r20
    2226:	88 0f       	add	r24, r24
    2228:	99 1f       	adc	r25, r25
    222a:	9c 01       	movw	r18, r24
    222c:	22 0f       	add	r18, r18
    222e:	33 1f       	adc	r19, r19
    2230:	22 0f       	add	r18, r18
    2232:	33 1f       	adc	r19, r19
    2234:	22 0f       	add	r18, r18
    2236:	33 1f       	adc	r19, r19
    2238:	82 0f       	add	r24, r18
    223a:	93 1f       	adc	r25, r19
    223c:	84 0f       	add	r24, r20
    223e:	95 1f       	adc	r25, r21
    2240:	fc 01       	movw	r30, r24
    2242:	e7 58       	subi	r30, 0x87	; 135
    2244:	ff 4f       	sbci	r31, 0xFF	; 255
    2246:	90 81       	ld	r25, Z
    2248:	86 2f       	mov	r24, r22
    224a:	69 2f       	mov	r22, r25
    224c:	40 e0       	ldi	r20, 0x00	; 0
    224e:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8EPort,SEG_AstrSegConfig[copy_SegID].SEG_u8EPin,DIO_LOW);
    2252:	8a 81       	ldd	r24, Y+2	; 0x02
    2254:	48 2f       	mov	r20, r24
    2256:	50 e0       	ldi	r21, 0x00	; 0
    2258:	ca 01       	movw	r24, r20
    225a:	88 0f       	add	r24, r24
    225c:	99 1f       	adc	r25, r25
    225e:	9c 01       	movw	r18, r24
    2260:	22 0f       	add	r18, r18
    2262:	33 1f       	adc	r19, r19
    2264:	22 0f       	add	r18, r18
    2266:	33 1f       	adc	r19, r19
    2268:	22 0f       	add	r18, r18
    226a:	33 1f       	adc	r19, r19
    226c:	82 0f       	add	r24, r18
    226e:	93 1f       	adc	r25, r19
    2270:	84 0f       	add	r24, r20
    2272:	95 1f       	adc	r25, r21
    2274:	fc 01       	movw	r30, r24
    2276:	e6 58       	subi	r30, 0x86	; 134
    2278:	ff 4f       	sbci	r31, 0xFF	; 255
    227a:	60 81       	ld	r22, Z
    227c:	8a 81       	ldd	r24, Y+2	; 0x02
    227e:	48 2f       	mov	r20, r24
    2280:	50 e0       	ldi	r21, 0x00	; 0
    2282:	ca 01       	movw	r24, r20
    2284:	88 0f       	add	r24, r24
    2286:	99 1f       	adc	r25, r25
    2288:	9c 01       	movw	r18, r24
    228a:	22 0f       	add	r18, r18
    228c:	33 1f       	adc	r19, r19
    228e:	22 0f       	add	r18, r18
    2290:	33 1f       	adc	r19, r19
    2292:	22 0f       	add	r18, r18
    2294:	33 1f       	adc	r19, r19
    2296:	82 0f       	add	r24, r18
    2298:	93 1f       	adc	r25, r19
    229a:	84 0f       	add	r24, r20
    229c:	95 1f       	adc	r25, r21
    229e:	fc 01       	movw	r30, r24
    22a0:	e5 58       	subi	r30, 0x85	; 133
    22a2:	ff 4f       	sbci	r31, 0xFF	; 255
    22a4:	90 81       	ld	r25, Z
    22a6:	86 2f       	mov	r24, r22
    22a8:	69 2f       	mov	r22, r25
    22aa:	40 e0       	ldi	r20, 0x00	; 0
    22ac:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8FPort,SEG_AstrSegConfig[copy_SegID].SEG_u8FPin,DIO_LOW);
    22b0:	8a 81       	ldd	r24, Y+2	; 0x02
    22b2:	48 2f       	mov	r20, r24
    22b4:	50 e0       	ldi	r21, 0x00	; 0
    22b6:	ca 01       	movw	r24, r20
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	9c 01       	movw	r18, r24
    22be:	22 0f       	add	r18, r18
    22c0:	33 1f       	adc	r19, r19
    22c2:	22 0f       	add	r18, r18
    22c4:	33 1f       	adc	r19, r19
    22c6:	22 0f       	add	r18, r18
    22c8:	33 1f       	adc	r19, r19
    22ca:	82 0f       	add	r24, r18
    22cc:	93 1f       	adc	r25, r19
    22ce:	84 0f       	add	r24, r20
    22d0:	95 1f       	adc	r25, r21
    22d2:	fc 01       	movw	r30, r24
    22d4:	e4 58       	subi	r30, 0x84	; 132
    22d6:	ff 4f       	sbci	r31, 0xFF	; 255
    22d8:	60 81       	ld	r22, Z
    22da:	8a 81       	ldd	r24, Y+2	; 0x02
    22dc:	48 2f       	mov	r20, r24
    22de:	50 e0       	ldi	r21, 0x00	; 0
    22e0:	ca 01       	movw	r24, r20
    22e2:	88 0f       	add	r24, r24
    22e4:	99 1f       	adc	r25, r25
    22e6:	9c 01       	movw	r18, r24
    22e8:	22 0f       	add	r18, r18
    22ea:	33 1f       	adc	r19, r19
    22ec:	22 0f       	add	r18, r18
    22ee:	33 1f       	adc	r19, r19
    22f0:	22 0f       	add	r18, r18
    22f2:	33 1f       	adc	r19, r19
    22f4:	82 0f       	add	r24, r18
    22f6:	93 1f       	adc	r25, r19
    22f8:	84 0f       	add	r24, r20
    22fa:	95 1f       	adc	r25, r21
    22fc:	fc 01       	movw	r30, r24
    22fe:	e3 58       	subi	r30, 0x83	; 131
    2300:	ff 4f       	sbci	r31, 0xFF	; 255
    2302:	90 81       	ld	r25, Z
    2304:	86 2f       	mov	r24, r22
    2306:	69 2f       	mov	r22, r25
    2308:	40 e0       	ldi	r20, 0x00	; 0
    230a:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8GPort,SEG_AstrSegConfig[copy_SegID].SEG_u8GPin,DIO_LOW);
    230e:	8a 81       	ldd	r24, Y+2	; 0x02
    2310:	48 2f       	mov	r20, r24
    2312:	50 e0       	ldi	r21, 0x00	; 0
    2314:	ca 01       	movw	r24, r20
    2316:	88 0f       	add	r24, r24
    2318:	99 1f       	adc	r25, r25
    231a:	9c 01       	movw	r18, r24
    231c:	22 0f       	add	r18, r18
    231e:	33 1f       	adc	r19, r19
    2320:	22 0f       	add	r18, r18
    2322:	33 1f       	adc	r19, r19
    2324:	22 0f       	add	r18, r18
    2326:	33 1f       	adc	r19, r19
    2328:	82 0f       	add	r24, r18
    232a:	93 1f       	adc	r25, r19
    232c:	84 0f       	add	r24, r20
    232e:	95 1f       	adc	r25, r21
    2330:	fc 01       	movw	r30, r24
    2332:	e2 58       	subi	r30, 0x82	; 130
    2334:	ff 4f       	sbci	r31, 0xFF	; 255
    2336:	60 81       	ld	r22, Z
    2338:	8a 81       	ldd	r24, Y+2	; 0x02
    233a:	48 2f       	mov	r20, r24
    233c:	50 e0       	ldi	r21, 0x00	; 0
    233e:	ca 01       	movw	r24, r20
    2340:	88 0f       	add	r24, r24
    2342:	99 1f       	adc	r25, r25
    2344:	9c 01       	movw	r18, r24
    2346:	22 0f       	add	r18, r18
    2348:	33 1f       	adc	r19, r19
    234a:	22 0f       	add	r18, r18
    234c:	33 1f       	adc	r19, r19
    234e:	22 0f       	add	r18, r18
    2350:	33 1f       	adc	r19, r19
    2352:	82 0f       	add	r24, r18
    2354:	93 1f       	adc	r25, r19
    2356:	84 0f       	add	r24, r20
    2358:	95 1f       	adc	r25, r21
    235a:	fc 01       	movw	r30, r24
    235c:	e1 58       	subi	r30, 0x81	; 129
    235e:	ff 4f       	sbci	r31, 0xFF	; 255
    2360:	90 81       	ld	r25, Z
    2362:	86 2f       	mov	r24, r22
    2364:	69 2f       	mov	r22, r25
    2366:	40 e0       	ldi	r20, 0x00	; 0
    2368:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    236c:	64 c1       	rjmp	.+712    	; 0x2636 <Sev_Seg_enuClearDisplay+0x59a>
	}
	else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type ==COMMON_ANODE)
    236e:	8a 81       	ldd	r24, Y+2	; 0x02
    2370:	48 2f       	mov	r20, r24
    2372:	50 e0       	ldi	r21, 0x00	; 0
    2374:	ca 01       	movw	r24, r20
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	9c 01       	movw	r18, r24
    237c:	22 0f       	add	r18, r18
    237e:	33 1f       	adc	r19, r19
    2380:	22 0f       	add	r18, r18
    2382:	33 1f       	adc	r19, r19
    2384:	22 0f       	add	r18, r18
    2386:	33 1f       	adc	r19, r19
    2388:	82 0f       	add	r24, r18
    238a:	93 1f       	adc	r25, r19
    238c:	84 0f       	add	r24, r20
    238e:	95 1f       	adc	r25, r21
    2390:	fc 01       	movw	r30, r24
    2392:	ec 57       	subi	r30, 0x7C	; 124
    2394:	ff 4f       	sbci	r31, 0xFF	; 255
    2396:	80 81       	ld	r24, Z
    2398:	81 30       	cpi	r24, 0x01	; 1
    239a:	09 f0       	breq	.+2      	; 0x239e <Sev_Seg_enuClearDisplay+0x302>
    239c:	4a c1       	rjmp	.+660    	; 0x2632 <Sev_Seg_enuClearDisplay+0x596>
	{
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8APort,SEG_AstrSegConfig[copy_SegID].SEG_u8APin,DIO_HIGH);
    239e:	8a 81       	ldd	r24, Y+2	; 0x02
    23a0:	48 2f       	mov	r20, r24
    23a2:	50 e0       	ldi	r21, 0x00	; 0
    23a4:	ca 01       	movw	r24, r20
    23a6:	88 0f       	add	r24, r24
    23a8:	99 1f       	adc	r25, r25
    23aa:	9c 01       	movw	r18, r24
    23ac:	22 0f       	add	r18, r18
    23ae:	33 1f       	adc	r19, r19
    23b0:	22 0f       	add	r18, r18
    23b2:	33 1f       	adc	r19, r19
    23b4:	22 0f       	add	r18, r18
    23b6:	33 1f       	adc	r19, r19
    23b8:	82 0f       	add	r24, r18
    23ba:	93 1f       	adc	r25, r19
    23bc:	84 0f       	add	r24, r20
    23be:	95 1f       	adc	r25, r21
    23c0:	fc 01       	movw	r30, r24
    23c2:	ee 58       	subi	r30, 0x8E	; 142
    23c4:	ff 4f       	sbci	r31, 0xFF	; 255
    23c6:	60 81       	ld	r22, Z
    23c8:	8a 81       	ldd	r24, Y+2	; 0x02
    23ca:	48 2f       	mov	r20, r24
    23cc:	50 e0       	ldi	r21, 0x00	; 0
    23ce:	ca 01       	movw	r24, r20
    23d0:	88 0f       	add	r24, r24
    23d2:	99 1f       	adc	r25, r25
    23d4:	9c 01       	movw	r18, r24
    23d6:	22 0f       	add	r18, r18
    23d8:	33 1f       	adc	r19, r19
    23da:	22 0f       	add	r18, r18
    23dc:	33 1f       	adc	r19, r19
    23de:	22 0f       	add	r18, r18
    23e0:	33 1f       	adc	r19, r19
    23e2:	82 0f       	add	r24, r18
    23e4:	93 1f       	adc	r25, r19
    23e6:	84 0f       	add	r24, r20
    23e8:	95 1f       	adc	r25, r21
    23ea:	fc 01       	movw	r30, r24
    23ec:	ed 58       	subi	r30, 0x8D	; 141
    23ee:	ff 4f       	sbci	r31, 0xFF	; 255
    23f0:	90 81       	ld	r25, Z
    23f2:	86 2f       	mov	r24, r22
    23f4:	69 2f       	mov	r22, r25
    23f6:	41 e0       	ldi	r20, 0x01	; 1
    23f8:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8BPort,SEG_AstrSegConfig[copy_SegID].SEG_u8BPin,DIO_HIGH);
    23fc:	8a 81       	ldd	r24, Y+2	; 0x02
    23fe:	48 2f       	mov	r20, r24
    2400:	50 e0       	ldi	r21, 0x00	; 0
    2402:	ca 01       	movw	r24, r20
    2404:	88 0f       	add	r24, r24
    2406:	99 1f       	adc	r25, r25
    2408:	9c 01       	movw	r18, r24
    240a:	22 0f       	add	r18, r18
    240c:	33 1f       	adc	r19, r19
    240e:	22 0f       	add	r18, r18
    2410:	33 1f       	adc	r19, r19
    2412:	22 0f       	add	r18, r18
    2414:	33 1f       	adc	r19, r19
    2416:	82 0f       	add	r24, r18
    2418:	93 1f       	adc	r25, r19
    241a:	84 0f       	add	r24, r20
    241c:	95 1f       	adc	r25, r21
    241e:	fc 01       	movw	r30, r24
    2420:	ec 58       	subi	r30, 0x8C	; 140
    2422:	ff 4f       	sbci	r31, 0xFF	; 255
    2424:	60 81       	ld	r22, Z
    2426:	8a 81       	ldd	r24, Y+2	; 0x02
    2428:	48 2f       	mov	r20, r24
    242a:	50 e0       	ldi	r21, 0x00	; 0
    242c:	ca 01       	movw	r24, r20
    242e:	88 0f       	add	r24, r24
    2430:	99 1f       	adc	r25, r25
    2432:	9c 01       	movw	r18, r24
    2434:	22 0f       	add	r18, r18
    2436:	33 1f       	adc	r19, r19
    2438:	22 0f       	add	r18, r18
    243a:	33 1f       	adc	r19, r19
    243c:	22 0f       	add	r18, r18
    243e:	33 1f       	adc	r19, r19
    2440:	82 0f       	add	r24, r18
    2442:	93 1f       	adc	r25, r19
    2444:	84 0f       	add	r24, r20
    2446:	95 1f       	adc	r25, r21
    2448:	fc 01       	movw	r30, r24
    244a:	eb 58       	subi	r30, 0x8B	; 139
    244c:	ff 4f       	sbci	r31, 0xFF	; 255
    244e:	90 81       	ld	r25, Z
    2450:	86 2f       	mov	r24, r22
    2452:	69 2f       	mov	r22, r25
    2454:	41 e0       	ldi	r20, 0x01	; 1
    2456:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CPort,SEG_AstrSegConfig[copy_SegID].SEG_u8CPin,DIO_HIGH);
    245a:	8a 81       	ldd	r24, Y+2	; 0x02
    245c:	48 2f       	mov	r20, r24
    245e:	50 e0       	ldi	r21, 0x00	; 0
    2460:	ca 01       	movw	r24, r20
    2462:	88 0f       	add	r24, r24
    2464:	99 1f       	adc	r25, r25
    2466:	9c 01       	movw	r18, r24
    2468:	22 0f       	add	r18, r18
    246a:	33 1f       	adc	r19, r19
    246c:	22 0f       	add	r18, r18
    246e:	33 1f       	adc	r19, r19
    2470:	22 0f       	add	r18, r18
    2472:	33 1f       	adc	r19, r19
    2474:	82 0f       	add	r24, r18
    2476:	93 1f       	adc	r25, r19
    2478:	84 0f       	add	r24, r20
    247a:	95 1f       	adc	r25, r21
    247c:	fc 01       	movw	r30, r24
    247e:	ea 58       	subi	r30, 0x8A	; 138
    2480:	ff 4f       	sbci	r31, 0xFF	; 255
    2482:	60 81       	ld	r22, Z
    2484:	8a 81       	ldd	r24, Y+2	; 0x02
    2486:	48 2f       	mov	r20, r24
    2488:	50 e0       	ldi	r21, 0x00	; 0
    248a:	ca 01       	movw	r24, r20
    248c:	88 0f       	add	r24, r24
    248e:	99 1f       	adc	r25, r25
    2490:	9c 01       	movw	r18, r24
    2492:	22 0f       	add	r18, r18
    2494:	33 1f       	adc	r19, r19
    2496:	22 0f       	add	r18, r18
    2498:	33 1f       	adc	r19, r19
    249a:	22 0f       	add	r18, r18
    249c:	33 1f       	adc	r19, r19
    249e:	82 0f       	add	r24, r18
    24a0:	93 1f       	adc	r25, r19
    24a2:	84 0f       	add	r24, r20
    24a4:	95 1f       	adc	r25, r21
    24a6:	fc 01       	movw	r30, r24
    24a8:	e9 58       	subi	r30, 0x89	; 137
    24aa:	ff 4f       	sbci	r31, 0xFF	; 255
    24ac:	90 81       	ld	r25, Z
    24ae:	86 2f       	mov	r24, r22
    24b0:	69 2f       	mov	r22, r25
    24b2:	41 e0       	ldi	r20, 0x01	; 1
    24b4:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DPort,SEG_AstrSegConfig[copy_SegID].SEG_u8DPin,DIO_HIGH);
    24b8:	8a 81       	ldd	r24, Y+2	; 0x02
    24ba:	48 2f       	mov	r20, r24
    24bc:	50 e0       	ldi	r21, 0x00	; 0
    24be:	ca 01       	movw	r24, r20
    24c0:	88 0f       	add	r24, r24
    24c2:	99 1f       	adc	r25, r25
    24c4:	9c 01       	movw	r18, r24
    24c6:	22 0f       	add	r18, r18
    24c8:	33 1f       	adc	r19, r19
    24ca:	22 0f       	add	r18, r18
    24cc:	33 1f       	adc	r19, r19
    24ce:	22 0f       	add	r18, r18
    24d0:	33 1f       	adc	r19, r19
    24d2:	82 0f       	add	r24, r18
    24d4:	93 1f       	adc	r25, r19
    24d6:	84 0f       	add	r24, r20
    24d8:	95 1f       	adc	r25, r21
    24da:	fc 01       	movw	r30, r24
    24dc:	e8 58       	subi	r30, 0x88	; 136
    24de:	ff 4f       	sbci	r31, 0xFF	; 255
    24e0:	60 81       	ld	r22, Z
    24e2:	8a 81       	ldd	r24, Y+2	; 0x02
    24e4:	48 2f       	mov	r20, r24
    24e6:	50 e0       	ldi	r21, 0x00	; 0
    24e8:	ca 01       	movw	r24, r20
    24ea:	88 0f       	add	r24, r24
    24ec:	99 1f       	adc	r25, r25
    24ee:	9c 01       	movw	r18, r24
    24f0:	22 0f       	add	r18, r18
    24f2:	33 1f       	adc	r19, r19
    24f4:	22 0f       	add	r18, r18
    24f6:	33 1f       	adc	r19, r19
    24f8:	22 0f       	add	r18, r18
    24fa:	33 1f       	adc	r19, r19
    24fc:	82 0f       	add	r24, r18
    24fe:	93 1f       	adc	r25, r19
    2500:	84 0f       	add	r24, r20
    2502:	95 1f       	adc	r25, r21
    2504:	fc 01       	movw	r30, r24
    2506:	e7 58       	subi	r30, 0x87	; 135
    2508:	ff 4f       	sbci	r31, 0xFF	; 255
    250a:	90 81       	ld	r25, Z
    250c:	86 2f       	mov	r24, r22
    250e:	69 2f       	mov	r22, r25
    2510:	41 e0       	ldi	r20, 0x01	; 1
    2512:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8EPort,SEG_AstrSegConfig[copy_SegID].SEG_u8EPin,DIO_HIGH);
    2516:	8a 81       	ldd	r24, Y+2	; 0x02
    2518:	48 2f       	mov	r20, r24
    251a:	50 e0       	ldi	r21, 0x00	; 0
    251c:	ca 01       	movw	r24, r20
    251e:	88 0f       	add	r24, r24
    2520:	99 1f       	adc	r25, r25
    2522:	9c 01       	movw	r18, r24
    2524:	22 0f       	add	r18, r18
    2526:	33 1f       	adc	r19, r19
    2528:	22 0f       	add	r18, r18
    252a:	33 1f       	adc	r19, r19
    252c:	22 0f       	add	r18, r18
    252e:	33 1f       	adc	r19, r19
    2530:	82 0f       	add	r24, r18
    2532:	93 1f       	adc	r25, r19
    2534:	84 0f       	add	r24, r20
    2536:	95 1f       	adc	r25, r21
    2538:	fc 01       	movw	r30, r24
    253a:	e6 58       	subi	r30, 0x86	; 134
    253c:	ff 4f       	sbci	r31, 0xFF	; 255
    253e:	60 81       	ld	r22, Z
    2540:	8a 81       	ldd	r24, Y+2	; 0x02
    2542:	48 2f       	mov	r20, r24
    2544:	50 e0       	ldi	r21, 0x00	; 0
    2546:	ca 01       	movw	r24, r20
    2548:	88 0f       	add	r24, r24
    254a:	99 1f       	adc	r25, r25
    254c:	9c 01       	movw	r18, r24
    254e:	22 0f       	add	r18, r18
    2550:	33 1f       	adc	r19, r19
    2552:	22 0f       	add	r18, r18
    2554:	33 1f       	adc	r19, r19
    2556:	22 0f       	add	r18, r18
    2558:	33 1f       	adc	r19, r19
    255a:	82 0f       	add	r24, r18
    255c:	93 1f       	adc	r25, r19
    255e:	84 0f       	add	r24, r20
    2560:	95 1f       	adc	r25, r21
    2562:	fc 01       	movw	r30, r24
    2564:	e5 58       	subi	r30, 0x85	; 133
    2566:	ff 4f       	sbci	r31, 0xFF	; 255
    2568:	90 81       	ld	r25, Z
    256a:	86 2f       	mov	r24, r22
    256c:	69 2f       	mov	r22, r25
    256e:	41 e0       	ldi	r20, 0x01	; 1
    2570:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8FPort,SEG_AstrSegConfig[copy_SegID].SEG_u8FPin,DIO_HIGH);
    2574:	8a 81       	ldd	r24, Y+2	; 0x02
    2576:	48 2f       	mov	r20, r24
    2578:	50 e0       	ldi	r21, 0x00	; 0
    257a:	ca 01       	movw	r24, r20
    257c:	88 0f       	add	r24, r24
    257e:	99 1f       	adc	r25, r25
    2580:	9c 01       	movw	r18, r24
    2582:	22 0f       	add	r18, r18
    2584:	33 1f       	adc	r19, r19
    2586:	22 0f       	add	r18, r18
    2588:	33 1f       	adc	r19, r19
    258a:	22 0f       	add	r18, r18
    258c:	33 1f       	adc	r19, r19
    258e:	82 0f       	add	r24, r18
    2590:	93 1f       	adc	r25, r19
    2592:	84 0f       	add	r24, r20
    2594:	95 1f       	adc	r25, r21
    2596:	fc 01       	movw	r30, r24
    2598:	e4 58       	subi	r30, 0x84	; 132
    259a:	ff 4f       	sbci	r31, 0xFF	; 255
    259c:	60 81       	ld	r22, Z
    259e:	8a 81       	ldd	r24, Y+2	; 0x02
    25a0:	48 2f       	mov	r20, r24
    25a2:	50 e0       	ldi	r21, 0x00	; 0
    25a4:	ca 01       	movw	r24, r20
    25a6:	88 0f       	add	r24, r24
    25a8:	99 1f       	adc	r25, r25
    25aa:	9c 01       	movw	r18, r24
    25ac:	22 0f       	add	r18, r18
    25ae:	33 1f       	adc	r19, r19
    25b0:	22 0f       	add	r18, r18
    25b2:	33 1f       	adc	r19, r19
    25b4:	22 0f       	add	r18, r18
    25b6:	33 1f       	adc	r19, r19
    25b8:	82 0f       	add	r24, r18
    25ba:	93 1f       	adc	r25, r19
    25bc:	84 0f       	add	r24, r20
    25be:	95 1f       	adc	r25, r21
    25c0:	fc 01       	movw	r30, r24
    25c2:	e3 58       	subi	r30, 0x83	; 131
    25c4:	ff 4f       	sbci	r31, 0xFF	; 255
    25c6:	90 81       	ld	r25, Z
    25c8:	86 2f       	mov	r24, r22
    25ca:	69 2f       	mov	r22, r25
    25cc:	41 e0       	ldi	r20, 0x01	; 1
    25ce:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
		DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8GPort,SEG_AstrSegConfig[copy_SegID].SEG_u8GPin,DIO_HIGH);
    25d2:	8a 81       	ldd	r24, Y+2	; 0x02
    25d4:	48 2f       	mov	r20, r24
    25d6:	50 e0       	ldi	r21, 0x00	; 0
    25d8:	ca 01       	movw	r24, r20
    25da:	88 0f       	add	r24, r24
    25dc:	99 1f       	adc	r25, r25
    25de:	9c 01       	movw	r18, r24
    25e0:	22 0f       	add	r18, r18
    25e2:	33 1f       	adc	r19, r19
    25e4:	22 0f       	add	r18, r18
    25e6:	33 1f       	adc	r19, r19
    25e8:	22 0f       	add	r18, r18
    25ea:	33 1f       	adc	r19, r19
    25ec:	82 0f       	add	r24, r18
    25ee:	93 1f       	adc	r25, r19
    25f0:	84 0f       	add	r24, r20
    25f2:	95 1f       	adc	r25, r21
    25f4:	fc 01       	movw	r30, r24
    25f6:	e2 58       	subi	r30, 0x82	; 130
    25f8:	ff 4f       	sbci	r31, 0xFF	; 255
    25fa:	60 81       	ld	r22, Z
    25fc:	8a 81       	ldd	r24, Y+2	; 0x02
    25fe:	48 2f       	mov	r20, r24
    2600:	50 e0       	ldi	r21, 0x00	; 0
    2602:	ca 01       	movw	r24, r20
    2604:	88 0f       	add	r24, r24
    2606:	99 1f       	adc	r25, r25
    2608:	9c 01       	movw	r18, r24
    260a:	22 0f       	add	r18, r18
    260c:	33 1f       	adc	r19, r19
    260e:	22 0f       	add	r18, r18
    2610:	33 1f       	adc	r19, r19
    2612:	22 0f       	add	r18, r18
    2614:	33 1f       	adc	r19, r19
    2616:	82 0f       	add	r24, r18
    2618:	93 1f       	adc	r25, r19
    261a:	84 0f       	add	r24, r20
    261c:	95 1f       	adc	r25, r21
    261e:	fc 01       	movw	r30, r24
    2620:	e1 58       	subi	r30, 0x81	; 129
    2622:	ff 4f       	sbci	r31, 0xFF	; 255
    2624:	90 81       	ld	r25, Z
    2626:	86 2f       	mov	r24, r22
    2628:	69 2f       	mov	r22, r25
    262a:	41 e0       	ldi	r20, 0x01	; 1
    262c:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2630:	02 c0       	rjmp	.+4      	; 0x2636 <Sev_Seg_enuClearDisplay+0x59a>
	}
	else
	{
		Local_enuErrorState=ES_OUT_OF_RANGE;
    2632:	83 e0       	ldi	r24, 0x03	; 3
    2634:	89 83       	std	Y+1, r24	; 0x01
	}

	return Local_enuErrorState;
    2636:	89 81       	ldd	r24, Y+1	; 0x01
}
    2638:	0f 90       	pop	r0
    263a:	0f 90       	pop	r0
    263c:	cf 91       	pop	r28
    263e:	df 91       	pop	r29
    2640:	08 95       	ret

00002642 <Sev_Seg_enuEnableCommon>:
ES_t Sev_Seg_enuEnableCommon(u8 copy_SegID)
{
    2642:	df 93       	push	r29
    2644:	cf 93       	push	r28
    2646:	00 d0       	rcall	.+0      	; 0x2648 <Sev_Seg_enuEnableCommon+0x6>
    2648:	cd b7       	in	r28, 0x3d	; 61
    264a:	de b7       	in	r29, 0x3e	; 62
    264c:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
    264e:	19 82       	std	Y+1, r1	; 0x01
	if(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port != NOT_CONNECTED && SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin!= NOT_CONNECTED)
    2650:	8a 81       	ldd	r24, Y+2	; 0x02
    2652:	48 2f       	mov	r20, r24
    2654:	50 e0       	ldi	r21, 0x00	; 0
    2656:	ca 01       	movw	r24, r20
    2658:	88 0f       	add	r24, r24
    265a:	99 1f       	adc	r25, r25
    265c:	9c 01       	movw	r18, r24
    265e:	22 0f       	add	r18, r18
    2660:	33 1f       	adc	r19, r19
    2662:	22 0f       	add	r18, r18
    2664:	33 1f       	adc	r19, r19
    2666:	22 0f       	add	r18, r18
    2668:	33 1f       	adc	r19, r19
    266a:	82 0f       	add	r24, r18
    266c:	93 1f       	adc	r25, r19
    266e:	84 0f       	add	r24, r20
    2670:	95 1f       	adc	r25, r21
    2672:	fc 01       	movw	r30, r24
    2674:	e0 58       	subi	r30, 0x80	; 128
    2676:	ff 4f       	sbci	r31, 0xFF	; 255
    2678:	80 81       	ld	r24, Z
    267a:	84 31       	cpi	r24, 0x14	; 20
    267c:	09 f4       	brne	.+2      	; 0x2680 <Sev_Seg_enuEnableCommon+0x3e>
    267e:	a8 c0       	rjmp	.+336    	; 0x27d0 <Sev_Seg_enuEnableCommon+0x18e>
    2680:	8a 81       	ldd	r24, Y+2	; 0x02
    2682:	48 2f       	mov	r20, r24
    2684:	50 e0       	ldi	r21, 0x00	; 0
    2686:	ca 01       	movw	r24, r20
    2688:	88 0f       	add	r24, r24
    268a:	99 1f       	adc	r25, r25
    268c:	9c 01       	movw	r18, r24
    268e:	22 0f       	add	r18, r18
    2690:	33 1f       	adc	r19, r19
    2692:	22 0f       	add	r18, r18
    2694:	33 1f       	adc	r19, r19
    2696:	22 0f       	add	r18, r18
    2698:	33 1f       	adc	r19, r19
    269a:	82 0f       	add	r24, r18
    269c:	93 1f       	adc	r25, r19
    269e:	84 0f       	add	r24, r20
    26a0:	95 1f       	adc	r25, r21
    26a2:	fc 01       	movw	r30, r24
    26a4:	ef 57       	subi	r30, 0x7F	; 127
    26a6:	ff 4f       	sbci	r31, 0xFF	; 255
    26a8:	80 81       	ld	r24, Z
    26aa:	84 31       	cpi	r24, 0x14	; 20
    26ac:	09 f4       	brne	.+2      	; 0x26b0 <Sev_Seg_enuEnableCommon+0x6e>
    26ae:	90 c0       	rjmp	.+288    	; 0x27d0 <Sev_Seg_enuEnableCommon+0x18e>
	{
		if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_CATHODE)
    26b0:	8a 81       	ldd	r24, Y+2	; 0x02
    26b2:	48 2f       	mov	r20, r24
    26b4:	50 e0       	ldi	r21, 0x00	; 0
    26b6:	ca 01       	movw	r24, r20
    26b8:	88 0f       	add	r24, r24
    26ba:	99 1f       	adc	r25, r25
    26bc:	9c 01       	movw	r18, r24
    26be:	22 0f       	add	r18, r18
    26c0:	33 1f       	adc	r19, r19
    26c2:	22 0f       	add	r18, r18
    26c4:	33 1f       	adc	r19, r19
    26c6:	22 0f       	add	r18, r18
    26c8:	33 1f       	adc	r19, r19
    26ca:	82 0f       	add	r24, r18
    26cc:	93 1f       	adc	r25, r19
    26ce:	84 0f       	add	r24, r20
    26d0:	95 1f       	adc	r25, r21
    26d2:	fc 01       	movw	r30, r24
    26d4:	ec 57       	subi	r30, 0x7C	; 124
    26d6:	ff 4f       	sbci	r31, 0xFF	; 255
    26d8:	80 81       	ld	r24, Z
    26da:	82 30       	cpi	r24, 0x02	; 2
    26dc:	81 f5       	brne	.+96     	; 0x273e <Sev_Seg_enuEnableCommon+0xfc>
		{
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin,DIO_HIGH);
    26de:	8a 81       	ldd	r24, Y+2	; 0x02
    26e0:	48 2f       	mov	r20, r24
    26e2:	50 e0       	ldi	r21, 0x00	; 0
    26e4:	ca 01       	movw	r24, r20
    26e6:	88 0f       	add	r24, r24
    26e8:	99 1f       	adc	r25, r25
    26ea:	9c 01       	movw	r18, r24
    26ec:	22 0f       	add	r18, r18
    26ee:	33 1f       	adc	r19, r19
    26f0:	22 0f       	add	r18, r18
    26f2:	33 1f       	adc	r19, r19
    26f4:	22 0f       	add	r18, r18
    26f6:	33 1f       	adc	r19, r19
    26f8:	82 0f       	add	r24, r18
    26fa:	93 1f       	adc	r25, r19
    26fc:	84 0f       	add	r24, r20
    26fe:	95 1f       	adc	r25, r21
    2700:	fc 01       	movw	r30, r24
    2702:	e0 58       	subi	r30, 0x80	; 128
    2704:	ff 4f       	sbci	r31, 0xFF	; 255
    2706:	60 81       	ld	r22, Z
    2708:	8a 81       	ldd	r24, Y+2	; 0x02
    270a:	48 2f       	mov	r20, r24
    270c:	50 e0       	ldi	r21, 0x00	; 0
    270e:	ca 01       	movw	r24, r20
    2710:	88 0f       	add	r24, r24
    2712:	99 1f       	adc	r25, r25
    2714:	9c 01       	movw	r18, r24
    2716:	22 0f       	add	r18, r18
    2718:	33 1f       	adc	r19, r19
    271a:	22 0f       	add	r18, r18
    271c:	33 1f       	adc	r19, r19
    271e:	22 0f       	add	r18, r18
    2720:	33 1f       	adc	r19, r19
    2722:	82 0f       	add	r24, r18
    2724:	93 1f       	adc	r25, r19
    2726:	84 0f       	add	r24, r20
    2728:	95 1f       	adc	r25, r21
    272a:	fc 01       	movw	r30, r24
    272c:	ef 57       	subi	r30, 0x7F	; 127
    272e:	ff 4f       	sbci	r31, 0xFF	; 255
    2730:	90 81       	ld	r25, Z
    2732:	86 2f       	mov	r24, r22
    2734:	69 2f       	mov	r22, r25
    2736:	41 e0       	ldi	r20, 0x01	; 1
    2738:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    273c:	49 c0       	rjmp	.+146    	; 0x27d0 <Sev_Seg_enuEnableCommon+0x18e>
		}
		else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_ANODE)
    273e:	8a 81       	ldd	r24, Y+2	; 0x02
    2740:	48 2f       	mov	r20, r24
    2742:	50 e0       	ldi	r21, 0x00	; 0
    2744:	ca 01       	movw	r24, r20
    2746:	88 0f       	add	r24, r24
    2748:	99 1f       	adc	r25, r25
    274a:	9c 01       	movw	r18, r24
    274c:	22 0f       	add	r18, r18
    274e:	33 1f       	adc	r19, r19
    2750:	22 0f       	add	r18, r18
    2752:	33 1f       	adc	r19, r19
    2754:	22 0f       	add	r18, r18
    2756:	33 1f       	adc	r19, r19
    2758:	82 0f       	add	r24, r18
    275a:	93 1f       	adc	r25, r19
    275c:	84 0f       	add	r24, r20
    275e:	95 1f       	adc	r25, r21
    2760:	fc 01       	movw	r30, r24
    2762:	ec 57       	subi	r30, 0x7C	; 124
    2764:	ff 4f       	sbci	r31, 0xFF	; 255
    2766:	80 81       	ld	r24, Z
    2768:	81 30       	cpi	r24, 0x01	; 1
    276a:	81 f5       	brne	.+96     	; 0x27cc <Sev_Seg_enuEnableCommon+0x18a>
		{
			DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin,DIO_LOW);
    276c:	8a 81       	ldd	r24, Y+2	; 0x02
    276e:	48 2f       	mov	r20, r24
    2770:	50 e0       	ldi	r21, 0x00	; 0
    2772:	ca 01       	movw	r24, r20
    2774:	88 0f       	add	r24, r24
    2776:	99 1f       	adc	r25, r25
    2778:	9c 01       	movw	r18, r24
    277a:	22 0f       	add	r18, r18
    277c:	33 1f       	adc	r19, r19
    277e:	22 0f       	add	r18, r18
    2780:	33 1f       	adc	r19, r19
    2782:	22 0f       	add	r18, r18
    2784:	33 1f       	adc	r19, r19
    2786:	82 0f       	add	r24, r18
    2788:	93 1f       	adc	r25, r19
    278a:	84 0f       	add	r24, r20
    278c:	95 1f       	adc	r25, r21
    278e:	fc 01       	movw	r30, r24
    2790:	e0 58       	subi	r30, 0x80	; 128
    2792:	ff 4f       	sbci	r31, 0xFF	; 255
    2794:	60 81       	ld	r22, Z
    2796:	8a 81       	ldd	r24, Y+2	; 0x02
    2798:	48 2f       	mov	r20, r24
    279a:	50 e0       	ldi	r21, 0x00	; 0
    279c:	ca 01       	movw	r24, r20
    279e:	88 0f       	add	r24, r24
    27a0:	99 1f       	adc	r25, r25
    27a2:	9c 01       	movw	r18, r24
    27a4:	22 0f       	add	r18, r18
    27a6:	33 1f       	adc	r19, r19
    27a8:	22 0f       	add	r18, r18
    27aa:	33 1f       	adc	r19, r19
    27ac:	22 0f       	add	r18, r18
    27ae:	33 1f       	adc	r19, r19
    27b0:	82 0f       	add	r24, r18
    27b2:	93 1f       	adc	r25, r19
    27b4:	84 0f       	add	r24, r20
    27b6:	95 1f       	adc	r25, r21
    27b8:	fc 01       	movw	r30, r24
    27ba:	ef 57       	subi	r30, 0x7F	; 127
    27bc:	ff 4f       	sbci	r31, 0xFF	; 255
    27be:	90 81       	ld	r25, Z
    27c0:	86 2f       	mov	r24, r22
    27c2:	69 2f       	mov	r22, r25
    27c4:	40 e0       	ldi	r20, 0x00	; 0
    27c6:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    27ca:	02 c0       	rjmp	.+4      	; 0x27d0 <Sev_Seg_enuEnableCommon+0x18e>
		}
		else
		{
			Local_enuErrorState=ES_OUT_OF_RANGE;
    27cc:	83 e0       	ldi	r24, 0x03	; 3
    27ce:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	return Local_enuErrorState;
    27d0:	89 81       	ldd	r24, Y+1	; 0x01
}
    27d2:	0f 90       	pop	r0
    27d4:	0f 90       	pop	r0
    27d6:	cf 91       	pop	r28
    27d8:	df 91       	pop	r29
    27da:	08 95       	ret

000027dc <Sev_Seg_enuDisableCommon>:
ES_t Sev_Seg_enuDisableCommon(u8 copy_SegID)
{
    27dc:	df 93       	push	r29
    27de:	cf 93       	push	r28
    27e0:	00 d0       	rcall	.+0      	; 0x27e2 <Sev_Seg_enuDisableCommon+0x6>
    27e2:	cd b7       	in	r28, 0x3d	; 61
    27e4:	de b7       	in	r29, 0x3e	; 62
    27e6:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
    27e8:	19 82       	std	Y+1, r1	; 0x01
	if(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port != NOT_CONNECTED && SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin!= NOT_CONNECTED)
    27ea:	8a 81       	ldd	r24, Y+2	; 0x02
    27ec:	48 2f       	mov	r20, r24
    27ee:	50 e0       	ldi	r21, 0x00	; 0
    27f0:	ca 01       	movw	r24, r20
    27f2:	88 0f       	add	r24, r24
    27f4:	99 1f       	adc	r25, r25
    27f6:	9c 01       	movw	r18, r24
    27f8:	22 0f       	add	r18, r18
    27fa:	33 1f       	adc	r19, r19
    27fc:	22 0f       	add	r18, r18
    27fe:	33 1f       	adc	r19, r19
    2800:	22 0f       	add	r18, r18
    2802:	33 1f       	adc	r19, r19
    2804:	82 0f       	add	r24, r18
    2806:	93 1f       	adc	r25, r19
    2808:	84 0f       	add	r24, r20
    280a:	95 1f       	adc	r25, r21
    280c:	fc 01       	movw	r30, r24
    280e:	e0 58       	subi	r30, 0x80	; 128
    2810:	ff 4f       	sbci	r31, 0xFF	; 255
    2812:	80 81       	ld	r24, Z
    2814:	84 31       	cpi	r24, 0x14	; 20
    2816:	09 f4       	brne	.+2      	; 0x281a <Sev_Seg_enuDisableCommon+0x3e>
    2818:	a8 c0       	rjmp	.+336    	; 0x296a <Sev_Seg_enuDisableCommon+0x18e>
    281a:	8a 81       	ldd	r24, Y+2	; 0x02
    281c:	48 2f       	mov	r20, r24
    281e:	50 e0       	ldi	r21, 0x00	; 0
    2820:	ca 01       	movw	r24, r20
    2822:	88 0f       	add	r24, r24
    2824:	99 1f       	adc	r25, r25
    2826:	9c 01       	movw	r18, r24
    2828:	22 0f       	add	r18, r18
    282a:	33 1f       	adc	r19, r19
    282c:	22 0f       	add	r18, r18
    282e:	33 1f       	adc	r19, r19
    2830:	22 0f       	add	r18, r18
    2832:	33 1f       	adc	r19, r19
    2834:	82 0f       	add	r24, r18
    2836:	93 1f       	adc	r25, r19
    2838:	84 0f       	add	r24, r20
    283a:	95 1f       	adc	r25, r21
    283c:	fc 01       	movw	r30, r24
    283e:	ef 57       	subi	r30, 0x7F	; 127
    2840:	ff 4f       	sbci	r31, 0xFF	; 255
    2842:	80 81       	ld	r24, Z
    2844:	84 31       	cpi	r24, 0x14	; 20
    2846:	09 f4       	brne	.+2      	; 0x284a <Sev_Seg_enuDisableCommon+0x6e>
    2848:	90 c0       	rjmp	.+288    	; 0x296a <Sev_Seg_enuDisableCommon+0x18e>
		{
			if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_CATHODE)
    284a:	8a 81       	ldd	r24, Y+2	; 0x02
    284c:	48 2f       	mov	r20, r24
    284e:	50 e0       	ldi	r21, 0x00	; 0
    2850:	ca 01       	movw	r24, r20
    2852:	88 0f       	add	r24, r24
    2854:	99 1f       	adc	r25, r25
    2856:	9c 01       	movw	r18, r24
    2858:	22 0f       	add	r18, r18
    285a:	33 1f       	adc	r19, r19
    285c:	22 0f       	add	r18, r18
    285e:	33 1f       	adc	r19, r19
    2860:	22 0f       	add	r18, r18
    2862:	33 1f       	adc	r19, r19
    2864:	82 0f       	add	r24, r18
    2866:	93 1f       	adc	r25, r19
    2868:	84 0f       	add	r24, r20
    286a:	95 1f       	adc	r25, r21
    286c:	fc 01       	movw	r30, r24
    286e:	ec 57       	subi	r30, 0x7C	; 124
    2870:	ff 4f       	sbci	r31, 0xFF	; 255
    2872:	80 81       	ld	r24, Z
    2874:	82 30       	cpi	r24, 0x02	; 2
    2876:	81 f5       	brne	.+96     	; 0x28d8 <Sev_Seg_enuDisableCommon+0xfc>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin,DIO_LOW);
    2878:	8a 81       	ldd	r24, Y+2	; 0x02
    287a:	48 2f       	mov	r20, r24
    287c:	50 e0       	ldi	r21, 0x00	; 0
    287e:	ca 01       	movw	r24, r20
    2880:	88 0f       	add	r24, r24
    2882:	99 1f       	adc	r25, r25
    2884:	9c 01       	movw	r18, r24
    2886:	22 0f       	add	r18, r18
    2888:	33 1f       	adc	r19, r19
    288a:	22 0f       	add	r18, r18
    288c:	33 1f       	adc	r19, r19
    288e:	22 0f       	add	r18, r18
    2890:	33 1f       	adc	r19, r19
    2892:	82 0f       	add	r24, r18
    2894:	93 1f       	adc	r25, r19
    2896:	84 0f       	add	r24, r20
    2898:	95 1f       	adc	r25, r21
    289a:	fc 01       	movw	r30, r24
    289c:	e0 58       	subi	r30, 0x80	; 128
    289e:	ff 4f       	sbci	r31, 0xFF	; 255
    28a0:	60 81       	ld	r22, Z
    28a2:	8a 81       	ldd	r24, Y+2	; 0x02
    28a4:	48 2f       	mov	r20, r24
    28a6:	50 e0       	ldi	r21, 0x00	; 0
    28a8:	ca 01       	movw	r24, r20
    28aa:	88 0f       	add	r24, r24
    28ac:	99 1f       	adc	r25, r25
    28ae:	9c 01       	movw	r18, r24
    28b0:	22 0f       	add	r18, r18
    28b2:	33 1f       	adc	r19, r19
    28b4:	22 0f       	add	r18, r18
    28b6:	33 1f       	adc	r19, r19
    28b8:	22 0f       	add	r18, r18
    28ba:	33 1f       	adc	r19, r19
    28bc:	82 0f       	add	r24, r18
    28be:	93 1f       	adc	r25, r19
    28c0:	84 0f       	add	r24, r20
    28c2:	95 1f       	adc	r25, r21
    28c4:	fc 01       	movw	r30, r24
    28c6:	ef 57       	subi	r30, 0x7F	; 127
    28c8:	ff 4f       	sbci	r31, 0xFF	; 255
    28ca:	90 81       	ld	r25, Z
    28cc:	86 2f       	mov	r24, r22
    28ce:	69 2f       	mov	r22, r25
    28d0:	40 e0       	ldi	r20, 0x00	; 0
    28d2:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    28d6:	49 c0       	rjmp	.+146    	; 0x296a <Sev_Seg_enuDisableCommon+0x18e>
			}
			else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_ANODE)
    28d8:	8a 81       	ldd	r24, Y+2	; 0x02
    28da:	48 2f       	mov	r20, r24
    28dc:	50 e0       	ldi	r21, 0x00	; 0
    28de:	ca 01       	movw	r24, r20
    28e0:	88 0f       	add	r24, r24
    28e2:	99 1f       	adc	r25, r25
    28e4:	9c 01       	movw	r18, r24
    28e6:	22 0f       	add	r18, r18
    28e8:	33 1f       	adc	r19, r19
    28ea:	22 0f       	add	r18, r18
    28ec:	33 1f       	adc	r19, r19
    28ee:	22 0f       	add	r18, r18
    28f0:	33 1f       	adc	r19, r19
    28f2:	82 0f       	add	r24, r18
    28f4:	93 1f       	adc	r25, r19
    28f6:	84 0f       	add	r24, r20
    28f8:	95 1f       	adc	r25, r21
    28fa:	fc 01       	movw	r30, r24
    28fc:	ec 57       	subi	r30, 0x7C	; 124
    28fe:	ff 4f       	sbci	r31, 0xFF	; 255
    2900:	80 81       	ld	r24, Z
    2902:	81 30       	cpi	r24, 0x01	; 1
    2904:	81 f5       	brne	.+96     	; 0x2966 <Sev_Seg_enuDisableCommon+0x18a>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8CMN_Pin,DIO_HIGH);
    2906:	8a 81       	ldd	r24, Y+2	; 0x02
    2908:	48 2f       	mov	r20, r24
    290a:	50 e0       	ldi	r21, 0x00	; 0
    290c:	ca 01       	movw	r24, r20
    290e:	88 0f       	add	r24, r24
    2910:	99 1f       	adc	r25, r25
    2912:	9c 01       	movw	r18, r24
    2914:	22 0f       	add	r18, r18
    2916:	33 1f       	adc	r19, r19
    2918:	22 0f       	add	r18, r18
    291a:	33 1f       	adc	r19, r19
    291c:	22 0f       	add	r18, r18
    291e:	33 1f       	adc	r19, r19
    2920:	82 0f       	add	r24, r18
    2922:	93 1f       	adc	r25, r19
    2924:	84 0f       	add	r24, r20
    2926:	95 1f       	adc	r25, r21
    2928:	fc 01       	movw	r30, r24
    292a:	e0 58       	subi	r30, 0x80	; 128
    292c:	ff 4f       	sbci	r31, 0xFF	; 255
    292e:	60 81       	ld	r22, Z
    2930:	8a 81       	ldd	r24, Y+2	; 0x02
    2932:	48 2f       	mov	r20, r24
    2934:	50 e0       	ldi	r21, 0x00	; 0
    2936:	ca 01       	movw	r24, r20
    2938:	88 0f       	add	r24, r24
    293a:	99 1f       	adc	r25, r25
    293c:	9c 01       	movw	r18, r24
    293e:	22 0f       	add	r18, r18
    2940:	33 1f       	adc	r19, r19
    2942:	22 0f       	add	r18, r18
    2944:	33 1f       	adc	r19, r19
    2946:	22 0f       	add	r18, r18
    2948:	33 1f       	adc	r19, r19
    294a:	82 0f       	add	r24, r18
    294c:	93 1f       	adc	r25, r19
    294e:	84 0f       	add	r24, r20
    2950:	95 1f       	adc	r25, r21
    2952:	fc 01       	movw	r30, r24
    2954:	ef 57       	subi	r30, 0x7F	; 127
    2956:	ff 4f       	sbci	r31, 0xFF	; 255
    2958:	90 81       	ld	r25, Z
    295a:	86 2f       	mov	r24, r22
    295c:	69 2f       	mov	r22, r25
    295e:	41 e0       	ldi	r20, 0x01	; 1
    2960:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2964:	02 c0       	rjmp	.+4      	; 0x296a <Sev_Seg_enuDisableCommon+0x18e>
			}
			else
			{
				Local_enuErrorState=ES_OUT_OF_RANGE;
    2966:	83 e0       	ldi	r24, 0x03	; 3
    2968:	89 83       	std	Y+1, r24	; 0x01
			}
		}

	return Local_enuErrorState;
    296a:	89 81       	ldd	r24, Y+1	; 0x01
}
    296c:	0f 90       	pop	r0
    296e:	0f 90       	pop	r0
    2970:	cf 91       	pop	r28
    2972:	df 91       	pop	r29
    2974:	08 95       	ret

00002976 <Sev_Seg_enuEnableDOT>:
ES_t Sev_Seg_enuEnableDOT(u8 copy_SegID)
{
    2976:	df 93       	push	r29
    2978:	cf 93       	push	r28
    297a:	00 d0       	rcall	.+0      	; 0x297c <Sev_Seg_enuEnableDOT+0x6>
    297c:	cd b7       	in	r28, 0x3d	; 61
    297e:	de b7       	in	r29, 0x3e	; 62
    2980:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
    2982:	19 82       	std	Y+1, r1	; 0x01
	if(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port != NOT_CONNECTED && SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin!= NOT_CONNECTED)
    2984:	8a 81       	ldd	r24, Y+2	; 0x02
    2986:	48 2f       	mov	r20, r24
    2988:	50 e0       	ldi	r21, 0x00	; 0
    298a:	ca 01       	movw	r24, r20
    298c:	88 0f       	add	r24, r24
    298e:	99 1f       	adc	r25, r25
    2990:	9c 01       	movw	r18, r24
    2992:	22 0f       	add	r18, r18
    2994:	33 1f       	adc	r19, r19
    2996:	22 0f       	add	r18, r18
    2998:	33 1f       	adc	r19, r19
    299a:	22 0f       	add	r18, r18
    299c:	33 1f       	adc	r19, r19
    299e:	82 0f       	add	r24, r18
    29a0:	93 1f       	adc	r25, r19
    29a2:	84 0f       	add	r24, r20
    29a4:	95 1f       	adc	r25, r21
    29a6:	fc 01       	movw	r30, r24
    29a8:	ee 57       	subi	r30, 0x7E	; 126
    29aa:	ff 4f       	sbci	r31, 0xFF	; 255
    29ac:	80 81       	ld	r24, Z
    29ae:	84 31       	cpi	r24, 0x14	; 20
    29b0:	09 f4       	brne	.+2      	; 0x29b4 <Sev_Seg_enuEnableDOT+0x3e>
    29b2:	a8 c0       	rjmp	.+336    	; 0x2b04 <Sev_Seg_enuEnableDOT+0x18e>
    29b4:	8a 81       	ldd	r24, Y+2	; 0x02
    29b6:	48 2f       	mov	r20, r24
    29b8:	50 e0       	ldi	r21, 0x00	; 0
    29ba:	ca 01       	movw	r24, r20
    29bc:	88 0f       	add	r24, r24
    29be:	99 1f       	adc	r25, r25
    29c0:	9c 01       	movw	r18, r24
    29c2:	22 0f       	add	r18, r18
    29c4:	33 1f       	adc	r19, r19
    29c6:	22 0f       	add	r18, r18
    29c8:	33 1f       	adc	r19, r19
    29ca:	22 0f       	add	r18, r18
    29cc:	33 1f       	adc	r19, r19
    29ce:	82 0f       	add	r24, r18
    29d0:	93 1f       	adc	r25, r19
    29d2:	84 0f       	add	r24, r20
    29d4:	95 1f       	adc	r25, r21
    29d6:	fc 01       	movw	r30, r24
    29d8:	ed 57       	subi	r30, 0x7D	; 125
    29da:	ff 4f       	sbci	r31, 0xFF	; 255
    29dc:	80 81       	ld	r24, Z
    29de:	84 31       	cpi	r24, 0x14	; 20
    29e0:	09 f4       	brne	.+2      	; 0x29e4 <Sev_Seg_enuEnableDOT+0x6e>
    29e2:	90 c0       	rjmp	.+288    	; 0x2b04 <Sev_Seg_enuEnableDOT+0x18e>
		{
			if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_CATHODE)
    29e4:	8a 81       	ldd	r24, Y+2	; 0x02
    29e6:	48 2f       	mov	r20, r24
    29e8:	50 e0       	ldi	r21, 0x00	; 0
    29ea:	ca 01       	movw	r24, r20
    29ec:	88 0f       	add	r24, r24
    29ee:	99 1f       	adc	r25, r25
    29f0:	9c 01       	movw	r18, r24
    29f2:	22 0f       	add	r18, r18
    29f4:	33 1f       	adc	r19, r19
    29f6:	22 0f       	add	r18, r18
    29f8:	33 1f       	adc	r19, r19
    29fa:	22 0f       	add	r18, r18
    29fc:	33 1f       	adc	r19, r19
    29fe:	82 0f       	add	r24, r18
    2a00:	93 1f       	adc	r25, r19
    2a02:	84 0f       	add	r24, r20
    2a04:	95 1f       	adc	r25, r21
    2a06:	fc 01       	movw	r30, r24
    2a08:	ec 57       	subi	r30, 0x7C	; 124
    2a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a0c:	80 81       	ld	r24, Z
    2a0e:	82 30       	cpi	r24, 0x02	; 2
    2a10:	81 f5       	brne	.+96     	; 0x2a72 <Sev_Seg_enuEnableDOT+0xfc>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin,DIO_HIGH);
    2a12:	8a 81       	ldd	r24, Y+2	; 0x02
    2a14:	48 2f       	mov	r20, r24
    2a16:	50 e0       	ldi	r21, 0x00	; 0
    2a18:	ca 01       	movw	r24, r20
    2a1a:	88 0f       	add	r24, r24
    2a1c:	99 1f       	adc	r25, r25
    2a1e:	9c 01       	movw	r18, r24
    2a20:	22 0f       	add	r18, r18
    2a22:	33 1f       	adc	r19, r19
    2a24:	22 0f       	add	r18, r18
    2a26:	33 1f       	adc	r19, r19
    2a28:	22 0f       	add	r18, r18
    2a2a:	33 1f       	adc	r19, r19
    2a2c:	82 0f       	add	r24, r18
    2a2e:	93 1f       	adc	r25, r19
    2a30:	84 0f       	add	r24, r20
    2a32:	95 1f       	adc	r25, r21
    2a34:	fc 01       	movw	r30, r24
    2a36:	ee 57       	subi	r30, 0x7E	; 126
    2a38:	ff 4f       	sbci	r31, 0xFF	; 255
    2a3a:	60 81       	ld	r22, Z
    2a3c:	8a 81       	ldd	r24, Y+2	; 0x02
    2a3e:	48 2f       	mov	r20, r24
    2a40:	50 e0       	ldi	r21, 0x00	; 0
    2a42:	ca 01       	movw	r24, r20
    2a44:	88 0f       	add	r24, r24
    2a46:	99 1f       	adc	r25, r25
    2a48:	9c 01       	movw	r18, r24
    2a4a:	22 0f       	add	r18, r18
    2a4c:	33 1f       	adc	r19, r19
    2a4e:	22 0f       	add	r18, r18
    2a50:	33 1f       	adc	r19, r19
    2a52:	22 0f       	add	r18, r18
    2a54:	33 1f       	adc	r19, r19
    2a56:	82 0f       	add	r24, r18
    2a58:	93 1f       	adc	r25, r19
    2a5a:	84 0f       	add	r24, r20
    2a5c:	95 1f       	adc	r25, r21
    2a5e:	fc 01       	movw	r30, r24
    2a60:	ed 57       	subi	r30, 0x7D	; 125
    2a62:	ff 4f       	sbci	r31, 0xFF	; 255
    2a64:	90 81       	ld	r25, Z
    2a66:	86 2f       	mov	r24, r22
    2a68:	69 2f       	mov	r22, r25
    2a6a:	41 e0       	ldi	r20, 0x01	; 1
    2a6c:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2a70:	49 c0       	rjmp	.+146    	; 0x2b04 <Sev_Seg_enuEnableDOT+0x18e>
			}
			else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_ANODE)
    2a72:	8a 81       	ldd	r24, Y+2	; 0x02
    2a74:	48 2f       	mov	r20, r24
    2a76:	50 e0       	ldi	r21, 0x00	; 0
    2a78:	ca 01       	movw	r24, r20
    2a7a:	88 0f       	add	r24, r24
    2a7c:	99 1f       	adc	r25, r25
    2a7e:	9c 01       	movw	r18, r24
    2a80:	22 0f       	add	r18, r18
    2a82:	33 1f       	adc	r19, r19
    2a84:	22 0f       	add	r18, r18
    2a86:	33 1f       	adc	r19, r19
    2a88:	22 0f       	add	r18, r18
    2a8a:	33 1f       	adc	r19, r19
    2a8c:	82 0f       	add	r24, r18
    2a8e:	93 1f       	adc	r25, r19
    2a90:	84 0f       	add	r24, r20
    2a92:	95 1f       	adc	r25, r21
    2a94:	fc 01       	movw	r30, r24
    2a96:	ec 57       	subi	r30, 0x7C	; 124
    2a98:	ff 4f       	sbci	r31, 0xFF	; 255
    2a9a:	80 81       	ld	r24, Z
    2a9c:	81 30       	cpi	r24, 0x01	; 1
    2a9e:	81 f5       	brne	.+96     	; 0x2b00 <Sev_Seg_enuEnableDOT+0x18a>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin,DIO_LOW);
    2aa0:	8a 81       	ldd	r24, Y+2	; 0x02
    2aa2:	48 2f       	mov	r20, r24
    2aa4:	50 e0       	ldi	r21, 0x00	; 0
    2aa6:	ca 01       	movw	r24, r20
    2aa8:	88 0f       	add	r24, r24
    2aaa:	99 1f       	adc	r25, r25
    2aac:	9c 01       	movw	r18, r24
    2aae:	22 0f       	add	r18, r18
    2ab0:	33 1f       	adc	r19, r19
    2ab2:	22 0f       	add	r18, r18
    2ab4:	33 1f       	adc	r19, r19
    2ab6:	22 0f       	add	r18, r18
    2ab8:	33 1f       	adc	r19, r19
    2aba:	82 0f       	add	r24, r18
    2abc:	93 1f       	adc	r25, r19
    2abe:	84 0f       	add	r24, r20
    2ac0:	95 1f       	adc	r25, r21
    2ac2:	fc 01       	movw	r30, r24
    2ac4:	ee 57       	subi	r30, 0x7E	; 126
    2ac6:	ff 4f       	sbci	r31, 0xFF	; 255
    2ac8:	60 81       	ld	r22, Z
    2aca:	8a 81       	ldd	r24, Y+2	; 0x02
    2acc:	48 2f       	mov	r20, r24
    2ace:	50 e0       	ldi	r21, 0x00	; 0
    2ad0:	ca 01       	movw	r24, r20
    2ad2:	88 0f       	add	r24, r24
    2ad4:	99 1f       	adc	r25, r25
    2ad6:	9c 01       	movw	r18, r24
    2ad8:	22 0f       	add	r18, r18
    2ada:	33 1f       	adc	r19, r19
    2adc:	22 0f       	add	r18, r18
    2ade:	33 1f       	adc	r19, r19
    2ae0:	22 0f       	add	r18, r18
    2ae2:	33 1f       	adc	r19, r19
    2ae4:	82 0f       	add	r24, r18
    2ae6:	93 1f       	adc	r25, r19
    2ae8:	84 0f       	add	r24, r20
    2aea:	95 1f       	adc	r25, r21
    2aec:	fc 01       	movw	r30, r24
    2aee:	ed 57       	subi	r30, 0x7D	; 125
    2af0:	ff 4f       	sbci	r31, 0xFF	; 255
    2af2:	90 81       	ld	r25, Z
    2af4:	86 2f       	mov	r24, r22
    2af6:	69 2f       	mov	r22, r25
    2af8:	40 e0       	ldi	r20, 0x00	; 0
    2afa:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2afe:	02 c0       	rjmp	.+4      	; 0x2b04 <Sev_Seg_enuEnableDOT+0x18e>
			}
			else
			{
				Local_enuErrorState=ES_OUT_OF_RANGE;
    2b00:	83 e0       	ldi	r24, 0x03	; 3
    2b02:	89 83       	std	Y+1, r24	; 0x01
			}
		}

	return Local_enuErrorState;
    2b04:	89 81       	ldd	r24, Y+1	; 0x01
}
    2b06:	0f 90       	pop	r0
    2b08:	0f 90       	pop	r0
    2b0a:	cf 91       	pop	r28
    2b0c:	df 91       	pop	r29
    2b0e:	08 95       	ret

00002b10 <Sev_Seg_enuDisableDOT>:
ES_t Sev_Seg_enuDisableDOT(u8 copy_SegID)
{
    2b10:	df 93       	push	r29
    2b12:	cf 93       	push	r28
    2b14:	00 d0       	rcall	.+0      	; 0x2b16 <Sev_Seg_enuDisableDOT+0x6>
    2b16:	cd b7       	in	r28, 0x3d	; 61
    2b18:	de b7       	in	r29, 0x3e	; 62
    2b1a:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enuErrorState=ES_NOK;
    2b1c:	19 82       	std	Y+1, r1	; 0x01
	if(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port != NOT_CONNECTED && SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin!= NOT_CONNECTED)
    2b1e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b20:	48 2f       	mov	r20, r24
    2b22:	50 e0       	ldi	r21, 0x00	; 0
    2b24:	ca 01       	movw	r24, r20
    2b26:	88 0f       	add	r24, r24
    2b28:	99 1f       	adc	r25, r25
    2b2a:	9c 01       	movw	r18, r24
    2b2c:	22 0f       	add	r18, r18
    2b2e:	33 1f       	adc	r19, r19
    2b30:	22 0f       	add	r18, r18
    2b32:	33 1f       	adc	r19, r19
    2b34:	22 0f       	add	r18, r18
    2b36:	33 1f       	adc	r19, r19
    2b38:	82 0f       	add	r24, r18
    2b3a:	93 1f       	adc	r25, r19
    2b3c:	84 0f       	add	r24, r20
    2b3e:	95 1f       	adc	r25, r21
    2b40:	fc 01       	movw	r30, r24
    2b42:	ee 57       	subi	r30, 0x7E	; 126
    2b44:	ff 4f       	sbci	r31, 0xFF	; 255
    2b46:	80 81       	ld	r24, Z
    2b48:	84 31       	cpi	r24, 0x14	; 20
    2b4a:	09 f4       	brne	.+2      	; 0x2b4e <Sev_Seg_enuDisableDOT+0x3e>
    2b4c:	a8 c0       	rjmp	.+336    	; 0x2c9e <Sev_Seg_enuDisableDOT+0x18e>
    2b4e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b50:	48 2f       	mov	r20, r24
    2b52:	50 e0       	ldi	r21, 0x00	; 0
    2b54:	ca 01       	movw	r24, r20
    2b56:	88 0f       	add	r24, r24
    2b58:	99 1f       	adc	r25, r25
    2b5a:	9c 01       	movw	r18, r24
    2b5c:	22 0f       	add	r18, r18
    2b5e:	33 1f       	adc	r19, r19
    2b60:	22 0f       	add	r18, r18
    2b62:	33 1f       	adc	r19, r19
    2b64:	22 0f       	add	r18, r18
    2b66:	33 1f       	adc	r19, r19
    2b68:	82 0f       	add	r24, r18
    2b6a:	93 1f       	adc	r25, r19
    2b6c:	84 0f       	add	r24, r20
    2b6e:	95 1f       	adc	r25, r21
    2b70:	fc 01       	movw	r30, r24
    2b72:	ed 57       	subi	r30, 0x7D	; 125
    2b74:	ff 4f       	sbci	r31, 0xFF	; 255
    2b76:	80 81       	ld	r24, Z
    2b78:	84 31       	cpi	r24, 0x14	; 20
    2b7a:	09 f4       	brne	.+2      	; 0x2b7e <Sev_Seg_enuDisableDOT+0x6e>
    2b7c:	90 c0       	rjmp	.+288    	; 0x2c9e <Sev_Seg_enuDisableDOT+0x18e>
		{
			if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_CATHODE)
    2b7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2b80:	48 2f       	mov	r20, r24
    2b82:	50 e0       	ldi	r21, 0x00	; 0
    2b84:	ca 01       	movw	r24, r20
    2b86:	88 0f       	add	r24, r24
    2b88:	99 1f       	adc	r25, r25
    2b8a:	9c 01       	movw	r18, r24
    2b8c:	22 0f       	add	r18, r18
    2b8e:	33 1f       	adc	r19, r19
    2b90:	22 0f       	add	r18, r18
    2b92:	33 1f       	adc	r19, r19
    2b94:	22 0f       	add	r18, r18
    2b96:	33 1f       	adc	r19, r19
    2b98:	82 0f       	add	r24, r18
    2b9a:	93 1f       	adc	r25, r19
    2b9c:	84 0f       	add	r24, r20
    2b9e:	95 1f       	adc	r25, r21
    2ba0:	fc 01       	movw	r30, r24
    2ba2:	ec 57       	subi	r30, 0x7C	; 124
    2ba4:	ff 4f       	sbci	r31, 0xFF	; 255
    2ba6:	80 81       	ld	r24, Z
    2ba8:	82 30       	cpi	r24, 0x02	; 2
    2baa:	81 f5       	brne	.+96     	; 0x2c0c <Sev_Seg_enuDisableDOT+0xfc>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin,DIO_LOW);
    2bac:	8a 81       	ldd	r24, Y+2	; 0x02
    2bae:	48 2f       	mov	r20, r24
    2bb0:	50 e0       	ldi	r21, 0x00	; 0
    2bb2:	ca 01       	movw	r24, r20
    2bb4:	88 0f       	add	r24, r24
    2bb6:	99 1f       	adc	r25, r25
    2bb8:	9c 01       	movw	r18, r24
    2bba:	22 0f       	add	r18, r18
    2bbc:	33 1f       	adc	r19, r19
    2bbe:	22 0f       	add	r18, r18
    2bc0:	33 1f       	adc	r19, r19
    2bc2:	22 0f       	add	r18, r18
    2bc4:	33 1f       	adc	r19, r19
    2bc6:	82 0f       	add	r24, r18
    2bc8:	93 1f       	adc	r25, r19
    2bca:	84 0f       	add	r24, r20
    2bcc:	95 1f       	adc	r25, r21
    2bce:	fc 01       	movw	r30, r24
    2bd0:	ee 57       	subi	r30, 0x7E	; 126
    2bd2:	ff 4f       	sbci	r31, 0xFF	; 255
    2bd4:	60 81       	ld	r22, Z
    2bd6:	8a 81       	ldd	r24, Y+2	; 0x02
    2bd8:	48 2f       	mov	r20, r24
    2bda:	50 e0       	ldi	r21, 0x00	; 0
    2bdc:	ca 01       	movw	r24, r20
    2bde:	88 0f       	add	r24, r24
    2be0:	99 1f       	adc	r25, r25
    2be2:	9c 01       	movw	r18, r24
    2be4:	22 0f       	add	r18, r18
    2be6:	33 1f       	adc	r19, r19
    2be8:	22 0f       	add	r18, r18
    2bea:	33 1f       	adc	r19, r19
    2bec:	22 0f       	add	r18, r18
    2bee:	33 1f       	adc	r19, r19
    2bf0:	82 0f       	add	r24, r18
    2bf2:	93 1f       	adc	r25, r19
    2bf4:	84 0f       	add	r24, r20
    2bf6:	95 1f       	adc	r25, r21
    2bf8:	fc 01       	movw	r30, r24
    2bfa:	ed 57       	subi	r30, 0x7D	; 125
    2bfc:	ff 4f       	sbci	r31, 0xFF	; 255
    2bfe:	90 81       	ld	r25, Z
    2c00:	86 2f       	mov	r24, r22
    2c02:	69 2f       	mov	r22, r25
    2c04:	40 e0       	ldi	r20, 0x00	; 0
    2c06:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2c0a:	49 c0       	rjmp	.+146    	; 0x2c9e <Sev_Seg_enuDisableDOT+0x18e>
			}
			else if(SEG_AstrSegConfig[copy_SegID].SEG_u8Type == COMMON_ANODE)
    2c0c:	8a 81       	ldd	r24, Y+2	; 0x02
    2c0e:	48 2f       	mov	r20, r24
    2c10:	50 e0       	ldi	r21, 0x00	; 0
    2c12:	ca 01       	movw	r24, r20
    2c14:	88 0f       	add	r24, r24
    2c16:	99 1f       	adc	r25, r25
    2c18:	9c 01       	movw	r18, r24
    2c1a:	22 0f       	add	r18, r18
    2c1c:	33 1f       	adc	r19, r19
    2c1e:	22 0f       	add	r18, r18
    2c20:	33 1f       	adc	r19, r19
    2c22:	22 0f       	add	r18, r18
    2c24:	33 1f       	adc	r19, r19
    2c26:	82 0f       	add	r24, r18
    2c28:	93 1f       	adc	r25, r19
    2c2a:	84 0f       	add	r24, r20
    2c2c:	95 1f       	adc	r25, r21
    2c2e:	fc 01       	movw	r30, r24
    2c30:	ec 57       	subi	r30, 0x7C	; 124
    2c32:	ff 4f       	sbci	r31, 0xFF	; 255
    2c34:	80 81       	ld	r24, Z
    2c36:	81 30       	cpi	r24, 0x01	; 1
    2c38:	81 f5       	brne	.+96     	; 0x2c9a <Sev_Seg_enuDisableDOT+0x18a>
			{
				DIO_enuSetPinValue(SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Port,SEG_AstrSegConfig[copy_SegID].SEG_u8DOT_Pin,DIO_HIGH);
    2c3a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c3c:	48 2f       	mov	r20, r24
    2c3e:	50 e0       	ldi	r21, 0x00	; 0
    2c40:	ca 01       	movw	r24, r20
    2c42:	88 0f       	add	r24, r24
    2c44:	99 1f       	adc	r25, r25
    2c46:	9c 01       	movw	r18, r24
    2c48:	22 0f       	add	r18, r18
    2c4a:	33 1f       	adc	r19, r19
    2c4c:	22 0f       	add	r18, r18
    2c4e:	33 1f       	adc	r19, r19
    2c50:	22 0f       	add	r18, r18
    2c52:	33 1f       	adc	r19, r19
    2c54:	82 0f       	add	r24, r18
    2c56:	93 1f       	adc	r25, r19
    2c58:	84 0f       	add	r24, r20
    2c5a:	95 1f       	adc	r25, r21
    2c5c:	fc 01       	movw	r30, r24
    2c5e:	ee 57       	subi	r30, 0x7E	; 126
    2c60:	ff 4f       	sbci	r31, 0xFF	; 255
    2c62:	60 81       	ld	r22, Z
    2c64:	8a 81       	ldd	r24, Y+2	; 0x02
    2c66:	48 2f       	mov	r20, r24
    2c68:	50 e0       	ldi	r21, 0x00	; 0
    2c6a:	ca 01       	movw	r24, r20
    2c6c:	88 0f       	add	r24, r24
    2c6e:	99 1f       	adc	r25, r25
    2c70:	9c 01       	movw	r18, r24
    2c72:	22 0f       	add	r18, r18
    2c74:	33 1f       	adc	r19, r19
    2c76:	22 0f       	add	r18, r18
    2c78:	33 1f       	adc	r19, r19
    2c7a:	22 0f       	add	r18, r18
    2c7c:	33 1f       	adc	r19, r19
    2c7e:	82 0f       	add	r24, r18
    2c80:	93 1f       	adc	r25, r19
    2c82:	84 0f       	add	r24, r20
    2c84:	95 1f       	adc	r25, r21
    2c86:	fc 01       	movw	r30, r24
    2c88:	ed 57       	subi	r30, 0x7D	; 125
    2c8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2c8c:	90 81       	ld	r25, Z
    2c8e:	86 2f       	mov	r24, r22
    2c90:	69 2f       	mov	r22, r25
    2c92:	41 e0       	ldi	r20, 0x01	; 1
    2c94:	0e 94 06 08 	call	0x100c	; 0x100c <DIO_enuSetPinValue>
    2c98:	02 c0       	rjmp	.+4      	; 0x2c9e <Sev_Seg_enuDisableDOT+0x18e>
			}
			else
			{
				Local_enuErrorState=ES_OUT_OF_RANGE;
    2c9a:	83 e0       	ldi	r24, 0x03	; 3
    2c9c:	89 83       	std	Y+1, r24	; 0x01
			}
			}

	return Local_enuErrorState;
    2c9e:	89 81       	ldd	r24, Y+1	; 0x01
}
    2ca0:	0f 90       	pop	r0
    2ca2:	0f 90       	pop	r0
    2ca4:	cf 91       	pop	r28
    2ca6:	df 91       	pop	r29
    2ca8:	08 95       	ret

00002caa <main>:
#include "Sev_config.h"
#include "Sev_int.h"

extern SEG_t SEG_AstrSegConfig[SEG_NUM];
int main(void)
{
    2caa:	df 93       	push	r29
    2cac:	cf 93       	push	r28
    2cae:	cd b7       	in	r28, 0x3d	; 61
    2cb0:	de b7       	in	r29, 0x3e	; 62
    2cb2:	2f 97       	sbiw	r28, 0x0f	; 15
    2cb4:	0f b6       	in	r0, 0x3f	; 63
    2cb6:	f8 94       	cli
    2cb8:	de bf       	out	0x3e, r29	; 62
    2cba:	0f be       	out	0x3f, r0	; 63
    2cbc:	cd bf       	out	0x3d, r28	; 61
	Sev_Seg_enuInit(SEG_AstrSegConfig);
    2cbe:	82 e7       	ldi	r24, 0x72	; 114
    2cc0:	90 e0       	ldi	r25, 0x00	; 0
    2cc2:	0e 94 23 0a 	call	0x1446	; 0x1446 <Sev_Seg_enuInit>

	while(1)
	{
		u8 i=0;
    2cc6:	1f 86       	std	Y+15, r1	; 0x0f
		for(i=0;i<10;i++)
    2cc8:	1f 86       	std	Y+15, r1	; 0x0f
    2cca:	79 c0       	rjmp	.+242    	; 0x2dbe <main+0x114>
		{
			Sev_Seg_enuDisplayNum(1,i);
    2ccc:	81 e0       	ldi	r24, 0x01	; 1
    2cce:	6f 85       	ldd	r22, Y+15	; 0x0f
    2cd0:	0e 94 8f 0c 	call	0x191e	; 0x191e <Sev_Seg_enuDisplayNum>
    2cd4:	80 e0       	ldi	r24, 0x00	; 0
    2cd6:	90 e0       	ldi	r25, 0x00	; 0
    2cd8:	aa ef       	ldi	r26, 0xFA	; 250
    2cda:	b3 e4       	ldi	r27, 0x43	; 67
    2cdc:	8b 87       	std	Y+11, r24	; 0x0b
    2cde:	9c 87       	std	Y+12, r25	; 0x0c
    2ce0:	ad 87       	std	Y+13, r26	; 0x0d
    2ce2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ce4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ce6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ce8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2cea:	9e 85       	ldd	r25, Y+14	; 0x0e
    2cec:	20 e0       	ldi	r18, 0x00	; 0
    2cee:	30 e0       	ldi	r19, 0x00	; 0
    2cf0:	4a e7       	ldi	r20, 0x7A	; 122
    2cf2:	53 e4       	ldi	r21, 0x43	; 67
    2cf4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2cf8:	dc 01       	movw	r26, r24
    2cfa:	cb 01       	movw	r24, r22
    2cfc:	8f 83       	std	Y+7, r24	; 0x07
    2cfe:	98 87       	std	Y+8, r25	; 0x08
    2d00:	a9 87       	std	Y+9, r26	; 0x09
    2d02:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2d04:	6f 81       	ldd	r22, Y+7	; 0x07
    2d06:	78 85       	ldd	r23, Y+8	; 0x08
    2d08:	89 85       	ldd	r24, Y+9	; 0x09
    2d0a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d0c:	20 e0       	ldi	r18, 0x00	; 0
    2d0e:	30 e0       	ldi	r19, 0x00	; 0
    2d10:	40 e8       	ldi	r20, 0x80	; 128
    2d12:	5f e3       	ldi	r21, 0x3F	; 63
    2d14:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    2d18:	88 23       	and	r24, r24
    2d1a:	2c f4       	brge	.+10     	; 0x2d26 <main+0x7c>
		__ticks = 1;
    2d1c:	81 e0       	ldi	r24, 0x01	; 1
    2d1e:	90 e0       	ldi	r25, 0x00	; 0
    2d20:	9e 83       	std	Y+6, r25	; 0x06
    2d22:	8d 83       	std	Y+5, r24	; 0x05
    2d24:	3f c0       	rjmp	.+126    	; 0x2da4 <main+0xfa>
	else if (__tmp > 65535)
    2d26:	6f 81       	ldd	r22, Y+7	; 0x07
    2d28:	78 85       	ldd	r23, Y+8	; 0x08
    2d2a:	89 85       	ldd	r24, Y+9	; 0x09
    2d2c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d2e:	20 e0       	ldi	r18, 0x00	; 0
    2d30:	3f ef       	ldi	r19, 0xFF	; 255
    2d32:	4f e7       	ldi	r20, 0x7F	; 127
    2d34:	57 e4       	ldi	r21, 0x47	; 71
    2d36:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    2d3a:	18 16       	cp	r1, r24
    2d3c:	4c f5       	brge	.+82     	; 0x2d90 <main+0xe6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d3e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2d40:	7c 85       	ldd	r23, Y+12	; 0x0c
    2d42:	8d 85       	ldd	r24, Y+13	; 0x0d
    2d44:	9e 85       	ldd	r25, Y+14	; 0x0e
    2d46:	20 e0       	ldi	r18, 0x00	; 0
    2d48:	30 e0       	ldi	r19, 0x00	; 0
    2d4a:	40 e2       	ldi	r20, 0x20	; 32
    2d4c:	51 e4       	ldi	r21, 0x41	; 65
    2d4e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2d52:	dc 01       	movw	r26, r24
    2d54:	cb 01       	movw	r24, r22
    2d56:	bc 01       	movw	r22, r24
    2d58:	cd 01       	movw	r24, r26
    2d5a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2d5e:	dc 01       	movw	r26, r24
    2d60:	cb 01       	movw	r24, r22
    2d62:	9e 83       	std	Y+6, r25	; 0x06
    2d64:	8d 83       	std	Y+5, r24	; 0x05
    2d66:	0f c0       	rjmp	.+30     	; 0x2d86 <main+0xdc>
    2d68:	89 e1       	ldi	r24, 0x19	; 25
    2d6a:	90 e0       	ldi	r25, 0x00	; 0
    2d6c:	9c 83       	std	Y+4, r25	; 0x04
    2d6e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2d70:	8b 81       	ldd	r24, Y+3	; 0x03
    2d72:	9c 81       	ldd	r25, Y+4	; 0x04
    2d74:	01 97       	sbiw	r24, 0x01	; 1
    2d76:	f1 f7       	brne	.-4      	; 0x2d74 <main+0xca>
    2d78:	9c 83       	std	Y+4, r25	; 0x04
    2d7a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d7c:	8d 81       	ldd	r24, Y+5	; 0x05
    2d7e:	9e 81       	ldd	r25, Y+6	; 0x06
    2d80:	01 97       	sbiw	r24, 0x01	; 1
    2d82:	9e 83       	std	Y+6, r25	; 0x06
    2d84:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d86:	8d 81       	ldd	r24, Y+5	; 0x05
    2d88:	9e 81       	ldd	r25, Y+6	; 0x06
    2d8a:	00 97       	sbiw	r24, 0x00	; 0
    2d8c:	69 f7       	brne	.-38     	; 0x2d68 <main+0xbe>
    2d8e:	14 c0       	rjmp	.+40     	; 0x2db8 <main+0x10e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d90:	6f 81       	ldd	r22, Y+7	; 0x07
    2d92:	78 85       	ldd	r23, Y+8	; 0x08
    2d94:	89 85       	ldd	r24, Y+9	; 0x09
    2d96:	9a 85       	ldd	r25, Y+10	; 0x0a
    2d98:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2d9c:	dc 01       	movw	r26, r24
    2d9e:	cb 01       	movw	r24, r22
    2da0:	9e 83       	std	Y+6, r25	; 0x06
    2da2:	8d 83       	std	Y+5, r24	; 0x05
    2da4:	8d 81       	ldd	r24, Y+5	; 0x05
    2da6:	9e 81       	ldd	r25, Y+6	; 0x06
    2da8:	9a 83       	std	Y+2, r25	; 0x02
    2daa:	89 83       	std	Y+1, r24	; 0x01
    2dac:	89 81       	ldd	r24, Y+1	; 0x01
    2dae:	9a 81       	ldd	r25, Y+2	; 0x02
    2db0:	01 97       	sbiw	r24, 0x01	; 1
    2db2:	f1 f7       	brne	.-4      	; 0x2db0 <main+0x106>
    2db4:	9a 83       	std	Y+2, r25	; 0x02
    2db6:	89 83       	std	Y+1, r24	; 0x01
	Sev_Seg_enuInit(SEG_AstrSegConfig);

	while(1)
	{
		u8 i=0;
		for(i=0;i<10;i++)
    2db8:	8f 85       	ldd	r24, Y+15	; 0x0f
    2dba:	8f 5f       	subi	r24, 0xFF	; 255
    2dbc:	8f 87       	std	Y+15, r24	; 0x0f
    2dbe:	8f 85       	ldd	r24, Y+15	; 0x0f
    2dc0:	8a 30       	cpi	r24, 0x0A	; 10
    2dc2:	08 f4       	brcc	.+2      	; 0x2dc6 <main+0x11c>
    2dc4:	83 cf       	rjmp	.-250    	; 0x2ccc <main+0x22>
    2dc6:	7f cf       	rjmp	.-258    	; 0x2cc6 <main+0x1c>

00002dc8 <__prologue_saves__>:
    2dc8:	2f 92       	push	r2
    2dca:	3f 92       	push	r3
    2dcc:	4f 92       	push	r4
    2dce:	5f 92       	push	r5
    2dd0:	6f 92       	push	r6
    2dd2:	7f 92       	push	r7
    2dd4:	8f 92       	push	r8
    2dd6:	9f 92       	push	r9
    2dd8:	af 92       	push	r10
    2dda:	bf 92       	push	r11
    2ddc:	cf 92       	push	r12
    2dde:	df 92       	push	r13
    2de0:	ef 92       	push	r14
    2de2:	ff 92       	push	r15
    2de4:	0f 93       	push	r16
    2de6:	1f 93       	push	r17
    2de8:	cf 93       	push	r28
    2dea:	df 93       	push	r29
    2dec:	cd b7       	in	r28, 0x3d	; 61
    2dee:	de b7       	in	r29, 0x3e	; 62
    2df0:	ca 1b       	sub	r28, r26
    2df2:	db 0b       	sbc	r29, r27
    2df4:	0f b6       	in	r0, 0x3f	; 63
    2df6:	f8 94       	cli
    2df8:	de bf       	out	0x3e, r29	; 62
    2dfa:	0f be       	out	0x3f, r0	; 63
    2dfc:	cd bf       	out	0x3d, r28	; 61
    2dfe:	09 94       	ijmp

00002e00 <__epilogue_restores__>:
    2e00:	2a 88       	ldd	r2, Y+18	; 0x12
    2e02:	39 88       	ldd	r3, Y+17	; 0x11
    2e04:	48 88       	ldd	r4, Y+16	; 0x10
    2e06:	5f 84       	ldd	r5, Y+15	; 0x0f
    2e08:	6e 84       	ldd	r6, Y+14	; 0x0e
    2e0a:	7d 84       	ldd	r7, Y+13	; 0x0d
    2e0c:	8c 84       	ldd	r8, Y+12	; 0x0c
    2e0e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2e10:	aa 84       	ldd	r10, Y+10	; 0x0a
    2e12:	b9 84       	ldd	r11, Y+9	; 0x09
    2e14:	c8 84       	ldd	r12, Y+8	; 0x08
    2e16:	df 80       	ldd	r13, Y+7	; 0x07
    2e18:	ee 80       	ldd	r14, Y+6	; 0x06
    2e1a:	fd 80       	ldd	r15, Y+5	; 0x05
    2e1c:	0c 81       	ldd	r16, Y+4	; 0x04
    2e1e:	1b 81       	ldd	r17, Y+3	; 0x03
    2e20:	aa 81       	ldd	r26, Y+2	; 0x02
    2e22:	b9 81       	ldd	r27, Y+1	; 0x01
    2e24:	ce 0f       	add	r28, r30
    2e26:	d1 1d       	adc	r29, r1
    2e28:	0f b6       	in	r0, 0x3f	; 63
    2e2a:	f8 94       	cli
    2e2c:	de bf       	out	0x3e, r29	; 62
    2e2e:	0f be       	out	0x3f, r0	; 63
    2e30:	cd bf       	out	0x3d, r28	; 61
    2e32:	ed 01       	movw	r28, r26
    2e34:	08 95       	ret

00002e36 <_exit>:
    2e36:	f8 94       	cli

00002e38 <__stop_program>:
    2e38:	ff cf       	rjmp	.-2      	; 0x2e38 <__stop_program>
