// Seed: 1592462556
module module_0 (
    output tri id_0,
    input wand id_1,
    input tri0 id_2,
    output supply0 id_3,
    output uwire id_4,
    input wire id_5,
    input wand id_6,
    input supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    input wor id_10,
    input tri0 id_11,
    input uwire id_12,
    output tri1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    input wire id_16
);
  localparam id_18 = 1'b0 + -1;
  wire id_19;
  assign module_1.id_27 = 0;
  logic id_20;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    output supply1 id_2,
    input uwire id_3,
    output tri id_4,
    input uwire id_5,
    input tri id_6,
    output tri0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    output wire id_11,
    input supply1 id_12,
    input wor id_13,
    output tri0 id_14,
    output uwire id_15,
    input wand id_16,
    input tri1 id_17,
    input tri1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    output supply1 id_21,
    input supply0 id_22,
    input supply1 id_23,
    output tri0 id_24,
    output wire id_25,
    output wire id_26,
    input wor id_27,
    output wand id_28,
    input supply0 id_29,
    input wand id_30,
    output tri id_31
);
  wire id_33;
  assign id_31 = id_3;
  module_0 modCall_1 (
      id_4,
      id_22,
      id_12,
      id_15,
      id_11,
      id_10,
      id_19,
      id_5,
      id_16,
      id_11,
      id_16,
      id_29,
      id_27,
      id_0,
      id_18,
      id_24,
      id_6
  );
  wire id_34;
  logic [-1 : -1] id_35;
endmodule
