/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jul 20 03:09:20 2016
 *                 Full Compile MD5 Checksum  a2b82ec5680f6066255d5d5e4c190ff8
 *                     (minus title and desc)
 *                 MD5 Checksum               5e375d275648c6fb0816b8b6e9d8b76e
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1066
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /projects/stbgit/bin/gen_rdb.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_PORT0_SATA3_PCB_H__
#define BCHP_PORT0_SATA3_PCB_H__

/***************************************************************************
 *PORT0_SATA3_PCB - Port0 SATA PHY Register Space
 ***************************************************************************/
#define BCHP_PORT0_SATA3_PCB_START               0x20b10100 /* [RO] SATA3 PCB START MARKER */
#define BCHP_PORT0_SATA3_PCB_REG0                0x20b10300 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG1                0x20b10304 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG2                0x20b10308 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG3                0x20b1030c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG4                0x20b10310 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG5                0x20b10314 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG6                0x20b10318 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG7                0x20b1031c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG8                0x20b10320 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG9                0x20b10324 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG10               0x20b10328 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG11               0x20b1032c /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG12               0x20b10330 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG13               0x20b10334 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_REG14               0x20b10338 /* [RW] SATA3 PCB REG */
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR          0x20b1033c /* [RW] SATA3 PCB BLOCK ADDR */
#define BCHP_PORT0_SATA3_PCB_END                 0x20b10ffc /* [RO] SATA3 PCB END  MARKER */

/***************************************************************************
 *START - SATA3 PCB START MARKER
 ***************************************************************************/
/* PORT0_SATA3_PCB :: START :: reserved0 [31:00] */
#define BCHP_PORT0_SATA3_PCB_START_reserved0_MASK                  0xffffffff
#define BCHP_PORT0_SATA3_PCB_START_reserved0_SHIFT                 0

/***************************************************************************
 *REG0 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG0 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG0_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG0_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG1 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG1 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG1_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG1_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG2 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG2 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG2_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG2_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG3 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG3 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG3_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG3_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG4 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG4 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG4_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG4_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG5 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG5 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG5_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG5_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG6 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG6 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG6_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG6_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG7 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG7 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG7_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG7_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG8 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG8 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG8_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG8_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG9 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG9 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG9_SATA3_PCB_REG_MASK               0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG9_SATA3_PCB_REG_SHIFT              0

/***************************************************************************
 *REG10 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG10 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG10_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG10_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG11 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG11 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG11_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG11_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG12 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG12 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG12_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG12_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG13 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG13 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG13_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG13_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *REG14 - SATA3 PCB REG
 ***************************************************************************/
/* PORT0_SATA3_PCB :: REG14 :: SATA3_PCB_REG [31:00] */
#define BCHP_PORT0_SATA3_PCB_REG14_SATA3_PCB_REG_MASK              0xffffffff
#define BCHP_PORT0_SATA3_PCB_REG14_SATA3_PCB_REG_SHIFT             0

/***************************************************************************
 *BLOCK_ADDR - SATA3 PCB BLOCK ADDR
 ***************************************************************************/
/* PORT0_SATA3_PCB :: BLOCK_ADDR :: SATA3_PCB_BLOCK_ADDR [31:00] */
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_MASK  0xffffffff
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_SHIFT 0
#define BCHP_PORT0_SATA3_PCB_BLOCK_ADDR_SATA3_PCB_BLOCK_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *END - SATA3 PCB END  MARKER
 ***************************************************************************/
/* PORT0_SATA3_PCB :: END :: reserved0 [31:00] */
#define BCHP_PORT0_SATA3_PCB_END_reserved0_MASK                    0xffffffff
#define BCHP_PORT0_SATA3_PCB_END_reserved0_SHIFT                   0

#endif /* #ifndef BCHP_PORT0_SATA3_PCB_H__ */

/* End of File */
