----------------------------------------------------------------------------------
-- Company: 
-- Engineer:        Jaros≈Çaw Tumula
-- 
-- Create Date:     14:37:43 05/29/2025 
-- Design Name: 
-- Module Name:     top - RTL 
-- Project Name:    risc-cpu-v2
-- Target Devices: 
-- Tool versions: 
-- Description: 
--
-- Dependencies: 
--
-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
    Port (
        i_clk : in std_logic;
        i_reset : in std_logic
    );
end top;

architecture RTL of top is

    signal s_reset : std_logic := '0';

begin

    s_reset <= not i_reset;

end RTL;

