Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 1b3206888ef9457bbbb22dd983b8339e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot simuTerm_behav xil_defaultlib.simuTerm xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port a [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:84]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port b [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:85]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port c [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:86]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port d [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:87]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port e [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:88]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port f [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:89]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port g [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:90]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 8 for port p [C:/Users/melih/Desktop/22-23 Fall/cs303/mcagan_TermProject/mcagan_TermProject.srcs/sim_1/imports/new/simuTerm.v:91]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.elevator
Compiling module xil_defaultlib.simuTerm
Compiling module xil_defaultlib.glbl
Built simulation snapshot simuTerm_behav
