$date
	Mon Jan 23 23:12:02 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_bit_mux_top $end
$scope module four_bit_mux $end
$var wire 4 ! a [3:0] $end
$var wire 4 " b [3:0] $end
$var wire 1 # sel $end
$var wire 4 $ y [3:0] $end
$var wire 1 % s3 $end
$var wire 1 & s2 $end
$var wire 1 ' s1 $end
$var wire 1 ( s0 $end
$var wire 1 ) b3 $end
$var wire 1 * b2 $end
$var wire 1 + b1 $end
$var wire 1 , b0 $end
$var wire 1 - a3 $end
$var wire 1 . a2 $end
$var wire 1 / a1 $end
$var wire 1 0 a0 $end
$scope module two_bit_mux_i0 $end
$var wire 1 - a $end
$var wire 1 ) b $end
$var wire 1 # s $end
$var wire 1 ( y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 . a $end
$var wire 1 * b $end
$var wire 1 # s $end
$var wire 1 ' y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 / a $end
$var wire 1 + b $end
$var wire 1 # s $end
$var wire 1 & y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 0 a $end
$var wire 1 , b $end
$var wire 1 # s $end
$var wire 1 % y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
1/
0.
0-
1,
0+
0*
0)
0(
0'
1&
0%
b10 $
0#
b1 "
b10 !
$end
#10
0&
b1 $
1%
1#
#20
b0 $
0%
0/
1)
1*
1+
0#
b0 !
b1111 "
#30
1(
1'
1&
b1111 $
1%
1#
#40
b1101 $
0&
1-
1.
10
0)
0#
b1101 !
b111 "
#50
0(
0'
b11 $
1&
0.
1/
00
0*
1#
b1010 !
b11 "
#60
b1 $
0&
0-
0/
10
1)
0+
0,
0#
b1 !
b1000 "
#70
0%
1(
b1100 $
1'
1/
1*
1#
b11 !
b1100 "
#80
