#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  2 11:28:51 2018
# Process ID: 12620
# Current directory: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1308 C:\git\SR\lab12\zad12_1\hdmi_vga_zybo\hdmi_vga_zybo.xpr
# Log file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/vivado.log
# Journal file: C:/git/SR/lab12/zad12_1/hdmi_vga_zybo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_hdmi.tcl
restart
run 50 us
restart
run 10 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
source tb_hdmi.tcl
restart
run 10 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
source tb_hdmi.tcl
restart
run 50 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
source tb_hdmi.tcl
restart
run 50 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
source tb_hdmi.tcl
restart
run 50 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
launch_simulation
source tb_hdmi.tcl
restart
run 50 us
close_sim
launch_simulation
source tb_hdmi.tcl
restart
run 10 us
restart
run 10 us
close_sim
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
source tb_hdmi.tcl
restart
run 50 us
close_sim
launch_simulation
source tb_hdmi.tcl
restart
run 10 us
restart
run 10 us
save_wave_config {C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
set_property xsim.view C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg [get_filesets sim_1]
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 50 us
close_sim
launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 10 us
close_sim
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
run 50 us
restart
run 50 us
close_sim
open_project C:/git/SR/lab12/median5x5/median5x5.xpr
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
current_project hdmi_vga_zybo
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
current_project median5x5
current_project hdmi_vga_zybo
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 50 us
close_sim
launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 10 us
current_project median5x5
set_property -dict [list CONFIG.DELAY {170}] [get_ips delay_0]
generate_target all [get_files  C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
catch { config_ip_cache -export [get_ips -all delay_0] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -no_script -sync -force -quiet
reset_run delay_0_synth_1
launch_runs -jobs 8 delay_0_synth_1
export_simulation -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -directory C:/git/SR/lab12/median5x5/median5x5.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
current_project hdmi_vga_zybo
close_sim
close_project
open_project C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 50 us
close_sim
launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 10 us
current_project median5x5
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
current_project hdmi_vga_zybo
close_sim
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
open_wave_config C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/tb_hdmi_behav.wcfg
source tb_hdmi.tcl
restart
run 50 us
close_sim
current_project median5x5
set_property -dict [list CONFIG.DELAY {168}] [get_ips delay_0]
generate_target all [get_files  C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
catch { config_ip_cache -export [get_ips -all delay_0] }
catch { [ delete_ip_run [get_ips -all delay_0] ] }
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci]
export_simulation -of_objects [get_files C:/git/SR/lab12/median5x5/median5x5.srcs/sources_1/ip/delay_0_4/delay_0.xci] -directory C:/git/SR/lab12/median5x5/median5x5.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/median5x5/median5x5.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/median5x5/median5x5.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
ipx::package_project -root_dir C:/git/SR/lab12/Resources/median55 -vendor xilinx.com -library user -taxonomy /UserIP -generated_files -import_files -set_current false -force
ipx::unload_core c:/git/SR/lab12/Resources/median55/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/git/SR/lab12/Resources/median55 c:/git/SR/lab12/Resources/median55/component.xml
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/git/SR/lab12/Resources
report_ip_status -name ip_status 
upgrade_ip -srcset median5x5_0 -vlnv xilinx.com:user:median5x5:1.0 [get_ips  median5x5_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips median5x5_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
export_ip_user_files -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci] -directory C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/sim_scripts -ip_user_files_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files -ipstatic_source_dir C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/modelsim} {questa=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/questa} {riviera=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/riviera} {activehdl=C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset median5x5_0
set_property top median5x5_0 [get_fileset median5x5_0]
move_files -fileset [get_fileset median5x5_0] [get_files -of_objects [get_fileset sources_1] C:/git/SR/lab12/zad12_1/hdmi_vga_zybo/hdmi_vga_zybo.srcs/sources_1/ip/median5x5_0/median5x5_0.xci]
launch_run median5x5_0_synth_1
wait_on_run median5x5_0_synth_1

launch_simulation
launch_simulation
