/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire [20:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_20z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  reg [10:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire [17:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  reg [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = celloutsig_1_6z[1] ? celloutsig_1_7z[1] : celloutsig_1_8z[6];
  assign celloutsig_1_3z = ~(in_data[186] & celloutsig_1_1z[9]);
  assign celloutsig_0_8z = ~((celloutsig_0_7z | celloutsig_0_4z[2]) & (celloutsig_0_2z[7] | celloutsig_0_3z));
  assign celloutsig_0_3z = ~((celloutsig_0_2z[7] | celloutsig_0_1z) & (celloutsig_0_2z[2] | celloutsig_0_1z));
  assign celloutsig_0_1z = in_data[22] | ~(in_data[30]);
  assign celloutsig_0_9z = celloutsig_0_3z | ~(celloutsig_0_3z);
  assign celloutsig_1_12z = { celloutsig_1_5z, celloutsig_1_6z } & { celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_0_11z = in_data[45:34] & { in_data[55:47], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_16z = in_data[62:59] & celloutsig_0_13z[9:6];
  assign celloutsig_1_6z = { in_data[180:177], celloutsig_1_0z } / { 1'h1, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_4z = { celloutsig_0_2z[7], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[7:4] };
  assign celloutsig_1_16z = { celloutsig_1_10z[8:0], celloutsig_1_6z } >= in_data[174:161];
  assign celloutsig_1_0z = in_data[185:174] >= in_data[182:171];
  assign celloutsig_0_19z = { celloutsig_0_18z[12:1], celloutsig_0_10z } && { celloutsig_0_10z[2], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_0z = ! in_data[75:72];
  assign celloutsig_1_9z = ! { celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_1_1z = in_data[122:113] % { 1'h1, in_data[152:144] };
  assign celloutsig_1_7z = { in_data[179], celloutsig_1_4z } % { 1'h1, celloutsig_1_4z[3:1], in_data[96] };
  assign celloutsig_0_14z = celloutsig_0_10z[1] ? { in_data[20:18], celloutsig_0_6z } : celloutsig_0_13z[4:1];
  assign celloutsig_1_2z = { celloutsig_1_1z[8:1], celloutsig_1_1z } | { in_data[153:147], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_15z = celloutsig_0_14z[1] & celloutsig_0_4z[3];
  assign celloutsig_1_5z = ~^ { celloutsig_1_4z[3:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z[7:4], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_5z } >> { celloutsig_1_1z[7:4], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z } >> in_data[56:54];
  assign celloutsig_1_4z = celloutsig_1_2z[12:9] >> { celloutsig_1_1z[7:5], celloutsig_1_3z };
  assign celloutsig_0_2z = { in_data[63:54], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[60:47];
  assign celloutsig_0_18z = { celloutsig_0_2z[6:1], celloutsig_0_15z, celloutsig_0_2z } ~^ { celloutsig_0_17z[9], celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_0z };
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_2z[13]) | celloutsig_0_3z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z & in_data[33]) | celloutsig_0_1z);
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 11'h000;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_20z = celloutsig_0_17z[8:4];
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_8z = { celloutsig_1_6z[2:1], celloutsig_1_0z, celloutsig_1_6z };
  assign celloutsig_1_18z = ~((celloutsig_1_1z[2] & celloutsig_1_11z) | (celloutsig_1_16z & celloutsig_1_7z[1]));
  assign { celloutsig_0_13z[3:1], celloutsig_0_13z[4], celloutsig_0_13z[5], celloutsig_0_13z[9:6] } = { celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_1z, in_data[94:91] } ~^ { celloutsig_0_4z[0], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_4z[1], celloutsig_0_4z[2], celloutsig_0_4z[3:2], celloutsig_0_4z[4:3] };
  assign { celloutsig_0_17z[3:1], celloutsig_0_17z[4], celloutsig_0_17z[5], celloutsig_0_17z[9:6], celloutsig_0_17z[11:10] } = { celloutsig_0_13z[3:1], celloutsig_0_13z[4], celloutsig_0_13z[5], celloutsig_0_13z[9:6], celloutsig_0_2z[10:9] } & { celloutsig_0_4z[3:1], celloutsig_0_4z[4], celloutsig_0_3z, celloutsig_0_2z[11:8], celloutsig_0_2z[13:12] };
  assign celloutsig_0_13z[0] = 1'h1;
  assign celloutsig_0_17z[0] = celloutsig_0_4z[0];
  assign { out_data[128], out_data[106:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
