# memory
Basic single port memory along with simple testbench, simulated using verilator
