/* linux/arch/arm/mach-msm/board-htcleo-panel.c
 *
  * Author: Markinus
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/err.h>
#include <linux/gpio.h>
#include <linux/init.h>
#include <linux/kernel.h>
#include <linux/leds.h>
#include <linux/platform_device.h>
#include <linux/workqueue.h>

#include <asm/io.h>
#include <asm/mach-types.h>

#include <mach/msm_fb.h>
#include <mach/msm_iomap.h>

#include "board-htcleo.h"
#include "devices.h"


#define SPI_CONFIG              (0x00000000)
#define SPI_IO_CONTROL          (0x00000004)
#define SPI_OPERATIONAL         (0x00000030)
#define SPI_ERROR_FLAGS_EN      (0x00000038)
#define SPI_ERROR_FLAGS         (0x00000038)
#define SPI_OUTPUT_FIFO         (0x00000100)

static void __iomem *spi_base;
static struct clk *spi_clk ;

static int qspi_send(uint32_t id, uint8_t data)
{
	uint32_t err;

	/* bit-5: OUTPUT_FIFO_NOT_EMPTY */
	while (readl(spi_base + SPI_OPERATIONAL) & (1<<5)) {
		if ((err = readl(spi_base + SPI_ERROR_FLAGS))) {
			pr_err("%s: ERROR: SPI_ERROR_FLAGS=0x%08x\n", __func__,
			       err);
			return -EIO;
		}
	}
	writel((0x7000 | (id << 9) | data) << 16, spi_base + SPI_OUTPUT_FIFO);
	udelay(100);

	return 0;
}

static int lcm_writeb(uint16_t reg, uint8_t val)
{
	qspi_send(0x0, reg >> 8);
	qspi_send(0x0, reg & 0xff);
	qspi_send(0x1, val);
	return 0;
}

static int lcm_writew(uint16_t reg, uint16_t val)
{
	qspi_send(0x0, reg >> 8);
	qspi_send(0x0, reg & 0xff);
	qspi_send(0x1, val >> 8);
	qspi_send(0x1, val & 0xff);
	return 0;
}

static struct resource resources_msm_fb[] = {
	{
		.start = MSM_FB_BASE,
		.end = MSM_FB_BASE + MSM_FB_SIZE - 1,
		.flags = IORESOURCE_MEM,
	},
};

struct lcm_tbl {
	uint16_t	reg;
	uint8_t		val;
	uint8_t		delay;
};

static struct lcm_tbl auo_init_table_1[] = {
	{0xC000, 0x86},
	{0xC001, 0x00},
	{0xC002, 0x86},
	{0xC003, 0x00},
	{0xC100, 0x40},
	{0xC200, 0x12, 0x01},
	{0xC202, 0x42},
	{0xE000, 0x0E},
	{0xE001, 0x2A},
	{0xE002, 0x33},
	{0xE003, 0x3B},
	{0xE004, 0x1E},
	{0xE005, 0x30},
	{0xE006, 0x64},
	{0xE007, 0x3F},
	{0xE008, 0x21},
	{0xE009, 0x27},
	{0xE00A, 0x88},
	{0xE00B, 0x14},
	{0xE00C, 0x35},
	{0xE00D, 0x56},
	{0xE00E, 0x79},
	{0xE00F, 0xB8},
	{0xE010, 0x55},
	{0xE011, 0x57},
	{0xE100, 0x0E},
	{0xE101, 0x2A},
	{0xE102, 0x33},
	{0xE103, 0x3B},
	{0xE104, 0x1E},
	{0xE105, 0x30},
	{0xE106, 0x64},
	{0xE107, 0x3F},
	{0xE108, 0x21},
	{0xE109, 0x27},
	{0xE10A, 0x88},
	{0xE10B, 0x14},
	{0xE10C, 0x35},
	{0xE10D, 0x56},
	{0xE10E, 0x79},
	{0xE10F, 0xB8},
	{0xE110, 0x55},
	{0xE111, 0x57},
	{0xE200, 0x0E},
	{0xE201, 0x2A},
	{0xE202, 0x33},
	{0xE203, 0x3B},
	{0xE204, 0x1E},
	{0xE205, 0x30},
	{0xE206, 0x64},
	{0xE207, 0x3F},
	{0xE208, 0x21},
	{0xE209, 0x27},
	{0xE20A, 0x88},
	{0xE20B, 0x14},
	{0xE20C, 0x35},
	{0xE20D, 0x56},
	{0xE20E, 0x79},
	{0xE20F, 0xB8},
	{0xE210, 0x55},
	{0xE211, 0x57},
	{0xE300, 0x0E},
	{0xE301, 0x2A},
	{0xE302, 0x33},
	{0xE303, 0x3B},
	{0xE304, 0x1E},
	{0xE305, 0x30},
	{0xE306, 0x64},
	{0xE307, 0x3F},
	{0xE308, 0x21},
	{0xE309, 0x27},
	{0xE30A, 0x88},
	{0xE30B, 0x14},
	{0xE30C, 0x35},
	{0xE30D, 0x56},
	{0xE30E, 0x79},
	{0xE30F, 0xB8},
	{0xE310, 0x55},
	{0xE311, 0x57},
	{0xE400, 0x0E},
	{0xE401, 0x2A},
	{0xE402, 0x33},
	{0xE403, 0x3B},
	{0xE404, 0x1E},
	{0xE405, 0x30},
	{0xE406, 0x64},
	{0xE407, 0x3F},
	{0xE408, 0x21},
	{0xE409, 0x27},
	{0xE40A, 0x88},
	{0xE40B, 0x14},
	{0xE40C, 0x35},
	{0xE40D, 0x56},
	{0xE40E, 0x79},
	{0xE40F, 0xB8},
	{0xE410, 0x55},
	{0xE411, 0x57},
	{0xE500, 0x0E},
	{0xE501, 0x2A},
	{0xE502, 0x33},
	{0xE503, 0x3B},
	{0xE504, 0x1E},
	{0xE505, 0x30},
	{0xE506, 0x64},
	{0xE507, 0x3F},
	{0xE508, 0x21},
	{0xE509, 0x27},
	{0xE50A, 0x88},
	{0xE50B, 0x14},
	{0xE50C, 0x35},
	{0xE50D, 0x56},
	{0xE50E, 0x79},
	{0xE50F, 0xB8},
	{0xE510, 0x55},
	{0xE511, 0x57},
	{0x3A00, 0x50},
	{0x1100, 0x00, 0x78},
	{0x2900, 0x00},
};

static struct lcm_tbl auo_init_table_2[] = {
	{0xC000, 0x86}, 
	{0xC001, 0x00}, 
	{0xC002, 0x86}, 
	{0xC003, 0x00}, 
	{0xC100, 0x45}, 
	{0xC200, 0x31, 0x01}, 
	{0xC202, 0x30}, 
	{0x1100, 0x00}, 
	{0xE000, 0x0E}, 
	{0xE001, 0x2A}, 
	{0xE002, 0x33}, 
	{0xE003, 0x3B}, 
	{0xE004, 0x1E}, 
	{0xE005, 0x30}, 
	{0xE006, 0x64}, 
	{0xE007, 0x3F}, 
	{0xE008, 0x21}, 
	{0xE009, 0x27}, 
	{0xE00A, 0x88}, 
	{0xE00B, 0x14}, 
	{0xE00C, 0x35}, 
	{0xE00D, 0x56}, 
	{0xE00E, 0x79}, 
	{0xE00F, 0xB8}, 
	{0xE010, 0x55}, 
	{0xE011, 0x57}, 
	{0xE100, 0x0E}, 
	{0xE101, 0x2A}, 
	{0xE102, 0x33}, 
	{0xE103, 0x3B}, 
	{0xE104, 0x1E}, 
	{0xE105, 0x30}, 
	{0xE106, 0x64}, 
	{0xE107, 0x3F}, 
	{0xE108, 0x21}, 
	{0xE109, 0x27}, 
	{0xE10A, 0x88}, 
	{0xE10B, 0x14}, 
	{0xE10C, 0x35}, 
	{0xE10D, 0x56}, 
	{0xE10E, 0x79}, 
	{0xE10F, 0xB8}, 
	{0xE110, 0x55}, 
	{0xE111, 0x57}, 
	{0xE200, 0x0E}, 
	{0xE201, 0x2A}, 
	{0xE202, 0x33}, 
	{0xE203, 0x3B}, 
	{0xE204, 0x1E}, 
	{0xE205, 0x30}, 
	{0xE206, 0x64}, 
	{0xE207, 0x3F}, 
	{0xE208, 0x21}, 
	{0xE209, 0x27}, 
	{0xE20A, 0x88}, 
	{0xE20B, 0x14}, 
	{0xE20C, 0x35}, 
	{0xE20D, 0x56}, 
	{0xE20E, 0x79}, 
	{0xE20F, 0xB8}, 
	{0xE210, 0x55}, 
	{0xE211, 0x57}, 
	{0xE300, 0x0E}, 
	{0xE301, 0x2A}, 
	{0xE302, 0x33}, 
	{0xE303, 0x3B}, 
	{0xE304, 0x1E}, 
	{0xE305, 0x30}, 
	{0xE306, 0x64}, 
	{0xE307, 0x3F}, 
	{0xE308, 0x21}, 
	{0xE309, 0x27}, 
	{0xE30A, 0x88}, 
	{0xE30B, 0x14}, 
	{0xE30C, 0x35}, 
	{0xE30D, 0x56}, 
	{0xE30E, 0x79}, 
	{0xE30F, 0xB8}, 
	{0xE310, 0x55}, 
	{0xE311, 0x57}, 
	{0xE400, 0x0E}, 
	{0xE401, 0x2A}, 
	{0xE402, 0x33}, 
	{0xE403, 0x3B}, 
	{0xE404, 0x1E}, 
	{0xE405, 0x30}, 
	{0xE406, 0x64}, 
	{0xE407, 0x3F}, 
	{0xE408, 0x21}, 
	{0xE409, 0x27}, 
	{0xE40A, 0x88}, 
	{0xE40B, 0x14}, 
	{0xE40C, 0x35}, 
	{0xE40D, 0x56}, 
	{0xE40E, 0x79}, 
	{0xE40F, 0xB8}, 
	{0xE410, 0x55}, 
	{0xE411, 0x57}, 
	{0xE500, 0x0E}, 
	{0xE501, 0x2A}, 
	{0xE502, 0x33}, 
	{0xE503, 0x3B}, 
	{0xE504, 0x1E}, 
	{0xE505, 0x30}, 
	{0xE506, 0x64}, 
	{0xE507, 0x3F}, 
	{0xE508, 0x21}, 
	{0xE509, 0x27}, 
	{0xE50A, 0x88}, 
	{0xE50B, 0x14}, 
	{0xE50C, 0x35}, 
	{0xE50D, 0x56}, 
	{0xE50E, 0x79}, 
	{0xE50F, 0xB8}, 
	{0xE510, 0x55}, 
	{0xE511, 0x57}, 
	{0x3A00, 0x50}, 
	{0xC100, 0x40}, 
	{0xC200, 0x12}, 
	{0xC202, 0x42, 0x78}, 
	{0x2900, 0x00}, 
};


static struct lcm_tbl auo_init_table_3[] = {
	{0xC000, 0x86}, 
	{0xC001, 0x00},
	{0xC002, 0x86},
	{0xC003, 0x00},
	{0xC100, 0x45},
	{0xC200, 0x31, 0x01},
	{0xC202, 0x30},
	{0x1100, 0x00},
	{0xE000, 0x0E},
	{0xE001, 0x2A},
	{0xE002, 0x33},
	{0xE003, 0x3B},
	{0xE004, 0x1E},
	{0xE005, 0x30},
	{0xE006, 0x64},
	{0xE007, 0x3F},
	{0xE008, 0x21},
	{0xE009, 0x27},
	{0xE00A, 0x88},
	{0xE00B, 0x14},
	{0xE00C, 0x35},
	{0xE00D, 0x56},
	{0xE00E, 0x79},
	{0xE00F, 0xB8},
	{0xE010, 0x55},
	{0xE011, 0x57},
	{0xE100, 0x0E},
	{0xE101, 0x2A},
	{0xE102, 0x33},
	{0xE103, 0x3B},
	{0xE104, 0x1E},
	{0xE105, 0x30},
	{0xE106, 0x64},
	{0xE107, 0x3F},
	{0xE108, 0x21},
	{0xE109, 0x27},
	{0xE10A, 0x88},
	{0xE10B, 0x14},
	{0xE10C, 0x35},
	{0xE10D, 0x56},
	{0xE10E, 0x79},
	{0xE10F, 0xB8},
	{0xE110, 0x55},
	{0xE111, 0x57},
	{0xE200, 0x0E},
	{0xE201, 0x2A},
	{0xE202, 0x33},
	{0xE203, 0x3B},
	{0xE204, 0x1E},
	{0xE205, 0x30},
	{0xE206, 0x64},
	{0xE207, 0x3F},
	{0xE208, 0x21},
	{0xE209, 0x27},
	{0xE20A, 0x88},
	{0xE20B, 0x14},
	{0xE20C, 0x35},
	{0xE20D, 0x56},
	{0xE20E, 0x79},
	{0xE20F, 0xB8},
	{0xE210, 0x55},
	{0xE211, 0x57},
	{0xE300, 0x0E},
	{0xE301, 0x2A},
	{0xE302, 0x33},
	{0xE303, 0x3B},
	{0xE304, 0x1E},
	{0xE305, 0x30},
	{0xE306, 0x64},
	{0xE307, 0x3F},
	{0xE308, 0x21},
	{0xE309, 0x27},
	{0xE30A, 0x88},
	{0xE30B, 0x14},
	{0xE30C, 0x35},
	{0xE30D, 0x56},
	{0xE30E, 0x79},
	{0xE30F, 0xB8},
	{0xE310, 0x55},
	{0xE311, 0x57},
	{0xE400, 0x0E},
	{0xE401, 0x2A},
	{0xE402, 0x33},
	{0xE403, 0x3B},
	{0xE404, 0x1E},
	{0xE405, 0x30},
	{0xE406, 0x64},
	{0xE407, 0x3F},
	{0xE408, 0x21},
	{0xE409, 0x27},
	{0xE40A, 0x88},
	{0xE40B, 0x14},
	{0xE40C, 0x35},
	{0xE40D, 0x56},
	{0xE40E, 0x79},
	{0xE40F, 0xB8},
	{0xE410, 0x55},
	{0xE411, 0x57},
	{0xE500, 0x0E},
	{0xE501, 0x2A},
	{0xE502, 0x33},
	{0xE503, 0x3B},
	{0xE504, 0x1E},
	{0xE505, 0x30},
	{0xE506, 0x64},
	{0xE507, 0x3F},
	{0xE508, 0x21},
	{0xE509, 0x27},
	{0xE50A, 0x88},
	{0xE50B, 0x14},
	{0xE50C, 0x35},
	{0xE50D, 0x56},
	{0xE50E, 0x79},
	{0xE50F, 0xB8},
	{0xE510, 0x55},
	{0xE511, 0x57},
	{0x3A00, 0x50},
	{0xC100, 0x40},
	{0xC200, 0x02},
	{0xC202, 0x32, 0x78},
	{0x2900, 0x00},
};

static DEFINE_MUTEX(panel_lock);

static int auo_panel_init(struct msm_lcdc_panel_ops *ops)
{
  /*
	pr_info("%s: +()\n", __func__);
	mutex_lock(&panel_lock);

	clk_enable(spi_clk);
	// Set the gamma write target to 4, leave the current gamma set at 2 
//	lcm_writeb(0x39, 0x24);
	clk_disable(spi_clk);

	mutex_unlock(&panel_lock);
	pr_info("%s: -()\n", __func__);
*/
	return 0;
}

static int auo_panel_unblank(struct msm_lcdc_panel_ops *ops)
{
 /* 
	int i;

	pr_info("%s: +()\n", __func__);

	mutex_lock(&panel_lock);

	gpio_set_value(HTCLEO_GPIO_LCD_RST_N, 1);
	udelay(50);
	gpio_set_value(HTCLEO_GPIO_LCD_RST_N, 0);
	udelay(20);
	gpio_set_value(HTCLEO_GPIO_LCD_RST_N, 1);
	msleep(20);

	clk_enable(spi_clk);

	for (i = 0; i < ARRAY_SIZE(auo_normal_init_table); i++) {
		lcm_writeb(auo_normal_init_table[i].reg,  auo_normal_init_table[i].val);
		if(auo_normal_init_table[i].delay) msleep(auo_normal_init_table[i].delay);
	}
	msleep(250);
	lcm_writeb(0x14, 0x03);
	clk_disable(spi_clk);

	mutex_unlock(&panel_lock);
	pr_info("%s: -()\n", __func__);
*/
	return 0;
}

static int auo_panel_blank(struct msm_lcdc_panel_ops *ops)
{
/*	pr_info("%s: +()\n", __func__);
	mutex_lock(&panel_lock);

	clk_enable(spi_clk);
	lcm_writeb(0x14, 0x0);
	mdelay(1);
	lcm_writeb(0x1d, 0xa1);
	clk_disable(spi_clk);
	msleep(200);

	gpio_set_value(HTCLEO_GPIO_LCD_RST_N, 0);

	mutex_unlock(&panel_lock);
	pr_info("%s: -()\n", __func__);
*/
	return 0;
}


static struct msm_lcdc_panel_ops htcleo_lcdc_panel_ops = {
	.init		= auo_panel_init,
	.blank		= auo_panel_blank,
	.unblank	= auo_panel_unblank,
};

static struct msm_lcdc_timing htcleo_lcdc_timing = {
		.clk_rate		= 24576000,
		.hsync_pulse_width	= 2,
		.hsync_back_porch	= 30,
		.hsync_front_porch	= 2,
		.hsync_skew		= 0,
		.vsync_pulse_width	= 2,
		.vsync_back_porch	= 5,
		.vsync_front_porch	= 2,
		.vsync_act_low		= 1,
		.hsync_act_low		= 1,
		.den_act_low		= 0,
};

static struct msm_fb_data htcleo_lcdc_fb_data = {
		.xres		= 480,
		.yres		= 800,
		.width		= 48,
		.height		= 80,
		.output_format	= 0,
};

static struct msm_lcdc_platform_data htcleo_lcdc_platform_data = {
	.panel_ops	= &htcleo_lcdc_panel_ops,
	.timing		= &htcleo_lcdc_timing,
	.fb_id		= 0,
	.fb_data	= &htcleo_lcdc_fb_data,
	.fb_resource	= &resources_msm_fb[0],
};

static struct platform_device htcleo_lcdc_device = {
	.name	= "msm_mdp_lcdc",
	.id	= -1,
	.dev	= {
		.platform_data = &htcleo_lcdc_platform_data,
	},
};

static int htcleo_init_spi_hack(void)
{
	int ret;

	spi_base = ioremap(MSM_SPI_PHYS, MSM_SPI_SIZE);
	if (!spi_base)
		return -1;

	spi_clk = clk_get(&msm_device_spi.dev, "spi_clk");
	if (IS_ERR(spi_clk)) {
		pr_err("%s: unable to get spi_clk\n", __func__);
		ret = PTR_ERR(spi_clk);
		goto err_clk_get;
	}

	clk_enable(spi_clk);

	printk("spi: SPI_CONFIG=%x\n", readl(spi_base + SPI_CONFIG));
	printk("spi: SPI_IO_CONTROL=%x\n", readl(spi_base + SPI_IO_CONTROL));
	printk("spi: SPI_OPERATIONAL=%x\n", readl(spi_base + SPI_OPERATIONAL));
	printk("spi: SPI_ERROR_FLAGS_EN=%x\n",
	       readl(spi_base + SPI_ERROR_FLAGS_EN));
	printk("spi: SPI_ERROR_FLAGS=%x\n", readl(spi_base + SPI_ERROR_FLAGS));
	printk("-%s()\n", __FUNCTION__);
	clk_disable(spi_clk);

	return 0;

err_clk_get:
	iounmap(spi_base);
	return ret;
}

int __init htcleo_init_panel(void)
{
	int ret=0;
	pr_info("Init Panel\n");
	if (!machine_is_htcleo())
		return 0;

	ret = platform_device_register(&msm_device_mdp);
	if (ret != 0)
		return ret;

	ret = htcleo_init_spi_hack();	// Do we need this?
	if (ret != 0)
		return ret;

	ret = platform_device_register(&htcleo_lcdc_device);
	if (ret != 0)
		return ret;

	return 0;
}

device_initcall(htcleo_init_panel);
