// Seed: 521450679
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2,
    input wire id_3,
    input supply0 id_4,
    output wor id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11,
    output uwire id_12,
    output tri0 id_13
);
  logic id_15;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2
);
  assign id_2 = id_1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_2,
      id_0,
      id_2,
      id_2
  );
endmodule
