{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570764112865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570764112885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 10 23:21:52 2019 " "Processing started: Thu Oct 10 23:21:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570764112885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764112885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4part2verilog -c lab4part2verilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4part2verilog -c lab4part2verilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764112885 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570764114300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570764114301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 lab4_part2verilog.v(5) " "Verilog HDL Declaration information at lab4_part2verilog.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132571 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 lab4_part2verilog.v(6) " "Verilog HDL Declaration information at lab4_part2verilog.v(6): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 lab4_part2verilog.v(7) " "Verilog HDL Declaration information at lab4_part2verilog.v(7): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 lab4_part2verilog.v(8) " "Verilog HDL Declaration information at lab4_part2verilog.v(8): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 lab4_part2verilog.v(9) " "Verilog HDL Declaration information at lab4_part2verilog.v(9): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132573 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 lab4_part2verilog.v(10) " "Verilog HDL Declaration information at lab4_part2verilog.v(10): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_part2verilog.v 6 6 " "Found 6 design units, including 6 entities, in source file lab4_part2verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_part2 " "Found entity 1: lab4_part2" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""} { "Info" "ISGN_ENTITY_NAME" "3 register8 " "Found entity 3: register8" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""} { "Info" "ISGN_ENTITY_NAME" "4 FA_4_bit " "Found entity 4: FA_4_bit" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""} { "Info" "ISGN_ENTITY_NAME" "5 Full_Adder " "Found entity 5: Full_Adder" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""} { "Info" "ISGN_ENTITY_NAME" "6 HexDecoder " "Found entity 6: HexDecoder" {  } { { "lab4_part2verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4_part2verilog.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570764132577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764132577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Q q lab4part3verilog.v(18) " "Verilog HDL Declaration information at lab4part3verilog.v(18): object \"Q\" differs only in case from object \"q\" in the same scope" {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570764132585 ""}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "lab4part3verilog.v(62) " "Verilog HDL Module Instantiation error at lab4part3verilog.v(62): cannot connect instance ports both by order and by name" {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 62 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "Analysis & Synthesis" 0 -1 1570764132586 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  lab4part3verilog.v(62) " "Verilog HDL syntax error at lab4part3verilog.v(62) near text: \")\"; mismatched closing parenthesis . Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570764132586 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" lab4part3verilog.v(62) " "Verilog HDL syntax error at lab4part3verilog.v(62) near text: \")\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 62 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1570764132586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "oneBitRotatingReg lab4part3verilog.v(56) " "Ignored design unit \"oneBitRotatingReg\" at lab4part3verilog.v(56) due to previous errors" {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 56 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1570764132586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register8 lab4part3verilog.v(66) " "Ignored design unit \"register8\" at lab4part3verilog.v(66) due to previous errors" {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 66 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1570764132586 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux2to1 lab4part3verilog.v(82) " "Ignored design unit \"mux2to1\" at lab4part3verilog.v(82) due to previous errors" {  } { { "lab4part3verilog.v" "" { Text "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/lab4part3verilog.v" 82 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1570764132587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4part3verilog.v 0 0 " "Found 0 design units, including 0 entities, in source file lab4part3verilog.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764132587 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/output_files/lab4part2verilog.map.smsg " "Generated suppressed messages file C:/Users/ronth/OneDrive/Desktop/Year 2 Sem 1/ECE241 (Digital Systems)/Lab4/output_files/lab4part2verilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764132633 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570764132839 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 10 23:22:12 2019 " "Processing ended: Thu Oct 10 23:22:12 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570764132839 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570764132839 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570764132839 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570764132839 ""}
