#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Mar 11 08:32:45 2025
# Process ID: 938833
# Current directory: /home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1
# Command line: vivado -log design_1_axi_smc_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_smc_0.tcl
# Log file: /home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.vds
# Journal file: /home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/vivado.jou
# Running On: iq9, OS: Linux, CPU Frequency: 1200.019 MHz, CPU Physical cores: 10, Host memory: 24894 MB
#-----------------------------------------------------------
source design_1_axi_smc_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1367.203 ; gain = 65.836 ; free physical = 14429 ; free virtual = 21942
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jstine/ecen4243S25/lab2/fpga/lab2.ipdefs/ip_repo_BAK_0_0_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_smc_0
Command: synth_design -top design_1_axi_smc_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 939004
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2155.074 ; gain = 405.715 ; free physical = 10975 ; free virtual = 18488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clk_map_imp_5Y9LOC' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:824]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_one_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_8_xlconstant' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_8_xlconstant' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/d390/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_one_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v:53]
INFO: [Synth 8-638] synthesizing module 'bd_afc3_psr_aclk_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/export/drive2/jstine/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/export/drive2/jstine/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:133721]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ipshared/408c/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_afc3_psr_aclk_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:859]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:859]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:859]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_afc3_psr_aclk_0' is unconnected for instance 'psr_aclk' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:859]
WARNING: [Synth 8-7023] instance 'psr_aclk' of module 'bd_afc3_psr_aclk_0' has 10 connections declared, but only 6 given [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:859]
INFO: [Synth 8-6155] done synthesizing module 'clk_map_imp_5Y9LOC' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:824]
INFO: [Synth 8-6157] synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:868]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00e_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00e_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_m00e_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'm00_exit_pipeline_imp_1TZX5BB' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:868]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_m00s2a_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_m00s2a_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_m00s2a_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00a2s_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00a2s_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_s00a2s_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 's00_entry_pipeline_imp_USCCV8' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1254]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00mmu_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00mmu_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_s00mmu_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00sic_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00sic_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_s00sic_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_s00tr_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_s00tr_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_s00tr_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_entry_pipeline_imp_USCCV8' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1254]
INFO: [Synth 8-6157] synthesizing module 's00_nodes_imp_Y7M43I' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1928]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sarn_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sarn_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_sarn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sawn_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sawn_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_sawn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_sbn_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized0' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized0' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_sbn_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_sbn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_srn_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized1' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized1' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_srn_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_srn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'bd_afc3_swn_0' [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_sdpram__parameterized2' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized2' [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized2' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_sdpram__parameterized2' (0#1) [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8548]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3_swn_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_swn_0.sv:53]
INFO: [Synth 8-6155] done synthesizing module 's00_nodes_imp_Y7M43I' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:1928]
INFO: [Synth 8-6155] done synthesizing module 'bd_afc3' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v:53]
WARNING: [Synth 8-3848] Net aresetn_out in module/entity clk_map_imp_5Y9LOC does not have driver. [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v:840]
WARNING: [Synth 8-7129] Port din[0] in module sc_util_v1_0_4_onehot_to_binary is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port areset in module sc_util_v1_0_4_pipeline__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[87] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[86] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[85] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[84] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[83] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[82] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[81] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[80] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[79] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[78] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[77] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[76] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[75] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[74] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[73] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[72] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[71] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[70] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[69] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[68] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[67] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[66] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[65] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[64] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[63] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[62] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[61] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[60] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[59] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[58] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[57] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[56] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[55] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[54] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[53] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_sc_payld[52] in module sc_node_v1_0_15_ingress__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regceb in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port web[0] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[105] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[104] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[103] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[102] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[101] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[100] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[99] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[98] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[97] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[96] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[95] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[94] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[93] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[92] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[91] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[90] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[89] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[88] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[87] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[86] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[85] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[84] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[83] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[82] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[81] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[80] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[79] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[78] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[77] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[76] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[75] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[74] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[73] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[72] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[71] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[70] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[69] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[68] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[67] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[66] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[65] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[64] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[63] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[62] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[61] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[60] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[59] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[58] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[57] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[56] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[55] in module xpm_memory_base__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[54] in module xpm_memory_base__parameterized2 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2352.043 ; gain = 602.684 ; free physical = 12284 ; free virtual = 19802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.887 ; gain = 617.527 ; free physical = 12284 ; free virtual = 19802
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2366.887 ; gain = 617.527 ; free physical = 12284 ; free virtual = 19802
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2372.824 ; gain = 0.000 ; free physical = 12302 ; free virtual = 19820
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'inst/clk_map/psr_aclk/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/bd_afc3_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/bd_afc3_sarn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_ar_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/bd_afc3_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/bd_afc3_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/bd_afc3_srn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_r_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/bd_afc3_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/bd_afc3_sawn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_aw_node/inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/bd_afc3_sawn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_aw_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/bd_afc3_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/bd_afc3_swn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_w_node/inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/bd_afc3_swn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_w_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/bd_afc3_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/bd_afc3_sbn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_b_node/inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/bd_afc3_sbn_0_clocks.xdc] for cell 'inst/s00_nodes/s00_b_node/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/bd_afc3_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jstine/ecen4243S25/lab2/fpga/lab2.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/export/drive2/jstine/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_axi_smc_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_axi_smc_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 19 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2613.449 ; gain = 0.000 ; free physical = 12206 ; free virtual = 19724
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2628.324 ; gain = 14.840 ; free physical = 12207 ; free virtual = 19725
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 12493 ; free virtual = 20010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 12493 ; free virtual = 20010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/dont_touch.xdc, line 86).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_b_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_r_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/s00_nodes/s00_w_node/inst/inst_mi_handler/\gen_normal_area.inst_fifo_node_payld /\gen_xpm_memory_fifo.inst_fifo /\gen_mem_rep[0].inst_xpm_memory . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 12493 ; free virtual = 20010
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.gen_write.write_cs_reg' in module 'sc_mmu_v1_0_12_decerr_slave'
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'gen_pipelined.state_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.gen_write.write_cs_reg' using encoding 'one-hot' in module 'sc_mmu_v1_0_12_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13876 ; free virtual = 21397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 13    
	   3 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 31    
	   2 Input    5 Bit       Adders := 7     
	   3 Input    5 Bit       Adders := 2     
	   4 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 23    
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 3     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 49    
+---Registers : 
	             2178 Bit    Registers := 10    
	              512 Bit    Registers := 2     
	              156 Bit    Registers := 2     
	              106 Bit    Registers := 1     
	              104 Bit    Registers := 1     
	              101 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               47 Bit    Registers := 1     
	               39 Bit    Registers := 2     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 25    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 31    
	                3 Bit    Registers := 34    
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 222   
+---Muxes : 
	   2 Input 2178 Bit        Muxes := 6     
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   64 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 1     
	   2 Input   39 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 22    
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 47    
	   2 Input    7 Bit        Muxes := 34    
	   2 Input    6 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 35    
	   3 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 12    
	   4 Input    3 Bit        Muxes := 16    
	  11 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 46    
	   5 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 208   
	   6 Input    1 Bit        Muxes := 86    
	   4 Input    1 Bit        Muxes := 13    
	  10 Input    1 Bit        Muxes := 12    
	   7 Input    1 Bit        Muxes := 8     
	  12 Input    1 Bit        Muxes := 14    
	   5 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:39 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13849 ; free virtual = 21370
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17  | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:42 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13856 ; free virtual = 21378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13860 ; free virtual = 21381
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|Module Name                                                                                                                                                                    | RTL Object                       | Inference      | Size (Depth x Width) | Primitives   | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+
|inst/i_0/\s00_nodes/s00_ar_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_0/\s00_nodes/s00_aw_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 156             | RAM32M x 26  | 
|inst/i_0/\s00_nodes/s00_b_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 23              | RAM32M x 4   | 
|inst/i_0/\s00_nodes/s00_r_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 101             | RAM32M x 17  | 
|inst/i_0/\s00_nodes/s00_w_node/inst /\inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory /xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | User Attribute | 32 x 106             | RAM32M x 18  | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13863 ; free virtual = 21384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:49 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21394
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | shift_reg_reg | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__1     | shift_reg_reg | 32     | 1          | 0      | 1       | 0      | 0      | 0      | 
+------------+---------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    32|
|2     |LUT1    |    85|
|3     |LUT2    |   132|
|4     |LUT3    |   584|
|5     |LUT4    |   312|
|6     |LUT5    |   295|
|7     |LUT6    |   697|
|8     |MUXF7   |     1|
|9     |RAM32M  |    52|
|10    |SRL16   |     1|
|11    |SRL16E  |    82|
|12    |SRLC32E |    70|
|13    |FDCE    |    42|
|14    |FDR     |     4|
|15    |FDRE    |  1745|
|16    |FDSE    |    88|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 2628.324 ; gain = 617.527 ; free physical = 13873 ; free virtual = 21394
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2628.324 ; gain = 878.965 ; free physical = 13873 ; free virtual = 21394
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2628.324 ; gain = 0.000 ; free physical = 14161 ; free virtual = 21682
INFO: [Netlist 29-17] Analyzing 90 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2628.324 ; gain = 0.000 ; free physical = 14151 ; free virtual = 21673
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  FDR => FDRE: 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 52 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 2e2dc005
INFO: [Common 17-83] Releasing license: Synthesis
125 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:54 . Memory (MB): peak = 2628.359 ; gain = 1235.406 ; free physical = 14163 ; free virtual = 21684
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2181.335; main = 1852.470; forked = 379.999
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3586.043; main = 2628.328; forked = 989.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2652.336 ; gain = 0.000 ; free physical = 14162 ; free virtual = 21684
INFO: [Common 17-1381] The checkpoint '/home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_smc_0, cache-ID = 9178971939bd28e9
INFO: [Coretcl 2-1174] Renamed 276 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2652.336 ; gain = 0.000 ; free physical = 14117 ; free virtual = 21649
INFO: [Common 17-1381] The checkpoint '/home/jstine/ecen4243S25/lab2/fpga/lab2.runs/design_1_axi_smc_0_synth_1/design_1_axi_smc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_axi_smc_0_utilization_synth.rpt -pb design_1_axi_smc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 11 08:33:53 2025...
