
*** Running vivado
    with args -log ov5640x2_ddr3_tft.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ov5640x2_ddr3_tft.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source ov5640x2_ddr3_tft.tcl -notrace
Command: synth_design -top ov5640x2_ddr3_tft -part xc7a35tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18336 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 497.094 ; gain = 96.703
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ov5640x2_ddr3_tft' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/top/ov5640x2_ddr3_tft.v:4]
	Parameter IMAGE_WIDTH bound to: 1280 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 720 - type: integer 
	Parameter DST_MAC bound to: 48'b010100000111101110011101011010000111100001001111 
	Parameter SRC_MAC bound to: 48'b000000000000101000110101000000011111111011000000 
	Parameter DST_IP bound to: -1062731773 - type: integer 
	Parameter SRC_IP bound to: -1062731774 - type: integer 
	Parameter DST_PORT bound to: 16'b0001011101110000 
	Parameter SRC_PORT bound to: 16'b0001001110001000 
	Parameter DISP_WIDTH bound to: 800 - type: integer 
	Parameter DISP_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pll' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/pll_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll' (1#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/pll_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'camera_init' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/camera_init.v:6]
	Parameter device_id bound to: 8'b01111000 
	Parameter addr_mode bound to: 1'b1 
	Parameter RGB bound to: 0 - type: integer 
	Parameter JPEG bound to: 1 - type: integer 
	Parameter IMAGE_TYPE bound to: 0 - type: integer 
	Parameter IMAGE_WIDTH bound to: 400 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_FLIP bound to: 0 - type: integer 
	Parameter IMAGE_MIRROR bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ov5640_init_table_rgb' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/ov5640_init_table_rgb.v:6]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter IMAGE_WIDTH bound to: 400 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
	Parameter IMAGE_FLIP bound to: 8'b01000000 
	Parameter IMAGE_MIRROR bound to: 4'b0111 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_init_table_rgb' (2#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/ov5640_init_table_rgb.v:6]
INFO: [Synth 8-6157] synthesizing module 'i2c_control' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_control.v:6]
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 7'b0000001 
	Parameter WR_REG bound to: 7'b0000010 
	Parameter WAIT_WR_DONE bound to: 7'b0000100 
	Parameter WR_REG_DONE bound to: 7'b0001000 
	Parameter RD_REG bound to: 7'b0010000 
	Parameter WAIT_RD_DONE bound to: 7'b0100000 
	Parameter RD_REG_DONE bound to: 7'b1000000 
INFO: [Synth 8-6157] synthesizing module 'i2c_bit_shift' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_bit_shift.v:6]
	Parameter SYS_CLOCK bound to: 50000000 - type: integer 
	Parameter SCL_CLOCK bound to: 400000 - type: integer 
	Parameter SCL_CNT_M bound to: 30 - type: integer 
	Parameter WR bound to: 6'b000001 
	Parameter STA bound to: 6'b000010 
	Parameter RD bound to: 6'b000100 
	Parameter STO bound to: 6'b001000 
	Parameter ACK bound to: 6'b010000 
	Parameter NACK bound to: 6'b100000 
	Parameter IDLE bound to: 8'b00000001 
	Parameter GEN_STA bound to: 8'b00000010 
	Parameter WR_DATA bound to: 8'b00000100 
	Parameter RD_DATA bound to: 8'b00001000 
	Parameter CHECK_ACK bound to: 8'b00010000 
	Parameter GEN_ACK bound to: 8'b00100000 
	Parameter GEN_STO bound to: 8'b01000000 
INFO: [Synth 8-226] default block is never used [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_bit_shift.v:144]
INFO: [Synth 8-226] default block is never used [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_bit_shift.v:205]
WARNING: [Synth 8-5788] Register i2c_sclk_reg in module i2c_bit_shift is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_bit_shift.v:123]
INFO: [Synth 8-6155] done synthesizing module 'i2c_bit_shift' (3#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_bit_shift.v:6]
WARNING: [Synth 8-5788] Register cnt_reg in module i2c_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_control.v:98]
WARNING: [Synth 8-5788] Register RW_Done_reg in module i2c_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_control.v:100]
INFO: [Synth 8-6155] done synthesizing module 'i2c_control' (4#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/i2c_control/i2c_control.v:6]
INFO: [Synth 8-6155] done synthesizing module 'camera_init' (5#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/camera_init/camera_init.v:6]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [F:/vivado/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'DVP_Capture' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DVP_Capture' (7#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/DVP_Capture/DVP_Capture.v:6]
INFO: [Synth 8-6157] synthesizing module 'image_stitche_x' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/image_stitche/image_stitche_x.v:10]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter IMAGE1_WIDTH_IN bound to: 400 - type: integer 
	Parameter IMAGE1_HEIGHT_IN bound to: 480 - type: integer 
	Parameter IMAGE2_WIDTH_IN bound to: 400 - type: integer 
	Parameter IMAGE2_HEIGHT_IN bound to: 480 - type: integer 
	Parameter IMAGE_WIDTH_OUT bound to: 800 - type: integer 
	Parameter IMAGE_HEIGHT_OUT bound to: 480 - type: integer 
	Parameter S_IDLE bound to: 4'b0001 
	Parameter S_ARB bound to: 4'b0010 
	Parameter S_RD_IMG1 bound to: 4'b0100 
	Parameter S_RD_IMG2 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'image_buffer' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/image_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_buffer' (8#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/image_buffer_stub.v:6]
WARNING: [Synth 8-350] instance 'image1_buffer' of module 'image_buffer' requires 14 connections, but only 12 given [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/image_stitche/image_stitche_x.v:97]
WARNING: [Synth 8-350] instance 'image2_buffer' of module 'image_buffer' requires 14 connections, but only 12 given [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/image_stitche/image_stitche_x.v:112]
INFO: [Synth 8-6155] done synthesizing module 'image_stitche_x' (9#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/image_stitche/image_stitche_x.v:10]
INFO: [Synth 8-6157] synthesizing module 'disp_driver' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/disp_driver/disp_driver.v:8]
	Parameter hdat_begin bound to: 12'b000011010111 
	Parameter hdat_end bound to: 12'b001111110111 
	Parameter vdat_begin bound to: 12'b000000100010 
	Parameter vdat_end bound to: 12'b001000000010 
INFO: [Synth 8-6155] done synthesizing module 'disp_driver' (10#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/disp_driver/disp_driver.v:8]
INFO: [Synth 8-6157] synthesizing module 'ddr3_ctrl_2port' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ddr3_ctrl_2port/ddr3_ctrl_2port.v:7]
	Parameter WR_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 768000 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 768000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wr_ddr3_fifo' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/wr_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wr_ddr3_fifo' (11#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/wr_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'rd_ddr3_fifo' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/rd_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_ddr3_fifo' (12#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/rd_ddr3_fifo_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fifo2mig_axi' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ddr3_ctrl_2port/fifo2mig_axi.v:6]
	Parameter WR_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter WR_DDR_ADDR_END bound to: 768000 - type: integer 
	Parameter RD_DDR_ADDR_BEGIN bound to: 0 - type: integer 
	Parameter RD_DDR_ADDR_END bound to: 768000 - type: integer 
	Parameter AXI_ID bound to: 4'b0000 
	Parameter AXI_LEN bound to: 8'b00011111 
	Parameter S_IDLE bound to: 7'b0000001 
	Parameter S_ARB bound to: 7'b0000010 
	Parameter S_WR_ADDR bound to: 7'b0000100 
	Parameter S_WR_DATA bound to: 7'b0001000 
	Parameter S_WR_RESP bound to: 7'b0010000 
	Parameter S_RD_ADDR bound to: 7'b0100000 
	Parameter S_RD_RESP bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'fifo2mig_axi' (13#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ddr3_ctrl_2port/fifo2mig_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_0' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/mig_7series_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_0' (14#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/mig_7series_0_stub.v:5]
WARNING: [Synth 8-350] instance 'u_mig_7series_0' of module 'mig_7series_0' requires 66 connections, but only 65 given [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ddr3_ctrl_2port/ddr3_ctrl_2port.v:239]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_ctrl_2port' (15#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ddr3_ctrl_2port/ddr3_ctrl_2port.v:7]
INFO: [Synth 8-6157] synthesizing module 'eth_tx_ctrl' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v:4]
	Parameter PAYLOAD_DATA_BYTE bound to: 2 - type: integer 
	Parameter PAYLOAD_LENGTH bound to: 1281 - type: integer 
	Parameter IDLE bound to: 4'b0001 
	Parameter TX_START bound to: 4'b0010 
	Parameter WAIT_DONE bound to: 4'b0100 
	Parameter DELAY bound to: 4'b1000 
	Parameter TX_DATA_BYTE bound to: 2560 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eth_tx_fifo' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/eth_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_tx_fifo' (16#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/.Xil/Vivado-17804-DESKTOP-0U7LBNI/realtime/eth_tx_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_tx_ctrl' (17#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_tx_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v:4]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 8'b00000001 
	Parameter TX_PREAMBLE bound to: 8'b00000010 
	Parameter TX_ETH_HEADER bound to: 8'b00000100 
	Parameter TX_IP_HEADER bound to: 8'b00001000 
	Parameter TX_UDP_HEADER bound to: 8'b00010000 
	Parameter TX_DATA bound to: 8'b00100000 
	Parameter TX_FILL_DATA bound to: 8'b01000000 
	Parameter TX_CRC bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v:47]
INFO: [Synth 8-5534] Detected attribute (* IOB = "TRUE" *) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v:48]
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/ip_checksum.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (18#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/ip_checksum.v:3]
INFO: [Synth 8-6157] synthesizing module 'crc32_d8' [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32_d8.v:20]
INFO: [Synth 8-6155] done synthesizing module 'crc32_d8' (19#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/crc32_d8.v:20]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (20#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/new/eth_udp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ov5640x2_ddr3_tft' (21#1) [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/top/ov5640x2_ddr3_tft.v:4]
WARNING: [Synth 8-3917] design ov5640x2_ddr3_tft has port TFT_pwm driven by constant 1
WARNING: [Synth 8-3331] design fifo2mig_axi has unconnected port wr_fifo_empty
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 556.602 ; gain = 156.211
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 556.602 ; gain = 156.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 556.602 ; gain = 156.211
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll/pll_in_context.xdc] for cell 'pll'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc] for cell 'ddr3_ctrl_2port/u_mig_7series_0'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo/rd_ddr3_fifo_in_context.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/rd_ddr3_fifo/rd_ddr3_fifo/rd_ddr3_fifo_in_context.xdc] for cell 'ddr3_ctrl_2port/rd_ddr3_fifo'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo/wr_ddr3_fifo_in_context.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/wr_ddr3_fifo/wr_ddr3_fifo/wr_ddr3_fifo_in_context.xdc] for cell 'ddr3_ctrl_2port/wr_ddr3_fifo'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/image_buffer/image_buffer/image_buffer_in_context.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/image_buffer/image_buffer/image_buffer_in_context.xdc] for cell 'image_stitche_x/correct_set_pro.image1_buffer'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/image_buffer/image_buffer/image_buffer_in_context.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/image_buffer/image_buffer/image_buffer_in_context.xdc] for cell 'image_stitche_x/correct_set_pro.image2_buffer'
Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo/eth_tx_fifo_in_context.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo'
Finished Parsing XDC File [f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/eth_tx_fifo/eth_tx_fifo/eth_tx_fifo_in_context.xdc] for cell 'eth_tx_ctrl_inst/eth_tx_fifo'
Parsing XDC File [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc]
WARNING: [Vivado 12-507] No nets matched 'camera1_pclk_IBUF'. [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc:56]
WARNING: [Vivado 12-507] No nets matched 'camera2_pclk_IBUF'. [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc:92]
Finished Parsing XDC File [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ov5640x2_ddr3_tft_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/constrs_1/new/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ov5640x2_ddr3_tft_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ov5640x2_ddr3_tft_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.910 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 902.910 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 902.910 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'eth_tx_ctrl_inst/eth_tx_fifo' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk50m. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk50m. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/pll/pll/pll_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[10]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[11]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[12]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[13]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[3]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[4]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[5]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[6]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[7]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[8]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_addr[9]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ba[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cas_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ck_p[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cke[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_cs_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dm[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[10]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[11]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[12]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[13]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[14]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[15]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[2]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[3]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[4]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[5]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[6]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[7]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[8]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dq[9]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_n[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_dqs_p[1]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_odt[0]. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_ras_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_reset_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_we_n. (constraint file  f:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.srcs/sources_1/ip/mig_7series_0/mig_7series_0/mig_7series_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for pll. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_2port/u_mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_2port/rd_ddr3_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ddr3_ctrl_2port/wr_ddr3_fifo. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for image_stitche_x/\correct_set_pro.image1_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for image_stitche_x/\correct_set_pro.image2_buffer . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for eth_tx_ctrl_inst/eth_tx_fifo. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_bit_shift'
INFO: [Synth 8-5546] ROM "Rx_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sdat_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sdat_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sdat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sdat_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Trans_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ack_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_sclk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "en_div_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_control'
INFO: [Synth 8-5546] ROM "Cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Tx_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RW_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rddata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'camera_init'
INFO: [Synth 8-5546] ROM "Init_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "wrreg_req" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Vcount" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FrameCnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'correct_set_pro.curr_state_reg' in module 'image_stitche_x'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'fifo2mig_axi'
INFO: [Synth 8-5546] ROM "m_axi_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axi_wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wr_rd_poll" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m_axi_arvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'eth_tx_ctrl'
INFO: [Synth 8-5544] ROM "tx_en_pulse" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'eth_udp_tx_gmii'
INFO: [Synth 8-5546] ROM "payload_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "pixel_data_vcnt" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
                 GEN_STA |                         00000010 |                         00000010
                 WR_DATA |                         00000100 |                         00000100
               CHECK_ACK |                         00010000 |                         00010000
                 RD_DATA |                         00001000 |                         00001000
                 GEN_ACK |                         00100000 |                         00100000
                 GEN_STO |                         01000000 |                         01000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'i2c_bit_shift'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                  WR_REG |                          0000010 |                          0000010
            WAIT_WR_DONE |                          0000100 |                          0000100
             WR_REG_DONE |                          0001000 |                          0001000
                  RD_REG |                          0010000 |                          0010000
            WAIT_RD_DONE |                          0100000 |                          0100000
             RD_REG_DONE |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'i2c_control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                 iSTATE0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'camera_init'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                             0001 |                             0001
                   S_ARB |                             0010 |                             0010
               S_RD_IMG1 |                             0100 |                             0100
               S_RD_IMG2 |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'correct_set_pro.curr_state_reg' in module 'image_stitche_x'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  S_IDLE |                          0000001 |                          0000001
                   S_ARB |                          0000010 |                          0000010
               S_WR_ADDR |                          0000100 |                          0000100
               S_WR_DATA |                          0001000 |                          0001000
               S_WR_RESP |                          0010000 |                          0010000
               S_RD_ADDR |                          0100000 |                          0100000
               S_RD_RESP |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'fifo2mig_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              000 |                             0000
*
                    IDLE |                              001 |                             0001
                TX_START |                              010 |                             0010
               WAIT_DONE |                              011 |                             0100
                   DELAY |                              100 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'eth_tx_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                         00000001 |                         00000001
             TX_PREAMBLE |                         00000010 |                         00000010
           TX_ETH_HEADER |                         00000100 |                         00000100
            TX_IP_HEADER |                         00001000 |                         00001000
           TX_UDP_HEADER |                         00010000 |                         00010000
                 TX_DATA |                         00100000 |                         00100000
            TX_FILL_DATA |                         01000000 |                         01000000
                  TX_CRC |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'curr_state_reg' in module 'eth_udp_tx_gmii'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 2     
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 4     
	               28 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 18    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 67    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 4     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 10    
	   3 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 18    
	   4 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 2     
	   8 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 7     
	   6 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 7     
	   4 Input      6 Bit        Muxes := 2     
	   6 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 18    
	   8 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 23    
	   5 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   8 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 71    
	   4 Input      1 Bit        Muxes := 34    
	   8 Input      1 Bit        Muxes := 48    
	   6 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 10    
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ov5640x2_ddr3_tft 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module ov5640_init_table_rgb 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i2c_bit_shift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 13    
Module i2c_control 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 2     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 11    
Module camera_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
Module DVP_Capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module image_stitche_x 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   3 Input     12 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module disp_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module fifo2mig_axi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module ddr3_ctrl_2port 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module eth_tx_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module ip_checksum 
Detailed RTL Component Info : 
+---Adders : 
	   9 Input     20 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module crc32_d8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 17    
	   3 Input      1 Bit         XORs := 4     
	   4 Input      1 Bit         XORs := 3     
	   5 Input      1 Bit         XORs := 10    
	   6 Input      1 Bit         XORs := 7     
	   8 Input      1 Bit         XORs := 3     
	   7 Input      1 Bit         XORs := 3     
	   9 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module eth_udp_tx_gmii 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 7     
	   9 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "camera1_init/Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "camera2_init/Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/Trans_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/i2c_sdat_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/Rx_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/Trans_Done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/i2c_sdat_oe" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_bit_shift/Rx_DATA" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "camera1_init/Go" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "camera2_init/Go" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design ov5640x2_ddr3_tft has port TFT_pwm driven by constant 1
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[3]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[4]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[5]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[6]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[7]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[11]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[12]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[13]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[14]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/data_length_reg_reg[15]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[16]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[24]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[32]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[40]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[16]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[24]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[32]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[40]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[16]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[24]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/IP_total_len_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/IP_total_len_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[16]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[24]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/udp_length_reg_reg[0]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/udp_length_reg_reg[8]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[17]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[25]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[33]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[41]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[17]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[25]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[33]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[41]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[17]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[25]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/IP_total_len_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[17]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[25]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/udp_length_reg_reg[1]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/udp_length_reg_reg[9]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[18]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[26]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[34]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[42]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[18]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[26]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[34]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_mac_reg_reg[42]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[18]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_ip_reg_reg[26]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/IP_total_len_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/IP_total_len_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/IP_total_len_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[18]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_ip_reg_reg[26]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/dst_port_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[2]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_port_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/udp_length_reg_reg[10]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[3]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'eth_udp_tx_gmii/src_mac_reg_reg[11]' (FDCE) to 'eth_udp_tx_gmii/udp_length_reg_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_udp_tx_gmii/udp_length_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera2_init/i2c_control/cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera1_init/i2c_control/cnt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera2_init/i2c_control/Cmd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera1_init/i2c_control/Cmd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera2_init/i2c_control/i2c_bit_shift/state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera1_init/i2c_control/i2c_bit_shift/state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\camera1_init/i2c_control/i2c_bit_shift/div_cnt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\eth_udp_tx_gmii/IP_total_len_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_16/\disp_driver/vcount_r_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+--------------------------------------+---------------+----------------+
|Module Name       | RTL Object                           | Depth x Width | Implemented As | 
+------------------+--------------------------------------+---------------+----------------+
|ov5640x2_ddr3_tft | camera1_init/camera_init_table/q_reg | 256x24        | Block RAM      | 
|ov5640x2_ddr3_tft | camera2_init/camera_init_table/q_reg | 256x24        | Block RAM      | 
+------------------+--------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_10/camera1_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_10/camera1_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/camera2_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_11/camera2_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out1' to pin 'pll/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out2' to pin 'pll/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out3' to pin 'pll/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out4' to pin 'pll/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out5' to pin 'pll/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'pll/clk_out6' to pin 'pll/bbstub_clk_out6/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'ddr3_ctrl_2port/u_mig_7series_0/ui_clk' to pin 'ddr3_ctrl_2port/u_mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 7 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 902.910 ; gain = 502.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 911.641 ; gain = 511.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance camera1_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance camera1_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance camera2_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance camera2_init/camera_init_table/q_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll           |         1|
|2     |wr_ddr3_fifo  |         1|
|3     |rd_ddr3_fifo  |         1|
|4     |mig_7series_0 |         1|
|5     |eth_tx_fifo   |         1|
|6     |image_buffer  |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |eth_tx_fifo     |     1|
|2     |image_buffer    |     1|
|3     |image_buffer__2 |     1|
|4     |mig_7series_0   |     1|
|5     |pll             |     1|
|6     |rd_ddr3_fifo    |     1|
|7     |wr_ddr3_fifo    |     1|
|8     |BUFG            |     2|
|9     |CARRY4          |    54|
|10    |LUT1            |    18|
|11    |LUT2            |   251|
|12    |LUT3            |    73|
|13    |LUT4            |   151|
|14    |LUT5            |   131|
|15    |LUT6            |   289|
|16    |RAMB18E1        |     2|
|17    |FDCE            |   513|
|18    |FDPE            |    43|
|19    |FDRE            |    71|
|20    |IBUF            |    25|
|21    |IOBUF           |     2|
|22    |OBUF            |    42|
+------+----------------+------+

Report Instance Areas: 
+------+----------------------+------------------------+------+
|      |Instance              |Module                  |Cells |
+------+----------------------+------------------------+------+
|1     |top                   |                        |  2156|
|2     |  DVP_Capture_inst1   |DVP_Capture             |    59|
|3     |  DVP_Capture_inst2   |DVP_Capture_0           |    59|
|4     |  camera1_init        |camera_init             |   324|
|5     |    camera_init_table |ov5640_init_table_rgb_2 |     5|
|6     |    i2c_control       |i2c_control_3           |   195|
|7     |      i2c_bit_shift   |i2c_bit_shift_4         |   103|
|8     |  camera2_init        |camera_init_1           |   329|
|9     |    camera_init_table |ov5640_init_table_rgb   |     6|
|10    |    i2c_control       |i2c_control             |   200|
|11    |      i2c_bit_shift   |i2c_bit_shift           |   109|
|12    |  ddr3_ctrl_2port     |ddr3_ctrl_2port         |   557|
|13    |    fifo2mig_axi      |fifo2mig_axi            |   170|
|14    |  disp_driver         |disp_driver             |    90|
|15    |  eth_tx_ctrl_inst    |eth_tx_ctrl             |    45|
|16    |  eth_udp_tx_gmii     |eth_udp_tx_gmii         |   336|
|17    |    crc32_d8          |crc32_d8                |    93|
|18    |  image_stitche_x     |image_stitche_x         |   187|
+------+----------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 926.352 ; gain = 525.961
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 926.352 ; gain = 179.652
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 926.352 ; gain = 525.961
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 58 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.352 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
280 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:06 . Memory (MB): peak = 926.352 ; gain = 525.961
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.352 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/Xilink_FPGA/ov5640x2_ddr3_tft_test/ov5640x2_ddr3_tft.runs/synth_1/ov5640x2_ddr3_tft.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ov5640x2_ddr3_tft_utilization_synth.rpt -pb ov5640x2_ddr3_tft_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 23 23:59:43 2022...
