// Seed: 3650493398
module module_0 (
    output supply0 id_0,
    output wand id_1,
    output wand id_2,
    input wor id_3,
    input wor id_4
);
  wire id_6;
  always_latch assert (1);
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    output wire id_6,
    output tri1 id_7,
    output wor id_8,
    output tri id_9
    , id_15,
    input wor id_10,
    output tri1 id_11,
    input tri0 id_12,
    output uwire id_13
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_10,
      id_1
  );
endmodule
