<stg><name>tiled_conv</name>


<trans_list>

<trans id="392" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="4" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="15" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="434" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="454" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="456" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="460" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="488" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="81" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %conv_bias_buf_V_0_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_1"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %conv_bias_buf_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_1"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %conv_bias_buf_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_1"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %conv_bias_buf_V_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_13

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_18, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %fm

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_15, i32 0, i32 0, void @empty_6, i32 0, i32 1, void @empty_0, void @empty_1, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_weights, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer_bias, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_feature_map, void @empty, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_9

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:18 %output_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_feature_map

]]></Node>
<StgValue><ssdm name="output_feature_map_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:19 %layer_bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_bias

]]></Node>
<StgValue><ssdm name="layer_bias_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:20 %layer_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %layer_weights

]]></Node>
<StgValue><ssdm name="layer_weights_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:21 %input_feature_map_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_feature_map

]]></Node>
<StgValue><ssdm name="input_feature_map_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:22 %conv_in_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_in_buf_V"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:23 %conv_wt_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_wt_buf_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:24 %conv_out_buf_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="conv_out_buf_V"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:25 %conv_out_buf_V_addr = getelementptr i16 %conv_out_buf_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="conv_out_buf_V_addr"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:26 %store_ln731 = store i16 0, i11 %conv_out_buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln731"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:27 %br_ln52 = br void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten49 = phi i10 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i10 %add_ln52_2, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit

]]></Node>
<StgValue><ssdm name="indvar_flatten49"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1 %ti = phi i5 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i5 %select_ln52_1, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit

]]></Node>
<StgValue><ssdm name="ti"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %tj = phi i6 0, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln55, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit

]]></Node>
<StgValue><ssdm name="tj"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3 %add_ln52_2 = add i10 %indvar_flatten49, i10 1

]]></Node>
<StgValue><ssdm name="add_ln52_2"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4 %icmp_ln52 = icmp_eq  i10 %indvar_flatten49, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln52 = br i1 %icmp_ln52, void %.split8, void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split8:0 %add_ln52 = add i5 %ti, i5 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split8:3 %icmp_ln55 = icmp_eq  i6 %tj, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:5 %select_ln52_1 = select i1 %icmp_ln55, i5 %add_ln52, i5 %ti

]]></Node>
<StgValue><ssdm name="select_ln52_1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="5">
<![CDATA[
.split8:6 %trunc_ln52 = trunc i5 %select_ln52_1

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0">
<![CDATA[
:0 %ret_ln104 = ret

]]></Node>
<StgValue><ssdm name="ret_ln104"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TILE_ROW_TILE_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split8:2 %empty_33 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="empty_33"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split8:4 %select_ln52 = select i1 %icmp_ln55, i6 0, i6 %tj

]]></Node>
<StgValue><ssdm name="select_ln52"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="11" op_0_bw="5">
<![CDATA[
.split8:7 %zext_ln52 = zext i5 %select_ln52_1

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:8 %mul_ln52 = mul i11 %zext_ln52, i11 46

]]></Node>
<StgValue><ssdm name="mul_ln52"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:9 %add_ln52_1 = add i11 %mul_ln52, i11 2045

]]></Node>
<StgValue><ssdm name="add_ln52_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split8:10 %specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="6">
<![CDATA[
.split8:11 %trunc_ln28 = trunc i6 %select_ln52

]]></Node>
<StgValue><ssdm name="trunc_ln28"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split8:12 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln28, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split8:13 %shl_ln28_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %trunc_ln28, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln28_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="8">
<![CDATA[
.split8:14 %zext_ln28 = zext i8 %shl_ln28_1

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
.split8:15 %zext_ln28_1 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:16 %add_ln46_1 = add i11 %zext_ln28_1, i11 %zext_ln28

]]></Node>
<StgValue><ssdm name="add_ln46_1"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="11">
<![CDATA[
.split8:17 %zext_ln46 = zext i11 %add_ln46_1

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split8:18 %p_mid126 = icmp_ugt  i11 %add_ln52_1, i11 735

]]></Node>
<StgValue><ssdm name="p_mid126"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
.split8:19 %br_ln34 = br void

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten38 = phi i13 0, void %.split8, i13 %add_ln34_2, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %c = phi i2 0, void %.split8, i2 %select_ln34_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten = phi i12 0, void %.split8, i12 %select_ln37_4, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %i = phi i6 0, void %.split8, i6 %select_ln37_1, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:4 %j = phi i6 0, void %.split8, i6 %add_ln42, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5 %add_ln34_2 = add i13 %indvar_flatten38, i13 1

]]></Node>
<StgValue><ssdm name="add_ln34_2"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="6">
<![CDATA[
:6 %zext_ln37 = zext i6 %i

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:7 %add_ln39 = add i11 %add_ln52_1, i11 %zext_ln37

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:8 %empty = icmp_ugt  i11 %add_ln39, i11 735

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="146" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10 %icmp_ln34 = icmp_eq  i13 %indvar_flatten38, i13 7176

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="148" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln34 = br i1 %icmp_ln34, void %.split4, void %_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="149" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split4:0 %add_ln34 = add i2 %c, i2 1

]]></Node>
<StgValue><ssdm name="add_ln34"/></StgValue>
</operation>

<operation id="150" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:3 %icmp_ln37 = icmp_eq  i12 %indvar_flatten, i12 2392

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="151" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:4 %select_ln34 = select i1 %icmp_ln37, i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="152" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split4:5 %select_ln34_1 = select i1 %icmp_ln37, i2 %add_ln34, i2 %c

]]></Node>
<StgValue><ssdm name="select_ln34_1"/></StgValue>
</operation>

<operation id="153" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:15 %xor_ln34 = xor i1 %icmp_ln37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln34"/></StgValue>
</operation>

<operation id="154" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:16 %icmp_ln42 = icmp_eq  i6 %j, i6 46

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="155" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:17 %and_ln34 = and i1 %icmp_ln42, i1 %xor_ln34

]]></Node>
<StgValue><ssdm name="and_ln34"/></StgValue>
</operation>

<operation id="156" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split4:18 %add_ln37 = add i6 %select_ln34, i6 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="157" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:20 %or_ln37 = or i1 %and_ln34, i1 %icmp_ln37

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="158" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:21 %select_ln37 = select i1 %or_ln37, i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="159" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.split4:22 %select_ln37_1 = select i1 %and_ln34, i6 %add_ln37, i6 %select_ln34

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="160" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="7" op_0_bw="6">
<![CDATA[
.split4:42 %zext_ln44 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="161" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split4:43 %add_ln46_2 = add i7 %zext_ln44, i7 125

]]></Node>
<StgValue><ssdm name="add_ln46_2"/></StgValue>
</operation>

<operation id="162" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:2 %add_ln42 = add i6 %select_ln37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="163" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:3 %add_ln37_1 = add i12 %indvar_flatten, i12 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="164" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:4 %select_ln37_4 = select i1 %icmp_ln37, i12 1, i12 %add_ln37_1

]]></Node>
<StgValue><ssdm name="select_ln37_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="23" op_0_bw="2">
<![CDATA[
.split4:8 %zext_ln34 = zext i2 %select_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
.split4:9 %mul_ln34 = mul i23 %zext_ln34, i23 1884160

]]></Node>
<StgValue><ssdm name="mul_ln34"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split4:12 %select_ln34_2 = select i1 %icmp_ln37, i1 %p_mid126, i1 %empty

]]></Node>
<StgValue><ssdm name="select_ln34_2"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split4:13 %select_ln34_3 = select i1 %icmp_ln37, i11 %add_ln52_1, i11 %add_ln39

]]></Node>
<StgValue><ssdm name="select_ln34_3"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="11" op_0_bw="6">
<![CDATA[
.split4:27 %zext_ln37_2 = zext i6 %add_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37_2"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:28 %add_ln39_1 = add i11 %add_ln52_1, i11 %zext_ln37_2

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="and_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split4:29 %p_mid13 = icmp_ugt  i11 %add_ln39_1, i11 735

]]></Node>
<StgValue><ssdm name="p_mid13"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.split4:30 %select_ln37_2 = select i1 %and_ln34, i1 %p_mid13, i1 %select_ln34_2

]]></Node>
<StgValue><ssdm name="select_ln37_2"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split4:31 %select_ln37_3 = select i1 %and_ln34, i11 %add_ln39_1, i11 %select_ln34_3

]]></Node>
<StgValue><ssdm name="select_ln37_3"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
.split4:32 %sext_ln49_1_mid2_v = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %select_ln37_3, i11 0

]]></Node>
<StgValue><ssdm name="sext_ln49_1_mid2_v"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="23" op_0_bw="22">
<![CDATA[
.split4:33 %sext_ln37 = sext i22 %sext_ln49_1_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln37"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="20" op_0_bw="20" op_1_bw="11" op_2_bw="9">
<![CDATA[
.split4:34 %sext_ln42_mid2_v = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i11.i9, i11 %select_ln37_3, i9 0

]]></Node>
<StgValue><ssdm name="sext_ln42_mid2_v"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="23" op_0_bw="20">
<![CDATA[
.split4:35 %sext_ln42_mid2_v_cast = sext i20 %sext_ln42_mid2_v

]]></Node>
<StgValue><ssdm name="sext_ln42_mid2_v_cast"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="7">
<![CDATA[
.split4:44 %sext_ln46 = sext i7 %add_ln46_2

]]></Node>
<StgValue><ssdm name="sext_ln46"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:45 %add_ln46 = add i12 %sext_ln46, i12 %zext_ln46

]]></Node>
<StgValue><ssdm name="add_ln46"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split4:46 %icmp_ln46 = icmp_ugt  i12 %add_ln46, i12 1279

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split4:47 %or_ln46 = or i1 %icmp_ln46, i1 %select_ln37_2

]]></Node>
<StgValue><ssdm name="or_ln46"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split4:48 %br_ln46 = br i1 %or_ln46, void, void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="13" op_1_bw="12" op_2_bw="1">
<![CDATA[
:0 %tmp_2 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i12.i1, i12 %add_ln46, i1 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="23" op_0_bw="13">
<![CDATA[
:1 %zext_ln49 = zext i13 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln49"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:2 %add_ln49 = add i23 %sext_ln37, i23 %zext_ln49

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:3 %add_ln49_1 = add i23 %add_ln49, i23 %sext_ln42_mid2_v_cast

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="23">
<![CDATA[
.split4:10 %zext_ln34_1 = zext i23 %mul_ln34

]]></Node>
<StgValue><ssdm name="zext_ln34_1"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split4:11 %add_ln34_1 = add i64 %zext_ln34_1, i64 %input_feature_map_read

]]></Node>
<StgValue><ssdm name="add_ln34_1"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="23">
<![CDATA[
:4 %sext_ln49_1 = sext i23 %add_ln49_1

]]></Node>
<StgValue><ssdm name="sext_ln49_1"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %add_ln49_2 = add i64 %sext_ln49_1, i64 %add_ln34_1

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln1 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln49_2, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="63">
<![CDATA[
:7 %sext_ln49 = sext i63 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln49"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
:8 %fm_addr = getelementptr i16 %fm, i64 %sext_ln49

]]></Node>
<StgValue><ssdm name="fm_addr"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="194" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="195" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="196" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="197" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="200" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:9 %fm_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i16 %fm_addr, i32 1

]]></Node>
<StgValue><ssdm name="fm_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="2">
<![CDATA[
.split4:6 %zext_ln47 = zext i2 %select_ln34_1

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:7 %mul_ln47 = mul i8 %zext_ln47, i8 52

]]></Node>
<StgValue><ssdm name="mul_ln47"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="6">
<![CDATA[
.split4:23 %zext_ln47_1 = zext i6 %select_ln37_1

]]></Node>
<StgValue><ssdm name="zext_ln47_1"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split4:24 %add_ln47 = add i8 %mul_ln47, i8 %zext_ln47_1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:10 %fm_addr_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i16 %fm_addr

]]></Node>
<StgValue><ssdm name="fm_addr_read"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_DEPTH_INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split4:2 %empty_32 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 7176, i64 7176, i64 7176

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @INPUT_BUFFER_HEIGHT_INPUT_BUFFER_WIDTH_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="13" op_0_bw="8">
<![CDATA[
.split4:25 %zext_ln37_1 = zext i8 %add_ln47

]]></Node>
<StgValue><ssdm name="zext_ln37_1"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:26 %mul_ln37 = mul i13 %zext_ln37_1, i13 46

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split4:36 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="6">
<![CDATA[
.split4:37 %zext_ln47_2 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln47_2"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split4:38 %add_ln47_1 = add i13 %mul_ln37, i13 %zext_ln47_2

]]></Node>
<StgValue><ssdm name="add_ln47_1"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="13">
<![CDATA[
.split4:39 %zext_ln47_3 = zext i13 %add_ln47_1

]]></Node>
<StgValue><ssdm name="zext_ln47_3"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split4:40 %conv_in_buf_V_addr = getelementptr i16 %conv_in_buf_V, i64 0, i64 %zext_ln47_3

]]></Node>
<StgValue><ssdm name="conv_in_buf_V_addr"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split4:41 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
<literal name="or_ln46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:11 %br_ln0 = br void %_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:0 %storemerge = phi i16 %fm_addr_read, void, i16 0, void %.split4

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="13">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:1 %store_ln47 = store i16 %storemerge, i13 %conv_in_buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.i:5 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="16">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:0 %conv_bias_buf_V_0_1_load = load i16 %conv_bias_buf_V_0_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_1_load"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="16">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:1 %conv_bias_buf_V_1_1_load = load i16 %conv_bias_buf_V_1_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_1_load"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:2 %conv_bias_buf_V_2_1_load = load i16 %conv_bias_buf_V_2_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_1_load"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="16">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:3 %conv_bias_buf_V_3_1_load = load i16 %conv_bias_buf_V_3_1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_1_load"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:4 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:116 %add_ln55 = add i6 %select_ln52, i6 1

]]></Node>
<StgValue><ssdm name="add_ln55"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="228" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:4 %call_ret = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_1_load, i16 %conv_bias_buf_V_1_1_load, i16 %conv_bias_buf_V_2_1_load, i16 %conv_bias_buf_V_3_1_load, i64 %layer_weights_read, i64 %layer_bias_read, i4 0

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:5 %conv_bias_buf_V_0 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:6 %conv_bias_buf_V_1 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:7 %conv_bias_buf_V_2 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:8 %conv_bias_buf_V_3 = extractvalue i64 %call_ret

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="233" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:9 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="234" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:9 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="235" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:10 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="236" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:11 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="237" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:10 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 0

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="238" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:11 %call_ret1 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0, i16 %conv_bias_buf_V_1, i16 %conv_bias_buf_V_2, i16 %conv_bias_buf_V_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 1

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="239" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:12 %conv_bias_buf_V_0_2 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_2"/></StgValue>
</operation>

<operation id="240" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:13 %conv_bias_buf_V_1_2 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_2"/></StgValue>
</operation>

<operation id="241" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:14 %conv_bias_buf_V_2_2 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_2"/></StgValue>
</operation>

<operation id="242" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:15 %conv_bias_buf_V_3_2 = extractvalue i64 %call_ret1

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="243" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:16 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="244" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:16 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="245" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:17 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="246" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:18 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="247" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:17 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 1

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="248" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:18 %call_ret2 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_2, i16 %conv_bias_buf_V_1_2, i16 %conv_bias_buf_V_2_2, i16 %conv_bias_buf_V_3_2, i64 %layer_weights_read, i64 %layer_bias_read, i4 2

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="249" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:19 %conv_bias_buf_V_0_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_3"/></StgValue>
</operation>

<operation id="250" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:20 %conv_bias_buf_V_1_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_3"/></StgValue>
</operation>

<operation id="251" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:21 %conv_bias_buf_V_2_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_3"/></StgValue>
</operation>

<operation id="252" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:22 %conv_bias_buf_V_3_3 = extractvalue i64 %call_ret2

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_3"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="253" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:23 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="254" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:23 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="255" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:24 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="256" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:25 %call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="257" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:24 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 2

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="258" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:25 %call_ret3 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_3, i16 %conv_bias_buf_V_1_3, i16 %conv_bias_buf_V_2_3, i16 %conv_bias_buf_V_3_3, i64 %layer_weights_read, i64 %layer_bias_read, i4 3

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="259" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:26 %conv_bias_buf_V_0_4 = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_4"/></StgValue>
</operation>

<operation id="260" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:27 %conv_bias_buf_V_1_4 = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_4"/></StgValue>
</operation>

<operation id="261" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:28 %conv_bias_buf_V_2_4 = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_4"/></StgValue>
</operation>

<operation id="262" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:29 %conv_bias_buf_V_3_4 = extractvalue i64 %call_ret3

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_4"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="263" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:30 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="264" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:30 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="265" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:31 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="266" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:32 %call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="267" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:31 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 3

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="268" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:32 %call_ret4 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_4, i16 %conv_bias_buf_V_1_4, i16 %conv_bias_buf_V_2_4, i16 %conv_bias_buf_V_3_4, i64 %layer_weights_read, i64 %layer_bias_read, i4 4

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="269" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:33 %conv_bias_buf_V_0_5 = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_5"/></StgValue>
</operation>

<operation id="270" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:34 %conv_bias_buf_V_1_5 = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_5"/></StgValue>
</operation>

<operation id="271" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:35 %conv_bias_buf_V_2_5 = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_5"/></StgValue>
</operation>

<operation id="272" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:36 %conv_bias_buf_V_3_5 = extractvalue i64 %call_ret4

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_5"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="273" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:37 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="274" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:37 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="275" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:38 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="276" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:39 %call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="277" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:38 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 4

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:39 %call_ret5 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_5, i16 %conv_bias_buf_V_1_5, i16 %conv_bias_buf_V_2_5, i16 %conv_bias_buf_V_3_5, i64 %layer_weights_read, i64 %layer_bias_read, i4 5

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:40 %conv_bias_buf_V_0_6 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_6"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:41 %conv_bias_buf_V_1_6 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_6"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:42 %conv_bias_buf_V_2_6 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_6"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:43 %conv_bias_buf_V_3_6 = extractvalue i64 %call_ret5

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_6"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="283" st_id="38" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:44 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="284" st_id="39" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:44 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="285" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:45 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="286" st_id="40" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:46 %call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="287" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:45 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 5

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="288" st_id="41" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:46 %call_ret6 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_6, i16 %conv_bias_buf_V_1_6, i16 %conv_bias_buf_V_2_6, i16 %conv_bias_buf_V_3_6, i64 %layer_weights_read, i64 %layer_bias_read, i4 6

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="289" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:47 %conv_bias_buf_V_0_7 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_7"/></StgValue>
</operation>

<operation id="290" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:48 %conv_bias_buf_V_1_7 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_7"/></StgValue>
</operation>

<operation id="291" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:49 %conv_bias_buf_V_2_7 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_7"/></StgValue>
</operation>

<operation id="292" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:50 %conv_bias_buf_V_3_7 = extractvalue i64 %call_ret6

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_7"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="293" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:51 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="294" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:51 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="295" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:52 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="296" st_id="44" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:53 %call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="297" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:52 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 6

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="298" st_id="45" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:53 %call_ret7 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_7, i16 %conv_bias_buf_V_1_7, i16 %conv_bias_buf_V_2_7, i16 %conv_bias_buf_V_3_7, i64 %layer_weights_read, i64 %layer_bias_read, i4 7

]]></Node>
<StgValue><ssdm name="call_ret7"/></StgValue>
</operation>

<operation id="299" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:54 %conv_bias_buf_V_0_8 = extractvalue i64 %call_ret7

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_8"/></StgValue>
</operation>

<operation id="300" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:55 %conv_bias_buf_V_1_8 = extractvalue i64 %call_ret7

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_8"/></StgValue>
</operation>

<operation id="301" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:56 %conv_bias_buf_V_2_8 = extractvalue i64 %call_ret7

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_8"/></StgValue>
</operation>

<operation id="302" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:57 %conv_bias_buf_V_3_8 = extractvalue i64 %call_ret7

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="303" st_id="46" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:58 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="304" st_id="47" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:58 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="305" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:59 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="306" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:60 %call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="307" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:59 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 7

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="308" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:60 %call_ret8 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_8, i16 %conv_bias_buf_V_1_8, i16 %conv_bias_buf_V_2_8, i16 %conv_bias_buf_V_3_8, i64 %layer_weights_read, i64 %layer_bias_read, i4 8

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="309" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:61 %conv_bias_buf_V_0_9 = extractvalue i64 %call_ret8

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_9"/></StgValue>
</operation>

<operation id="310" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:62 %conv_bias_buf_V_1_9 = extractvalue i64 %call_ret8

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_9"/></StgValue>
</operation>

<operation id="311" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:63 %conv_bias_buf_V_2_9 = extractvalue i64 %call_ret8

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_9"/></StgValue>
</operation>

<operation id="312" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:64 %conv_bias_buf_V_3_9 = extractvalue i64 %call_ret8

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="313" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:65 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="314" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:65 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="315" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:66 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="316" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:67 %call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="317" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:66 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 8

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="318" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:67 %call_ret9 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_9, i16 %conv_bias_buf_V_1_9, i16 %conv_bias_buf_V_2_9, i16 %conv_bias_buf_V_3_9, i64 %layer_weights_read, i64 %layer_bias_read, i4 9

]]></Node>
<StgValue><ssdm name="call_ret9"/></StgValue>
</operation>

<operation id="319" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:68 %conv_bias_buf_V_0_10 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_10"/></StgValue>
</operation>

<operation id="320" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:69 %conv_bias_buf_V_1_10 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_10"/></StgValue>
</operation>

<operation id="321" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:70 %conv_bias_buf_V_2_10 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_10"/></StgValue>
</operation>

<operation id="322" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:71 %conv_bias_buf_V_3_10 = extractvalue i64 %call_ret9

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="323" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:72 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="324" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:72 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="325" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:73 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="326" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:74 %call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="327" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:73 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 9

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="328" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:74 %call_ret10 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_10, i16 %conv_bias_buf_V_1_10, i16 %conv_bias_buf_V_2_10, i16 %conv_bias_buf_V_3_10, i64 %layer_weights_read, i64 %layer_bias_read, i4 10

]]></Node>
<StgValue><ssdm name="call_ret10"/></StgValue>
</operation>

<operation id="329" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:75 %conv_bias_buf_V_0_11 = extractvalue i64 %call_ret10

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_11"/></StgValue>
</operation>

<operation id="330" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:76 %conv_bias_buf_V_1_11 = extractvalue i64 %call_ret10

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_11"/></StgValue>
</operation>

<operation id="331" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:77 %conv_bias_buf_V_2_11 = extractvalue i64 %call_ret10

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_11"/></StgValue>
</operation>

<operation id="332" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:78 %conv_bias_buf_V_3_11 = extractvalue i64 %call_ret10

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="333" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:79 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="334" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:79 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="335" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:80 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="336" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:81 %call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="337" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:80 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 10

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="338" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:81 %call_ret11 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_11, i16 %conv_bias_buf_V_1_11, i16 %conv_bias_buf_V_2_11, i16 %conv_bias_buf_V_3_11, i64 %layer_weights_read, i64 %layer_bias_read, i4 11

]]></Node>
<StgValue><ssdm name="call_ret11"/></StgValue>
</operation>

<operation id="339" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:82 %conv_bias_buf_V_0_12 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_12"/></StgValue>
</operation>

<operation id="340" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:83 %conv_bias_buf_V_1_12 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_12"/></StgValue>
</operation>

<operation id="341" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:84 %conv_bias_buf_V_2_12 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_12"/></StgValue>
</operation>

<operation id="342" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:85 %conv_bias_buf_V_3_12 = extractvalue i64 %call_ret11

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_12"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="343" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:86 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="344" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:86 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="345" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:87 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="346" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:88 %call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="347" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:87 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 11

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="348" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:88 %call_ret12 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_12, i16 %conv_bias_buf_V_1_12, i16 %conv_bias_buf_V_2_12, i16 %conv_bias_buf_V_3_12, i64 %layer_weights_read, i64 %layer_bias_read, i4 12

]]></Node>
<StgValue><ssdm name="call_ret12"/></StgValue>
</operation>

<operation id="349" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:89 %conv_bias_buf_V_0_13 = extractvalue i64 %call_ret12

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_13"/></StgValue>
</operation>

<operation id="350" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:90 %conv_bias_buf_V_1_13 = extractvalue i64 %call_ret12

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_13"/></StgValue>
</operation>

<operation id="351" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:91 %conv_bias_buf_V_2_13 = extractvalue i64 %call_ret12

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_13"/></StgValue>
</operation>

<operation id="352" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:92 %conv_bias_buf_V_3_13 = extractvalue i64 %call_ret12

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_13"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="353" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:93 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="354" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:93 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="355" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:94 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="356" st_id="68" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:95 %call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="357" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:94 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 12

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="358" st_id="69" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:95 %call_ret13 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_13, i16 %conv_bias_buf_V_1_13, i16 %conv_bias_buf_V_2_13, i16 %conv_bias_buf_V_3_13, i64 %layer_weights_read, i64 %layer_bias_read, i4 13

]]></Node>
<StgValue><ssdm name="call_ret13"/></StgValue>
</operation>

<operation id="359" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:96 %conv_bias_buf_V_0_14 = extractvalue i64 %call_ret13

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_14"/></StgValue>
</operation>

<operation id="360" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:97 %conv_bias_buf_V_1_14 = extractvalue i64 %call_ret13

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_14"/></StgValue>
</operation>

<operation id="361" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:98 %conv_bias_buf_V_2_14 = extractvalue i64 %call_ret13

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_14"/></StgValue>
</operation>

<operation id="362" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:99 %conv_bias_buf_V_3_14 = extractvalue i64 %call_ret13

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_14"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="363" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:100 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="364" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:100 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="365" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:101 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="366" st_id="72" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:102 %call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="367" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:101 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 13

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="368" st_id="73" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:102 %call_ret14 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_14, i16 %conv_bias_buf_V_1_14, i16 %conv_bias_buf_V_2_14, i16 %conv_bias_buf_V_3_14, i64 %layer_weights_read, i64 %layer_bias_read, i4 14

]]></Node>
<StgValue><ssdm name="call_ret14"/></StgValue>
</operation>

<operation id="369" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:103 %conv_bias_buf_V_0_15 = extractvalue i64 %call_ret14

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_15"/></StgValue>
</operation>

<operation id="370" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:104 %conv_bias_buf_V_1_15 = extractvalue i64 %call_ret14

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_15"/></StgValue>
</operation>

<operation id="371" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:105 %conv_bias_buf_V_2_15 = extractvalue i64 %call_ret14

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_15"/></StgValue>
</operation>

<operation id="372" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:106 %conv_bias_buf_V_3_15 = extractvalue i64 %call_ret14

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_15"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="373" st_id="74" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:107 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="374" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:107 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="375" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:108 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="376" st_id="76" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:109 %call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="377" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:108 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 14

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="378" st_id="77" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="64" op_8_bw="64" op_9_bw="4" op_10_bw="0" op_11_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:109 %call_ret15 = call i64 @load_layer_params_from_DRAM, i16 %wt, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_15, i16 %conv_bias_buf_V_1_15, i16 %conv_bias_buf_V_2_15, i16 %conv_bias_buf_V_3_15, i64 %layer_weights_read, i64 %layer_bias_read, i4 15

]]></Node>
<StgValue><ssdm name="call_ret15"/></StgValue>
</operation>

<operation id="379" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:110 %conv_bias_buf_V_0_16 = extractvalue i64 %call_ret15

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_0_16"/></StgValue>
</operation>

<operation id="380" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:111 %conv_bias_buf_V_1_16 = extractvalue i64 %call_ret15

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_1_16"/></StgValue>
</operation>

<operation id="381" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:112 %conv_bias_buf_V_2_16 = extractvalue i64 %call_ret15

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_2_16"/></StgValue>
</operation>

<operation id="382" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="64">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:113 %conv_bias_buf_V_3_16 = extractvalue i64 %call_ret15

]]></Node>
<StgValue><ssdm name="conv_bias_buf_V_3_16"/></StgValue>
</operation>

<operation id="383" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:117 %store_ln77 = store i16 %conv_bias_buf_V_3_16, i16 %conv_bias_buf_V_3_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="384" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:118 %store_ln77 = store i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="385" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:119 %store_ln77 = store i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="386" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:120 %store_ln77 = store i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_0_1

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="387" st_id="78" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:114 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="388" st_id="79" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:114 %call_ln86 = call void @conv_7x7, i16 %conv_out_buf_V, i16 %conv_in_buf_V, i16 %conv_wt_buf_V, i16 %conv_bias_buf_V_0_16, i16 %conv_bias_buf_V_1_16, i16 %conv_bias_buf_V_2_16, i16 %conv_bias_buf_V_3_16

]]></Node>
<StgValue><ssdm name="call_ln86"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="389" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:115 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="390" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="4" op_5_bw="5" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:115 %call_ln94 = call void @store_output_tile_to_DRAM, i16 %fm, i64 %output_feature_map_read, i16 %conv_out_buf_V, i4 %trunc_ln52, i5 %trunc_ln28, i4 15

]]></Node>
<StgValue><ssdm name="call_ln94"/></StgValue>
</operation>

<operation id="391" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0">
<![CDATA[
_Z31load_input_tile_block_from_DRAMPA52_A46_8ap_fixedILi16ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA736_A1280_S2_ii.exit:121 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
