\doxysection{stm32f4xx\+\_\+ll\+\_\+fmc.\+c}
\hypertarget{stm32f4xx__ll__fmc_8c_source}{}\label{stm32f4xx__ll__fmc_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_fmc.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_ll\_fmc.c}}
\mbox{\hyperlink{stm32f4xx__ll__fmc_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00058}00058\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00059}00059\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00064}00064\ \textcolor{preprocessor}{\#if\ defined(HAL\_NOR\_MODULE\_ENABLED)\ ||\ (defined(HAL\_NAND\_MODULE\_ENABLED))\ ||\ defined(HAL\_PCCARD\_MODULE\_ENABLED)\ ||\ defined(HAL\_SDRAM\_MODULE\_ENABLED)\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00065}00065\ \textcolor{preprocessor}{\ \ \ \ ||\ defined(HAL\_SRAM\_MODULE\_ENABLED)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00066}00066\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00071}00071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00072}00072\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00073}00073\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00074}00074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00079}00079\ \textcolor{comment}{/*\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ FMC\ registers\ bit\ mask\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00080}00080\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00081}00081\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00082}00082\ \textcolor{comment}{/*\ -\/-\/-\/\ BCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00083}00083\ \textcolor{comment}{/*\ BCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00084}00084\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00085}00085\ \textcolor{comment}{/*\ -\/-\/-\/\ BTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00086}00086\ \textcolor{comment}{/*\ BTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00087}00087\ \textcolor{preprocessor}{\#define\ BTR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FMC\_BTR1\_ADDSET\ |\ FMC\_BTR1\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00088}00088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTR1\_DATAST\ |\ FMC\_BTR1\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00089}00089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTR1\_CLKDIV\ |\ FMC\_BTR1\_DATLAT\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00090}00090\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BTR1\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00091}00091\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00092}00092\ \textcolor{comment}{/*\ -\/-\/-\/\ BWTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00093}00093\ \textcolor{comment}{/*\ BWTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00094}00094\ \textcolor{preprocessor}{\#define\ BWTR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_BWTR1\_ADDSET\ |\ FMC\_BWTR1\_ADDHLD\ \ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00095}00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BWTR1\_DATAST\ |\ FMC\_BWTR1\_BUSTURN\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00096}00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_BWTR1\_ACCMOD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00097}00097\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00098}00098\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00099}00099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00100}00100\ \textcolor{preprocessor}{\#if\ defined\ (FMC\_PCR\_PWAITEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00101}00101\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00102}00102\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00103}00103\ \textcolor{preprocessor}{\#define\ PCR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FMC\_PCR\_PWAITEN\ |\ FMC\_PCR\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00104}00104\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_PTYP\ \ \ \ |\ FMC\_PCR\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00105}00105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_ECCEN\ \ \ |\ FMC\_PCR\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00106}00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_TAR\ \ \ \ \ |\ FMC\_PCR\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00107}00107\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00108}00108\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00109}00109\ \textcolor{preprocessor}{\#define\ PMEM\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PMEM\_MEMSET2\ \ |\ FMC\_PMEM\_MEMWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00110}00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM\_MEMHOLD2\ |\ FMC\_PMEM\_MEMHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00111}00111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00112}00112\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00113}00113\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00114}00114\ \textcolor{preprocessor}{\#define\ PATT\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PATT\_ATTSET2\ \ |\ FMC\_PATT\_ATTWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00115}00115\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT\_ATTHOLD2\ |\ FMC\_PATT\_ATTHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00116}00116\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00117}00117\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00118}00118\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00119}00119\ \textcolor{preprocessor}{\#define\ PCR\_CLEAR\_MASK\ \ \ \ ((uint32\_t)(FMC\_PCR2\_PWAITEN\ |\ FMC\_PCR2\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00120}00120\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR2\_PTYP\ \ \ \ |\ FMC\_PCR2\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00121}00121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR2\_ECCEN\ \ \ |\ FMC\_PCR2\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00122}00122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR2\_TAR\ \ \ \ \ |\ FMC\_PCR2\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00123}00123\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00124}00124\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00125}00125\ \textcolor{preprocessor}{\#define\ PMEM\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PMEM2\_MEMSET2\ \ |\ FMC\_PMEM2\_MEMWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00126}00126\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM2\_MEMHOLD2\ |\ FMC\_PMEM2\_MEMHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00127}00127\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00128}00128\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00129}00129\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00130}00130\ \textcolor{preprocessor}{\#define\ PATT\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PATT2\_ATTSET2\ \ |\ FMC\_PATT2\_ATTWAIT2\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00131}00131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT2\_ATTHOLD2\ |\ FMC\_PATT2\_ATTHIZ2))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00132}00132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00133}00133\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_PCR\_PWAITEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00134}00134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00135}00135\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00136}00136\ \textcolor{comment}{/*\ -\/-\/-\/\ PCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00137}00137\ \textcolor{comment}{/*\ PCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00138}00138\ \textcolor{preprocessor}{\#define\ PCR4\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PCR4\_PWAITEN\ |\ FMC\_PCR4\_PBKEN\ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00139}00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR4\_PTYP\ \ \ \ |\ FMC\_PCR4\_PWID\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00140}00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR4\_ECCEN\ \ \ |\ FMC\_PCR4\_TCLR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00141}00141\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR4\_TAR\ \ \ \ \ |\ FMC\_PCR4\_ECCPS))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00142}00142\ \textcolor{comment}{/*\ -\/-\/-\/\ PMEM\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00143}00143\ \textcolor{comment}{/*\ PMEM\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00144}00144\ \textcolor{preprocessor}{\#define\ PMEM4\_CLEAR\_MASK\ \ ((uint32\_t)(FMC\_PMEM4\_MEMSET4\ \ |\ FMC\_PMEM4\_MEMWAIT4\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00145}00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PMEM4\_MEMHOLD4\ |\ FMC\_PMEM4\_MEMHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00146}00146\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00147}00147\ \textcolor{comment}{/*\ -\/-\/-\/\ PATT\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00148}00148\ \textcolor{comment}{/*\ PATT\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00149}00149\ \textcolor{preprocessor}{\#define\ PATT4\_CLEAR\_MASK\ \ ((uint32\_t)(FMC\_PATT4\_ATTSET4\ \ |\ FMC\_PATT4\_ATTWAIT4\ |\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00150}00150\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PATT4\_ATTHOLD4\ |\ FMC\_PATT4\_ATTHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00151}00151\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00152}00152\ \textcolor{comment}{/*\ -\/-\/-\/\ PIO4\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00153}00153\ \textcolor{comment}{/*\ PIO4\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00154}00154\ \textcolor{preprocessor}{\#define\ PIO4\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_PIO4\_IOSET4\ \ |\ FMC\_PIO4\_IOWAIT4\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00155}00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PIO4\_IOHOLD4\ |\ FMC\_PIO4\_IOHIZ4))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00156}00156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00157}00157\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00158}00158\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00160}00160\ \textcolor{comment}{/*\ -\/-\/-\/\ SDCR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00161}00161\ \textcolor{comment}{/*\ SDCR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00162}00162\ \textcolor{preprocessor}{\#define\ SDCR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_SDCR1\_NC\ \ \ \ |\ FMC\_SDCR1\_NR\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00163}00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCR1\_MWID\ \ |\ FMC\_SDCR1\_NB\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00164}00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCR1\_CAS\ \ \ |\ FMC\_SDCR1\_WP\ \ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00165}00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCR1\_SDCLK\ |\ FMC\_SDCR1\_RBURST\ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00166}00166\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDCR1\_RPIPE))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00167}00167\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00168}00168\ \textcolor{comment}{/*\ -\/-\/-\/\ SDTR\ Register\ -\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00169}00169\ \textcolor{comment}{/*\ SDTR\ register\ clear\ mask\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00170}00170\ \textcolor{preprocessor}{\#define\ SDTR\_CLEAR\_MASK\ \ \ ((uint32\_t)(FMC\_SDTR1\_TMRD\ \ |\ FMC\_SDTR1\_TXSR\ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00171}00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTR1\_TRAS\ \ |\ FMC\_SDTR1\_TRC\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00172}00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTR1\_TWR\ \ \ |\ FMC\_SDTR1\_TRP\ \ \ \ |\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00173}00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_SDTR1\_TRCD))}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00174}00174\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00175}00175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00179}00179\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00180}00180\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00181}00181\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00182}00182\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00183}00183\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00184}00184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00188}00188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00189}00189\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00190}00190\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00214}00214\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00231}00231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00239}00239\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gadcd17e1723f3c9ae54fb91c4e209a977}{FMC\_NORSRAM\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00240}00240\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gad529724fc3960dd8414ada02caa065b2}{FMC\_NORSRAM\_InitTypeDef}}\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00241}00241\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00242}00242\ \ \ uint32\_t\ flashaccess;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00243}00243\ \ \ uint32\_t\ btcr\_reg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00244}00244\ \ \ uint32\_t\ mask;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00246}00246\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00247}00247\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00248}00248\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Init-\/>NSBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00249}00249\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_MUX(Init-\/>DataAddressMux));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00250}00250\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_MEMORY(Init-\/>MemoryType));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00251}00251\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_MEMORY\_WIDTH(Init-\/>MemoryDataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00252}00252\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_BURSTMODE(Init-\/>BurstAccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00253}00253\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_POLARITY(Init-\/>WaitSignalPolarity));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00254}00254\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00255}00255\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRAP\_MODE(Init-\/>WrapMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00256}00256\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00257}00257\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_SIGNAL\_ACTIVE(Init-\/>WaitSignalActive));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00258}00258\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRITE\_OPERATION(Init-\/>WriteOperation));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00259}00259\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAITE\_SIGNAL(Init-\/>WaitSignal));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00260}00260\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_EXTENDED\_MODE(Init-\/>ExtendedMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00261}00261\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ASYNWAIT(Init-\/>AsynchronousWait));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00262}00262\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRITE\_BURST(Init-\/>WriteBurst));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00263}00263\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00264}00264\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_CONTINOUS\_CLOCK(Init-\/>ContinuousClock));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00265}00265\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00266}00266\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00267}00267\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRITE\_FIFO(Init-\/>WriteFifo));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00268}00268\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00269}00269\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PAGESIZE(Init-\/>PageSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00270}00270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00271}00271\ \ \ \textcolor{comment}{/*\ Disable\ NORSRAM\ Device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00272}00272\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga8d77627d08b6f6d2f5e7e0d8d0ecbc82}{\_\_FMC\_NORSRAM\_DISABLE}}(Device,\ Init-\/>NSBank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00273}00273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00274}00274\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00275}00275\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>MemoryType\ ==\ FMC\_MEMORY\_TYPE\_NOR)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00276}00276\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00277}00277\ \ \ \ \ flashaccess\ =\ FMC\_NORSRAM\_FLASH\_ACCESS\_ENABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00278}00278\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00279}00279\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00280}00280\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00281}00281\ \ \ \ \ flashaccess\ =\ FMC\_NORSRAM\_FLASH\_ACCESS\_DISABLE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00282}00282\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00283}00283\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00284}00284\ \ \ btcr\_reg\ =\ (flashaccess\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00285}00285\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>DataAddressMux\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00286}00286\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryType\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00287}00287\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00288}00288\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>BurstAccessMode\ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00289}00289\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignalPolarity\ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00290}00290\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignalActive\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00291}00291\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteOperation\ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00292}00292\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WaitSignal\ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00293}00293\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ExtendedMode\ \ \ \ \ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00294}00294\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>AsynchronousWait\ \ \ \ \ \ \ \ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00295}00295\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteBurst);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00296}00296\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00297}00297\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00298}00298\ \ \ btcr\_reg\ |=\ Init-\/>WrapMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00299}00299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00300}00300\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00301}00301\ \ \ btcr\_reg\ |=\ Init-\/>ContinuousClock;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00302}00302\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00303}00303\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00304}00304\ \ \ btcr\_reg\ |=\ Init-\/>WriteFifo;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00305}00305\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00306}00306\ \ \ btcr\_reg\ |=\ Init-\/>PageSize;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00307}00307\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00308}00308\ \ \ mask\ =\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8071c51a621c27198498af06ea0adf15}{FMC\_BCR1\_MBKEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00309}00309\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga264e6e4d5724db35b934f697b0a0cbba}{FMC\_BCR1\_MUXEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00310}00310\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead0f00cdc16a6c8d50d5b9e51d5e38}{FMC\_BCR1\_MTYP}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00311}00311\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf441da43ab55821ee7274c2eff4951}{FMC\_BCR1\_MWID}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00312}00312\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2399e833b0d207fafa5ba6d9dfb5e0}{FMC\_BCR1\_FACCEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00313}00313\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eddbefa7bf439fb39ef0d9a2debac76}{FMC\_BCR1\_BURSTEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00314}00314\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884394e393c0b7719ee4297989690956}{FMC\_BCR1\_WAITPOL}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00315}00315\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3965a2c338566154c6fe79c5d07989}{FMC\_BCR1\_WAITCFG}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00316}00316\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d44d438efe1c501fe1705b8c24674a}{FMC\_BCR1\_WREN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00317}00317\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4203a3390f8eb0fc6064f7fc23c22b98}{FMC\_BCR1\_WAITEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00318}00318\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fcf43df17e45825939c7839de4f8d}{FMC\_BCR1\_EXTMOD}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00319}00319\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19306ae46c68880f1e10ad7e973a329f}{FMC\_BCR1\_ASYNCWAIT}}\ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00320}00320\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cedbd16af9eadf6b20ff39bc5bfcc87}{FMC\_BCR1\_CBURSTRW}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00321}00321\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00322}00322\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WRAPMOD)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00323}00323\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4887574d60a2d62134710aafea506486}{FMC\_BCR1\_WRAPMOD}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00324}00324\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WRAPMOD\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00325}00325\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00326}00326\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00327}00327\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00328}00328\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00329}00329\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9126627358994c4a4957d22187bb173d}{FMC\_BCR1\_WFDIS}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00330}00330\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00331}00331\ \ \ mask\ |=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac648a5eb8b02da6f44559de903bcef5f}{FMC\_BCR1\_CPSIZE}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00333}00333\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[Init-\/>NSBank],\ mask,\ btcr\_reg);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00334}00334\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00335}00335\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00336}00336\ \ \ \textcolor{comment}{/*\ Configure\ synchronous\ mode\ when\ Continuous\ clock\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00337}00337\ \ \ \textcolor{keywordflow}{if}\ ((Init-\/>ContinuousClock\ ==\ FMC\_CONTINUOUS\_CLOCK\_SYNC\_ASYNC)\ \&\&\ (Init-\/>NSBank\ !=\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00338}00338\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00339}00339\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}},\ Init-\/>ContinuousClock);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00340}00340\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00341}00341\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00342}00342\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_WFDIS)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00343}00343\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00344}00344\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>NSBank\ !=\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00345}00345\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00346}00346\ \ \ \ \ \textcolor{comment}{/*\ Configure\ Write\ FIFO\ mode\ when\ Write\ Fifo\ is\ enabled\ for\ bank2..4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00347}00347\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ (uint32\_t)(Init-\/>WriteFifo));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00348}00348\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00349}00349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_WFDIS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00351}00351\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00352}00352\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00361}00361\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga287693ca1f2a4b4b70fa5657645a1d92}{FMC\_NORSRAM\_DeInit}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00362}00362\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *ExDevice,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00363}00363\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00364}00364\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00365}00365\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00366}00366\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE(ExDevice));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00367}00367\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00368}00368\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00369}00369\ \ \ \textcolor{comment}{/*\ Disable\ the\ FMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00370}00370\ \ \ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga8d77627d08b6f6d2f5e7e0d8d0ecbc82}{\_\_FMC\_NORSRAM\_DISABLE}}(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00371}00371\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00372}00372\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ FMC\_NORSRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00373}00373\ \ \ \textcolor{comment}{/*\ FMC\_NORSRAM\_BANK1\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00374}00374\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00375}00375\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00376}00376\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030DBU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00377}00377\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00378}00378\ \ \ \textcolor{comment}{/*\ FMC\_NORSRAM\_BANK2,\ FMC\_NORSRAM\_BANK3\ or\ FMC\_NORSRAM\_BANK4\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00379}00379\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00380}00380\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00381}00381\ \ \ \ \ Device-\/>BTCR[Bank]\ =\ 0x000030D2U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00382}00382\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00384}00384\ \ \ Device-\/>BTCR[Bank\ +\ 1U]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00385}00385\ \ \ ExDevice-\/>BWTR[Bank]\ \ \ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00387}00387\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00388}00388\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00389}00389\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00398}00398\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga536dc9a6ede50df68d55d8460e23c8e7}{FMC\_NORSRAM\_Timing\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00399}00399\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00400}00400\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00401}00401\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00402}00402\ \ \ uint32\_t\ tmpr;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00403}00403\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00404}00404\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00405}00405\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00406}00406\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00407}00407\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ADDRESS\_SETUP\_TIME(Timing-\/>AddressSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00408}00408\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ADDRESS\_HOLD\_TIME(Timing-\/>AddressHoldTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00409}00409\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_DATASETUP\_TIME(Timing-\/>DataSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00410}00410\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TURNAROUND\_TIME(Timing-\/>BusTurnAroundDuration));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00411}00411\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_CLK\_DIV(Timing-\/>CLKDivision));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00412}00412\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_DATA\_LATENCY(Timing-\/>DataLatency));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00413}00413\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ACCESS\_MODE(Timing-\/>AccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00414}00414\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00415}00415\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00416}00416\ \ \ \textcolor{comment}{/*\ Set\ FMC\_NORSRAM\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00417}00417\ \ \ Device-\/>BTCR[Bank\ +\ 1U]\ =}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00418}00418\ \ \ \ \ (Timing-\/>AddressSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8561b012e0e7cb62858c6892d60246}{FMC\_BTR1\_ADDSET\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00419}00419\ \ \ \ \ (Timing-\/>AddressHoldTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a2ed87e91bb85b86b0a09cf3c259de}{FMC\_BTR1\_ADDHLD\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00420}00420\ \ \ \ \ (Timing-\/>DataSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacf32b91bfd7822a6c1b6ff4ca17bdc}{FMC\_BTR1\_DATAST\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00421}00421\ \ \ \ \ (Timing-\/>BusTurnAroundDuration\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da82962fb40a544f3ffc70d3db9c4bd}{FMC\_BTR1\_BUSTURN\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00422}00422\ \ \ \ \ ((Timing-\/>CLKDivision\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5b44117bbf7b621b5372ad66f6c7f2}{FMC\_BTR1\_CLKDIV\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00423}00423\ \ \ \ \ ((Timing-\/>DataLatency\ -\/\ 2U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b816b8cf4b3cf96f31e6970024dd2db}{FMC\_BTR1\_DATLAT\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00424}00424\ \ \ \ \ Timing-\/>AccessMode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00425}00425\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00426}00426\ \textcolor{preprocessor}{\#if\ defined(FMC\_BCR1\_CCLKEN)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00427}00427\ \ \ \textcolor{comment}{/*\ Configure\ Clock\ division\ value\ (in\ NORSRAM\ bank\ 1)\ when\ continuous\ clock\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00428}00428\ \ \ \textcolor{keywordflow}{if}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\_BCR1\_CCLKEN}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00429}00429\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00430}00430\ \ \ \ \ tmpr\ =\ (uint32\_t)(Device-\/>BTCR[\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}\ +\ 1U]\ \&\ \string~((0x0FU)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5b44117bbf7b621b5372ad66f6c7f2}{FMC\_BTR1\_CLKDIV\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00431}00431\ \ \ \ \ tmpr\ |=\ (uint32\_t)(((Timing-\/>CLKDivision)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5b44117bbf7b621b5372ad66f6c7f2}{FMC\_BTR1\_CLKDIV\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00432}00432\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BTCR[\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gae21fc4cb32bdf66a091f9b07542128c0}{FMC\_NORSRAM\_BANK1}}\ +\ 1U],\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2da3afe5989bb714b10d6b5a608e8a1}{FMC\_BTR1\_CLKDIV}},\ tmpr);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00433}00433\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00434}00434\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00435}00435\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_BCR1\_CCLKEN\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00436}00436\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00437}00437\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00438}00438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00451}00451\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga94507a9a975471fca77486a27c2fd5af}{FMC\_NORSRAM\_Extended\_Timing\_Init}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga622edd64de89d4a45a09947818be1082}{FMC\_NORSRAM\_EXTENDED\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00452}00452\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga11bfe33266edbe384abe8942a1c9eaaf}{FMC\_NORSRAM\_TimingTypeDef}}\ *Timing,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00453}00453\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ ExtendedMode)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00454}00454\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00455}00455\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00456}00456\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_EXTENDED\_MODE(ExtendedMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00457}00457\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00458}00458\ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00459}00459\ \ \ \textcolor{keywordflow}{if}\ (ExtendedMode\ ==\ FMC\_EXTENDED\_MODE\_ENABLE)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00460}00460\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00461}00461\ \ \ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00462}00462\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_EXTENDED\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00463}00463\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ADDRESS\_SETUP\_TIME(Timing-\/>AddressSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00464}00464\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ADDRESS\_HOLD\_TIME(Timing-\/>AddressHoldTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00465}00465\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_DATASETUP\_TIME(Timing-\/>DataSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00466}00466\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TURNAROUND\_TIME(Timing-\/>BusTurnAroundDuration));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00467}00467\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ACCESS\_MODE(Timing-\/>AccessMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00468}00468\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00469}00469\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00470}00470\ \ \ \ \ \textcolor{comment}{/*\ Set\ NORSRAM\ device\ timing\ register\ for\ write\ configuration,\ if\ extended\ mode\ is\ used\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00471}00471\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>BWTR[Bank],\ BWTR\_CLEAR\_MASK,\ (Timing-\/>AddressSetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00472}00472\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>AddressHoldTime)\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a8344e3ddf226b5613f4b777e1095e}{FMC\_BWTR1\_ADDHLD\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00473}00473\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>DataSetupTime)\ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9e343d436bb974eabe79e165d1372c}{FMC\_BWTR1\_DATAST\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00474}00474\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Timing-\/>AccessMode\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00475}00475\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>BusTurnAroundDuration)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155239c6574221c6fbb99fe2cd7a644a}{FMC\_BWTR1\_BUSTURN\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00476}00476\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00477}00477\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00478}00478\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00479}00479\ \ \ \ \ Device-\/>BWTR[Bank]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00480}00480\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00481}00481\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00482}00482\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00483}00483\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00487}00487\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00502}00502\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00509}00509\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80b74385930a4c50e0fbfa499419c791}{FMC\_NORSRAM\_WriteOperation\_Enable}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00510}00510\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00511}00511\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00512}00512\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00513}00513\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00514}00514\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00515}00515\ \ \ \textcolor{comment}{/*\ Enable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00516}00516\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>BTCR[Bank],\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80e96126e1aa1194164504b1e76b5fb6}{FMC\_WRITE\_OPERATION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00517}00517\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00518}00518\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00519}00519\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00520}00520\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00527}00527\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga78715eb3516afb14dd90863df43388cf}{FMC\_NORSRAM\_WriteOperation\_Disable}}(\mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga3c2be18a99209a78da8e80b28cf2f5b7}{FMC\_NORSRAM\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00528}00528\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00529}00529\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00530}00530\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00531}00531\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NORSRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00532}00532\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00533}00533\ \ \ \textcolor{comment}{/*\ Disable\ write\ operation\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00534}00534\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>BTCR[Bank],\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_ga80e96126e1aa1194164504b1e76b5fb6}{FMC\_WRITE\_OPERATION\_ENABLE}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00535}00535\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00536}00536\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00537}00537\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00538}00538\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00542}00542\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00546}00546\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00547}00547\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00548}00548\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00549}00549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00574}00574\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00599}00599\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ \textcolor{keyword}{const}\ FMC\_NAND\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00600}00600\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00601}00601\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00602}00602\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00603}00603\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Init-\/>NandBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00604}00604\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_FEATURE(Init-\/>Waitfeature));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00605}00605\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_MEMORY\_WIDTH(Init-\/>MemoryDataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00606}00606\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ECC\_STATE(Init-\/>EccComputation));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00607}00607\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ECCPAGE\_SIZE(Init-\/>ECCPageSize));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00608}00608\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TCLR\_TIME(Init-\/>TCLRSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00609}00609\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TAR\_TIME(Init-\/>TARSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00610}00610\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00611}00611\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00612}00612\ \ \ \textcolor{comment}{/*\ Set\ NAND\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00613}00613\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>NandBank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00614}00614\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00615}00615\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00616}00616\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR2,\ PCR\_CLEAR\_MASK,\ (Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00617}00617\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00618}00618\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00619}00619\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>EccComputation\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00620}00620\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ECCPageSize\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00621}00621\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TCLRSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375bc4fe8e5150be0dd86406fdc62444}{FMC\_PCR2\_TCLR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00622}00622\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TARSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b49c1a36eacd502e13a5f59ff1df488}{FMC\_PCR2\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00623}00623\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00624}00624\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00625}00625\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00626}00626\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00627}00627\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR3,\ PCR\_CLEAR\_MASK,\ (Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00628}00628\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00629}00629\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00630}00630\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>EccComputation\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00631}00631\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ECCPageSize\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00632}00632\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TCLRSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375bc4fe8e5150be0dd86406fdc62444}{FMC\_PCR2\_TCLR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00633}00633\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TARSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b49c1a36eacd502e13a5f59ff1df488}{FMC\_PCR2\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00634}00634\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00635}00635\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00636}00636\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00637}00637\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR,\ PCR\_CLEAR\_MASK,\ (Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00638}00638\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_PCR\_MEMORY\_TYPE\_NAND\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00639}00639\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00640}00640\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>EccComputation\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00641}00641\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ECCPageSize\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00642}00642\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TCLRSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af6578a6b5ed0d0808ef50b6da6334}{FMC\_PCR\_TCLR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00643}00643\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Init-\/>TARSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da70cd6989ab65f6581bb09a4cb4770}{FMC\_PCR\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00644}00644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00645}00645\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00646}00646\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00647}00647\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00648}00648\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00657}00657\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_CommonSpace\_Timing\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00658}00658\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00659}00659\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00660}00660\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00661}00661\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00662}00662\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00663}00663\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00664}00664\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00665}00665\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00666}00666\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00667}00667\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00668}00668\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00669}00669\ \ \ \textcolor{comment}{/*\ Set\ FMC\_NAND\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00670}00670\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00671}00671\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00672}00672\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00673}00673\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM2,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00674}00674\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735eac7327fefc68c0646f8e8ade5e92}{FMC\_PMEM2\_MEMWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00675}00675\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba96e8cb0a802ba522975ffb5def0b3}{FMC\_PMEM2\_MEMHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00676}00676\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8795f03d046b058f1245581094517441}{FMC\_PMEM2\_MEMHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00677}00677\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00678}00678\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00679}00679\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00680}00680\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00681}00681\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM3,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00682}00682\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735eac7327fefc68c0646f8e8ade5e92}{FMC\_PMEM2\_MEMWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00683}00683\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba96e8cb0a802ba522975ffb5def0b3}{FMC\_PMEM2\_MEMHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00684}00684\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8795f03d046b058f1245581094517441}{FMC\_PMEM2\_MEMHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00685}00685\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00686}00686\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00687}00687\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00688}00688\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00690}00690\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00691}00691\ \ \ Device-\/>PMEM\ =\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00692}00692\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015876258277f50b1d1fdc964f1a40d9}{FMC\_PMEM\_MEMWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00693}00693\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819d9f2795966647f0b28208270b346f}{FMC\_PMEM\_MEMHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00694}00694\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66694a4cffec4dcd9cf0017c263fcb99}{FMC\_PMEM\_MEMHIZ2\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00695}00695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00696}00696\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00697}00697\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00698}00698\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00708}00708\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_AttributeSpace\_Timing\_Init(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00709}00709\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00710}00710\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00711}00711\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00712}00712\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00713}00713\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00714}00714\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00715}00715\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00716}00716\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00717}00717\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00718}00718\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00719}00719\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00720}00720\ \ \ \textcolor{comment}{/*\ Set\ FMC\_NAND\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00721}00721\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00722}00722\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00723}00723\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 2\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00724}00724\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT2,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00725}00725\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac767111588aef026ac668c4fa72daa9a}{FMC\_PATT2\_ATTWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00726}00726\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63da8319bcffad3d2b0c95e2e533d1a7}{FMC\_PATT2\_ATTHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00727}00727\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001018b6765e727c5effac2f81d952ce}{FMC\_PATT2\_ATTHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00728}00728\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00729}00729\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00730}00730\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00731}00731\ \ \ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00732}00732\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT3,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00733}00733\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac767111588aef026ac668c4fa72daa9a}{FMC\_PATT2\_ATTWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00734}00734\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63da8319bcffad3d2b0c95e2e533d1a7}{FMC\_PATT2\_ATTHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00735}00735\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001018b6765e727c5effac2f81d952ce}{FMC\_PATT2\_ATTHIZ2\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00736}00736\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00737}00737\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00738}00738\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00739}00739\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00740}00740\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00741}00741\ \ \ \textcolor{comment}{/*\ NAND\ bank\ 3\ registers\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00742}00742\ \ \ Device-\/>PATT\ =\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00743}00743\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c751839a3660bc23c69aa3ae8b5b3c}{FMC\_PATT\_ATTWAIT2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00744}00744\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf3b29945079df63e0455841d5dfcc3}{FMC\_PATT\_ATTHOLD2\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00745}00745\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db1634b8f0f7c3e9726b80c4bba41e8}{FMC\_PATT\_ATTHIZ2\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00746}00746\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00747}00747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00748}00748\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00749}00749\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00757}00757\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_DeInit(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00758}00758\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00759}00759\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00760}00760\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00761}00761\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00763}00763\ \ \ \textcolor{comment}{/*\ Disable\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00764}00764\ \ \ \_\_FMC\_NAND\_DISABLE(Device,\ Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00765}00765\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00766}00766\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ NAND\ Bank\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00767}00767\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00768}00768\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00769}00769\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00770}00770\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ FMC\_NAND\_BANK2\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00771}00771\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR2,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00772}00772\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR2,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00773}00773\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM2,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00774}00774\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT2,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00775}00775\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00776}00776\ \ \ \textcolor{comment}{/*\ FMC\_Bank3\_NAND\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00777}00777\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00778}00778\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00779}00779\ \ \ \ \ \textcolor{comment}{/*\ Set\ the\ FMC\_NAND\_BANK3\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00780}00780\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR3,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00781}00781\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR3,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00782}00782\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM3,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00783}00783\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT3,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00784}00784\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00785}00785\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00786}00786\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00787}00787\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00788}00788\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00789}00789\ \ \ \textcolor{comment}{/*\ Set\ the\ FMC\_NAND\_BANK3\ registers\ to\ their\ reset\ values\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00790}00790\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PCR,\ \ 0x00000018U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00791}00791\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>SR,\ \ \ 0x00000040U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00792}00792\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00793}00793\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT,\ 0xFCFCFCFCU);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00794}00794\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00795}00795\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00796}00796\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00797}00797\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00798}00798\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00817}00817\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00818}00818\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00825}00825\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_ECC\_Enable(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00826}00826\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00827}00827\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00828}00828\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00829}00829\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00830}00830\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00831}00831\ \ \ \textcolor{comment}{/*\ Enable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00832}00832\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00833}00833\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00834}00834\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00835}00835\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4b3b688d1f4520c952db8b71f1ff96}{FMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00836}00836\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00837}00837\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00838}00838\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00839}00839\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4b3b688d1f4520c952db8b71f1ff96}{FMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00840}00840\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00841}00841\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00842}00842\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00843}00843\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00844}00844\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00845}00845\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>PCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\_PCR\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00846}00846\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00847}00847\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00848}00848\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00849}00849\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00850}00850\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00858}00858\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_ECC\_Disable(\mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00859}00859\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00860}00860\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00861}00861\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00862}00862\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00863}00863\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00864}00864\ \ \ \textcolor{comment}{/*\ Disable\ ECC\ feature\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00865}00865\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00866}00866\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00867}00867\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00868}00868\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR2,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4b3b688d1f4520c952db8b71f1ff96}{FMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00869}00869\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00870}00870\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00871}00871\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00872}00872\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR3,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4b3b688d1f4520c952db8b71f1ff96}{FMC\_PCR2\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00873}00873\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00874}00874\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00875}00875\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00876}00876\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00877}00877\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00878}00878\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>PCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\_PCR\_ECCEN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00879}00879\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00880}00880\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00881}00881\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00882}00882\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00883}00883\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00892}00892\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_NAND\_GetECC(\textcolor{keyword}{const}\ \mbox{\hyperlink{group___f_m_c___l_l___exported__typedef_ga6d8a647bc5306f6eed892982ffc88158}{FMC\_NAND\_TypeDef}}\ *Device,\ uint32\_t\ *ECCval,\ uint32\_t\ Bank,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00893}00893\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00894}00894\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00895}00895\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00896}00896\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00897}00897\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00898}00898\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00899}00899\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_NAND\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00901}00901\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00902}00902\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00903}00903\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00904}00904\ \ \ \textcolor{comment}{/*\ Wait\ until\ FIFO\ is\ empty\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00905}00905\ \ \ \textcolor{keywordflow}{while}\ (\_\_FMC\_NAND\_GET\_FLAG(Device,\ Bank,\ \mbox{\hyperlink{group___f_s_m_c___l_l___alias__definition_gaea0e27112081804b8a00a6d1d51e3787}{FMC\_FLAG\_FEMPT}})\ ==\ \mbox{\hyperlink{group___exported__types_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05}{RESET}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00906}00906\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00907}00907\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00908}00908\ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00909}00909\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00910}00910\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00911}00911\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00912}00912\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00913}00913\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00914}00914\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00915}00915\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00916}00916\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00917}00917\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00918}00918\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_NAND\_BANK2)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00919}00919\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00920}00920\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR2\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00921}00921\ \ \ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00922}00922\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00923}00923\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00924}00924\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00925}00925\ \ \ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR3\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00926}00926\ \ \ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00927}00927\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00928}00928\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00929}00929\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ if\ no\ assert\_param\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00930}00930\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(Bank);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00931}00931\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00932}00932\ \ \ \textcolor{comment}{/*\ Get\ the\ ECCR\ register\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00933}00933\ \ \ *ECCval\ =\ (uint32\_t)Device-\/>ECCR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00934}00934\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00935}00935\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00936}00936\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00937}00937\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00938}00938\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00942}00942\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00943}00943\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00944}00944\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank4)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00945}00945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00968}00968\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00985}00985\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00993}00993\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_PCCARD\_Init(FMC\_PCCARD\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FMC\_PCCARD\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00994}00994\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00995}00995\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00996}00996\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00997}00997\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00998}00998\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_FEATURE(Init-\/>Waitfeature));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l00999}00999\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TCLR\_TIME(Init-\/>TCLRSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01000}01000\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_TAR\_TIME(Init-\/>TARSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01001}01001\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01002}01002\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01003}01003\ \ \ \textcolor{comment}{/*\ Set\ FMC\_PCCARD\ device\ control\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01004}01004\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>PCR4,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01005}01005\ \ \ \ \ \ \ \ \ \ \ \ \ \ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf130064786fdb2145b9240ae03c6a7b2}{FMC\_PCR4\_PTYP}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01006}01006\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7a631edbb1a25c0dd96466dc45888c}{FMC\_PCR4\_PWAITEN}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01007}01007\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cd022db4204699aaf2f25ae387bdfb}{FMC\_PCR4\_PWID}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01008}01008\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803b1da8df325713466cea7132dd743f}{FMC\_PCR4\_TCLR}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01009}01009\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cc6b09328f71e2dbf38953bf9c7af5}{FMC\_PCR4\_TAR}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01010}01010\ \ \ \ \ \ \ \ \ \ \ \ \ \ (FMC\_PCR\_MEMORY\_TYPE\_PCCARD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01011}01011\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>Waitfeature\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01012}01012\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ FMC\_NAND\_PCC\_MEM\_BUS\_WIDTH\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01013}01013\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>TCLRSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df61249a053f661341cd560ff7be60d}{FMC\_PCR4\_TCLR\_Pos}})\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01014}01014\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>TARSetupTime\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607f46f961bfcc180fd3f69286c630bc}{FMC\_PCR4\_TAR\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01015}01015\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01016}01016\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01017}01017\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01018}01018\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01026}01026\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_PCCARD\_CommonSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01027}01027\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01028}01028\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01029}01029\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01030}01030\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01031}01031\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01032}01032\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01033}01033\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01034}01034\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01035}01035\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01036}01036\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01037}01037\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01038}01038\ \ \ \textcolor{comment}{/*\ Set\ PCCARD\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01039}01039\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PMEM4,\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01040}01040\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1075851a44e1e4c848a3bbb99ca937}{FMC\_PMEM4\_MEMWAIT4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01041}01041\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e51baa05b2831619ef9b54fd43ad508}{FMC\_PMEM4\_MEMHOLD4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01042}01042\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74fc4a5ffced434705d3e4357cd9cab}{FMC\_PMEM4\_MEMHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01043}01043\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01044}01044\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01045}01045\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01046}01046\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01054}01054\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_PCCARD\_AttributeSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01055}01055\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01056}01056\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01057}01057\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01058}01058\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01059}01059\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01060}01060\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01061}01061\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01062}01062\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01063}01063\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01064}01064\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01065}01065\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01066}01066\ \ \ \textcolor{comment}{/*\ Set\ PCCARD\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01067}01067\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PATT4,\ (Timing-\/>SetupTime\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01068}01068\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>WaitSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e363ddd7db75ca9a938e7fabcd0ab7d}{FMC\_PATT4\_ATTWAIT4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01069}01069\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HoldSetupTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ccae2b75a7cecbe4c64ab027d084947}{FMC\_PATT4\_ATTHOLD4\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01070}01070\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Timing-\/>HiZSetupTime)\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2c183ef2d30248fda0a8732975acac}{FMC\_PATT4\_ATTHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01072}01072\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01073}01073\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01074}01074\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01082}01082\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_PCCARD\_IOSpace\_Timing\_Init(FMC\_PCCARD\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01083}01083\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_NAND\_PCC\_TimingTypeDef\ *Timing)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01084}01084\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01085}01085\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01086}01086\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01087}01087\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01088}01088\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SETUP\_TIME(Timing-\/>SetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01089}01089\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WAIT\_TIME(Timing-\/>WaitSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01090}01090\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HOLD\_TIME(Timing-\/>HoldSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01091}01091\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_HIZ\_TIME(Timing-\/>HiZSetupTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01092}01092\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank3)\ ||\ defined(FMC\_Bank2\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01093}01093\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01094}01094\ \ \ \textcolor{comment}{/*\ Set\ FMC\_PCCARD\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01095}01095\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(Device-\/>PIO4,\ (Timing-\/>SetupTime\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01096}01096\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>WaitSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cab5bce7aef1ff327f47da110b14b1d}{FMC\_PIO4\_IOWAIT4\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01097}01097\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>HoldSetupTime\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62421cbd6176a934a1861814ccd0b26}{FMC\_PIO4\_IOHOLD4\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01098}01098\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Timing-\/>HiZSetupTime\ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae326228826c6dfdb1a800444b3e230c4}{FMC\_PIO4\_IOHIZ4\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01099}01099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01100}01100\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01101}01101\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01102}01102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01108}01108\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_PCCARD\_DeInit(FMC\_PCCARD\_TypeDef\ *Device)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01109}01109\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01110}01110\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01111}01111\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_PCCARD\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01112}01112\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01113}01113\ \ \ \textcolor{comment}{/*\ Disable\ the\ FMC\_PCCARD\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01114}01114\ \ \ \_\_FMC\_PCCARD\_DISABLE(Device);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01115}01115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01116}01116\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ FMC\_PCCARD\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01117}01117\ \ \ Device-\/>PCR4\ \ \ \ =\ 0x00000018U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01118}01118\ \ \ Device-\/>SR4\ \ \ \ \ =\ 0x00000040U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01119}01119\ \ \ Device-\/>PMEM4\ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01120}01120\ \ \ Device-\/>PATT4\ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01121}01121\ \ \ Device-\/>PIO4\ \ \ \ =\ 0xFCFCFCFCU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01122}01122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01123}01123\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01124}01124\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01125}01125\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01129}01129\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01130}01130\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01131}01131\ \textcolor{preprocessor}{\#if\ defined(FMC\_Bank5\_6)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01132}01132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01154}01154\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01171}01171\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01179}01179\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_Init(FMC\_SDRAM\_TypeDef\ *Device,\ \textcolor{keyword}{const}\ FMC\_SDRAM\_InitTypeDef\ *Init)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01180}01180\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01181}01181\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01182}01182\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01183}01183\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Init-\/>SDBank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01184}01184\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_COLUMNBITS\_NUMBER(Init-\/>ColumnBitsNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01185}01185\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ROWBITS\_NUMBER(Init-\/>RowBitsNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01186}01186\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDMEMORY\_WIDTH(Init-\/>MemoryDataWidth));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01187}01187\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_INTERNALBANK\_NUMBER(Init-\/>InternalBankNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01188}01188\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_CAS\_LATENCY(Init-\/>CASLatency));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01189}01189\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRITE\_PROTECTION(Init-\/>WriteProtection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01190}01190\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDCLOCK\_PERIOD(Init-\/>SDClockPeriod));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01191}01191\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_READ\_BURST(Init-\/>ReadBurst));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01192}01192\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_READPIPE\_DELAY(Init-\/>ReadPipeDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01193}01193\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01194}01194\ \ \ \textcolor{comment}{/*\ Set\ SDRAM\ bank\ configuration\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01195}01195\ \ \ \textcolor{keywordflow}{if}\ (Init-\/>SDBank\ ==\ FMC\_SDRAM\_BANK1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01196}01196\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01197}01197\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[FMC\_SDRAM\_BANK1],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01198}01198\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDCR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01199}01199\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>ColumnBitsNumber\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01200}01200\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>RowBitsNumber\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01201}01201\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01202}01202\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>InternalBankNumber\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01203}01203\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>CASLatency\ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01204}01204\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteProtection\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01205}01205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>SDClockPeriod\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01206}01206\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ReadBurst\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01207}01207\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ReadPipeDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01208}01208\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01209}01209\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ FMC\_Bank2\_SDRAM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01210}01210\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01211}01211\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[FMC\_SDRAM\_BANK1],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01212}01212\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d22db08969e3e4c2f5026ba7d909fc4}{FMC\_SDCR1\_SDCLK}}\ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01213}01213\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334057f73f228afd64d153cd8f1ac262}{FMC\_SDCR1\_RBURST}}\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01214}01214\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbd27dae5f45c02cdc1b27d2838d767}{FMC\_SDCR1\_RPIPE}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01215}01215\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>SDClockPeriod\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01216}01216\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ReadBurst\ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01217}01217\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>ReadPipeDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01218}01218\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01219}01219\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCR[FMC\_SDRAM\_BANK2],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01220}01220\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDCR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01221}01221\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (Init-\/>ColumnBitsNumber\ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01222}01222\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>RowBitsNumber\ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01223}01223\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>MemoryDataWidth\ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01224}01224\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>InternalBankNumber\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01225}01225\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>CASLatency\ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01226}01226\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Init-\/>WriteProtection));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01227}01227\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01228}01228\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01229}01229\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01230}01230\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01231}01231\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01232}01232\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01241}01241\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_Timing\_Init(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01242}01242\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_SDRAM\_TimingTypeDef\ *Timing,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01243}01243\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01244}01244\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01245}01245\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01246}01246\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_LOADTOACTIVE\_DELAY(Timing-\/>LoadToActiveDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01247}01247\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_EXITSELFREFRESH\_DELAY(Timing-\/>ExitSelfRefreshDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01248}01248\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SELFREFRESH\_TIME(Timing-\/>SelfRefreshTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01249}01249\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_ROWCYCLE\_DELAY(Timing-\/>RowCycleDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01250}01250\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_WRITE\_RECOVERY\_TIME(Timing-\/>WriteRecoveryTime));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01251}01251\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_RP\_DELAY(Timing-\/>RPDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01252}01252\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_RCD\_DELAY(Timing-\/>RCDDelay));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01253}01253\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01254}01254\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01255}01255\ \ \ \textcolor{comment}{/*\ Set\ SDRAM\ device\ timing\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01256}01256\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_SDRAM\_BANK1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01257}01257\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01258}01258\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[FMC\_SDRAM\_BANK1],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01259}01259\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDTR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01260}01260\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>LoadToActiveDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01261}01261\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>ExitSelfRefreshDelay)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6cc0f05478c4c4b0b3faffd33ec6d8}{FMC\_SDTR1\_TXSR\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01262}01262\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>SelfRefreshTime)\ -\/\ 1U)\ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae546be91aa380817edf5600fc8b8b696}{FMC\_SDTR1\_TRAS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01263}01263\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RowCycleDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeec6a4430bb44009476e5b4ef4e8f1c}{FMC\_SDTR1\_TRC\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01264}01264\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>WriteRecoveryTime)\ -\/\ 1U)\ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a70a8dbb5650fd6686fb2c6a13aa4bb}{FMC\_SDTR1\_TWR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01265}01265\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RPDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5937db65bb16c973a8a9a97fd67c76}{FMC\_SDTR1\_TRP\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01266}01266\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RCDDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa264455fe0e24525aec435236fc502a1}{FMC\_SDTR1\_TRCD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01267}01267\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01268}01268\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ FMC\_Bank2\_SDRAM\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01269}01269\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01270}01270\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[FMC\_SDRAM\_BANK1],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01271}01271\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0123ad7b93374bbc08987a4143bcd3}{FMC\_SDTR1\_TRC}}\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01272}01272\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3982d998c6d3fae9db38ff73c6ad2c}{FMC\_SDTR1\_TRP}},}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01273}01273\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RowCycleDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeec6a4430bb44009476e5b4ef4e8f1c}{FMC\_SDTR1\_TRC\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01274}01274\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RPDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5937db65bb16c973a8a9a97fd67c76}{FMC\_SDTR1\_TRP\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01275}01275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01276}01276\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDTR[FMC\_SDRAM\_BANK2],}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01277}01277\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SDTR\_CLEAR\_MASK,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01278}01278\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>LoadToActiveDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01279}01279\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>ExitSelfRefreshDelay)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6cc0f05478c4c4b0b3faffd33ec6d8}{FMC\_SDTR1\_TXSR\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01280}01280\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>SelfRefreshTime)\ -\/\ 1U)\ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae546be91aa380817edf5600fc8b8b696}{FMC\_SDTR1\_TRAS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01281}01281\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>WriteRecoveryTime)\ -\/\ 1U)\ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a70a8dbb5650fd6686fb2c6a13aa4bb}{FMC\_SDTR1\_TWR\_Pos}})\ \ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01282}01282\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Timing-\/>RCDDelay)\ -\/\ 1U)\ \ \ \ \ \ \ \ \ \ \ \ \ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa264455fe0e24525aec435236fc502a1}{FMC\_SDTR1\_TRCD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01283}01283\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01284}01284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01285}01285\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01286}01286\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01287}01287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01293}01293\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_DeInit(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01294}01294\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01295}01295\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01296}01296\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01297}01297\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01298}01298\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01299}01299\ \ \ \textcolor{comment}{/*\ De-\/initialize\ the\ SDRAM\ device\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01300}01300\ \ \ Device-\/>SDCR[Bank]\ =\ 0x000002D0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01301}01301\ \ \ Device-\/>SDTR[Bank]\ =\ 0x0FFFFFFFU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01302}01302\ \ \ Device-\/>SDCMR\ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01303}01303\ \ \ Device-\/>SDRTR\ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01304}01304\ \ \ Device-\/>SDSR\ \ \ \ \ \ \ =\ 0x00000000U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01305}01305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01306}01306\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01307}01307\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01308}01308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01312}01312\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01327}01327\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01334}01334\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_WriteProtection\_Enable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01335}01335\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01336}01336\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01337}01337\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01338}01338\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01339}01339\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01340}01340\ \ \ \textcolor{comment}{/*\ Enable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01341}01341\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(Device-\/>SDCR[Bank],\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01342}01342\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01343}01343\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01344}01344\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01345}01345\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01351}01351\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_WriteProtection\_Disable(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01352}01352\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01353}01353\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01354}01354\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01355}01355\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01356}01356\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01357}01357\ \ \ \textcolor{comment}{/*\ Disable\ write\ protection\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01358}01358\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(Device-\/>SDCR[Bank],\ FMC\_SDRAM\_WRITE\_PROTECTION\_ENABLE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01359}01359\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01360}01360\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01361}01361\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01362}01362\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01371}01371\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_SendCommand(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01372}01372\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keyword}{const}\ FMC\_SDRAM\_CommandTypeDef\ *Command,\ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01373}01373\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01374}01374\ \ \ uint32\_t\ tickstart\ =\ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01375}01375\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01376}01376\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01377}01377\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_COMMAND\_MODE(Command-\/>CommandMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01378}01378\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_COMMAND\_TARGET(Command-\/>CommandTarget));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01379}01379\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_AUTOREFRESH\_NUMBER(Command-\/>AutoRefreshNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01380}01380\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_MODE\_REGISTER(Command-\/>ModeRegisterDefinition));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01381}01381\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01382}01382\ \ \ \textcolor{comment}{/*\ Set\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01383}01383\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCMR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b461484a0933d1a4986e421e5d526f}{FMC\_SDCMR\_MODE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87be0a3520cec2885d2fc16589b97ba0}{FMC\_SDCMR\_CTB2}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e5ca0bd4982c8354c021b53ef8e65e9}{FMC\_SDCMR\_CTB1}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{FMC\_SDCMR\_NRFS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d24d604092db07d03256b149437920}{FMC\_SDCMR\_MRD}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01384}01384\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Command-\/>CommandMode)\ |\ (Command-\/>CommandTarget)\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01385}01385\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (((Command-\/>AutoRefreshNumber)\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec58da17fd13c9ac14223d51803b9bb}{FMC\_SDCMR\_NRFS\_Pos}})\ |}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01386}01386\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((Command-\/>ModeRegisterDefinition)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d38e79e4fb3d46eb4e989d3898521b9}{FMC\_SDCMR\_MRD\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01387}01387\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01388}01388\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01389}01389\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01390}01390\ \ \ \textcolor{comment}{/*\ wait\ until\ command\ is\ send\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01391}01391\ \ \ \textcolor{keywordflow}{while}\ (\mbox{\hyperlink{stm32f4xx__hal__def_8h_a5b44dfd2a26f85f7b628b0945daff2c3}{HAL\_IS\_BIT\_SET}}(Device-\/>SDSR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fac2c6ca51889b974cae07f51839b}{FMC\_SDSR\_BUSY}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01392}01392\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01393}01393\ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01394}01394\ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01395}01395\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01396}01396\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((Timeout\ ==\ 0U)\ ||\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01397}01397\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01398}01398\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01399}01399\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01400}01400\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01401}01401\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01402}01402\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01403}01403\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01404}01404\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01411}01411\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_ProgramRefreshRate(FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ RefreshRate)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01412}01412\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01413}01413\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01414}01414\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01415}01415\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_REFRESH\_RATE(RefreshRate));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01416}01416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01417}01417\ \ \ \textcolor{comment}{/*\ Set\ the\ refresh\ rate\ in\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01418}01418\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDRTR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481bad1d54c3eae0b2581c867b5e0e68}{FMC\_SDRTR\_COUNT}},\ (RefreshRate\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a35b0430898592dfc5332e97d0cf55}{FMC\_SDRTR\_COUNT\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01419}01419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01420}01420\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01421}01421\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01429}01429\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ FMC\_SDRAM\_SetAutoRefreshNumber(FMC\_SDRAM\_TypeDef\ *Device,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01430}01430\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ AutoRefreshNumber)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01431}01431\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01432}01432\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01433}01433\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01434}01434\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_AUTOREFRESH\_NUMBER(AutoRefreshNumber));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01435}01435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01436}01436\ \ \ \textcolor{comment}{/*\ Set\ the\ Auto-\/refresh\ number\ in\ command\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01437}01437\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(Device-\/>SDCMR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaeb56b5aa330ef73e41e266d097563a}{FMC\_SDCMR\_NRFS}},\ ((AutoRefreshNumber\ -\/\ 1U)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec58da17fd13c9ac14223d51803b9bb}{FMC\_SDCMR\_NRFS\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01438}01438\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01439}01439\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01440}01440\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01441}01441\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01451}01451\ uint32\_t\ FMC\_SDRAM\_GetModeStatus(\textcolor{keyword}{const}\ FMC\_SDRAM\_TypeDef\ *Device,\ uint32\_t\ Bank)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01452}01452\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01453}01453\ \ \ uint32\_t\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01454}01454\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01455}01455\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01456}01456\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_DEVICE(Device));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01457}01457\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_FMC\_SDRAM\_BANK(Bank));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01458}01458\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01459}01459\ \ \ \textcolor{comment}{/*\ Get\ the\ corresponding\ bank\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01460}01460\ \ \ \textcolor{keywordflow}{if}\ (Bank\ ==\ FMC\_SDRAM\_BANK1)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01461}01461\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01462}01462\ \ \ \ \ tmpreg\ =\ (uint32\_t)(Device-\/>SDSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258c6e1bc24052baac9319394072e929}{FMC\_SDSR\_MODES1}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01463}01463\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01464}01464\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01465}01465\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01466}01466\ \ \ \ \ tmpreg\ =\ ((uint32\_t)(Device-\/>SDSR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c0603a55b13a06b5100bd9bf970238}{FMC\_SDSR\_MODES2}})\ >>\ 2U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01467}01467\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01468}01468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01469}01469\ \ \ \textcolor{comment}{/*\ Return\ the\ mode\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01470}01470\ \ \ \textcolor{keywordflow}{return}\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01471}01471\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01472}01472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01476}01476\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01480}01480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01481}01481\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FMC\_Bank5\_6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01482}01482\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01486}01486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01490}01490\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__ll__fmc_8c_source_l01491}01491\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_NOR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}\textcolor{preprocessor}{}\textcolor{preprocessor}{}}

\end{DoxyCode}
