<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="sd_card.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sd_uart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="sd_uart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="sd_uart.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="sd_uart.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="sd_uart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="sd_uart.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sd_uart.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="sd_uart.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="sd_uart.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="sd_uart.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="sd_uart.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="sd_uart.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="sd_uart.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sd_uart.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="sd_uart.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="sd_uart.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="sd_uart.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="sd_uart.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="sd_uart.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="sd_uart.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="sd_uart.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="sd_uart.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="sd_uart.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sd_uart_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="sd_uart_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sd_uart_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="sd_uart_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="sd_uart_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="sd_uart_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_uart_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_uart_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="sd_uart_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="sd_uart_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_uart_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="sd_uart_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="sd_uart_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="sd_uart_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="sd_uart_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1712065404" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1712065404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712065404" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1008831852107614161" xil_pn:start_ts="1712065404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712119739" xil_pn:in_ck="3996568261439613875" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3686832751281129294" xil_pn:start_ts="1712119739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/wr_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/wr_fifo.v"/>
    </transform>
    <transform xil_pn:end_ts="1712065405" xil_pn:in_ck="2759544111540403330" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1712065405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712065405" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2500117205544100439" xil_pn:start_ts="1712065405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712065405" xil_pn:in_ck="2759544111540403330" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="7800170070740425519" xil_pn:start_ts="1712065405">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712119739" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5099132825125418748" xil_pn:start_ts="1712119739">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712120998" xil_pn:in_ck="1579040375746063196" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1803247600137673359" xil_pn:start_ts="1712120994">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="sd_uart.lso"/>
      <outfile xil_pn:name="sd_uart.ngc"/>
      <outfile xil_pn:name="sd_uart.ngr"/>
      <outfile xil_pn:name="sd_uart.prj"/>
      <outfile xil_pn:name="sd_uart.stx"/>
      <outfile xil_pn:name="sd_uart.syr"/>
      <outfile xil_pn:name="sd_uart.xst"/>
      <outfile xil_pn:name="sd_uart_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1712121279" xil_pn:in_ck="180911456795346654" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981282494465748" xil_pn:start_ts="1712121279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1712121281" xil_pn:in_ck="7071173881547725271" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4609506081178120385" xil_pn:start_ts="1712121279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="sd_uart.bld"/>
      <outfile xil_pn:name="sd_uart.ngd"/>
      <outfile xil_pn:name="sd_uart_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712121283" xil_pn:in_ck="6023741422839176919" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="7572399971611360528" xil_pn:start_ts="1712121281">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="sd_uart.pcf"/>
      <outfile xil_pn:name="sd_uart_map.map"/>
      <outfile xil_pn:name="sd_uart_map.mrp"/>
      <outfile xil_pn:name="sd_uart_map.ncd"/>
      <outfile xil_pn:name="sd_uart_map.ngm"/>
      <outfile xil_pn:name="sd_uart_map.xrpt"/>
      <outfile xil_pn:name="sd_uart_summary.xml"/>
      <outfile xil_pn:name="sd_uart_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712121291" xil_pn:in_ck="4937205793607875664" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1630648938267686031" xil_pn:start_ts="1712121283">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="sd_uart.ncd"/>
      <outfile xil_pn:name="sd_uart.pad"/>
      <outfile xil_pn:name="sd_uart.par"/>
      <outfile xil_pn:name="sd_uart.ptwx"/>
      <outfile xil_pn:name="sd_uart.unroutes"/>
      <outfile xil_pn:name="sd_uart.xpi"/>
      <outfile xil_pn:name="sd_uart_pad.csv"/>
      <outfile xil_pn:name="sd_uart_pad.txt"/>
      <outfile xil_pn:name="sd_uart_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1712121297" xil_pn:in_ck="180911456795339029" xil_pn:name="TRANEXT_bitFile_spartan3a" xil_pn:prop_ck="8242823369169169445" xil_pn:start_ts="1712121291">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="sd_uart.bgn"/>
      <outfile xil_pn:name="sd_uart.bit"/>
      <outfile xil_pn:name="sd_uart.drc"/>
      <outfile xil_pn:name="sd_uart.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1712121020" xil_pn:in_ck="180911456795326175" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3725548802311211136" xil_pn:start_ts="1712121018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1712118259" xil_pn:in_ck="180911456795326175" xil_pn:name="TRAN_analyzeDesignUsingChipscope" xil_pn:prop_ck="1003961735204075808" xil_pn:start_ts="1712118259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1712121291" xil_pn:in_ck="-647816636972762925" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1712121289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="sd_uart.twr"/>
      <outfile xil_pn:name="sd_uart.twx"/>
    </transform>
  </transforms>

</generated_project>
