// Seed: 2880726672
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wor id_2,
    output wor id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_31,
    output wand id_6,
    output tri0 id_7,
    input wor id_8,
    output wire id_9,
    input tri1 id_10,
    output tri1 id_11,
    input tri id_12,
    input tri0 id_13,
    input wor id_14,
    input tri id_15,
    input tri id_16,
    input uwire id_17,
    input tri0 id_18,
    output wand id_19,
    input wand id_20,
    input supply0 id_21,
    input wor id_22,
    output wor id_23,
    output tri0 id_24,
    output supply0 id_25,
    output tri id_26,
    output tri0 id_27,
    output supply0 id_28,
    input supply1 id_29
);
  wire id_32;
  assign id_7 = 1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_11 = 32'd7,
    parameter id_15 = 32'd55,
    parameter id_17 = 32'd4
) (
    output supply1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input wor id_9,
    input wand _id_10,
    input supply0 _id_11,
    input wor id_12,
    input wand id_13,
    output supply1 id_14,
    input uwire _id_15,
    input supply1 id_16,
    input tri0 _id_17
);
  assign id_0 = -1 - -1;
  parameter id_19 = 1;
  wire id_20;
  module_0 modCall_1 (
      id_6,
      id_14,
      id_12,
      id_0,
      id_1,
      id_3,
      id_14,
      id_14,
      id_5,
      id_14,
      id_3,
      id_0,
      id_6,
      id_12,
      id_1,
      id_13,
      id_3,
      id_3,
      id_8,
      id_7,
      id_3,
      id_16,
      id_8,
      id_7,
      id_7,
      id_0,
      id_0,
      id_14,
      id_0,
      id_16
  );
  wire id_21;
  logic [id_15 : id_10] id_22;
  ;
  wire id_23;
  logic [~  1 : 1  -  ~  id_11] id_24;
  ;
  wire [-1 : id_17] id_25;
endmodule
