// Seed: 390896339
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri1 id_3,
    input tri id_4,
    output wor id_5,
    input tri id_6,
    output wor id_7,
    output tri1 id_8,
    input wor id_9,
    input supply0 id_10,
    input supply0 id_11
);
  wire id_13;
  logic [1 : 1 'b0] id_14 = id_11;
  assign id_14 = 1'b0;
  assign module_1.id_2 = 0;
  wire id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_6 = 32'd30
) (
    input supply1 id_0,
    input wor id_1,
    output supply0 id_2,
    input supply0 id_3,
    input uwire id_4,
    input tri id_5,
    input wand _id_6,
    input wire id_7
);
  logic id_9;
  ;
  logic [1 : id_6] id_10;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_4,
      id_2,
      id_5,
      id_2,
      id_2,
      id_0,
      id_3,
      id_0
  );
endmodule
