Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Dec 14 02:37:02 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file Keyboard_wrapper_control_sets_placed.rpt
| Design       : Keyboard_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    41 |
|    Minimum number of control sets                        |    41 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    41 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             171 |           55 |
| No           | No                    | Yes                    |              33 |           14 |
| No           | Yes                   | No                     |              32 |           13 |
| Yes          | No                    | No                     |             284 |           67 |
| Yes          | No                    | Yes                    |              32 |            8 |
| Yes          | Yes                   | No                     |             112 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                Clock Signal                               |                                                                       Enable Signal                                                                      |                                                            Set/Reset Signal                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0     |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]               |                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0] |                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                 |                                                                                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                             |                                                                                                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/rst_clk_100M/U0/EXT_LPF/lpf_int                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0          | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0         | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/rst_clk_100M/U0/SEQ/seq_cnt_en                                                                                                                | Keyboard_i/rst_clk_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                      |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/FSM_sequential_state_reg[0]                                                                          | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ascii[6]_i_1_n_0                                                                                 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ascii_code[6]_i_1_n_0                                                                                               |                                                                                                                                       |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[15]                                                                           | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/ps2_code_new0                                                                                        |                                                                                                                                       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[31]                                                                           | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[23]                                                                           | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                   | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]            |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/p_1_in[2]                                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                  |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                4 |             10 |         2.50 |
| ~Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                                                                                                          |                                                                                                                                       |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                               |                                                                                                                                       |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                        |                                                                                                                                       |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                       |                                                                                                                                       |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/sel                                                                                                  | Keyboard_i/AXI_PS2_Keyboard_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg_0                                                     |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                             |                                                                                                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                  |                                                                                                                                       |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axi_arready_reg_1[0]             |                                                                                                                                       |                6 |             17 |         2.83 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0] |                                                                                                                                       |                5 |             27 |         5.40 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]               |                                                                                                                                       |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                             |                                                                                                                                       |                8 |             27 |         3.38 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                             |                                                                                                                                       |                5 |             27 |         5.40 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                          |                                                                                                                                       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                     | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                               |                9 |             32 |         3.56 |
|  Keyboard_i/AXI_PS2_Keyboard_0/clk_BUFG                                   | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[0]                                                                                 | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[1]                                                              |                8 |             32 |         4.00 |
|  Keyboard_i/AXI_PS2_Keyboard_0/ps2/break_reg__0                           |                                                                                                                                                          |                                                                                                                                       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          | Keyboard_i/AXI_PS2_Keyboard_0/U0/AXI_PS2_Keyboard_v1_0_S00_AXI_inst/Q[1]                                                              |               14 |             33 |         2.36 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                        |                                                                                                                                       |                7 |             45 |         6.43 |
|  clk_IBUF_BUFG                                                            | Keyboard_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                               |                                                                                                                                       |                7 |             45 |         6.43 |
|  clk_IBUF_BUFG                                                            |                                                                                                                                                          |                                                                                                                                       |               44 |            129 |         2.93 |
+---------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


