#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f82f5434b80 .scope module, "SingleCycleProcTest_v" "SingleCycleProcTest_v" 2 7;
 .timescale -9 -12;
v0x7f82f545ca90_0 .var "CLK", 0 0;
v0x7f82f545cb20_0 .var "Reset_L", 0 0;
v0x7f82f545cbb0_0 .net "currentPC", 63 0, v0x7f82f545ba50_0;  1 drivers
v0x7f82f545cc60_0 .net "dMemOut", 63 0, v0x7f82f54581e0_0;  1 drivers
v0x7f82f545cd30_0 .var "passed", 7 0;
v0x7f82f545ce00_0 .var "startPC", 63 0;
v0x7f82f545ce90_0 .var "watchdog", 15 0;
E_0x7f82f5443310 .event edge, v0x7f82f545ce90_0;
S_0x7f82f54441f0 .scope task, "allPassed" "allPassed" 2 26, 2 26 0, S_0x7f82f5434b80;
 .timescale -9 -12;
v0x7f82f5427bf0_0 .var "numTests", 7 0;
v0x7f82f5456950_0 .var "passed", 7 0;
TD_SingleCycleProcTest_v.allPassed ;
    %load/vec4 v0x7f82f5456950_0;
    %load/vec4 v0x7f82f5427bf0_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 2 30 "$display", "All tests passed" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 31 "$display", "Some tests failed: %d of %d passed", v0x7f82f5456950_0, v0x7f82f5427bf0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x7f82f54569f0 .scope task, "passTest" "passTest" 2 17, 2 17 0, S_0x7f82f5434b80;
 .timescale -9 -12;
v0x7f82f5456bb0_0 .var "actualOut", 63 0;
v0x7f82f5456c60_0 .var "expectedOut", 63 0;
v0x7f82f5456d10_0 .var "passed", 7 0;
v0x7f82f5456dd0_0 .var "testType", 256 0;
TD_SingleCycleProcTest_v.passTest ;
    %load/vec4 v0x7f82f5456bb0_0;
    %load/vec4 v0x7f82f5456c60_0;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %vpi_call 2 22 "$display", "%s passed", v0x7f82f5456dd0_0 {0 0 0};
    %load/vec4 v0x7f82f5456d10_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7f82f5456d10_0, 0, 8;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 2 23 "$display", "%s failed: 0x%x should be 0x%x", v0x7f82f5456dd0_0, v0x7f82f5456bb0_0, v0x7f82f5456c60_0 {0 0 0};
T_1.3 ;
    %end;
S_0x7f82f5456e80 .scope module, "uut" "singlecycle" 2 46, 3 2 0, S_0x7f82f5434b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "resetl";
    .port_info 1 /INPUT 64 "startpc";
    .port_info 2 /OUTPUT 64 "currentpc";
    .port_info 3 /OUTPUT 64 "dmemout";
    .port_info 4 /INPUT 1 "CLK";
v0x7f82f545b470_0 .net "ALUMUX", 63 0, L_0x7f82f545d670;  1 drivers
v0x7f82f545b500_0 .net "CLK", 0 0, v0x7f82f545ca90_0;  1 drivers
v0x7f82f545b5d0_0 .net *"_ivl_5", 4 0, L_0x7f82f545d120;  1 drivers
v0x7f82f545b660_0 .net *"_ivl_7", 4 0, L_0x7f82f545d240;  1 drivers
v0x7f82f545b700_0 .net "aluctrl", 3 0, v0x7f82f545a6e0_0;  1 drivers
v0x7f82f545b820_0 .net "aluout", 63 0, v0x7f82f54576b0_0;  1 drivers
v0x7f82f545b8f0_0 .net "alusrc", 0 0, v0x7f82f545a790_0;  1 drivers
v0x7f82f545b980_0 .net "branch", 0 0, v0x7f82f545a820_0;  1 drivers
v0x7f82f545ba50_0 .var "currentpc", 63 0;
v0x7f82f545bb60_0 .net "dataMUX", 63 0, L_0x7f82f545d940;  1 drivers
v0x7f82f545bbf0_0 .net "dmemout", 63 0, v0x7f82f54581e0_0;  alias, 1 drivers
v0x7f82f545bc80_0 .net "extimm", 63 0, v0x7f82f545a260_0;  1 drivers
v0x7f82f545bd50_0 .net "instruction", 31 0, v0x7f82f545b3e0_0;  1 drivers
v0x7f82f545bde0_0 .net "mem2reg", 0 0, v0x7f82f545a8f0_0;  1 drivers
v0x7f82f545be90_0 .net "memread", 0 0, v0x7f82f545a980_0;  1 drivers
v0x7f82f545bf60_0 .net "memwrite", 0 0, v0x7f82f545aa50_0;  1 drivers
v0x7f82f545c030_0 .net "nextpc", 63 0, L_0x7f82f545e4d0;  1 drivers
v0x7f82f545c1c0_0 .net "opcode", 10 0, L_0x7f82f545d440;  1 drivers
v0x7f82f545c250_0 .net "rd", 4 0, L_0x7f82f545cf20;  1 drivers
v0x7f82f545c2e0_0 .net "reg2loc", 0 0, v0x7f82f545ab90_0;  1 drivers
v0x7f82f545c370_0 .net "regoutA", 63 0, L_0x7f82f545dcc0;  1 drivers
v0x7f82f545c400_0 .net "regoutB", 63 0, L_0x7f82f545dfd0;  1 drivers
v0x7f82f545c4d0_0 .net "regwrite", 0 0, v0x7f82f545ac20_0;  1 drivers
v0x7f82f545c5a0_0 .net "resetl", 0 0, v0x7f82f545cb20_0;  1 drivers
v0x7f82f545c630_0 .net "rm", 4 0, L_0x7f82f545d040;  1 drivers
v0x7f82f545c6c0_0 .net "rn", 4 0, L_0x7f82f545d2e0;  1 drivers
v0x7f82f545c750_0 .net "signop", 2 0, v0x7f82f545ad50_0;  1 drivers
v0x7f82f545c820_0 .net "startpc", 63 0, v0x7f82f545ce00_0;  1 drivers
v0x7f82f545c8b0_0 .net "uncond_branch", 0 0, v0x7f82f545ade0_0;  1 drivers
v0x7f82f545c980_0 .net "zero", 0 0, L_0x7f82f545d860;  1 drivers
L_0x7f82f545cf20 .part v0x7f82f545b3e0_0, 0, 5;
L_0x7f82f545d040 .part v0x7f82f545b3e0_0, 5, 5;
L_0x7f82f545d120 .part v0x7f82f545b3e0_0, 0, 5;
L_0x7f82f545d240 .part v0x7f82f545b3e0_0, 16, 5;
L_0x7f82f545d2e0 .functor MUXZ 5, L_0x7f82f545d240, L_0x7f82f545d120, v0x7f82f545ab90_0, C4<>;
L_0x7f82f545d440 .part v0x7f82f545b3e0_0, 21, 11;
L_0x7f82f545d590 .part v0x7f82f545b3e0_0, 0, 26;
L_0x7f82f545d670 .functor MUXZ 64, L_0x7f82f545dfd0, v0x7f82f545a260_0, v0x7f82f545a790_0, C4<>;
L_0x7f82f545d940 .functor MUXZ 64, v0x7f82f54576b0_0, v0x7f82f54581e0_0, v0x7f82f545a8f0_0, C4<>;
S_0x7f82f5457110 .scope module, "ALU" "ALU" 3 94, 4 8 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusW";
    .port_info 1 /INPUT 64 "BusA";
    .port_info 2 /INPUT 64 "BusB";
    .port_info 3 /INPUT 4 "ALUCtrl";
    .port_info 4 /OUTPUT 1 "Zero";
P_0x7f82f54572d0 .param/l "n" 0 4 10, +C4<00000000000000000000000001000000>;
v0x7f82f5457480_0 .net "ALUCtrl", 3 0, v0x7f82f545a6e0_0;  alias, 1 drivers
v0x7f82f5457540_0 .net "BusA", 63 0, L_0x7f82f545dcc0;  alias, 1 drivers
v0x7f82f54575f0_0 .net "BusB", 63 0, L_0x7f82f545d670;  alias, 1 drivers
v0x7f82f54576b0_0 .var "BusW", 63 0;
v0x7f82f5457760_0 .net "Zero", 0 0, L_0x7f82f545d860;  alias, 1 drivers
L_0x7f82f6a73008 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f82f5457840_0 .net/2u *"_ivl_0", 63 0, L_0x7f82f6a73008;  1 drivers
E_0x7f82f5457420 .event edge, v0x7f82f54575f0_0, v0x7f82f5457540_0, v0x7f82f5457480_0;
L_0x7f82f545d860 .delay 1 (1000,1000,1000) L_0x7f82f545d860/d;
L_0x7f82f545d860/d .cmp/eq 64, v0x7f82f54576b0_0, L_0x7f82f6a73008;
S_0x7f82f5457970 .scope module, "DataMemory" "DataMemory" 3 106, 5 5 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "ReadData";
    .port_info 1 /INPUT 64 "Address";
    .port_info 2 /INPUT 64 "WriteData";
    .port_info 3 /INPUT 1 "MemoryRead";
    .port_info 4 /INPUT 1 "MemoryWrite";
    .port_info 5 /INPUT 1 "Clock";
v0x7f82f5457f30_0 .net "Address", 63 0, v0x7f82f54576b0_0;  alias, 1 drivers
v0x7f82f5458000_0 .net "Clock", 0 0, v0x7f82f545ca90_0;  alias, 1 drivers
v0x7f82f5458090_0 .net "MemoryRead", 0 0, v0x7f82f545a980_0;  alias, 1 drivers
v0x7f82f5458140_0 .net "MemoryWrite", 0 0, v0x7f82f545aa50_0;  alias, 1 drivers
v0x7f82f54581e0_0 .var "ReadData", 63 0;
v0x7f82f54582d0_0 .net "WriteData", 63 0, L_0x7f82f545dfd0;  alias, 1 drivers
v0x7f82f5458380 .array "memBank", 0 1023, 7 0;
E_0x7f82f5457bc0 .event posedge, v0x7f82f5458000_0;
S_0x7f82f5457bf0 .scope task, "initset" "initset" 5 16, 5 16 0, S_0x7f82f5457970;
 .timescale -9 -12;
v0x7f82f5457dc0_0 .var "addr", 63 0;
v0x7f82f5457e80_0 .var "data", 63 0;
TD_SingleCycleProcTest_v.uut.DataMemory.initset ;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 56, 7;
    %ix/getv 4, v0x7f82f5457dc0_0;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %load/vec4 v0x7f82f5457e80_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f82f5457dc0_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v0x7f82f5458380, 4, 0;
    %end;
S_0x7f82f54584b0 .scope module, "NextPClogic" "NextPClogic" 3 128, 6 1 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "NextPC";
    .port_info 1 /INPUT 64 "CurrentPC";
    .port_info 2 /INPUT 64 "SignExtImm64";
    .port_info 3 /INPUT 1 "Branch";
    .port_info 4 /INPUT 1 "ALUZero";
    .port_info 5 /INPUT 1 "Uncondbranch";
L_0x7f82f545e100 .functor BUFZ 64, v0x7f82f545a260_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f82f545e170 .functor AND 1, v0x7f82f545a820_0, L_0x7f82f545d860, C4<1>, C4<1>;
L_0x7f82f545e2c0 .functor OR 1, L_0x7f82f545e170, v0x7f82f545ade0_0, C4<0>, C4<0>;
v0x7f82f5458740_0 .net "ALUZero", 0 0, L_0x7f82f545d860;  alias, 1 drivers
v0x7f82f5458800_0 .net "Branch", 0 0, v0x7f82f545a820_0;  alias, 1 drivers
v0x7f82f5458890_0 .net "CurrentPC", 63 0, v0x7f82f545ba50_0;  alias, 1 drivers
v0x7f82f5458950_0 .net "NextPC", 63 0, L_0x7f82f545e4d0;  alias, 1 drivers
v0x7f82f5458a00_0 .net "SignExtImm64", 63 0, v0x7f82f545a260_0;  alias, 1 drivers
v0x7f82f5458af0_0 .net "Uncondbranch", 0 0, v0x7f82f545ade0_0;  alias, 1 drivers
v0x7f82f5458b90_0 .net *"_ivl_3", 0 0, L_0x7f82f545e170;  1 drivers
L_0x7f82f6a730e0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f82f5458c30_0 .net/2u *"_ivl_6", 63 0, L_0x7f82f6a730e0;  1 drivers
v0x7f82f5458ce0_0 .net "muxControl", 0 0, L_0x7f82f545e2c0;  1 drivers
v0x7f82f5458df0_0 .net "muxOutput", 63 0, L_0x7f82f545e350;  1 drivers
v0x7f82f5458e90_0 .net "shiftSignExt", 63 0, L_0x7f82f545e100;  1 drivers
E_0x7f82f5458700 .event edge, v0x7f82f5458ce0_0;
L_0x7f82f545e350 .functor MUXZ 64, L_0x7f82f6a730e0, L_0x7f82f545e100, L_0x7f82f545e2c0, C4<>;
L_0x7f82f545e4d0 .arith/sum 64, v0x7f82f545ba50_0, L_0x7f82f545e350;
S_0x7f82f5458fd0 .scope module, "RegisterFile" "RegisterFile" 3 116, 7 1 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusA";
    .port_info 1 /OUTPUT 64 "BusB";
    .port_info 2 /INPUT 64 "BusW";
    .port_info 3 /INPUT 5 "RA";
    .port_info 4 /INPUT 5 "RB";
    .port_info 5 /INPUT 5 "RW";
    .port_info 6 /INPUT 1 "RegWr";
    .port_info 7 /INPUT 1 "Clk";
L_0x7f82f545dcc0/d .functor BUFZ 64, L_0x7f82f545db40, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f82f545dcc0 .delay 64 (2000,2000,2000) L_0x7f82f545dcc0/d;
L_0x7f82f545dfd0/d .functor BUFZ 64, L_0x7f82f545ddb0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0x7f82f545dfd0 .delay 64 (2000,2000,2000) L_0x7f82f545dfd0/d;
v0x7f82f5459270_0 .net "BusA", 63 0, L_0x7f82f545dcc0;  alias, 1 drivers
v0x7f82f5459340_0 .net "BusB", 63 0, L_0x7f82f545dfd0;  alias, 1 drivers
v0x7f82f54593f0_0 .net "BusW", 63 0, L_0x7f82f545d940;  alias, 1 drivers
v0x7f82f54594a0_0 .net "Clk", 0 0, v0x7f82f545ca90_0;  alias, 1 drivers
v0x7f82f5459550_0 .net "RA", 4 0, L_0x7f82f545d040;  alias, 1 drivers
v0x7f82f5459630_0 .net "RB", 4 0, L_0x7f82f545d2e0;  alias, 1 drivers
v0x7f82f54596e0_0 .net "RW", 4 0, L_0x7f82f545cf20;  alias, 1 drivers
v0x7f82f5459790_0 .net "RegWr", 0 0, v0x7f82f545ac20_0;  alias, 1 drivers
v0x7f82f5459830_0 .net *"_ivl_0", 63 0, L_0x7f82f545db40;  1 drivers
v0x7f82f5459940_0 .net *"_ivl_10", 6 0, L_0x7f82f545def0;  1 drivers
L_0x7f82f6a73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f82f54599f0_0 .net *"_ivl_13", 1 0, L_0x7f82f6a73098;  1 drivers
v0x7f82f5459aa0_0 .net *"_ivl_2", 6 0, L_0x7f82f545dbe0;  1 drivers
L_0x7f82f6a73050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f82f5459b50_0 .net *"_ivl_5", 1 0, L_0x7f82f6a73050;  1 drivers
v0x7f82f5459c00_0 .net *"_ivl_8", 63 0, L_0x7f82f545ddb0;  1 drivers
v0x7f82f5459cb0 .array "registers", 0 31, 63 0;
E_0x7f82f54573f0 .event negedge, v0x7f82f5458000_0;
L_0x7f82f545db40 .array/port v0x7f82f5459cb0, L_0x7f82f545dbe0;
L_0x7f82f545dbe0 .concat [ 5 2 0 0], L_0x7f82f545d040, L_0x7f82f6a73050;
L_0x7f82f545ddb0 .array/port v0x7f82f5459cb0, L_0x7f82f545def0;
L_0x7f82f545def0 .concat [ 5 2 0 0], L_0x7f82f545d2e0, L_0x7f82f6a73098;
S_0x7f82f5459dd0 .scope module, "SignExtender" "SignExtender" 3 85, 8 1 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 64 "BusImm";
    .port_info 1 /INPUT 26 "Instr";
    .port_info 2 /INPUT 3 "Ctrl";
v0x7f82f545a030_0 .net "BusImm", 63 0, v0x7f82f545a260_0;  alias, 1 drivers
v0x7f82f545a100_0 .net "Ctrl", 2 0, v0x7f82f545ad50_0;  alias, 1 drivers
v0x7f82f545a1a0_0 .net "Instr", 25 0, L_0x7f82f545d590;  1 drivers
v0x7f82f545a260_0 .var "result", 63 0;
E_0x7f82f5459fe0 .event edge, v0x7f82f545a100_0, v0x7f82f545a1a0_0;
S_0x7f82f545a360 .scope module, "control" "control" 3 65, 9 17 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "reg2loc";
    .port_info 1 /OUTPUT 1 "alusrc";
    .port_info 2 /OUTPUT 1 "mem2reg";
    .port_info 3 /OUTPUT 1 "regwrite";
    .port_info 4 /OUTPUT 1 "memread";
    .port_info 5 /OUTPUT 1 "memwrite";
    .port_info 6 /OUTPUT 1 "branch";
    .port_info 7 /OUTPUT 1 "uncond_branch";
    .port_info 8 /OUTPUT 4 "aluop";
    .port_info 9 /OUTPUT 3 "signop";
    .port_info 10 /INPUT 11 "opcode";
v0x7f82f545a6e0_0 .var "aluop", 3 0;
v0x7f82f545a790_0 .var "alusrc", 0 0;
v0x7f82f545a820_0 .var "branch", 0 0;
v0x7f82f545a8f0_0 .var "mem2reg", 0 0;
v0x7f82f545a980_0 .var "memread", 0 0;
v0x7f82f545aa50_0 .var "memwrite", 0 0;
v0x7f82f545ab00_0 .net "opcode", 10 0, L_0x7f82f545d440;  alias, 1 drivers
v0x7f82f545ab90_0 .var "reg2loc", 0 0;
v0x7f82f545ac20_0 .var "regwrite", 0 0;
v0x7f82f545ad50_0 .var "signop", 2 0;
v0x7f82f545ade0_0 .var "uncond_branch", 0 0;
E_0x7f82f545a690 .event edge, v0x7f82f545ab00_0;
S_0x7f82f545af60 .scope module, "imem" "InstructionMemory" 3 60, 10 8 0, S_0x7f82f5456e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "Data";
    .port_info 1 /INPUT 64 "Address";
P_0x7f82f545b120 .param/l "MemSize" 0 10 10, +C4<00000000000000000000000000101000>;
P_0x7f82f545b160 .param/l "T_rd" 0 10 9, +C4<00000000000000000000000000010100>;
v0x7f82f545b310_0 .net "Address", 63 0, v0x7f82f545ba50_0;  alias, 1 drivers
v0x7f82f545b3e0_0 .var "Data", 31 0;
E_0x7f82f545b2c0 .event edge, v0x7f82f5458890_0;
    .scope S_0x7f82f545af60;
T_3 ;
    %wait E_0x7f82f545b2c0;
    %delay 4000, 0;
    %load/vec4 v0x7f82f545b310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 64;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 64;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 64;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 64;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 64;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 64;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 64;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 64;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 64;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 64;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 64;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 64;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 64;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 64;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 64;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 64;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 64;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 84, 0, 64;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.0 ;
    %pushi/vec4 4164944873, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.1 ;
    %pushi/vec4 4164977642, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.2 ;
    %pushi/vec4 4165010411, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.3 ;
    %pushi/vec4 4165043180, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.4 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.5 ;
    %pushi/vec4 2852847946, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.6 ;
    %pushi/vec4 2315911564, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.7 ;
    %pushi/vec4 3019899020, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.8 ;
    %pushi/vec4 2332623277, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.9 ;
    %pushi/vec4 3406365068, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.10 ;
    %pushi/vec4 402653181, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.11 ;
    %pushi/vec4 4160881645, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.12 ;
    %pushi/vec4 4165075949, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.13 ;
    %pushi/vec4 2432697321, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.14 ;
    %pushi/vec4 3538044555, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.15 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.16 ;
    %pushi/vec4 3536506635, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.17 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.18 ;
    %pushi/vec4 3534968715, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.19 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.20 ;
    %pushi/vec4 3533430283, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.21 ;
    %pushi/vec4 2332623209, 0, 32;
    %store/vec4 v0x7f82f545b3e0_0, 0, 32;
    %jmp T_3.23;
T_3.23 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f82f545a360;
T_4 ;
    %wait E_0x7f82f545a690;
    %load/vec4 v0x7f82f545ab00_0;
    %dup/vec4;
    %pushi/vec4 80, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.0, 4;
    %dup/vec4;
    %pushi/vec4 336, 1031, 11;
    %cmp/z;
    %jmp/1 T_4.1, 4;
    %dup/vec4;
    %pushi/vec4 88, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.2, 4;
    %dup/vec4;
    %pushi/vec4 600, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.3, 4;
    %dup/vec4;
    %pushi/vec4 136, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.4, 4;
    %dup/vec4;
    %pushi/vec4 648, 1287, 11;
    %cmp/z;
    %jmp/1 T_4.5, 4;
    %dup/vec4;
    %pushi/vec4 1684, 3, 11;
    %cmp/z;
    %jmp/1 T_4.6, 4;
    %dup/vec4;
    %pushi/vec4 160, 1055, 11;
    %cmp/z;
    %jmp/1 T_4.7, 4;
    %dup/vec4;
    %pushi/vec4 416, 1039, 11;
    %cmp/z;
    %jmp/1 T_4.8, 4;
    %dup/vec4;
    %pushi/vec4 450, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.9, 4;
    %dup/vec4;
    %pushi/vec4 448, 1536, 11;
    %cmp/z;
    %jmp/1 T_4.10, 4;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.4 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545ab90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ade0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545a8f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545aa50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f82f545a790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f82f545ac20_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f82f545a6e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f82f545ad50_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f82f5459dd0;
T_5 ;
    %wait E_0x7f82f5459fe0;
    %load/vec4 v0x7f82f545a100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 0, 0, 52;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 12, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 1, 20, 6;
    %replicate 55;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 9, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 1, 25, 6;
    %replicate 36;
    %load/vec4 v0x7f82f545a1a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 1, 23, 6;
    %replicate 43;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 19, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 2, 21, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 48;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 16, 5, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x7f82f545a1a0_0;
    %parti/s 16, 5, 4;
    %concati/vec4 0, 0, 48;
    %store/vec4 v0x7f82f545a260_0, 0, 64;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f82f5457110;
T_6 ;
    %wait E_0x7f82f5457420;
    %load/vec4 v0x7f82f5457480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %jmp T_6.5;
T_6.0 ;
    %load/vec4 v0x7f82f5457540_0;
    %load/vec4 v0x7f82f54575f0_0;
    %and;
    %assign/vec4 v0x7f82f54576b0_0, 20000;
    %jmp T_6.5;
T_6.1 ;
    %load/vec4 v0x7f82f5457540_0;
    %load/vec4 v0x7f82f54575f0_0;
    %or;
    %assign/vec4 v0x7f82f54576b0_0, 20000;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x7f82f5457540_0;
    %load/vec4 v0x7f82f54575f0_0;
    %add;
    %assign/vec4 v0x7f82f54576b0_0, 20000;
    %jmp T_6.5;
T_6.3 ;
    %load/vec4 v0x7f82f5457540_0;
    %load/vec4 v0x7f82f54575f0_0;
    %sub;
    %assign/vec4 v0x7f82f54576b0_0, 20000;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x7f82f54575f0_0;
    %assign/vec4 v0x7f82f54576b0_0, 20000;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f82f5457970;
T_7 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f82f5457dc0_0, 0, 64;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x7f82f5457e80_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7f82f5457bf0;
    %join;
    %pushi/vec4 8, 0, 64;
    %store/vec4 v0x7f82f5457dc0_0, 0, 64;
    %pushi/vec4 10, 0, 64;
    %store/vec4 v0x7f82f5457e80_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7f82f5457bf0;
    %join;
    %pushi/vec4 16, 0, 64;
    %store/vec4 v0x7f82f5457dc0_0, 0, 64;
    %pushi/vec4 5, 0, 64;
    %store/vec4 v0x7f82f5457e80_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7f82f5457bf0;
    %join;
    %pushi/vec4 24, 0, 64;
    %store/vec4 v0x7f82f5457dc0_0, 0, 64;
    %pushi/vec4 4290684894, 0, 36;
    %concati/vec4 182185727, 0, 28;
    %store/vec4 v0x7f82f5457e80_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7f82f5457bf0;
    %join;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x7f82f5457dc0_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f82f5457e80_0, 0, 64;
    %fork TD_SingleCycleProcTest_v.uut.DataMemory.initset, S_0x7f82f5457bf0;
    %join;
    %end;
    .thread T_7;
    .scope S_0x7f82f5457970;
T_8 ;
    %wait E_0x7f82f5457bc0;
    %load/vec4 v0x7f82f5458090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %ix/getv 4, v0x7f82f5457f30_0;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 56, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 48, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 40, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v0x7f82f5458380, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 20000, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7f82f54581e0_0, 4, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f82f5457970;
T_9 ;
    %wait E_0x7f82f5457bc0;
    %load/vec4 v0x7f82f5458140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 56, 7;
    %ix/getv 3, v0x7f82f5457f30_0;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 48, 7;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 40, 7;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 32, 7;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
    %load/vec4 v0x7f82f54582d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7f82f5457f30_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 3;
    %ix/load 4, 20000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5458380, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f82f5458fd0;
T_10 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f82f5459cb0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x7f82f5458fd0;
T_11 ;
    %wait E_0x7f82f54573f0;
    %load/vec4 v0x7f82f5459790_0;
    %load/vec4 v0x7f82f54596e0_0;
    %pad/u 32;
    %pushi/vec4 31, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7f82f54593f0_0;
    %load/vec4 v0x7f82f54596e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 3000, 0; Constant delay
    %assign/vec4/a/d v0x7f82f5459cb0, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7f82f54584b0;
T_12 ;
    %wait E_0x7f82f5458700;
    %load/vec4 v0x7f82f5458ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %delay 3000, 0;
    %jmp T_12.1;
T_12.0 ;
    %delay 2000, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f82f5456e80;
T_13 ;
    %wait E_0x7f82f54573f0;
    %load/vec4 v0x7f82f545c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x7f82f545c030_0;
    %assign/vec4 v0x7f82f545ba50_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7f82f545c820_0;
    %assign/vec4 v0x7f82f545ba50_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7f82f5434b80;
T_14 ;
    %vpi_call 2 11 "$dumpfile", "singlecycle.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x7f82f5434b80;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f82f545cb20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f82f545ce00_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f82f545cd30_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f82f545ce90_0, 0, 16;
    %delay 120000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f82f545cb20_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x7f82f545ce00_0, 0, 64;
    %delay 120000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f82f545cb20_0, 0, 1;
T_15.0 ;
    %load/vec4 v0x7f82f545cbb0_0;
    %cmpi/u 52, 0, 64;
    %jmp/0xz T_15.1, 5;
    %delay 120000, 0;
    %vpi_call 2 83 "$display", "CurrentPC:%h", v0x7f82f545cbb0_0 {0 0 0};
    %jmp T_15.0;
T_15.1 ;
    %delay 120000, 0;
    %load/vec4 v0x7f82f545cc60_0;
    %store/vec4 v0x7f82f5456bb0_0, 0, 64;
    %pushi/vec4 15, 0, 64;
    %store/vec4 v0x7f82f5456c60_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541617, 0, 31;
    %store/vec4 v0x7f82f5456dd0_0, 0, 257;
    %load/vec4 v0x7f82f545cd30_0;
    %store/vec4 v0x7f82f5456d10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7f82f54569f0;
    %join;
    %load/vec4 v0x7f82f5456d10_0;
    %store/vec4 v0x7f82f545cd30_0, 0, 8;
T_15.2 ;
    %load/vec4 v0x7f82f545cbb0_0;
    %cmpi/u 104, 0, 64;
    %jmp/0xz T_15.3, 5;
    %delay 120000, 0;
    %vpi_call 2 94 "$display", "CurrentPC:%h", v0x7f82f545cbb0_0 {0 0 0};
    %jmp T_15.2;
T_15.3 ;
    %load/vec4 v0x7f82f545cc60_0;
    %store/vec4 v0x7f82f5456bb0_0, 0, 64;
    %pushi/vec4 2443359172, 0, 35;
    %concati/vec4 448585456, 0, 29;
    %store/vec4 v0x7f82f5456c60_0, 0, 64;
    %pushi/vec4 2764760810, 0, 130;
    %concati/vec4 3639141952, 0, 32;
    %concati/vec4 3737927840, 0, 32;
    %concati/vec4 3839807204, 0, 32;
    %concati/vec4 1634541618, 0, 31;
    %store/vec4 v0x7f82f5456dd0_0, 0, 257;
    %load/vec4 v0x7f82f545cd30_0;
    %store/vec4 v0x7f82f5456d10_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.passTest, S_0x7f82f54569f0;
    %join;
    %load/vec4 v0x7f82f5456d10_0;
    %store/vec4 v0x7f82f545cd30_0, 0, 8;
    %load/vec4 v0x7f82f545cd30_0;
    %store/vec4 v0x7f82f5456950_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7f82f5427bf0_0, 0, 8;
    %fork TD_SingleCycleProcTest_v.allPassed, S_0x7f82f54441f0;
    %join;
    %vpi_call 2 101 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7f82f5434b80;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f82f545ca90_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7f82f5434b80;
T_17 ;
    %delay 60000, 0;
    %load/vec4 v0x7f82f545ca90_0;
    %inv;
    %store/vec4 v0x7f82f545ca90_0, 0, 1;
    %delay 60000, 0;
    %load/vec4 v0x7f82f545ca90_0;
    %inv;
    %store/vec4 v0x7f82f545ca90_0, 0, 1;
    %load/vec4 v0x7f82f545ce90_0;
    %addi 1, 0, 16;
    %store/vec4 v0x7f82f545ce90_0, 0, 16;
    %jmp T_17;
    .thread T_17;
    .scope S_0x7f82f5434b80;
T_18 ;
    %wait E_0x7f82f5443310;
    %load/vec4 v0x7f82f545ce90_0;
    %cmpi/e 255, 0, 16;
    %jmp/0xz  T_18.0, 4;
    %vpi_call 2 119 "$display", "Watchdog Timer Expired." {0 0 0};
    %vpi_call 2 120 "$finish" {0 0 0};
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "SingleCycleProcTest.v";
    "SingleCycleProc.v";
    "ALU.v";
    "DataMemory.v";
    "NextPClogic.v";
    "RegisterFile.v";
    "SignExtender.v";
    "SingleCycleControl.v";
    "InstructionMemory-1.v";
