dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_10,../../../ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v,
Inst_mem.v,verilog,xil_defaultlib,../../../../lab7.srcs/sources_1/ip/Inst_mem/sim/Inst_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
