
723_Frequency_Relay.elf:     file format elf32-littlenios2
723_Frequency_Relay.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00000254

Program Header:
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00019b1c memsz 0x00019b1c flags r-x
    LOAD off    0x0001b000 vaddr 0x01000000 paddr 0x01000000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0001b000 vaddr 0x08000000 paddr 0x08000000 align 2**12
         filesz 0x0000263c memsz 0x0007fa04 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  01000000  01000000  0001b000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000234  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         000198e8  00000254  00000254  00001254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       0000078c  08000000  08000000  0001b000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001eb0  0800078c  0800078c  0001b78c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          0007d46d  0800263c  0800263c  0001d63c  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00019b3c  00019b3c  0001d63c  2**0
                  CONTENTS
  7 .flash_controller 00000000  01000020  01000020  0001d63c  2**0
                  CONTENTS
  8 .sdram        00000000  0807fa04  0807fa04  0001d63c  2**0
                  CONTENTS
  9 .comment      00000023  00000000  00000000  0001d63c  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 000011f8  00000000  00000000  0001d660  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0002ce2f  00000000  00000000  0001e858  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000b8e0  00000000  00000000  0004b687  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fc49  00000000  00000000  00056f67  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000040fc  00000000  00000000  00066bb0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00006190  00000000  00000000  0006acac  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00018bd0  00000000  00000000  00070e3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_alt_sim_info 00000050  00000000  00000000  00089a0c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_ranges 00001bc0  00000000  00000000  00089a60  2**3
                  CONTENTS, READONLY, DEBUGGING
 19 .thread_model 00000003  00000000  00000000  0009138d  2**0
                  CONTENTS, READONLY
 20 .cpu          00000005  00000000  00000000  00091390  2**0
                  CONTENTS, READONLY
 21 .qsys         00000001  00000000  00000000  00091395  2**0
                  CONTENTS, READONLY
 22 .simulation_enabled 00000001  00000000  00000000  00091396  2**0
                  CONTENTS, READONLY
 23 .sysid_hash   00000004  00000000  00000000  00091397  2**0
                  CONTENTS, READONLY
 24 .sysid_base   00000004  00000000  00000000  0009139b  2**0
                  CONTENTS, READONLY
 25 .sysid_time   00000004  00000000  00000000  0009139f  2**0
                  CONTENTS, READONLY
 26 .stderr_dev   00000009  00000000  00000000  000913a3  2**0
                  CONTENTS, READONLY
 27 .stdin_dev    00000009  00000000  00000000  000913ac  2**0
                  CONTENTS, READONLY
 28 .stdout_dev   00000009  00000000  00000000  000913b5  2**0
                  CONTENTS, READONLY
 29 .sopc_system_name 00000005  00000000  00000000  000913be  2**0
                  CONTENTS, READONLY
 30 .quartus_project_dir 00000052  00000000  00000000  000913c3  2**0
                  CONTENTS, READONLY
 31 .sopcinfo     000b3e3a  00000000  00000000  00091415  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
01000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
00000254 l    d  .text	00000000 .text
08000000 l    d  .rodata	00000000 .rodata
0800078c l    d  .rwdata	00000000 .rwdata
0800263c l    d  .bss	00000000 .bss
00019b3c l    d  .onchip_memory	00000000 .onchip_memory
01000020 l    d  .flash_controller	00000000 .flash_controller
0807fa04 l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 C:\COMPSYS723_Projects\723-FrequencyRelay\niosProject\software\723_Frequency_Relay_bsp/obj/HAL/src/crt0.o
00000298 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 obj/default/FreeRTOS/port_asm.o
00000020 l       .exceptions	00000000 save_context
0000009c l       .exceptions	00000000 save_sp_to_pxCurrentTCB
000000ac l       .exceptions	00000000 hw_irq_test
00000150 l       .exceptions	00000000 soft_exceptions
000000c0 l       .exceptions	00000000 hw_irq_handler
000000d4 l       .exceptions	00000000 restore_context
0000016c l       .exceptions	00000000 call_scheduler
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 croutine.c
08002710 l     O .bss	00000028 pxReadyCoRoutineLists
08002738 l     O .bss	00000014 xDelayedCoRoutineList1
0800274c l     O .bss	00000014 xDelayedCoRoutineList2
0800263c l     O .bss	00000004 pxDelayedCoRoutineList
08002640 l     O .bss	00000004 pxOverflowDelayedCoRoutineList
08002760 l     O .bss	00000014 xPendingReadyCoRoutineList
08002648 l     O .bss	00000004 uxTopCoRoutineReadyPriority
0800264c l     O .bss	00000004 xCoRoutineTickCount
08002650 l     O .bss	00000004 xLastTickCount
08002654 l     O .bss	00000004 xPassedTicks
000007bc l     F .text	000000a0 prvInitialiseCoRoutineLists
00000498 l     F .text	000000e0 prvCheckPendingReadyList
00000578 l     F .text	00000158 prvCheckDelayedList
00000000 l    df *ABS*	00000000 event_groups.c
00000f60 l     F .text	00000070 prvTestWaitCondition
00000000 l    df *ABS*	00000000 heap.c
08002774 l     O .bss	0007d000 xHeap
080025cc l     O .rwdata	00000002 heapSTRUCT_SIZE
080025d0 l     O .rwdata	00000004 xTotalHeapSize
08002658 l     O .bss	00000008 xStart
08002660 l     O .bss	00000004 pxEnd
080025d4 l     O .rwdata	00000004 xFreeBytesRemaining
00001210 l     F .text	000000c0 prvHeapInit
000012d0 l     F .text	00000134 prvInsertBlockIntoFreeList
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 port.c
000016d4 l     F .text	0000002c prvReadGp
00001838 l     F .text	0000009c prvSetupTimerInterrupt
00000000 l    df *ABS*	00000000 queue.c
00002690 l     F .text	00000190 prvCopyDataToQueue
00002a40 l     F .text	00000058 prvIsQueueFull
000028bc l     F .text	000000f4 prvUnlockQueue
00002820 l     F .text	0000009c prvCopyDataFromQueue
000029b0 l     F .text	00000050 prvIsQueueEmpty
00000000 l    df *ABS*	00000000 tasks.c
0807f774 l     O .bss	000000f0 pxReadyTasksLists
0807f864 l     O .bss	00000014 xDelayedTaskList1
0807f878 l     O .bss	00000014 xDelayedTaskList2
08002668 l     O .bss	00000004 pxDelayedTaskList
0800266c l     O .bss	00000004 pxOverflowDelayedTaskList
0807f88c l     O .bss	00000014 xPendingReadyList
0807f8a0 l     O .bss	00000014 xTasksWaitingTermination
08002670 l     O .bss	00000004 uxTasksDeleted
08002674 l     O .bss	00000004 uxCurrentNumberOfTasks
08002678 l     O .bss	00000004 xTickCount
0800267c l     O .bss	00000004 uxTopReadyPriority
08002680 l     O .bss	00000004 xSchedulerRunning
08002684 l     O .bss	00000004 uxPendedTicks
08002688 l     O .bss	00000004 xYieldPending
0800268c l     O .bss	00000004 xNumOfOverflows
08002690 l     O .bss	00000004 uxTaskNumber
080025d8 l     O .rwdata	00000004 xNextTaskUnblockTime
08002694 l     O .bss	00000004 uxSchedulerSuspended
00003bdc l     F .text	000000c4 prvAllocateTCBAndStack
000038b0 l     F .text	0000014c prvInitialiseTCBVariables
000039fc l     F .text	000000ac prvInitialiseTaskLists
00003da8 l     F .text	00000068 prvResetNextTaskUnblockTime
00003b50 l     F .text	0000008c prvAddCurrentTaskToDelayedList
00003894 l     F .text	0000001c prvIdleTask
08000039 l     O .rodata	00000014 ucExpectedStackBytes.2845
00003aa8 l     F .text	000000a8 prvCheckTasksWaitingTermination
00003d64 l     F .text	00000044 prvDeleteTCB
00003ca0 l     F .text	00000064 prvTaskCheckFreeStackSpace
00000000 l    df *ABS*	00000000 timers.c
0807f8b4 l     O .bss	00000014 xActiveTimerList1
0807f8c8 l     O .bss	00000014 xActiveTimerList2
08002698 l     O .bss	00000004 pxCurrentTimerList
0800269c l     O .bss	00000004 pxOverflowTimerList
080026a0 l     O .bss	00000004 xTimerQueue
00005008 l     F .text	0000007c prvCheckForValidListAndQueue
00004ae4 l     F .text	0000003c prvTimerTask
00004a2c l     F .text	000000b8 prvProcessExpiredTimer
00004c84 l     F .text	000000dc prvInsertTimerInActiveList
00004bc0 l     F .text	00000060 prvGetNextExpireTime
00004b20 l     F .text	000000a0 prvProcessTimerOrBlockTask
00004d60 l     F .text	00000198 prvProcessReceivedCommands
00004c20 l     F .text	00000064 prvSampleTimeNow
080026a4 l     O .bss	00000004 xLastTime.2766
00004ef8 l     F .text	00000110 prvSwitchTimerLists
00000000 l    df *ABS*	00000000 frequency_analyser.c
00000000 l    df *ABS*	00000000 load_control.c
000053b4 l     F .text	0000003c Load_Control_initDataStructs
000052b8 l     F .text	000000fc Load_Control_handlerTask
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 peak_detector.c
0000574c l     F .text	0000007c Peak_Detector_initDataStructs
000054c8 l     F .text	00000284 Peak_Detector_handlerTask
080026c4 l     O .bss	00000004 previousFrequency.2289
080026c8 l     O .bss	00000004 systemStability.2290
000057c8 l     F .text	0000006c repeatActionTimerCallback
00000000 l    df *ABS*	00000000 switch_polling.c
00005968 l     F .text	0000004c Switch_Polling_initDataStructs
000058a0 l     F .text	000000c8 Switch_Polling_handlerTask
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 gesf2.c
00000000 l    df *ABS*	00000000 lesf2.c
00000000 l    df *ABS*	00000000 subsf3.c
00000000 l    df *ABS*	00000000 fixsfsi.c
00000000 l    df *ABS*	00000000 floatsisf.c
00000000 l    df *ABS*	00000000 divdf3.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 truncdfsf2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 vfprintf.c
0800029e l     O .rodata	00000010 zeroes.4404
0000960c l     F .text	000000bc __sbprintf
080002ae l     O .rodata	00000010 blanks.4403
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 dtoa.c
0000981c l     F .text	00000200 quorem
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
0000b34c l     F .text	00000008 __fp_unlock
0000b360 l     F .text	0000019c __sinit.part.1
0000b4fc l     F .text	00000008 __fp_lock
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 impure.c
0800078c l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 locale.c
08000bd0 l     O .rwdata	00000020 lc_ctype_charset
08000bb0 l     O .rwdata	00000020 lc_message_charset
08000bf0 l     O .rwdata	00000038 lconv
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memchr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mprec.c
080002e0 l     O .rodata	0000000c p05.2768
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 vfprintf.c
0000e688 l     F .text	000000fc __sprint_r.part.0
08000414 l     O .rodata	00000010 blanks.4348
08000404 l     O .rodata	00000010 zeroes.4349
0000fc14 l     F .text	000000bc __sbprintf
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 fclose.c
00000000 l    df *ABS*	00000000 fputwc.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 eqdf2.c
00000000 l    df *ABS*	00000000 gedf2.c
00000000 l    df *ABS*	00000000 ledf2.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 subdf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatunsidf.c
00000000 l    df *ABS*	00000000 alt_close.c
00012cf4 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_dev.c
00012e00 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_fstat.c
00012e2c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_isatty.c
00012f18 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_lseek.c
00012ff8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_malloc_lock.c
00000000 l    df *ABS*	00000000 alt_read.c
000131cc l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
08002620 l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00013418 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
0001354c l     F .text	00000034 alt_dev_reg
080011d8 l     O .rwdata	000000dc flash_controller
080012b4 l     O .rwdata	00001060 jtag_uart
08002314 l     O .rwdata	00000120 character_lcd
08002434 l     O .rwdata	000000c4 uart
080024f8 l     O .rwdata	00000038 ps2
08002530 l     O .rwdata	00000048 video_character_buffer_with_dma
08002578 l     O .rwdata	00000054 video_pixel_buffer_dma
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
0001390c l     F .text	00000034 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
0001475c l     F .text	00000080 alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00015804 l     F .text	00000210 altera_avalon_jtag_uart_irq
00015a14 l     F .text	000000a0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
08002624 l     O .rwdata	00000004 colstart
0001604c l     F .text	000000b8 lcd_write_command
00016104 l     F .text	000000d8 lcd_write_data
000161dc l     F .text	000000d0 lcd_clear_screen
000162ac l     F .text	000001f0 lcd_repaint_screen
0001649c l     F .text	000000cc lcd_scroll_up
00016568 l     F .text	000002ac lcd_handle_escape
00016ce8 l     F .text	000000ac alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00016f24 l     F .text	0000007c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
000171c8 l     F .text	000000a0 altera_avalon_uart_irq
00017268 l     F .text	000000e4 altera_avalon_uart_rxirq
0001734c l     F .text	00000148 altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
000174e8 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00017700 l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 altera_up_avalon_ps2.c
00000000 l    df *ABS*	00000000 altera_up_avalon_video_character_buffer_with_dma.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0001841c l     F .text	0000003c alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
00018708 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_open.c
00018848 l     F .text	0000003c alt_get_errno
00018884 l     F .text	000000c4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
00019028 l     F .text	000000cc alt_write_word_amd
00018f0c l     F .text	0000011c alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
00019300 l     F .text	0000017c alt_unlock_block_intel
0001947c l     F .text	000000d4 alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
0800060b l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000dccc g     F .text	00000074 _mprec_log10
00005834 g     F .text	0000006c Switch_Polling_init
0000ddb8 g     F .text	0000008c __any_on
000101b0 g     F .text	00000054 _isatty_r
080002ec g     O .rodata	00000028 __mprec_tinytens
00013108 g     F .text	0000007c alt_main
0000545c g     F .text	0000006c Peak_Detector_init
0000728c g     F .text	000000c0 _puts_r
00014220 g     F .text	00000040 alt_read_query_entry_32bit
00017b34 g     F .text	00000060 alt_up_ps2_disable_read_interrupt
0807f904 g     O .bss	00000100 alt_irq
00010204 g     F .text	00000060 _lseek_r
000000c4 g       .exceptions	00000000 restore_sp_from_pxCurrentTCB
000034b4 g     F .text	00000080 vTaskPlaceOnUnorderedEventList
000011d0 g     F .text	00000020 xPortGetFreeHeapSize
000139d0 g     F .text	000002a8 alt_flash_cfi_write
00000cb8 g     F .text	0000003c xEventGroupGetBitsFromISR
00011960 g     F .text	00000088 .hidden __eqdf2
0807fa04 g       *ABS*	00000000 __alt_heap_start
00004874 g     F .text	000000ac xTimerCreate
00007250 g     F .text	0000003c printf
0001041c g     F .text	0000009c _wcrtomb_r
0000e548 g     F .text	0000005c __sseek
0000b69c g     F .text	00000010 __sinit
00018120 g     F .text	000000fc alt_up_char_buffer_string
000102c4 g     F .text	00000140 __swbuf_r
0001794c g     F .text	00000034 read_CE_bit
00002ae0 g     F .text	00000098 vQueueWaitForMessageRestricted
0000c164 g     F .text	0000007c _setlocale_r
0000b504 g     F .text	00000068 __sfmoreglue
000131a8 g     F .text	00000024 __malloc_unlock
00017cd4 g     F .text	0000009c alt_up_ps2_read_data_byte_timeout
00018054 g     F .text	000000cc alt_up_char_buffer_draw
00000938 g     F .text	0000017c xEventGroupSync
0000ccec g     F .text	0000015c memmove
0000085c g     F .text	00000088 xCoRoutineRemoveFromEventList
000040a8 g     F .text	00000054 vTaskEnterCritical
0000b684 g     F .text	00000018 _cleanup
0000207c g     F .text	000000e0 xQueueGenericSendFromISR
0000ce48 g     F .text	000000a8 _Balloc
0000601c g     F .text	00000070 .hidden __fixsfsi
000119e8 g     F .text	000000dc .hidden __gtdf2
000143b8 g     F .text	00000050 alt_write_flash_command_32bit_device_16bit_mode
01000000 g     F .entry	00000000 __reset
00001d4c g     F .text	00000090 xQueueGiveMutexRecursive
00005104 g     F .text	00000058 Frequency_Analyser_ISR
08002664 g     O .bss	00000004 pxCurrentTCB
00010154 g     F .text	0000005c _fstat_r
00013ec4 g     F .text	000002e0 alt_flash_program_block
080026f4 g     O .bss	00000004 errno
0000e4c4 g     F .text	00000008 __seofread
08002700 g     O .bss	00000004 alt_argv
000043ac g     F .text	00000188 xTaskNotify
0800a5cc g       *ABS*	00000000 _gp
00018c40 g     F .text	00000030 usleep
080026d4 g     O .bss	00000004 LoadSwitchStatus
00005b38 g     F .text	000004e4 .hidden __subsf3
00000ab4 g     F .text	0000019c xEventGroupWaitBits
08001058 g     O .rwdata	00000180 alt_fd_list
000017e0 g     F .text	00000038 xPortStartScheduler
00002f24 g     F .text	00000048 vTaskEndScheduler
000185bc g     F .text	00000090 alt_find_dev
080026cc g     O .bss	00000004 repeatActionTimer
00006fb0 g     F .text	00000148 memcpy
00003448 g     F .text	0000006c vTaskPlaceOnEventList
00002b78 g     F .text	000001c4 xTaskGenericCreate
0001821c g     F .text	0000005c alt_up_char_buffer_clear
0000b354 g     F .text	0000000c _cleanup_r
00006a98 g     F .text	000000dc .hidden __floatsidf
000187cc g     F .text	0000007c alt_io_redirect
00011ac4 g     F .text	000000f4 .hidden __ltdf2
00002514 g     F .text	0000007c xQueuePeekFromISR
00019b3c g       *ABS*	00000000 __DTOR_END__
0000734c g     F .text	00000014 puts
00001150 g     F .text	00000080 vPortFree
0000e3a8 g     F .text	00000074 __fpclassifyd
0000029c g     F .text	00000144 xCoRoutineCreate
0000dc28 g     F .text	000000a4 __ratio
01000000 g       *ABS*	00000000 __alt_mem_flash_controller
0000fbf8 g     F .text	0000001c __vfiprintf_internal
00015c0c g     F .text	0000021c altera_avalon_jtag_uart_read
00007220 g     F .text	00000030 _printf_r
00006e78 g     F .text	00000064 .hidden __udivsi3
00012f54 g     F .text	000000a4 isatty
0800033c g     O .rodata	000000c8 __mprec_tens
00003d04 g     F .text	00000060 uxTaskGetStackHighWaterMark
0000c1e0 g     F .text	0000000c __locale_charset
00005a70 g     F .text	000000c8 .hidden __lesf2
00001498 g     F .text	0000008c vListInsertEnd
080026f0 g     O .bss	00000004 __malloc_top_pad
000008e4 g     F .text	00000054 xEventGroupCreate
080025f4 g     O .rwdata	00000004 __mb_cur_max
0000c210 g     F .text	0000000c _localeconv_r
0000d254 g     F .text	0000003c __i2b
0000bb20 g     F .text	000004bc __sfvwrite_r
0000e41c g     F .text	00000054 _sbrk_r
000190f4 g     F .text	00000080 alt_program_intel
00000ee8 g     F .text	0000003c vEventGroupSetBitsCallback
00010264 g     F .text	00000060 _read_r
0000146c g     F .text	0000002c vListInitialiseItem
000183a4 g     F .text	00000078 alt_dcache_flush
08002614 g     O .rwdata	00000004 alt_max_fd
000141a4 g     F .text	0000003c alt_read_query_entry_8bit
000018d4 g     F .text	0000004c vPortSysTickHandler
0000fe48 g     F .text	000000f0 _fclose_r
00017980 g     F .text	00000030 read_num_bytes_available
00019174 g     F .text	0000018c alt_erase_block_intel
0000b31c g     F .text	00000030 fflush
080026ec g     O .bss	00000004 __malloc_max_sbrked_mem
080026ac g     O .bss	00000004 Load_Control_Q
00001920 g     F .text	00000170 alt_irq_register
000178e8 g     F .text	00000034 read_RI_bit
000110b4 g     F .text	000008ac .hidden __adddf3
0000d9d0 g     F .text	0000010c __b2d
00010b7c g     F .text	00000538 .hidden __umoddi3
00013034 g     F .text	000000d4 lseek
080025ec g     O .rwdata	00000004 _global_impure_ptr
00000cf4 g     F .text	00000180 xEventGroupSetBits
0000de44 g     F .text	00000564 _realloc_r
0807fa04 g       *ABS*	00000000 __bss_end
00018b38 g     F .text	00000108 alt_tick
00010604 g     F .text	00000578 .hidden __udivdi3
000100b0 g     F .text	00000024 _fputwc_r
08000314 g     O .rodata	00000028 __mprec_bigtens
0000d038 g     F .text	00000104 __s2b
00012c4c g     F .text	000000a8 .hidden __floatunsidf
0000d710 g     F .text	00000060 __mcmp
00000fd0 g     F .text	00000180 pvPortMalloc
00017124 g     F .text	000000a4 altera_avalon_uart_init
000179e4 g     F .text	0000002c read_data_byte
080026b0 g     O .bss	00000004 SystemStatus
0000b6bc g     F .text	00000018 __fp_lock_all
00002654 g     F .text	0000003c vQueueDelete
00001818 g     F .text	00000020 vPortEndScheduler
00001404 g     F .text	00000068 vListInitialise
00018a9c g     F .text	0000009c alt_alarm_stop
0001791c g     F .text	00000030 read_RE_bit
080026f8 g     O .bss	00000004 alt_irq_active
0000017c g     F .exceptions	000000d8 alt_irq_handler
08001030 g     O .rwdata	00000028 alt_dev_null
000030dc g     F .text	00000028 xTaskGetTickCount
00001edc g     F .text	000001a0 xQueueGenericSend
000146c0 g     F .text	0000009c alt_set_flash_algorithm_func
00017b94 g     F .text	00000074 alt_up_ps2_write_data_byte
0000d13c g     F .text	00000068 __hi0bits
00012bcc g     F .text	00000080 .hidden __fixdfsi
00003fac g     F .text	000000fc xTaskPriorityDisinherit
00014260 g     F .text	00000044 alt_write_flash_command_8bit_device_8bit_mode
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory
0800260c g     O .rwdata	00000008 alt_dev_list
00013454 g     F .text	000000f8 write
000059b4 g     F .text	000000bc .hidden __gtsf2
000035a0 g     F .text	000000f4 xTaskRemoveFromEventList
00012e68 g     F .text	000000b0 fstat
00000c50 g     F .text	00000068 xEventGroupClearBits
00011ac4 g     F .text	000000f4 .hidden __ledf2
00005228 g     F .text	00000090 Load_Control_Init
00015514 g     F .text	000000d8 alt_check_primary_table
0000d488 g     F .text	00000140 __pow5mult
0000e79c g     F .text	0000145c ___vfiprintf_internal_r
080026e4 g     O .bss	00000004 __nlocale_changed
00006edc g     F .text	00000058 .hidden __umodsi3
00013d04 g     F .text	00000064 alt_flash_cfi_read
00014458 g     F .text	00000038 alt_write_native_8bit
0807fa04 g       *ABS*	00000000 end
00017ec4 g     F .text	00000098 alt_up_ps2_write_fd
000142a4 g     F .text	00000078 alt_write_flash_command_16bit_device_8bit_mode
00016814 g     F .text	000004d4 altera_avalon_lcd_16207_write
00002d3c g     F .text	000000d0 vTaskDelete
00017f98 g     F .text	00000080 alt_up_char_buffer_init
080026d8 g     O .bss	00000004 LoadSwitchStatusMutex
0001773c g     F .text	000001ac altera_avalon_uart_write
000147dc g     F .text	000005c8 alt_read_cfi_table
00015750 g     F .text	000000b4 altera_avalon_jtag_uart_init
000041a0 g     F .text	00000038 pvTaskIncrementMutexHeldCount
00019b3c g       *ABS*	00000000 __CTOR_LIST__
10000000 g       *ABS*	00000000 __alt_stack_pointer
00016fa0 g     F .text	00000074 alt_avalon_timer_sc_init
00017074 g     F .text	00000060 altera_avalon_uart_write_fd
00006d1c g     F .text	00000064 .hidden __clzsi2
000170d4 g     F .text	00000050 altera_avalon_uart_close_fd
00015e28 g     F .text	00000224 altera_avalon_jtag_uart_write
00013940 g     F .text	00000090 alt_flash_cfi_init
0000b6ac g     F .text	00000004 __sfp_lock_acquire
0000cc08 g     F .text	000000e4 memchr
000073f8 g     F .text	000021f8 ___vfprintf_internal_r
000037a8 g     F .text	000000c4 xTaskCheckForTimeOut
000006d0 g     F .text	000000ec vCoRoutineSchedule
0000b810 g     F .text	00000310 _free_r
080026c0 g     O .bss	00000001 repeatActionTimeout
080025e4 g     O .rwdata	00000004 g_peakDetectorLowerROCThreshold
0000c1ec g     F .text	00000010 __locale_mb_cur_max
08002644 g     O .bss	00000004 pxCurrentCoRoutine
00019988 g     F .text	00000180 __call_exitprocs
080026e0 g     O .bss	00000004 __mlocale_changed
000041d8 g     F .text	000000cc ulTaskNotifyTake
080025f8 g     O .rwdata	00000004 __malloc_sbrk_base
00000254 g     F .text	00000048 _start
08002708 g     O .bss	00000004 _alt_tick_rate
00002f6c g     F .text	0000002c vTaskSuspendAll
00003104 g     F .text	0000002c xTaskGetTickCountFromISR
0000d5c8 g     F .text	00000148 __lshift
0800270c g     O .bss	00000004 _alt_nticks
00013208 g     F .text	000000fc read
000135b8 g     F .text	00000354 alt_sys_init
0000608c g     F .text	00000124 .hidden __floatsisf
000015fc g     F .text	00000098 uxListRemove
080025dc g     O .rwdata	00000004 g_peakDetectorLowerFrequencyThreshold
00019870 g     F .text	00000118 __register_exitproc
00017de0 g     F .text	00000058 alt_up_ps2_clear_fifo
000141e0 g     F .text	00000040 alt_read_query_entry_16bit
0000d290 g     F .text	000001f8 __multiply
00015ab4 g     F .text	00000068 altera_avalon_jtag_uart_close
00003e84 g     F .text	00000128 vTaskPriorityInherit
0807f8dc g     O .bss	00000028 __malloc_current_mallinfo
000144fc g     F .text	000001c4 alt_set_flash_width_func
0000dadc g     F .text	0000014c __d2b
00003314 g     F .text	00000134 vTaskSwitchContext
00004534 g     F .text	000001bc xTaskNotifyFromISR
080025e0 g     O .rwdata	00000004 g_peakDetectorHigherFrequencyThreshold
000155ec g     F .text	00000060 altera_avalon_jtag_uart_read_fd
00019780 g     F .text	000000a4 alt_get_fd
00003534 g     F .text	0000006c vTaskPlaceOnEventListRestricted
00019550 g     F .text	00000128 alt_busy_sleep
0000fd30 g     F .text	00000054 _close_r
000042a4 g     F .text	00000108 xTaskNotifyWait
00018cfc g     F .text	00000210 alt_erase_block_amd
00006f34 g     F .text	0000007c memcmp
000156ac g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0807fa04 g       *ABS*	00000000 __alt_stack_base
000156fc g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
00004920 g     F .text	000000dc xTimerGenericCommand
000096c8 g     F .text	00000154 __swsetup_r
00014da4 g     F .text	00000770 alt_read_cfi_width
00001694 g     F .text	00000040 vApplicationStackOverflowHook
000061b0 g     F .text	000008e8 .hidden __divdf3
0000b56c g     F .text	00000118 __sfp
0000dd40 g     F .text	00000078 __copybits
00003130 g     F .text	00000020 uxTaskGetNumberOfTasks
08000c28 g     O .rwdata	00000408 __malloc_av_
0000b6b8 g     F .text	00000004 __sinit_lock_release
00011bb8 g     F .text	00000718 .hidden __muldf3
0000e470 g     F .text	00000054 __sread
080025e8 g     O .rwdata	00000004 g_peakDetectorHigherROCThreshold
00019678 g     F .text	00000108 alt_find_file
00018458 g     F .text	000000a4 alt_dev_llist_insert
00013184 g     F .text	00000024 __malloc_lock
00013368 g     F .text	000000b0 sbrk
00001ddc g     F .text	000000a8 xQueueTakeMutexRecursive
0000b2c0 g     F .text	0000005c _fflush_r
00000e74 g     F .text	00000074 vEventGroupDelete
0000fd84 g     F .text	000000c4 _calloc_r
08002628 g     O .rwdata	00000008 alt_flash_dev_list
0001436c g     F .text	0000004c alt_write_flash_command_16bit_device_16bit_mode
0800263c g       *ABS*	00000000 __bss_start
000070f8 g     F .text	00000128 memset
000053f0 g     F .text	0000006c main
080026b8 g     O .bss	00000004 Peak_Detector_thresholdMutex_X
08002704 g     O .bss	00000004 alt_envp
080026e8 g     O .bss	00000004 __malloc_max_total_mem
00018018 g     F .text	0000003c alt_up_char_buffer_open_dev
0001564c g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00010404 g     F .text	00000018 __swbuf
00005a70 g     F .text	000000c8 .hidden __ltsf2
00001524 g     F .text	000000d8 vListInsert
00016d94 g     F .text	00000130 altera_avalon_lcd_16207_init
0000e5a4 g     F .text	00000008 __sclose
10000000 g       *ABS*	00000000 __alt_heap_limit
0000ff38 g     F .text	00000014 fclose
00004808 g     F .text	0000006c xTimerCreateTimerTask
00017d70 g     F .text	00000070 alt_up_ps2_read_data_byte
00006b74 g     F .text	000001a8 .hidden __truncdfsf2
00009a1c g     F .text	00001688 _dtoa_r
0000c3fc g     F .text	0000080c _malloc_r
00010578 g     F .text	00000030 __ascii_wctomb
000049fc g     F .text	00000030 pcTimerGetTimerName
08002618 g     O .rwdata	00000004 alt_errno
00014408 g     F .text	00000050 alt_write_flash_command_32bit_device_32bit_mode
0000bfdc g     F .text	000000c4 _fwalk
0000243c g     F .text	000000d8 xQueueReceiveFromISR
00013d68 g     F .text	0000015c alt_write_value_to_flash
00003e10 g     F .text	00000028 xTaskGetCurrentTaskHandle
00017f5c g     F .text	0000003c alt_up_ps2_open_dev
00014490 g     F .text	00000038 alt_write_native_16bit
00006d80 g     F .text	00000084 .hidden __divsi3
00001ba8 g     F .text	000000d8 xQueueGenericCreate
0000b6ec g     F .text	00000124 _malloc_trim_r
00017ad8 g     F .text	0000005c alt_up_ps2_enable_read_interrupt
00019b3c g       *ABS*	00000000 __CTOR_END__
0000e5ac g     F .text	000000dc strcmp
00001e84 g     F .text	00000058 xQueueCreateCountingSemaphore
00019b3c g       *ABS*	00000000 __DTOR_LIST__
00011960 g     F .text	00000088 .hidden __nedf2
00013580 g     F .text	00000038 alt_irq_init
00003694 g     F .text	000000d8 xTaskRemoveFromUnorderedEventList
00013304 g     F .text	00000064 alt_release_fd
00002f98 g     F .text	00000144 xTaskResumeAll
000025d0 g     F .text	00000054 uxQueueSpacesAvailable
000179b0 g     F .text	00000034 read_data_valid
08000157 g     O .rodata	00000100 .hidden __clz_tab
00002e84 g     F .text	000000a0 vTaskStartScheduler
080026dc g     O .bss	00000004 _PathLocale
00017c70 g     F .text	00000064 alt_up_ps2_write_data_byte_with_ack
00019824 g     F .text	00000014 atexit
000059b4 g     F .text	000000bc .hidden __gesf2
0000fcd0 g     F .text	00000060 _write_r
0000c21c g     F .text	00000018 setlocale
00002a98 g     F .text	00000048 xQueueIsQueueFullFromISR
000050d4 g     F .text	00000030 pvTimerGetTimerID
000003e0 g     F .text	000000b8 vCoRoutineAddToDelayedList
080025f0 g     O .rwdata	00000004 _impure_ptr
080026fc g     O .bss	00000004 alt_argc
0000b0a4 g     F .text	0000021c __sflush_r
0001855c g     F .text	00000060 _do_dtors
0000c208 g     F .text	00000008 __locale_cjk_lang
0000d96c g     F .text	00000064 __ulp
0000b6d4 g     F .text	00000018 __fp_unlock_all
0000386c g     F .text	00000028 vTaskMissedYield
00016ec4 g     F .text	00000060 altera_avalon_lcd_16207_write_fd
08002604 g     O .rwdata	00000008 alt_fs_list
080026b4 g     O .bss	00000004 SystemStatusMutex
0001431c g     F .text	00000050 alt_write_flash_command_32bit_device_8bit_mode
00002590 g     F .text	00000040 uxQueueMessagesWaiting
0000222c g     F .text	00000210 xQueueGenericReceive
00003150 g     F .text	000001c4 xTaskIncrementTick
0000c234 g     F .text	0000000c localeconv
00001a90 g     F .text	00000118 xQueueGenericReset
080026d0 g     O .bss	00000004 Peak_Detector_Q
0800263c g       *ABS*	00000000 _edata
00017014 g     F .text	00000060 altera_avalon_uart_read_fd
0807fa04 g       *ABS*	00000000 _end
0001864c g     F .text	00000068 alt_flash_open_dev
0000ff4c g     F .text	00000164 __fputwc
00015b1c g     F .text	000000f0 altera_avalon_jtag_uart_ioctl
000011f0 g     F .text	00000020 vPortInitialiseBlocks
00005084 g     F .text	00000050 xTimerIsTimerActive
0000e4cc g     F .text	0000007c __swrite
080025fc g     O .rwdata	00000004 __malloc_trim_threshold
00018c70 g     F .text	00000024 altera_nios2_qsys_irq_init
0000c1fc g     F .text	0000000c __locale_msgcharset
00019838 g     F .text	00000038 exit
0000c0a0 g     F .text	000000c4 _fwalk_reent
00017a10 g     F .text	000000c8 alt_up_ps2_init
0000d770 g     F .text	000001fc __mdiff
000186b4 g     F .text	00000054 alt_flash_close_dev
080026bc g     O .bss	00000004 repeatActionMutex_X
00006e04 g     F .text	00000074 .hidden __modsi3
08002638 g     O .rwdata	00000004 __ctype_ptr__
00002e0c g     F .text	00000078 vTaskDelay
10000000 g       *ABS*	00000000 __alt_data_end
0000b6b0 g     F .text	00000004 __sfp_lock_release
08000000 g       *ABS*	00000000 __alt_mem_sdram
00003e38 g     F .text	0000004c xTaskGetSchedulerState
0800050a g     O .rodata	00000101 _ctype_
00017494 g     F .text	00000054 altera_avalon_uart_close
080026a8 g     O .bss	00000004 freq_semaphore
00019b08 g     F .text	00000034 _exit
00018278 g     F .text	0000012c alt_alarm_start
0000c240 g     F .text	000001bc __smakebuf_r
000144c8 g     F .text	00000034 alt_write_native_32bit
00017c08 g     F .text	00000068 alt_up_ps2_wait_for_ack
000040fc g     F .text	00000060 vTaskExitCritical
00007360 g     F .text	00000098 strlen
00001700 g     F .text	000000e0 pxPortInitialiseStack
00018948 g     F .text	00000154 open
000119e8 g     F .text	000000dc .hidden __gedf2
00013c78 g     F .text	0000008c alt_flash_cfi_get_info
08002600 g     O .rwdata	00000004 __wctomb
0000e784 g     F .text	00000018 __sprint_r
0000376c g     F .text	0000003c vTaskSetTimeOutState
0800261c g     O .rwdata	00000004 alt_priority_mask
000095f0 g     F .text	0000001c __vfprintf_internal
00017524 g     F .text	000001dc altera_avalon_uart_read
000105a8 g     F .text	0000005c _wctomb_r
00002624 g     F .text	00000030 uxQueueMessagesWaitingFromISR
00002a00 g     F .text	00000040 xQueueIsQueueEmptyFromISR
00017e38 g     F .text	0000008c alt_up_ps2_read_fd
000122d0 g     F .text	000008fc .hidden __subdf3
0000d1a4 g     F .text	000000b0 __lo0bits
08002630 g     O .rwdata	00000008 alt_alarm_list
000184fc g     F .text	00000060 _do_ctors
0000515c g     F .text	000000cc Frequency_Analyser_initIRQ
0000415c g     F .text	00000044 uxTaskResetEventItemValue
000104b8 g     F .text	000000c0 wcrtomb
00001c80 g     F .text	000000cc xQueueCreateMutex
00012d30 g     F .text	000000d0 close
00018c94 g     F .text	00000068 alt_program_amd
000046f0 g     F .text	00000118 vTaskNotifyGiveFromISR
00000f24 g     F .text	0000003c vEventGroupClearBitsCallback
0000215c g     F .text	000000d0 xQueueGiveFromISR
000100d4 g     F .text	00000080 fputwc
0000b6b4 g     F .text	00000004 __sinit_lock_acquire
0000cf18 g     F .text	00000120 __multadd
0000cef0 g     F .text	00000028 _Bfree



Disassembly of section .exceptions:

00000020 <save_context>:
# Entry point for exceptions.
.section .exceptions.entry, "xa"		

# Save the entire context of a task.
save_context:
	addi	ea, ea, -4			# Point to the next instruction.
  20:	ef7fff04 	addi	ea,ea,-4
	addi	sp,	sp, -116		# Create space on the stack.
  24:	deffe304 	addi	sp,sp,-116
	stw		ra, 0(sp)
  28:	dfc00015 	stw	ra,0(sp)
								# Leave a gap for muldiv 0
	stw		at, 8(sp)		 
  2c:	d8400215 	stw	at,8(sp)
	stw		r2, 12(sp)
  30:	d8800315 	stw	r2,12(sp)
	stw		r3, 16(sp)
  34:	d8c00415 	stw	r3,16(sp)
	stw		r4, 20(sp)
  38:	d9000515 	stw	r4,20(sp)
	stw		r5, 24(sp) 
  3c:	d9400615 	stw	r5,24(sp)
	stw		r6, 28(sp) 
  40:	d9800715 	stw	r6,28(sp)
	stw		r7, 32(sp) 
  44:	d9c00815 	stw	r7,32(sp)
	stw		r8, 36(sp) 
  48:	da000915 	stw	r8,36(sp)
	stw		r9, 40(sp) 
  4c:	da400a15 	stw	r9,40(sp)
	stw		r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
	stw		r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
	stw		r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
	stw		r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
	stw		r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
	stw		r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
	rdctl	r5, estatus 		# Save the eStatus
  68:	000b307a 	rdctl	r5,estatus
	stw		r5, 68(sp)
  6c:	d9401115 	stw	r5,68(sp)
	stw		ea, 72(sp)			# Save the PC
  70:	df401215 	stw	ea,72(sp)
	stw		r16, 76(sp)			# Save the remaining registers
  74:	dc001315 	stw	r16,76(sp)
	stw		r17, 80(sp)
  78:	dc401415 	stw	r17,80(sp)
	stw		r18, 84(sp)
  7c:	dc801515 	stw	r18,84(sp)
	stw		r19, 88(sp)
  80:	dcc01615 	stw	r19,88(sp)
	stw		r20, 92(sp)
  84:	dd001715 	stw	r20,92(sp)
	stw		r21, 96(sp)
  88:	dd401815 	stw	r21,96(sp)
	stw		r22, 100(sp)
  8c:	dd801915 	stw	r22,100(sp)
	stw		r23, 104(sp)
  90:	ddc01a15 	stw	r23,104(sp)
	stw		gp, 108(sp)
  94:	de801b15 	stw	gp,108(sp)
	stw		fp, 112(sp)
  98:	df001c15 	stw	fp,112(sp)

0000009c <save_sp_to_pxCurrentTCB>:
  9c:	06020034 	movhi	et,2048

save_sp_to_pxCurrentTCB:
	movia	et, pxCurrentTCB	# Load the address of the pxCurrentTCB pointer
  a0:	c6099904 	addi	et,et,9828
	ldw		et, (et)			# Load the value of the pxCurrentTCB pointer
  a4:	c6000017 	ldw	et,0(et)
	stw		sp, (et)			# Store the stack pointer into the top of the TCB
  a8:	c6c00015 	stw	sp,0(et)

000000ac <hw_irq_test>:
hw_irq_test:
	/*
     * Test to see if the exception was a software exception or caused 
     * by an external interrupt, and vector accordingly.
     */
    rdctl	r4, ipending		# Load the Pending Interrupts indication
  ac:	0009313a 	rdctl	r4,ipending
	rdctl	r5, estatus 		# Load the eStatus (enabled interrupts).
  b0:	000b307a 	rdctl	r5,estatus
    andi	r2, r5, 1			# Are interrupts enabled globally.
  b4:	2880004c 	andi	r2,r5,1
    beq		r2, zero, soft_exceptions		# Interrupts are not enabled.
  b8:	10002526 	beq	r2,zero,150 <soft_exceptions>
    beq		r4, zero, soft_exceptions		# There are no interrupts triggered.
  bc:	20002426 	beq	r4,zero,150 <soft_exceptions>

000000c0 <hw_irq_handler>:

	.section .exceptions.irqhandler, "xa"
hw_irq_handler:
	call	alt_irq_handler					# Call the alt_irq_handler to deliver to the registered interrupt handler.
  c0:	000017c0 	call	17c <alt_irq_handler>

000000c4 <restore_sp_from_pxCurrentTCB>:
  c4:	06020034 	movhi	et,2048

    .section .exceptions.irqreturn, "xa"
restore_sp_from_pxCurrentTCB:
	movia	et, pxCurrentTCB		# Load the address of the pxCurrentTCB pointer
  c8:	c6099904 	addi	et,et,9828
	ldw		et, (et)				# Load the value of the pxCurrentTCB pointer
  cc:	c6000017 	ldw	et,0(et)
	ldw		sp, (et)				# Load the stack pointer with the top value of the TCB
  d0:	c6c00017 	ldw	sp,0(et)

000000d4 <restore_context>:

restore_context:
	ldw		ra, 0(sp)		# Restore the registers.
  d4:	dfc00017 	ldw	ra,0(sp)
							# Leave a gap for muldiv 0.
	ldw		at, 8(sp)
  d8:	d8400217 	ldw	at,8(sp)
	ldw		r2, 12(sp)
  dc:	d8800317 	ldw	r2,12(sp)
	ldw		r3, 16(sp)
  e0:	d8c00417 	ldw	r3,16(sp)
	ldw		r4, 20(sp)
  e4:	d9000517 	ldw	r4,20(sp)
	ldw		r5, 24(sp) 
  e8:	d9400617 	ldw	r5,24(sp)
	ldw		r6, 28(sp) 
  ec:	d9800717 	ldw	r6,28(sp)
	ldw		r7, 32(sp) 
  f0:	d9c00817 	ldw	r7,32(sp)
	ldw		r8, 36(sp) 
  f4:	da000917 	ldw	r8,36(sp)
	ldw		r9, 40(sp) 
  f8:	da400a17 	ldw	r9,40(sp)
	ldw		r10, 44(sp)
  fc:	da800b17 	ldw	r10,44(sp)
	ldw		r11, 48(sp)
 100:	dac00c17 	ldw	r11,48(sp)
	ldw		r12, 52(sp)
 104:	db000d17 	ldw	r12,52(sp)
	ldw		r13, 56(sp)
 108:	db400e17 	ldw	r13,56(sp)
	ldw		r14, 60(sp)
 10c:	db800f17 	ldw	r14,60(sp)
	ldw		r15, 64(sp)
 110:	dbc01017 	ldw	r15,64(sp)
	ldw		et, 68(sp)		# Load the eStatus
 114:	de001117 	ldw	et,68(sp)
	wrctl	estatus, et 	# Write the eStatus
 118:	c001707a 	wrctl	estatus,et
	ldw		ea, 72(sp)		# Load the Program Counter
 11c:	df401217 	ldw	ea,72(sp)
	ldw		r16, 76(sp)
 120:	dc001317 	ldw	r16,76(sp)
	ldw		r17, 80(sp)
 124:	dc401417 	ldw	r17,80(sp)
	ldw		r18, 84(sp)
 128:	dc801517 	ldw	r18,84(sp)
	ldw		r19, 88(sp)
 12c:	dcc01617 	ldw	r19,88(sp)
	ldw		r20, 92(sp)
 130:	dd001717 	ldw	r20,92(sp)
	ldw		r21, 96(sp)
 134:	dd401817 	ldw	r21,96(sp)
	ldw		r22, 100(sp)
 138:	dd801917 	ldw	r22,100(sp)
	ldw		r23, 104(sp)
 13c:	ddc01a17 	ldw	r23,104(sp)
	ldw		gp, 108(sp)
 140:	de801b17 	ldw	gp,108(sp)
	ldw		fp, 112(sp)
 144:	df001c17 	ldw	fp,112(sp)
	addi	sp,	sp, 116		# Release stack space
 148:	dec01d04 	addi	sp,sp,116

    eret					# Return to address ea, loading eStatus into Status.
 14c:	ef80083a 	eret

00000150 <soft_exceptions>:
   
	.section .exceptions.soft, "xa"
soft_exceptions:
	ldw		et, 0(ea)				# Load the instruction where the interrupt occured.
 150:	ee000017 	ldw	et,0(ea)
	movhi	at, %hi(0x003B683A)		# Load the registers with the trap instruction code
 154:	00400ef4 	movhi	at,59
	ori		at, at, %lo(0x003B683A)
 158:	085a0e94 	ori	at,at,26682
   	cmpne	et, et, at				# Compare the trap instruction code to the last excuted instruction
 15c:	c070c03a 	cmpne	et,et,at
  	beq		et, r0, call_scheduler	# its a trap so switchcontext
 160:	c0000226 	beq	et,zero,16c <call_scheduler>
  	break							# This is an un-implemented instruction or muldiv problem.
 164:	003da03a 	break	0
  	br		restore_context			# its something else
 168:	003fda06 	br	d4 <__alt_data_end+0xf00000d4>

0000016c <call_scheduler>:

call_scheduler:
	addi	ea, ea, 4						# A trap was called, increment the program counter so it is not called again.
 16c:	ef400104 	addi	ea,ea,4
	stw		ea, 72(sp)						# Save the new program counter to the context.
 170:	df401215 	stw	ea,72(sp)
	call	vTaskSwitchContext				# Pick the next context.
 174:	00033140 	call	3314 <vTaskSwitchContext>
	br		restore_sp_from_pxCurrentTCB	# Switch in the task context and restore. 
 178:	003fd206 	br	c4 <__alt_data_end+0xf00000c4>

0000017c <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 17c:	defff904 	addi	sp,sp,-28
 180:	dfc00615 	stw	ra,24(sp)
 184:	df000515 	stw	fp,20(sp)
 188:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
 18c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 190:	0005313a 	rdctl	r2,ipending
 194:	e0bffe15 	stw	r2,-8(fp)

  return active;
 198:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 19c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 1a0:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 1a4:	00800044 	movi	r2,1
 1a8:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 1ac:	e0fffb17 	ldw	r3,-20(fp)
 1b0:	e0bffc17 	ldw	r2,-16(fp)
 1b4:	1884703a 	and	r2,r3,r2
 1b8:	10001526 	beq	r2,zero,210 <alt_irq_handler+0x94>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 1bc:	00820234 	movhi	r2,2056
 1c0:	10be4104 	addi	r2,r2,-1788
 1c4:	e0fffd17 	ldw	r3,-12(fp)
 1c8:	180690fa 	slli	r3,r3,3
 1cc:	10c5883a 	add	r2,r2,r3
 1d0:	10c00017 	ldw	r3,0(r2)
 1d4:	00820234 	movhi	r2,2056
 1d8:	10be4104 	addi	r2,r2,-1788
 1dc:	e13ffd17 	ldw	r4,-12(fp)
 1e0:	200890fa 	slli	r4,r4,3
 1e4:	1105883a 	add	r2,r2,r4
 1e8:	10800104 	addi	r2,r2,4
 1ec:	10800017 	ldw	r2,0(r2)
 1f0:	e17ffd17 	ldw	r5,-12(fp)
 1f4:	1009883a 	mov	r4,r2
 1f8:	183ee83a 	callr	r3
#endif
        break;
 1fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 200:	0005313a 	rdctl	r2,ipending
 204:	e0bfff15 	stw	r2,-4(fp)

  return active;
 208:	e0bfff17 	ldw	r2,-4(fp)
 20c:	00000706 	br	22c <alt_irq_handler+0xb0>
      }
      mask <<= 1;
 210:	e0bffc17 	ldw	r2,-16(fp)
 214:	1085883a 	add	r2,r2,r2
 218:	e0bffc15 	stw	r2,-16(fp)
      i++;
 21c:	e0bffd17 	ldw	r2,-12(fp)
 220:	10800044 	addi	r2,r2,1
 224:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 228:	003fe006 	br	1ac <__alt_data_end+0xf00001ac>

    active = alt_irq_pending ();
 22c:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 230:	e0bffb17 	ldw	r2,-20(fp)
 234:	103fda1e 	bne	r2,zero,1a0 <__alt_data_end+0xf00001a0>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 238:	0001883a 	nop
}
 23c:	0001883a 	nop
 240:	e037883a 	mov	sp,fp
 244:	dfc00117 	ldw	ra,4(sp)
 248:	df000017 	ldw	fp,0(sp)
 24c:	dec00204 	addi	sp,sp,8
 250:	f800283a 	ret

Disassembly of section .text:

00000254 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     254:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     258:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     25c:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     260:	00bffd16 	blt	zero,r2,258 <__alt_data_end+0xf0000258>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     264:	06c40034 	movhi	sp,4096
    ori sp, sp, %lo(__alt_stack_pointer)
     268:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
     26c:	06820034 	movhi	gp,2048
    ori gp, gp, %lo(_gp)
     270:	d6a97314 	ori	gp,gp,42444
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     274:	00820034 	movhi	r2,2048
    ori r2, r2, %lo(__bss_start)
     278:	10898f14 	ori	r2,r2,9788

    movhi r3, %hi(__bss_end)
     27c:	00c201f4 	movhi	r3,2055
    ori r3, r3, %lo(__bss_end)
     280:	18fe8114 	ori	r3,r3,64004

    beq r2, r3, 1f
     284:	10c00326 	beq	r2,r3,294 <_start+0x40>

0:
    stw zero, (r2)
     288:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     28c:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     290:	10fffd36 	bltu	r2,r3,288 <__alt_data_end+0xf0000288>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     294:	00131080 	call	13108 <alt_main>

00000298 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     298:	003fff06 	br	298 <__alt_data_end+0xf0000298>

0000029c <xCoRoutineCreate>:
static void prvCheckDelayedList( void );

/*-----------------------------------------------------------*/

BaseType_t xCoRoutineCreate( crCOROUTINE_CODE pxCoRoutineCode, UBaseType_t uxPriority, UBaseType_t uxIndex )
{
     29c:	defff904 	addi	sp,sp,-28
     2a0:	dfc00615 	stw	ra,24(sp)
     2a4:	df000515 	stw	fp,20(sp)
     2a8:	df000504 	addi	fp,sp,20
     2ac:	e13ffd15 	stw	r4,-12(fp)
     2b0:	e17ffe15 	stw	r5,-8(fp)
     2b4:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
CRCB_t *pxCoRoutine;

	/* Allocate the memory that will store the co-routine control block. */
	pxCoRoutine = ( CRCB_t * ) pvPortMalloc( sizeof( CRCB_t ) );
     2b8:	01000e04 	movi	r4,56
     2bc:	0000fd00 	call	fd0 <pvPortMalloc>
     2c0:	e0bffc15 	stw	r2,-16(fp)
	if( pxCoRoutine )
     2c4:	e0bffc17 	ldw	r2,-16(fp)
     2c8:	10003d26 	beq	r2,zero,3c0 <xCoRoutineCreate+0x124>
	{
		/* If pxCurrentCoRoutine is NULL then this is the first co-routine to
		be created and the co-routine data structures need initialising. */
		if( pxCurrentCoRoutine == NULL )
     2cc:	d0a01e17 	ldw	r2,-32648(gp)
     2d0:	1000031e 	bne	r2,zero,2e0 <xCoRoutineCreate+0x44>
		{
			pxCurrentCoRoutine = pxCoRoutine;
     2d4:	e0bffc17 	ldw	r2,-16(fp)
     2d8:	d0a01e15 	stw	r2,-32648(gp)
			prvInitialiseCoRoutineLists();
     2dc:	00007bc0 	call	7bc <prvInitialiseCoRoutineLists>
		}

		/* Check the priority is within limits. */
		if( uxPriority >= configMAX_CO_ROUTINE_PRIORITIES )
     2e0:	e0bffe17 	ldw	r2,-8(fp)
     2e4:	108000b0 	cmpltui	r2,r2,2
     2e8:	1000021e 	bne	r2,zero,2f4 <xCoRoutineCreate+0x58>
		{
			uxPriority = configMAX_CO_ROUTINE_PRIORITIES - 1;
     2ec:	00800044 	movi	r2,1
     2f0:	e0bffe15 	stw	r2,-8(fp)
		}

		/* Fill out the co-routine control block from the function parameters. */
		pxCoRoutine->uxState = corINITIAL_STATE;
     2f4:	e0bffc17 	ldw	r2,-16(fp)
     2f8:	10000d0d 	sth	zero,52(r2)
		pxCoRoutine->uxPriority = uxPriority;
     2fc:	e0bffc17 	ldw	r2,-16(fp)
     300:	e0fffe17 	ldw	r3,-8(fp)
     304:	10c00b15 	stw	r3,44(r2)
		pxCoRoutine->uxIndex = uxIndex;
     308:	e0bffc17 	ldw	r2,-16(fp)
     30c:	e0ffff17 	ldw	r3,-4(fp)
     310:	10c00c15 	stw	r3,48(r2)
		pxCoRoutine->pxCoRoutineFunction = pxCoRoutineCode;
     314:	e0bffc17 	ldw	r2,-16(fp)
     318:	e0fffd17 	ldw	r3,-12(fp)
     31c:	10c00015 	stw	r3,0(r2)

		/* Initialise all the other co-routine control block parameters. */
		vListInitialiseItem( &( pxCoRoutine->xGenericListItem ) );
     320:	e0bffc17 	ldw	r2,-16(fp)
     324:	10800104 	addi	r2,r2,4
     328:	1009883a 	mov	r4,r2
     32c:	000146c0 	call	146c <vListInitialiseItem>
		vListInitialiseItem( &( pxCoRoutine->xEventListItem ) );
     330:	e0bffc17 	ldw	r2,-16(fp)
     334:	10800604 	addi	r2,r2,24
     338:	1009883a 	mov	r4,r2
     33c:	000146c0 	call	146c <vListInitialiseItem>

		/* Set the co-routine control block as a link back from the ListItem_t.
		This is so we can get back to the containing CRCB from a generic item
		in a list. */
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xGenericListItem ), pxCoRoutine );
     340:	e0bffc17 	ldw	r2,-16(fp)
     344:	e0fffc17 	ldw	r3,-16(fp)
     348:	10c00415 	stw	r3,16(r2)
		listSET_LIST_ITEM_OWNER( &( pxCoRoutine->xEventListItem ), pxCoRoutine );
     34c:	e0bffc17 	ldw	r2,-16(fp)
     350:	e0fffc17 	ldw	r3,-16(fp)
     354:	10c00915 	stw	r3,36(r2)

		/* Event lists are always in priority order. */
		listSET_LIST_ITEM_VALUE( &( pxCoRoutine->xEventListItem ), ( ( TickType_t ) configMAX_CO_ROUTINE_PRIORITIES - ( TickType_t ) uxPriority ) );
     358:	00c00084 	movi	r3,2
     35c:	e0bffe17 	ldw	r2,-8(fp)
     360:	1887c83a 	sub	r3,r3,r2
     364:	e0bffc17 	ldw	r2,-16(fp)
     368:	10c00615 	stw	r3,24(r2)

		/* Now the co-routine has been initialised it can be added to the ready
		list at the correct priority. */
		prvAddCoRoutineToReadyQueue( pxCoRoutine );
     36c:	e0bffc17 	ldw	r2,-16(fp)
     370:	10800b17 	ldw	r2,44(r2)
     374:	d0e01f17 	ldw	r3,-32644(gp)
     378:	1880032e 	bgeu	r3,r2,388 <xCoRoutineCreate+0xec>
     37c:	e0bffc17 	ldw	r2,-16(fp)
     380:	10800b17 	ldw	r2,44(r2)
     384:	d0a01f15 	stw	r2,-32644(gp)
     388:	e0bffc17 	ldw	r2,-16(fp)
     38c:	10800b17 	ldw	r2,44(r2)
     390:	10c00524 	muli	r3,r2,20
     394:	00820034 	movhi	r2,2048
     398:	1089c404 	addi	r2,r2,10000
     39c:	1887883a 	add	r3,r3,r2
     3a0:	e0bffc17 	ldw	r2,-16(fp)
     3a4:	10800104 	addi	r2,r2,4
     3a8:	100b883a 	mov	r5,r2
     3ac:	1809883a 	mov	r4,r3
     3b0:	00014980 	call	1498 <vListInsertEnd>

		xReturn = pdPASS;
     3b4:	00800044 	movi	r2,1
     3b8:	e0bffb15 	stw	r2,-20(fp)
     3bc:	00000206 	br	3c8 <xCoRoutineCreate+0x12c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
     3c0:	00bfffc4 	movi	r2,-1
     3c4:	e0bffb15 	stw	r2,-20(fp)
	}

	return xReturn;
     3c8:	e0bffb17 	ldw	r2,-20(fp)
}
     3cc:	e037883a 	mov	sp,fp
     3d0:	dfc00117 	ldw	ra,4(sp)
     3d4:	df000017 	ldw	fp,0(sp)
     3d8:	dec00204 	addi	sp,sp,8
     3dc:	f800283a 	ret

000003e0 <vCoRoutineAddToDelayedList>:
/*-----------------------------------------------------------*/

void vCoRoutineAddToDelayedList( TickType_t xTicksToDelay, List_t *pxEventList )
{
     3e0:	defffb04 	addi	sp,sp,-20
     3e4:	dfc00415 	stw	ra,16(sp)
     3e8:	df000315 	stw	fp,12(sp)
     3ec:	df000304 	addi	fp,sp,12
     3f0:	e13ffe15 	stw	r4,-8(fp)
     3f4:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeToWake;

	/* Calculate the time to wake - this may overflow but this is
	not a problem. */
	xTimeToWake = xCoRoutineTickCount + xTicksToDelay;
     3f8:	d0e02017 	ldw	r3,-32640(gp)
     3fc:	e0bffe17 	ldw	r2,-8(fp)
     400:	1885883a 	add	r2,r3,r2
     404:	e0bffd15 	stw	r2,-12(fp)

	/* We must remove ourselves from the ready list before adding
	ourselves to the blocked list as the same list item is used for
	both lists. */
	( void ) uxListRemove( ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     408:	d0a01e17 	ldw	r2,-32648(gp)
     40c:	10800104 	addi	r2,r2,4
     410:	1009883a 	mov	r4,r2
     414:	00015fc0 	call	15fc <uxListRemove>

	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentCoRoutine->xGenericListItem ), xTimeToWake );
     418:	d0a01e17 	ldw	r2,-32648(gp)
     41c:	e0fffd17 	ldw	r3,-12(fp)
     420:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xCoRoutineTickCount )
     424:	d0a02017 	ldw	r2,-32640(gp)
     428:	e0fffd17 	ldw	r3,-12(fp)
     42c:	1880072e 	bgeu	r3,r2,44c <vCoRoutineAddToDelayedList+0x6c>
	{
		/* Wake time has overflowed.  Place this item in the
		overflow list. */
		vListInsert( ( List_t * ) pxOverflowDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     430:	d0e01d17 	ldw	r3,-32652(gp)
     434:	d0a01e17 	ldw	r2,-32648(gp)
     438:	10800104 	addi	r2,r2,4
     43c:	100b883a 	mov	r5,r2
     440:	1809883a 	mov	r4,r3
     444:	00015240 	call	1524 <vListInsert>
     448:	00000606 	br	464 <vCoRoutineAddToDelayedList+0x84>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the
		current block list. */
		vListInsert( ( List_t * ) pxDelayedCoRoutineList, ( ListItem_t * ) &( pxCurrentCoRoutine->xGenericListItem ) );
     44c:	d0e01c17 	ldw	r3,-32656(gp)
     450:	d0a01e17 	ldw	r2,-32648(gp)
     454:	10800104 	addi	r2,r2,4
     458:	100b883a 	mov	r5,r2
     45c:	1809883a 	mov	r4,r3
     460:	00015240 	call	1524 <vListInsert>
	}

	if( pxEventList )
     464:	e0bfff17 	ldw	r2,-4(fp)
     468:	10000526 	beq	r2,zero,480 <vCoRoutineAddToDelayedList+0xa0>
	{
		/* Also add the co-routine to an event list.  If this is done then the
		function must be called with interrupts disabled. */
		vListInsert( pxEventList, &( pxCurrentCoRoutine->xEventListItem ) );
     46c:	d0a01e17 	ldw	r2,-32648(gp)
     470:	10800604 	addi	r2,r2,24
     474:	100b883a 	mov	r5,r2
     478:	e13fff17 	ldw	r4,-4(fp)
     47c:	00015240 	call	1524 <vListInsert>
	}
}
     480:	0001883a 	nop
     484:	e037883a 	mov	sp,fp
     488:	dfc00117 	ldw	ra,4(sp)
     48c:	df000017 	ldw	fp,0(sp)
     490:	dec00204 	addi	sp,sp,8
     494:	f800283a 	ret

00000498 <prvCheckPendingReadyList>:
/*-----------------------------------------------------------*/

static void prvCheckPendingReadyList( void )
{
     498:	defffb04 	addi	sp,sp,-20
     49c:	dfc00415 	stw	ra,16(sp)
     4a0:	df000315 	stw	fp,12(sp)
     4a4:	df000304 	addi	fp,sp,12
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     4a8:	00002906 	br	550 <prvCheckPendingReadyList+0xb8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     4ac:	0005303a 	rdctl	r2,status
     4b0:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     4b4:	e0fffe17 	ldw	r3,-8(fp)
     4b8:	00bfff84 	movi	r2,-2
     4bc:	1884703a 	and	r2,r3,r2
     4c0:	1001703a 	wrctl	status,r2
		CRCB_t *pxUnblockedCRCB;

		/* The pending ready list can be accessed by an ISR. */
		portDISABLE_INTERRUPTS();
		{
			pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( (&xPendingReadyCoRoutineList) );
     4c4:	00820034 	movhi	r2,2048
     4c8:	1089d804 	addi	r2,r2,10080
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	10800317 	ldw	r2,12(r2)
     4d4:	e0bffd15 	stw	r2,-12(fp)
			( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     4d8:	e0bffd17 	ldw	r2,-12(fp)
     4dc:	10800604 	addi	r2,r2,24
     4e0:	1009883a 	mov	r4,r2
     4e4:	00015fc0 	call	15fc <uxListRemove>
     4e8:	00800044 	movi	r2,1
     4ec:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     4f0:	e0bfff17 	ldw	r2,-4(fp)
     4f4:	1001703a 	wrctl	status,r2
		}
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
     4f8:	e0bffd17 	ldw	r2,-12(fp)
     4fc:	10800104 	addi	r2,r2,4
     500:	1009883a 	mov	r4,r2
     504:	00015fc0 	call	15fc <uxListRemove>
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
     508:	e0bffd17 	ldw	r2,-12(fp)
     50c:	10800b17 	ldw	r2,44(r2)
     510:	d0e01f17 	ldw	r3,-32644(gp)
     514:	1880032e 	bgeu	r3,r2,524 <prvCheckPendingReadyList+0x8c>
     518:	e0bffd17 	ldw	r2,-12(fp)
     51c:	10800b17 	ldw	r2,44(r2)
     520:	d0a01f15 	stw	r2,-32644(gp)
     524:	e0bffd17 	ldw	r2,-12(fp)
     528:	10800b17 	ldw	r2,44(r2)
     52c:	10c00524 	muli	r3,r2,20
     530:	00820034 	movhi	r2,2048
     534:	1089c404 	addi	r2,r2,10000
     538:	1887883a 	add	r3,r3,r2
     53c:	e0bffd17 	ldw	r2,-12(fp)
     540:	10800104 	addi	r2,r2,4
     544:	100b883a 	mov	r5,r2
     548:	1809883a 	mov	r4,r3
     54c:	00014980 	call	1498 <vListInsertEnd>
static void prvCheckPendingReadyList( void )
{
	/* Are there any co-routines waiting to get moved to the ready list?  These
	are co-routines that have been readied by an ISR.  The ISR cannot access
	the	ready lists itself. */
	while( listLIST_IS_EMPTY( &xPendingReadyCoRoutineList ) == pdFALSE )
     550:	00820034 	movhi	r2,2048
     554:	1089d804 	addi	r2,r2,10080
     558:	10800017 	ldw	r2,0(r2)
     55c:	103fd31e 	bne	r2,zero,4ac <__alt_data_end+0xf00004ac>
		portENABLE_INTERRUPTS();

		( void ) uxListRemove( &( pxUnblockedCRCB->xGenericListItem ) );
		prvAddCoRoutineToReadyQueue( pxUnblockedCRCB );
	}
}
     560:	0001883a 	nop
     564:	e037883a 	mov	sp,fp
     568:	dfc00117 	ldw	ra,4(sp)
     56c:	df000017 	ldw	fp,0(sp)
     570:	dec00204 	addi	sp,sp,8
     574:	f800283a 	ret

00000578 <prvCheckDelayedList>:
/*-----------------------------------------------------------*/

static void prvCheckDelayedList( void )
{
     578:	defffa04 	addi	sp,sp,-24
     57c:	dfc00515 	stw	ra,20(sp)
     580:	df000415 	stw	fp,16(sp)
     584:	df000404 	addi	fp,sp,16
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
     588:	00030dc0 	call	30dc <xTaskGetTickCount>
     58c:	1007883a 	mov	r3,r2
     590:	d0a02117 	ldw	r2,-32636(gp)
     594:	1885c83a 	sub	r2,r3,r2
     598:	d0a02215 	stw	r2,-32632(gp)
	while( xPassedTicks )
     59c:	00004206 	br	6a8 <prvCheckDelayedList+0x130>
	{
		xCoRoutineTickCount++;
     5a0:	d0a02017 	ldw	r2,-32640(gp)
     5a4:	10800044 	addi	r2,r2,1
     5a8:	d0a02015 	stw	r2,-32640(gp)
		xPassedTicks--;
     5ac:	d0a02217 	ldw	r2,-32632(gp)
     5b0:	10bfffc4 	addi	r2,r2,-1
     5b4:	d0a02215 	stw	r2,-32632(gp)

		/* If the tick count has overflowed we need to swap the ready lists. */
		if( xCoRoutineTickCount == 0 )
     5b8:	d0a02017 	ldw	r2,-32640(gp)
     5bc:	1000371e 	bne	r2,zero,69c <prvCheckDelayedList+0x124>
		{
			List_t * pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.  If there are
			any items in pxDelayedCoRoutineList here then there is an error! */
			pxTemp = pxDelayedCoRoutineList;
     5c0:	d0a01c17 	ldw	r2,-32656(gp)
     5c4:	e0bffc15 	stw	r2,-16(fp)
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
     5c8:	d0a01d17 	ldw	r2,-32652(gp)
     5cc:	d0a01c15 	stw	r2,-32656(gp)
			pxOverflowDelayedCoRoutineList = pxTemp;
     5d0:	e0bffc17 	ldw	r2,-16(fp)
     5d4:	d0a01d15 	stw	r2,-32652(gp)
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     5d8:	00003006 	br	69c <prvCheckDelayedList+0x124>
		{
			pxCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedCoRoutineList );
     5dc:	d0a01c17 	ldw	r2,-32656(gp)
     5e0:	10800317 	ldw	r2,12(r2)
     5e4:	10800317 	ldw	r2,12(r2)
     5e8:	e0bffd15 	stw	r2,-12(fp)

			if( xCoRoutineTickCount < listGET_LIST_ITEM_VALUE( &( pxCRCB->xGenericListItem ) ) )
     5ec:	e0bffd17 	ldw	r2,-12(fp)
     5f0:	10800117 	ldw	r2,4(r2)
     5f4:	d0e02017 	ldw	r3,-32640(gp)
     5f8:	1880012e 	bgeu	r3,r2,600 <prvCheckDelayedList+0x88>
			{
				/* Timeout not yet expired. */
				break;
     5fc:	00002a06 	br	6a8 <prvCheckDelayedList+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
     600:	0005303a 	rdctl	r2,status
     604:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
     608:	e0ffff17 	ldw	r3,-4(fp)
     60c:	00bfff84 	movi	r2,-2
     610:	1884703a 	and	r2,r3,r2
     614:	1001703a 	wrctl	status,r2
				/* The event could have occurred just before this critical
				section.  If this is the case then the generic list item will
				have been moved to the pending ready list and the following
				line is still valid.  Also the pvContainer parameter will have
				been set to NULL so the following lines are also valid. */
				( void ) uxListRemove( &( pxCRCB->xGenericListItem ) );
     618:	e0bffd17 	ldw	r2,-12(fp)
     61c:	10800104 	addi	r2,r2,4
     620:	1009883a 	mov	r4,r2
     624:	00015fc0 	call	15fc <uxListRemove>

				/* Is the co-routine waiting on an event also? */
				if( pxCRCB->xEventListItem.pvContainer )
     628:	e0bffd17 	ldw	r2,-12(fp)
     62c:	10800a17 	ldw	r2,40(r2)
     630:	10000426 	beq	r2,zero,644 <prvCheckDelayedList+0xcc>
				{
					( void ) uxListRemove( &( pxCRCB->xEventListItem ) );
     634:	e0bffd17 	ldw	r2,-12(fp)
     638:	10800604 	addi	r2,r2,24
     63c:	1009883a 	mov	r4,r2
     640:	00015fc0 	call	15fc <uxListRemove>
     644:	00800044 	movi	r2,1
     648:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
     64c:	e0bffe17 	ldw	r2,-8(fp)
     650:	1001703a 	wrctl	status,r2
				}
			}
			portENABLE_INTERRUPTS();

			prvAddCoRoutineToReadyQueue( pxCRCB );
     654:	e0bffd17 	ldw	r2,-12(fp)
     658:	10800b17 	ldw	r2,44(r2)
     65c:	d0e01f17 	ldw	r3,-32644(gp)
     660:	1880032e 	bgeu	r3,r2,670 <prvCheckDelayedList+0xf8>
     664:	e0bffd17 	ldw	r2,-12(fp)
     668:	10800b17 	ldw	r2,44(r2)
     66c:	d0a01f15 	stw	r2,-32644(gp)
     670:	e0bffd17 	ldw	r2,-12(fp)
     674:	10800b17 	ldw	r2,44(r2)
     678:	10c00524 	muli	r3,r2,20
     67c:	00820034 	movhi	r2,2048
     680:	1089c404 	addi	r2,r2,10000
     684:	1887883a 	add	r3,r3,r2
     688:	e0bffd17 	ldw	r2,-12(fp)
     68c:	10800104 	addi	r2,r2,4
     690:	100b883a 	mov	r5,r2
     694:	1809883a 	mov	r4,r3
     698:	00014980 	call	1498 <vListInsertEnd>
			pxDelayedCoRoutineList = pxOverflowDelayedCoRoutineList;
			pxOverflowDelayedCoRoutineList = pxTemp;
		}

		/* See if this tick has made a timeout expire. */
		while( listLIST_IS_EMPTY( pxDelayedCoRoutineList ) == pdFALSE )
     69c:	d0a01c17 	ldw	r2,-32656(gp)
     6a0:	10800017 	ldw	r2,0(r2)
     6a4:	103fcd1e 	bne	r2,zero,5dc <__alt_data_end+0xf00005dc>
static void prvCheckDelayedList( void )
{
CRCB_t *pxCRCB;

	xPassedTicks = xTaskGetTickCount() - xLastTickCount;
	while( xPassedTicks )
     6a8:	d0a02217 	ldw	r2,-32632(gp)
     6ac:	103fbc1e 	bne	r2,zero,5a0 <__alt_data_end+0xf00005a0>

			prvAddCoRoutineToReadyQueue( pxCRCB );
		}
	}

	xLastTickCount = xCoRoutineTickCount;
     6b0:	d0a02017 	ldw	r2,-32640(gp)
     6b4:	d0a02115 	stw	r2,-32636(gp)
}
     6b8:	0001883a 	nop
     6bc:	e037883a 	mov	sp,fp
     6c0:	dfc00117 	ldw	ra,4(sp)
     6c4:	df000017 	ldw	fp,0(sp)
     6c8:	dec00204 	addi	sp,sp,8
     6cc:	f800283a 	ret

000006d0 <vCoRoutineSchedule>:
/*-----------------------------------------------------------*/

void vCoRoutineSchedule( void )
{
     6d0:	defffd04 	addi	sp,sp,-12
     6d4:	dfc00215 	stw	ra,8(sp)
     6d8:	df000115 	stw	fp,4(sp)
     6dc:	df000104 	addi	fp,sp,4
	/* See if any co-routines readied by events need moving to the ready lists. */
	prvCheckPendingReadyList();
     6e0:	00004980 	call	498 <prvCheckPendingReadyList>

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();
     6e4:	00005780 	call	578 <prvCheckDelayedList>

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     6e8:	00000506 	br	700 <vCoRoutineSchedule+0x30>
	{
		if( uxTopCoRoutineReadyPriority == 0 )
     6ec:	d0a01f17 	ldw	r2,-32644(gp)
     6f0:	10002c26 	beq	r2,zero,7a4 <vCoRoutineSchedule+0xd4>
		{
			/* No more co-routines to check. */
			return;
		}
		--uxTopCoRoutineReadyPriority;
     6f4:	d0a01f17 	ldw	r2,-32644(gp)
     6f8:	10bfffc4 	addi	r2,r2,-1
     6fc:	d0a01f15 	stw	r2,-32644(gp)

	/* See if any delayed co-routines have timed out. */
	prvCheckDelayedList();

	/* Find the highest priority queue that contains ready co-routines. */
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
     700:	d0e01f17 	ldw	r3,-32644(gp)
     704:	00820034 	movhi	r2,2048
     708:	1089c404 	addi	r2,r2,10000
     70c:	18c00524 	muli	r3,r3,20
     710:	10c5883a 	add	r2,r2,r3
     714:	10800017 	ldw	r2,0(r2)
     718:	103ff426 	beq	r2,zero,6ec <__alt_data_end+0xf00006ec>
		--uxTopCoRoutineReadyPriority;
	}

	/* listGET_OWNER_OF_NEXT_ENTRY walks through the list, so the co-routines
	 of the	same priority get an equal share of the processor time. */
	listGET_OWNER_OF_NEXT_ENTRY( pxCurrentCoRoutine, &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) );
     71c:	d0a01f17 	ldw	r2,-32644(gp)
     720:	10c00524 	muli	r3,r2,20
     724:	00820034 	movhi	r2,2048
     728:	1089c404 	addi	r2,r2,10000
     72c:	1885883a 	add	r2,r3,r2
     730:	e0bfff15 	stw	r2,-4(fp)
     734:	e0bfff17 	ldw	r2,-4(fp)
     738:	10800117 	ldw	r2,4(r2)
     73c:	10c00117 	ldw	r3,4(r2)
     740:	e0bfff17 	ldw	r2,-4(fp)
     744:	10c00115 	stw	r3,4(r2)
     748:	e0bfff17 	ldw	r2,-4(fp)
     74c:	10c00117 	ldw	r3,4(r2)
     750:	e0bfff17 	ldw	r2,-4(fp)
     754:	10800204 	addi	r2,r2,8
     758:	1880051e 	bne	r3,r2,770 <vCoRoutineSchedule+0xa0>
     75c:	e0bfff17 	ldw	r2,-4(fp)
     760:	10800117 	ldw	r2,4(r2)
     764:	10c00117 	ldw	r3,4(r2)
     768:	e0bfff17 	ldw	r2,-4(fp)
     76c:	10c00115 	stw	r3,4(r2)
     770:	e0bfff17 	ldw	r2,-4(fp)
     774:	10800117 	ldw	r2,4(r2)
     778:	10800317 	ldw	r2,12(r2)
     77c:	d0a01e15 	stw	r2,-32648(gp)

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );
     780:	d0a01e17 	ldw	r2,-32648(gp)
     784:	10800017 	ldw	r2,0(r2)
     788:	d1201e17 	ldw	r4,-32648(gp)
     78c:	d0e01e17 	ldw	r3,-32648(gp)
     790:	18c00c17 	ldw	r3,48(r3)
     794:	180b883a 	mov	r5,r3
     798:	103ee83a 	callr	r2

	return;
     79c:	0001883a 	nop
     7a0:	00000106 	br	7a8 <vCoRoutineSchedule+0xd8>
	while( listLIST_IS_EMPTY( &( pxReadyCoRoutineLists[ uxTopCoRoutineReadyPriority ] ) ) )
	{
		if( uxTopCoRoutineReadyPriority == 0 )
		{
			/* No more co-routines to check. */
			return;
     7a4:	0001883a 	nop

	/* Call the co-routine. */
	( pxCurrentCoRoutine->pxCoRoutineFunction )( pxCurrentCoRoutine, pxCurrentCoRoutine->uxIndex );

	return;
}
     7a8:	e037883a 	mov	sp,fp
     7ac:	dfc00117 	ldw	ra,4(sp)
     7b0:	df000017 	ldw	fp,0(sp)
     7b4:	dec00204 	addi	sp,sp,8
     7b8:	f800283a 	ret

000007bc <prvInitialiseCoRoutineLists>:
/*-----------------------------------------------------------*/

static void prvInitialiseCoRoutineLists( void )
{
     7bc:	defffd04 	addi	sp,sp,-12
     7c0:	dfc00215 	stw	ra,8(sp)
     7c4:	df000115 	stw	fp,4(sp)
     7c8:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7cc:	e03fff15 	stw	zero,-4(fp)
     7d0:	00000a06 	br	7fc <prvInitialiseCoRoutineLists+0x40>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
     7d4:	e0bfff17 	ldw	r2,-4(fp)
     7d8:	10c00524 	muli	r3,r2,20
     7dc:	00820034 	movhi	r2,2048
     7e0:	1089c404 	addi	r2,r2,10000
     7e4:	1885883a 	add	r2,r3,r2
     7e8:	1009883a 	mov	r4,r2
     7ec:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseCoRoutineLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = 0; uxPriority < configMAX_CO_ROUTINE_PRIORITIES; uxPriority++ )
     7f0:	e0bfff17 	ldw	r2,-4(fp)
     7f4:	10800044 	addi	r2,r2,1
     7f8:	e0bfff15 	stw	r2,-4(fp)
     7fc:	e0bfff17 	ldw	r2,-4(fp)
     800:	108000b0 	cmpltui	r2,r2,2
     804:	103ff31e 	bne	r2,zero,7d4 <__alt_data_end+0xf00007d4>
	{
		vListInitialise( ( List_t * ) &( pxReadyCoRoutineLists[ uxPriority ] ) );
	}

	vListInitialise( ( List_t * ) &xDelayedCoRoutineList1 );
     808:	01020034 	movhi	r4,2048
     80c:	2109ce04 	addi	r4,r4,10040
     810:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xDelayedCoRoutineList2 );
     814:	01020034 	movhi	r4,2048
     818:	2109d304 	addi	r4,r4,10060
     81c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( ( List_t * ) &xPendingReadyCoRoutineList );
     820:	01020034 	movhi	r4,2048
     824:	2109d804 	addi	r4,r4,10080
     828:	00014040 	call	1404 <vListInitialise>

	/* Start with pxDelayedCoRoutineList using list1 and the
	pxOverflowDelayedCoRoutineList using list2. */
	pxDelayedCoRoutineList = &xDelayedCoRoutineList1;
     82c:	00820034 	movhi	r2,2048
     830:	1089ce04 	addi	r2,r2,10040
     834:	d0a01c15 	stw	r2,-32656(gp)
	pxOverflowDelayedCoRoutineList = &xDelayedCoRoutineList2;
     838:	00820034 	movhi	r2,2048
     83c:	1089d304 	addi	r2,r2,10060
     840:	d0a01d15 	stw	r2,-32652(gp)
}
     844:	0001883a 	nop
     848:	e037883a 	mov	sp,fp
     84c:	dfc00117 	ldw	ra,4(sp)
     850:	df000017 	ldw	fp,0(sp)
     854:	dec00204 	addi	sp,sp,8
     858:	f800283a 	ret

0000085c <xCoRoutineRemoveFromEventList>:
/*-----------------------------------------------------------*/

BaseType_t xCoRoutineRemoveFromEventList( const List_t *pxEventList )
{
     85c:	defffb04 	addi	sp,sp,-20
     860:	dfc00415 	stw	ra,16(sp)
     864:	df000315 	stw	fp,12(sp)
     868:	df000304 	addi	fp,sp,12
     86c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	/* This function is called from within an interrupt.  It can only access
	event lists and the pending ready list.  This function assumes that a
	check has already been made to ensure pxEventList is not empty. */
	pxUnblockedCRCB = ( CRCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
     870:	e0bfff17 	ldw	r2,-4(fp)
     874:	10800317 	ldw	r2,12(r2)
     878:	10800317 	ldw	r2,12(r2)
     87c:	e0bffe15 	stw	r2,-8(fp)
	( void ) uxListRemove( &( pxUnblockedCRCB->xEventListItem ) );
     880:	e0bffe17 	ldw	r2,-8(fp)
     884:	10800604 	addi	r2,r2,24
     888:	1009883a 	mov	r4,r2
     88c:	00015fc0 	call	15fc <uxListRemove>
	vListInsertEnd( ( List_t * ) &( xPendingReadyCoRoutineList ), &( pxUnblockedCRCB->xEventListItem ) );
     890:	e0bffe17 	ldw	r2,-8(fp)
     894:	10800604 	addi	r2,r2,24
     898:	100b883a 	mov	r5,r2
     89c:	01020034 	movhi	r4,2048
     8a0:	2109d804 	addi	r4,r4,10080
     8a4:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedCRCB->uxPriority >= pxCurrentCoRoutine->uxPriority )
     8a8:	e0bffe17 	ldw	r2,-8(fp)
     8ac:	10c00b17 	ldw	r3,44(r2)
     8b0:	d0a01e17 	ldw	r2,-32648(gp)
     8b4:	10800b17 	ldw	r2,44(r2)
     8b8:	18800336 	bltu	r3,r2,8c8 <xCoRoutineRemoveFromEventList+0x6c>
	{
		xReturn = pdTRUE;
     8bc:	00800044 	movi	r2,1
     8c0:	e0bffd15 	stw	r2,-12(fp)
     8c4:	00000106 	br	8cc <xCoRoutineRemoveFromEventList+0x70>
	}
	else
	{
		xReturn = pdFALSE;
     8c8:	e03ffd15 	stw	zero,-12(fp)
	}

	return xReturn;
     8cc:	e0bffd17 	ldw	r2,-12(fp)
}
     8d0:	e037883a 	mov	sp,fp
     8d4:	dfc00117 	ldw	ra,4(sp)
     8d8:	df000017 	ldw	fp,0(sp)
     8dc:	dec00204 	addi	sp,sp,8
     8e0:	f800283a 	ret

000008e4 <xEventGroupCreate>:
static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits );

/*-----------------------------------------------------------*/

EventGroupHandle_t xEventGroupCreate( void )
{
     8e4:	defffd04 	addi	sp,sp,-12
     8e8:	dfc00215 	stw	ra,8(sp)
     8ec:	df000115 	stw	fp,4(sp)
     8f0:	df000104 	addi	fp,sp,4
EventGroup_t *pxEventBits;

	pxEventBits = pvPortMalloc( sizeof( EventGroup_t ) );
     8f4:	01000604 	movi	r4,24
     8f8:	0000fd00 	call	fd0 <pvPortMalloc>
     8fc:	e0bfff15 	stw	r2,-4(fp)
	if( pxEventBits != NULL )
     900:	e0bfff17 	ldw	r2,-4(fp)
     904:	10000626 	beq	r2,zero,920 <xEventGroupCreate+0x3c>
	{
		pxEventBits->uxEventBits = 0;
     908:	e0bfff17 	ldw	r2,-4(fp)
     90c:	10000015 	stw	zero,0(r2)
		vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
     910:	e0bfff17 	ldw	r2,-4(fp)
     914:	10800104 	addi	r2,r2,4
     918:	1009883a 	mov	r4,r2
     91c:	00014040 	call	1404 <vListInitialise>
	else
	{
		traceEVENT_GROUP_CREATE_FAILED();
	}

	return ( EventGroupHandle_t ) pxEventBits;
     920:	e0bfff17 	ldw	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <xEventGroupSync>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, const EventBits_t uxBitsToWaitFor, TickType_t xTicksToWait )
{
     938:	defff504 	addi	sp,sp,-44
     93c:	dfc00a15 	stw	ra,40(sp)
     940:	df000915 	stw	fp,36(sp)
     944:	df000904 	addi	fp,sp,36
     948:	e13ffc15 	stw	r4,-16(fp)
     94c:	e17ffd15 	stw	r5,-12(fp)
     950:	e1bffe15 	stw	r6,-8(fp)
     954:	e1ffff15 	stw	r7,-4(fp)
EventBits_t uxOriginalBitValue, uxReturn;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     958:	e0bffc17 	ldw	r2,-16(fp)
     95c:	e0bff815 	stw	r2,-32(fp)
BaseType_t xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     960:	e03ff915 	stw	zero,-28(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     964:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		uxOriginalBitValue = pxEventBits->uxEventBits;
     968:	e0bff817 	ldw	r2,-32(fp)
     96c:	10800017 	ldw	r2,0(r2)
     970:	e0bffa15 	stw	r2,-24(fp)

		( void ) xEventGroupSetBits( xEventGroup, uxBitsToSet );
     974:	e17ffd17 	ldw	r5,-12(fp)
     978:	e13ffc17 	ldw	r4,-16(fp)
     97c:	0000cf40 	call	cf4 <xEventGroupSetBits>

		if( ( ( uxOriginalBitValue | uxBitsToSet ) & uxBitsToWaitFor ) == uxBitsToWaitFor )
     980:	e0fffa17 	ldw	r3,-24(fp)
     984:	e0bffd17 	ldw	r2,-12(fp)
     988:	1886b03a 	or	r3,r3,r2
     98c:	e0bffe17 	ldw	r2,-8(fp)
     990:	1886703a 	and	r3,r3,r2
     994:	e0bffe17 	ldw	r2,-8(fp)
     998:	18800d1e 	bne	r3,r2,9d0 <xEventGroupSync+0x98>
		{
			/* All the rendezvous bits are now set - no need to block. */
			uxReturn = ( uxOriginalBitValue | uxBitsToSet );
     99c:	e0fffa17 	ldw	r3,-24(fp)
     9a0:	e0bffd17 	ldw	r2,-12(fp)
     9a4:	1884b03a 	or	r2,r3,r2
     9a8:	e0bff715 	stw	r2,-36(fp)

			/* Rendezvous always clear the bits.  They will have been cleared
			already unless this is the only task in the rendezvous. */
			pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     9ac:	e0bff817 	ldw	r2,-32(fp)
     9b0:	10c00017 	ldw	r3,0(r2)
     9b4:	e0bffe17 	ldw	r2,-8(fp)
     9b8:	0084303a 	nor	r2,zero,r2
     9bc:	1886703a 	and	r3,r3,r2
     9c0:	e0bff817 	ldw	r2,-32(fp)
     9c4:	10c00015 	stw	r3,0(r2)

			xTicksToWait = 0;
     9c8:	e03fff15 	stw	zero,-4(fp)
     9cc:	00000f06 	br	a0c <xEventGroupSync+0xd4>
		}
		else
		{
			if( xTicksToWait != ( TickType_t ) 0 )
     9d0:	e0bfff17 	ldw	r2,-4(fp)
     9d4:	10000a26 	beq	r2,zero,a00 <xEventGroupSync+0xc8>
				traceEVENT_GROUP_SYNC_BLOCK( xEventGroup, uxBitsToSet, uxBitsToWaitFor );

				/* Store the bits that the calling task is waiting for in the
				task's event list item so the kernel knows when a match is
				found.  Then enter the blocked state. */
				vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | eventCLEAR_EVENTS_ON_EXIT_BIT | eventWAIT_FOR_ALL_BITS ), xTicksToWait );
     9d8:	e0bff817 	ldw	r2,-32(fp)
     9dc:	10c00104 	addi	r3,r2,4
     9e0:	e0bffe17 	ldw	r2,-8(fp)
     9e4:	10814034 	orhi	r2,r2,1280
     9e8:	e1bfff17 	ldw	r6,-4(fp)
     9ec:	100b883a 	mov	r5,r2
     9f0:	1809883a 	mov	r4,r3
     9f4:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

				/* This assignment is obsolete as uxReturn will get set after
				the task unblocks, but some compilers mistakenly generate a
				warning about uxReturn being returned without being set if the
				assignment is omitted. */
				uxReturn = 0;
     9f8:	e03ff715 	stw	zero,-36(fp)
     9fc:	00000306 	br	a0c <xEventGroupSync+0xd4>
			}
			else
			{
				/* The rendezvous bits were not set, but no block time was
				specified - just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     a00:	e0bff817 	ldw	r2,-32(fp)
     a04:	10800017 	ldw	r2,0(r2)
     a08:	e0bff715 	stw	r2,-36(fp)
			}
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     a0c:	0002f980 	call	2f98 <xTaskResumeAll>
     a10:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     a14:	e0bfff17 	ldw	r2,-4(fp)
     a18:	10002026 	beq	r2,zero,a9c <xEventGroupSync+0x164>
	{
		if( xAlreadyYielded == pdFALSE )
     a1c:	e0bffb17 	ldw	r2,-20(fp)
     a20:	1000011e 	bne	r2,zero,a28 <xEventGroupSync+0xf0>
		{
			portYIELD_WITHIN_API();
     a24:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     a28:	000415c0 	call	415c <uxTaskResetEventItemValue>
     a2c:	e0bff715 	stw	r2,-36(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     a30:	e0bff717 	ldw	r2,-36(fp)
     a34:	1080802c 	andhi	r2,r2,512
     a38:	1000131e 	bne	r2,zero,a88 <xEventGroupSync+0x150>
		{
			/* The task timed out, just return the current event bit value. */
			taskENTER_CRITICAL();
     a3c:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				uxReturn = pxEventBits->uxEventBits;
     a40:	e0bff817 	ldw	r2,-32(fp)
     a44:	10800017 	ldw	r2,0(r2)
     a48:	e0bff715 	stw	r2,-36(fp)

				/* Although the task got here because it timed out before the
				bits it was waiting for were set, it is possible that since it
				unblocked another task has set the bits.  If this is the case
				then it needs to clear the bits before exiting. */
				if( ( uxReturn & uxBitsToWaitFor ) == uxBitsToWaitFor )
     a4c:	e0fff717 	ldw	r3,-36(fp)
     a50:	e0bffe17 	ldw	r2,-8(fp)
     a54:	1886703a 	and	r3,r3,r2
     a58:	e0bffe17 	ldw	r2,-8(fp)
     a5c:	1880071e 	bne	r3,r2,a7c <xEventGroupSync+0x144>
				{
					pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     a60:	e0bff817 	ldw	r2,-32(fp)
     a64:	10c00017 	ldw	r3,0(r2)
     a68:	e0bffe17 	ldw	r2,-8(fp)
     a6c:	0084303a 	nor	r2,zero,r2
     a70:	1886703a 	and	r3,r3,r2
     a74:	e0bff817 	ldw	r2,-32(fp)
     a78:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     a7c:	00040fc0 	call	40fc <vTaskExitCritical>

			xTimeoutOccurred = pdTRUE;
     a80:	00800044 	movi	r2,1
     a84:	e0bff915 	stw	r2,-28(fp)
			/* The task unblocked because the bits were set. */
		}

		/* Control bits might be set as the task had blocked should not be
		returned. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     a88:	e0fff717 	ldw	r3,-36(fp)
     a8c:	00804034 	movhi	r2,256
     a90:	10bfffc4 	addi	r2,r2,-1
     a94:	1884703a 	and	r2,r3,r2
     a98:	e0bff715 	stw	r2,-36(fp)
	}

	traceEVENT_GROUP_SYNC_END( xEventGroup, uxBitsToSet, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     a9c:	e0bff717 	ldw	r2,-36(fp)
}
     aa0:	e037883a 	mov	sp,fp
     aa4:	dfc00117 	ldw	ra,4(sp)
     aa8:	df000017 	ldw	fp,0(sp)
     aac:	dec00204 	addi	sp,sp,8
     ab0:	f800283a 	ret

00000ab4 <xEventGroupWaitBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
     ab4:	defff304 	addi	sp,sp,-52
     ab8:	dfc00c15 	stw	ra,48(sp)
     abc:	df000b15 	stw	fp,44(sp)
     ac0:	df000b04 	addi	fp,sp,44
     ac4:	e13ffc15 	stw	r4,-16(fp)
     ac8:	e17ffd15 	stw	r5,-12(fp)
     acc:	e1bffe15 	stw	r6,-8(fp)
     ad0:	e1ffff15 	stw	r7,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     ad4:	e0bffc17 	ldw	r2,-16(fp)
     ad8:	e0bff715 	stw	r2,-36(fp)
EventBits_t uxReturn, uxControlBits = 0;
     adc:	e03ff615 	stw	zero,-40(fp)
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
     ae0:	e03ff815 	stw	zero,-32(fp)
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
	}
	#endif

	vTaskSuspendAll();
     ae4:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
     ae8:	e0bff717 	ldw	r2,-36(fp)
     aec:	10800017 	ldw	r2,0(r2)
     af0:	e0bff915 	stw	r2,-28(fp)

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
     af4:	e1bfff17 	ldw	r6,-4(fp)
     af8:	e17ffd17 	ldw	r5,-12(fp)
     afc:	e13ff917 	ldw	r4,-28(fp)
     b00:	0000f600 	call	f60 <prvTestWaitCondition>
     b04:	e0bffa15 	stw	r2,-24(fp)

		if( xWaitConditionMet != pdFALSE )
     b08:	e0bffa17 	ldw	r2,-24(fp)
     b0c:	10000d26 	beq	r2,zero,b44 <xEventGroupWaitBits+0x90>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
     b10:	e0bff917 	ldw	r2,-28(fp)
     b14:	e0bff515 	stw	r2,-44(fp)
			xTicksToWait = ( TickType_t ) 0;
     b18:	e0000215 	stw	zero,8(fp)

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
     b1c:	e0bffe17 	ldw	r2,-8(fp)
     b20:	10002026 	beq	r2,zero,ba4 <xEventGroupWaitBits+0xf0>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     b24:	e0bff717 	ldw	r2,-36(fp)
     b28:	10c00017 	ldw	r3,0(r2)
     b2c:	e0bffd17 	ldw	r2,-12(fp)
     b30:	0084303a 	nor	r2,zero,r2
     b34:	1886703a 	and	r3,r3,r2
     b38:	e0bff717 	ldw	r2,-36(fp)
     b3c:	10c00015 	stw	r3,0(r2)
     b40:	00001806 	br	ba4 <xEventGroupWaitBits+0xf0>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
     b44:	e0800217 	ldw	r2,8(fp)
     b48:	1000031e 	bne	r2,zero,b58 <xEventGroupWaitBits+0xa4>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
     b4c:	e0bff917 	ldw	r2,-28(fp)
     b50:	e0bff515 	stw	r2,-44(fp)
     b54:	00001306 	br	ba4 <xEventGroupWaitBits+0xf0>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
     b58:	e0bffe17 	ldw	r2,-8(fp)
     b5c:	10000326 	beq	r2,zero,b6c <xEventGroupWaitBits+0xb8>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
     b60:	e0bff617 	ldw	r2,-40(fp)
     b64:	10804034 	orhi	r2,r2,256
     b68:	e0bff615 	stw	r2,-40(fp)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
     b6c:	e0bfff17 	ldw	r2,-4(fp)
     b70:	10000326 	beq	r2,zero,b80 <xEventGroupWaitBits+0xcc>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
     b74:	e0bff617 	ldw	r2,-40(fp)
     b78:	10810034 	orhi	r2,r2,1024
     b7c:	e0bff615 	stw	r2,-40(fp)
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
     b80:	e0bff717 	ldw	r2,-36(fp)
     b84:	11000104 	addi	r4,r2,4
     b88:	e0fffd17 	ldw	r3,-12(fp)
     b8c:	e0bff617 	ldw	r2,-40(fp)
     b90:	1884b03a 	or	r2,r3,r2
     b94:	e1800217 	ldw	r6,8(fp)
     b98:	100b883a 	mov	r5,r2
     b9c:	00034b40 	call	34b4 <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
     ba0:	e03ff515 	stw	zero,-44(fp)

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
     ba4:	0002f980 	call	2f98 <xTaskResumeAll>
     ba8:	e0bffb15 	stw	r2,-20(fp)

	if( xTicksToWait != ( TickType_t ) 0 )
     bac:	e0800217 	ldw	r2,8(fp)
     bb0:	10002126 	beq	r2,zero,c38 <xEventGroupWaitBits+0x184>
	{
		if( xAlreadyYielded == pdFALSE )
     bb4:	e0bffb17 	ldw	r2,-20(fp)
     bb8:	1000011e 	bne	r2,zero,bc0 <xEventGroupWaitBits+0x10c>
		{
			portYIELD_WITHIN_API();
     bbc:	003b683a 	trap	0

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
     bc0:	000415c0 	call	415c <uxTaskResetEventItemValue>
     bc4:	e0bff515 	stw	r2,-44(fp)

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
     bc8:	e0bff517 	ldw	r2,-44(fp)
     bcc:	1080802c 	andhi	r2,r2,512
     bd0:	1000141e 	bne	r2,zero,c24 <xEventGroupWaitBits+0x170>
		{
			taskENTER_CRITICAL();
     bd4:	00040a80 	call	40a8 <vTaskEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
     bd8:	e0bff717 	ldw	r2,-36(fp)
     bdc:	10800017 	ldw	r2,0(r2)
     be0:	e0bff515 	stw	r2,-44(fp)

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
     be4:	e1bfff17 	ldw	r6,-4(fp)
     be8:	e17ffd17 	ldw	r5,-12(fp)
     bec:	e13ff517 	ldw	r4,-44(fp)
     bf0:	0000f600 	call	f60 <prvTestWaitCondition>
     bf4:	10000926 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
				{
					if( xClearOnExit != pdFALSE )
     bf8:	e0bffe17 	ldw	r2,-8(fp)
     bfc:	10000726 	beq	r2,zero,c1c <xEventGroupWaitBits+0x168>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
     c00:	e0bff717 	ldw	r2,-36(fp)
     c04:	10c00017 	ldw	r3,0(r2)
     c08:	e0bffd17 	ldw	r2,-12(fp)
     c0c:	0084303a 	nor	r2,zero,r2
     c10:	1886703a 	and	r3,r3,r2
     c14:	e0bff717 	ldw	r2,-36(fp)
     c18:	10c00015 	stw	r3,0(r2)
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
     c1c:	00040fc0 	call	40fc <vTaskExitCritical>

			/* Prevent compiler warnings when trace macros are not used. */
			xTimeoutOccurred = pdFALSE;
     c20:	e03ff815 	stw	zero,-32(fp)
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
     c24:	e0fff517 	ldw	r3,-44(fp)
     c28:	00804034 	movhi	r2,256
     c2c:	10bfffc4 	addi	r2,r2,-1
     c30:	1884703a 	and	r2,r3,r2
     c34:	e0bff515 	stw	r2,-44(fp)
	}
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	return uxReturn;
     c38:	e0bff517 	ldw	r2,-44(fp)
}
     c3c:	e037883a 	mov	sp,fp
     c40:	dfc00117 	ldw	ra,4(sp)
     c44:	df000017 	ldw	fp,0(sp)
     c48:	dec00204 	addi	sp,sp,8
     c4c:	f800283a 	ret

00000c50 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
     c50:	defffa04 	addi	sp,sp,-24
     c54:	dfc00515 	stw	ra,20(sp)
     c58:	df000415 	stw	fp,16(sp)
     c5c:	df000404 	addi	fp,sp,16
     c60:	e13ffe15 	stw	r4,-8(fp)
     c64:	e17fff15 	stw	r5,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     c68:	e0bffe17 	ldw	r2,-8(fp)
     c6c:	e0bffc15 	stw	r2,-16(fp)
	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	taskENTER_CRITICAL();
     c70:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
     c74:	e0bffc17 	ldw	r2,-16(fp)
     c78:	10800017 	ldw	r2,0(r2)
     c7c:	e0bffd15 	stw	r2,-12(fp)

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     c80:	e0bffc17 	ldw	r2,-16(fp)
     c84:	10c00017 	ldw	r3,0(r2)
     c88:	e0bfff17 	ldw	r2,-4(fp)
     c8c:	0084303a 	nor	r2,zero,r2
     c90:	1886703a 	and	r3,r3,r2
     c94:	e0bffc17 	ldw	r2,-16(fp)
     c98:	10c00015 	stw	r3,0(r2)
	}
	taskEXIT_CRITICAL();
     c9c:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
     ca0:	e0bffd17 	ldw	r2,-12(fp)
}
     ca4:	e037883a 	mov	sp,fp
     ca8:	dfc00117 	ldw	ra,4(sp)
     cac:	df000017 	ldw	fp,0(sp)
     cb0:	dec00204 	addi	sp,sp,8
     cb4:	f800283a 	ret

00000cb8 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
     cb8:	defffb04 	addi	sp,sp,-20
     cbc:	df000415 	stw	fp,16(sp)
     cc0:	df000404 	addi	fp,sp,16
     cc4:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxSavedInterruptStatus;
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     cc8:	e0bfff17 	ldw	r2,-4(fp)
     ccc:	e0bffc15 	stw	r2,-16(fp)
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     cd0:	e03ffd15 	stw	zero,-12(fp)
	{
		uxReturn = pxEventBits->uxEventBits;
     cd4:	e0bffc17 	ldw	r2,-16(fp)
     cd8:	10800017 	ldw	r2,0(r2)
     cdc:	e0bffe15 	stw	r2,-8(fp)
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
     ce0:	e0bffe17 	ldw	r2,-8(fp)
}
     ce4:	e037883a 	mov	sp,fp
     ce8:	df000017 	ldw	fp,0(sp)
     cec:	dec00104 	addi	sp,sp,4
     cf0:	f800283a 	ret

00000cf4 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
     cf4:	defff304 	addi	sp,sp,-52
     cf8:	dfc00c15 	stw	ra,48(sp)
     cfc:	df000b15 	stw	fp,44(sp)
     d00:	df000b04 	addi	fp,sp,44
     d04:	e13ffe15 	stw	r4,-8(fp)
     d08:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t *pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
     d0c:	e03ff615 	stw	zero,-40(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     d10:	e0bffe17 	ldw	r2,-8(fp)
     d14:	e0bff815 	stw	r2,-32(fp)
BaseType_t xMatchFound = pdFALSE;
     d18:	e03ff715 	stw	zero,-36(fp)
	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );

	pxList = &( pxEventBits->xTasksWaitingForBits );
     d1c:	e0bff817 	ldw	r2,-32(fp)
     d20:	10800104 	addi	r2,r2,4
     d24:	e0bff915 	stw	r2,-28(fp)
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
     d28:	e0bff917 	ldw	r2,-28(fp)
     d2c:	10800204 	addi	r2,r2,8
     d30:	e0bffa15 	stw	r2,-24(fp)
	vTaskSuspendAll();
     d34:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
     d38:	e0bff917 	ldw	r2,-28(fp)
     d3c:	10800317 	ldw	r2,12(r2)
     d40:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
     d44:	e0bff817 	ldw	r2,-32(fp)
     d48:	10c00017 	ldw	r3,0(r2)
     d4c:	e0bfff17 	ldw	r2,-4(fp)
     d50:	1886b03a 	or	r3,r3,r2
     d54:	e0bff817 	ldw	r2,-32(fp)
     d58:	10c00015 	stw	r3,0(r2)

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     d5c:	00003306 	br	e2c <xEventGroupSetBits+0x138>
		{
			pxNext = listGET_NEXT( pxListItem );
     d60:	e0bff517 	ldw	r2,-44(fp)
     d64:	10800117 	ldw	r2,4(r2)
     d68:	e0bffb15 	stw	r2,-20(fp)
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
     d6c:	e0bff517 	ldw	r2,-44(fp)
     d70:	10800017 	ldw	r2,0(r2)
     d74:	e0bffc15 	stw	r2,-16(fp)
			xMatchFound = pdFALSE;
     d78:	e03ff715 	stw	zero,-36(fp)

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
     d7c:	e0bffc17 	ldw	r2,-16(fp)
     d80:	10bfc02c 	andhi	r2,r2,65280
     d84:	e0bffd15 	stw	r2,-12(fp)
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
     d88:	e0fffc17 	ldw	r3,-16(fp)
     d8c:	00804034 	movhi	r2,256
     d90:	10bfffc4 	addi	r2,r2,-1
     d94:	1884703a 	and	r2,r3,r2
     d98:	e0bffc15 	stw	r2,-16(fp)

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
     d9c:	e0bffd17 	ldw	r2,-12(fp)
     da0:	1081002c 	andhi	r2,r2,1024
     da4:	1000081e 	bne	r2,zero,dc8 <xEventGroupSetBits+0xd4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
     da8:	e0bff817 	ldw	r2,-32(fp)
     dac:	10c00017 	ldw	r3,0(r2)
     db0:	e0bffc17 	ldw	r2,-16(fp)
     db4:	1884703a 	and	r2,r3,r2
     db8:	10000b26 	beq	r2,zero,de8 <xEventGroupSetBits+0xf4>
				{
					xMatchFound = pdTRUE;
     dbc:	00800044 	movi	r2,1
     dc0:	e0bff715 	stw	r2,-36(fp)
     dc4:	00000806 	br	de8 <xEventGroupSetBits+0xf4>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
     dc8:	e0bff817 	ldw	r2,-32(fp)
     dcc:	10c00017 	ldw	r3,0(r2)
     dd0:	e0bffc17 	ldw	r2,-16(fp)
     dd4:	1886703a 	and	r3,r3,r2
     dd8:	e0bffc17 	ldw	r2,-16(fp)
     ddc:	1880021e 	bne	r3,r2,de8 <xEventGroupSetBits+0xf4>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
     de0:	00800044 	movi	r2,1
     de4:	e0bff715 	stw	r2,-36(fp)
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
     de8:	e0bff717 	ldw	r2,-36(fp)
     dec:	10000d26 	beq	r2,zero,e24 <xEventGroupSetBits+0x130>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
     df0:	e0bffd17 	ldw	r2,-12(fp)
     df4:	1080402c 	andhi	r2,r2,256
     df8:	10000426 	beq	r2,zero,e0c <xEventGroupSetBits+0x118>
				{
					uxBitsToClear |= uxBitsWaitedFor;
     dfc:	e0fff617 	ldw	r3,-40(fp)
     e00:	e0bffc17 	ldw	r2,-16(fp)
     e04:	1884b03a 	or	r2,r3,r2
     e08:	e0bff615 	stw	r2,-40(fp)
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				( void ) xTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
     e0c:	e0bff817 	ldw	r2,-32(fp)
     e10:	10800017 	ldw	r2,0(r2)
     e14:	10808034 	orhi	r2,r2,512
     e18:	100b883a 	mov	r5,r2
     e1c:	e13ff517 	ldw	r4,-44(fp)
     e20:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
     e24:	e0bffb17 	ldw	r2,-20(fp)
     e28:	e0bff515 	stw	r2,-44(fp)

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
     e2c:	e0fff517 	ldw	r3,-44(fp)
     e30:	e0bffa17 	ldw	r2,-24(fp)
     e34:	18bfca1e 	bne	r3,r2,d60 <__alt_data_end+0xf0000d60>
			pxListItem = pxNext;
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
     e38:	e0bff817 	ldw	r2,-32(fp)
     e3c:	10c00017 	ldw	r3,0(r2)
     e40:	e0bff617 	ldw	r2,-40(fp)
     e44:	0084303a 	nor	r2,zero,r2
     e48:	1886703a 	and	r3,r3,r2
     e4c:	e0bff817 	ldw	r2,-32(fp)
     e50:	10c00015 	stw	r3,0(r2)
	}
	( void ) xTaskResumeAll();
     e54:	0002f980 	call	2f98 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
     e58:	e0bff817 	ldw	r2,-32(fp)
     e5c:	10800017 	ldw	r2,0(r2)
}
     e60:	e037883a 	mov	sp,fp
     e64:	dfc00117 	ldw	ra,4(sp)
     e68:	df000017 	ldw	fp,0(sp)
     e6c:	dec00204 	addi	sp,sp,8
     e70:	f800283a 	ret

00000e74 <vEventGroupDelete>:
/*-----------------------------------------------------------*/

void vEventGroupDelete( EventGroupHandle_t xEventGroup )
{
     e74:	defffb04 	addi	sp,sp,-20
     e78:	dfc00415 	stw	ra,16(sp)
     e7c:	df000315 	stw	fp,12(sp)
     e80:	df000304 	addi	fp,sp,12
     e84:	e13fff15 	stw	r4,-4(fp)
EventGroup_t *pxEventBits = ( EventGroup_t * ) xEventGroup;
     e88:	e0bfff17 	ldw	r2,-4(fp)
     e8c:	e0bffd15 	stw	r2,-12(fp)
const List_t *pxTasksWaitingForBits = &( pxEventBits->xTasksWaitingForBits );
     e90:	e0bffd17 	ldw	r2,-12(fp)
     e94:	10800104 	addi	r2,r2,4
     e98:	e0bffe15 	stw	r2,-8(fp)

	vTaskSuspendAll();
     e9c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     ea0:	00000506 	br	eb8 <vEventGroupDelete+0x44>
		{
			/* Unblock the task, returning 0 as the event list is being deleted
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
     ea4:	e0bffe17 	ldw	r2,-8(fp)
     ea8:	10800317 	ldw	r2,12(r2)
     eac:	01408034 	movhi	r5,512
     eb0:	1009883a 	mov	r4,r2
     eb4:	00036940 	call	3694 <xTaskRemoveFromUnorderedEventList>

	vTaskSuspendAll();
	{
		traceEVENT_GROUP_DELETE( xEventGroup );

		while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
     eb8:	e0bffe17 	ldw	r2,-8(fp)
     ebc:	10800017 	ldw	r2,0(r2)
     ec0:	103ff81e 	bne	r2,zero,ea4 <__alt_data_end+0xf0000ea4>
			and	cannot therefore have any bits set. */
			configASSERT( pxTasksWaitingForBits->xListEnd.pxNext != ( ListItem_t * ) &( pxTasksWaitingForBits->xListEnd ) );
			( void ) xTaskRemoveFromUnorderedEventList( pxTasksWaitingForBits->xListEnd.pxNext, eventUNBLOCKED_DUE_TO_BIT_SET );
		}

		vPortFree( pxEventBits );
     ec4:	e13ffd17 	ldw	r4,-12(fp)
     ec8:	00011500 	call	1150 <vPortFree>
	}
	( void ) xTaskResumeAll();
     ecc:	0002f980 	call	2f98 <xTaskResumeAll>
}
     ed0:	0001883a 	nop
     ed4:	e037883a 	mov	sp,fp
     ed8:	dfc00117 	ldw	ra,4(sp)
     edc:	df000017 	ldw	fp,0(sp)
     ee0:	dec00204 	addi	sp,sp,8
     ee4:	f800283a 	ret

00000ee8 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
     ee8:	defffc04 	addi	sp,sp,-16
     eec:	dfc00315 	stw	ra,12(sp)
     ef0:	df000215 	stw	fp,8(sp)
     ef4:	df000204 	addi	fp,sp,8
     ef8:	e13ffe15 	stw	r4,-8(fp)
     efc:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet );
     f00:	e17fff17 	ldw	r5,-4(fp)
     f04:	e13ffe17 	ldw	r4,-8(fp)
     f08:	0000cf40 	call	cf4 <xEventGroupSetBits>
}
     f0c:	0001883a 	nop
     f10:	e037883a 	mov	sp,fp
     f14:	dfc00117 	ldw	ra,4(sp)
     f18:	df000017 	ldw	fp,0(sp)
     f1c:	dec00204 	addi	sp,sp,8
     f20:	f800283a 	ret

00000f24 <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
     f24:	defffc04 	addi	sp,sp,-16
     f28:	dfc00315 	stw	ra,12(sp)
     f2c:	df000215 	stw	fp,8(sp)
     f30:	df000204 	addi	fp,sp,8
     f34:	e13ffe15 	stw	r4,-8(fp)
     f38:	e17fff15 	stw	r5,-4(fp)
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear );
     f3c:	e17fff17 	ldw	r5,-4(fp)
     f40:	e13ffe17 	ldw	r4,-8(fp)
     f44:	0000c500 	call	c50 <xEventGroupClearBits>
}
     f48:	0001883a 	nop
     f4c:	e037883a 	mov	sp,fp
     f50:	dfc00117 	ldw	ra,4(sp)
     f54:	df000017 	ldw	fp,0(sp)
     f58:	dec00204 	addi	sp,sp,8
     f5c:	f800283a 	ret

00000f60 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
     f60:	defffb04 	addi	sp,sp,-20
     f64:	df000415 	stw	fp,16(sp)
     f68:	df000404 	addi	fp,sp,16
     f6c:	e13ffd15 	stw	r4,-12(fp)
     f70:	e17ffe15 	stw	r5,-8(fp)
     f74:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xWaitConditionMet = pdFALSE;
     f78:	e03ffc15 	stw	zero,-16(fp)

	if( xWaitForAllBits == pdFALSE )
     f7c:	e0bfff17 	ldw	r2,-4(fp)
     f80:	1000071e 	bne	r2,zero,fa0 <prvTestWaitCondition+0x40>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
     f84:	e0fffd17 	ldw	r3,-12(fp)
     f88:	e0bffe17 	ldw	r2,-8(fp)
     f8c:	1884703a 	and	r2,r3,r2
     f90:	10000a26 	beq	r2,zero,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     f94:	00800044 	movi	r2,1
     f98:	e0bffc15 	stw	r2,-16(fp)
     f9c:	00000706 	br	fbc <prvTestWaitCondition+0x5c>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
     fa0:	e0fffd17 	ldw	r3,-12(fp)
     fa4:	e0bffe17 	ldw	r2,-8(fp)
     fa8:	1886703a 	and	r3,r3,r2
     fac:	e0bffe17 	ldw	r2,-8(fp)
     fb0:	1880021e 	bne	r3,r2,fbc <prvTestWaitCondition+0x5c>
		{
			xWaitConditionMet = pdTRUE;
     fb4:	00800044 	movi	r2,1
     fb8:	e0bffc15 	stw	r2,-16(fp)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
     fbc:	e0bffc17 	ldw	r2,-16(fp)
}
     fc0:	e037883a 	mov	sp,fp
     fc4:	df000017 	ldw	fp,0(sp)
     fc8:	dec00104 	addi	sp,sp,4
     fcc:	f800283a 	ret

00000fd0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
     fd0:	defff904 	addi	sp,sp,-28
     fd4:	dfc00615 	stw	ra,24(sp)
     fd8:	df000515 	stw	fp,20(sp)
     fdc:	df000504 	addi	fp,sp,20
     fe0:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
     fe4:	e03ffd15 	stw	zero,-12(fp)

        vTaskSuspendAll();
     fe8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
        {
                /* If this is the first call to malloc then the heap will require
                initialisation to setup the list of free blocks. */
                if( pxEnd == NULL )
     fec:	d0a02517 	ldw	r2,-32620(gp)
     ff0:	1000011e 	bne	r2,zero,ff8 <pvPortMalloc+0x28>
                {
                        prvHeapInit();
     ff4:	00012100 	call	1210 <prvHeapInit>
                }

                /* The wanted size is increased so it can contain a xBlockLink
                structure in addition to the requested amount of bytes. */
                if( xWantedSize > 0 )
     ff8:	e0bfff17 	ldw	r2,-4(fp)
     ffc:	10000d26 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                {
                        xWantedSize += heapSTRUCT_SIZE;
    1000:	00800304 	movi	r2,12
    1004:	10bfffcc 	andi	r2,r2,65535
    1008:	e0ffff17 	ldw	r3,-4(fp)
    100c:	1885883a 	add	r2,r3,r2
    1010:	e0bfff15 	stw	r2,-4(fp)

                        /* Ensure that blocks are always aligned to the required number of
                        bytes. */
                        if( xWantedSize & portBYTE_ALIGNMENT_MASK )
    1014:	e0bfff17 	ldw	r2,-4(fp)
    1018:	108000cc 	andi	r2,r2,3
    101c:	10000526 	beq	r2,zero,1034 <pvPortMalloc+0x64>
                        {
                                /* Byte alignment required. */
                                xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
    1020:	e0ffff17 	ldw	r3,-4(fp)
    1024:	00bfff04 	movi	r2,-4
    1028:	1884703a 	and	r2,r3,r2
    102c:	10800104 	addi	r2,r2,4
    1030:	e0bfff15 	stw	r2,-4(fp)
                        }
                }

                if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
    1034:	e0bfff17 	ldw	r2,-4(fp)
    1038:	10003e26 	beq	r2,zero,1134 <pvPortMalloc+0x164>
    103c:	00800234 	movhi	r2,8
    1040:	10b40004 	addi	r2,r2,-12288
    1044:	e0ffff17 	ldw	r3,-4(fp)
    1048:	18803a2e 	bgeu	r3,r2,1134 <pvPortMalloc+0x164>
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
    104c:	d0a02304 	addi	r2,gp,-32628
    1050:	e0bffc15 	stw	r2,-16(fp)
                        pxBlock = xStart.pxNextFreeBlock;
    1054:	d0a02317 	ldw	r2,-32628(gp)
    1058:	e0bffb15 	stw	r2,-20(fp)
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    105c:	00000506 	br	1074 <pvPortMalloc+0xa4>
                        {
                                pxPreviousBlock = pxBlock;
    1060:	e0bffb17 	ldw	r2,-20(fp)
    1064:	e0bffc15 	stw	r2,-16(fp)
                                pxBlock = pxBlock->pxNextFreeBlock;
    1068:	e0bffb17 	ldw	r2,-20(fp)
    106c:	10800017 	ldw	r2,0(r2)
    1070:	e0bffb15 	stw	r2,-20(fp)
                {
                        /* Traverse the list from the start     (lowest address) block until one
                        of adequate size is found. */
                        pxPreviousBlock = &xStart;
                        pxBlock = xStart.pxNextFreeBlock;
                        while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
    1074:	e0bffb17 	ldw	r2,-20(fp)
    1078:	10c00117 	ldw	r3,4(r2)
    107c:	e0bfff17 	ldw	r2,-4(fp)
    1080:	1880032e 	bgeu	r3,r2,1090 <pvPortMalloc+0xc0>
    1084:	e0bffb17 	ldw	r2,-20(fp)
    1088:	10800017 	ldw	r2,0(r2)
    108c:	103ff41e 	bne	r2,zero,1060 <__alt_data_end+0xf0001060>
                                pxBlock = pxBlock->pxNextFreeBlock;
                        }

                        /* If the end marker was reached then a block of adequate size was
                        not found. */
                        if( pxBlock != pxEnd )
    1090:	d0a02517 	ldw	r2,-32620(gp)
    1094:	e0fffb17 	ldw	r3,-20(fp)
    1098:	18802626 	beq	r3,r2,1134 <pvPortMalloc+0x164>
                        {
                                /* Return the memory space - jumping over the xBlockLink structure
                                at its start. */
                                pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
    109c:	e0bffc17 	ldw	r2,-16(fp)
    10a0:	10c00017 	ldw	r3,0(r2)
    10a4:	00800304 	movi	r2,12
    10a8:	10bfffcc 	andi	r2,r2,65535
    10ac:	1885883a 	add	r2,r3,r2
    10b0:	e0bffd15 	stw	r2,-12(fp)

                                /* This block is being returned for use so must be taken out of
                                the     list of free blocks. */
                                pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
    10b4:	e0bffb17 	ldw	r2,-20(fp)
    10b8:	10c00017 	ldw	r3,0(r2)
    10bc:	e0bffc17 	ldw	r2,-16(fp)
    10c0:	10c00015 	stw	r3,0(r2)

                                /* If the block is larger than required it can be split into two. */
                                if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
    10c4:	e0bffb17 	ldw	r2,-20(fp)
    10c8:	10c00117 	ldw	r3,4(r2)
    10cc:	e0bfff17 	ldw	r2,-4(fp)
    10d0:	1887c83a 	sub	r3,r3,r2
    10d4:	00800304 	movi	r2,12
    10d8:	10bfffcc 	andi	r2,r2,65535
    10dc:	1085883a 	add	r2,r2,r2
    10e0:	10c00f2e 	bgeu	r2,r3,1120 <pvPortMalloc+0x150>
                                {
                                        /* This block is to be split into two.  Create a new block
                                        following the number of bytes requested. The void cast is
                                        used to prevent byte alignment warnings from the compiler. */
                                        pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
    10e4:	e0fffb17 	ldw	r3,-20(fp)
    10e8:	e0bfff17 	ldw	r2,-4(fp)
    10ec:	1885883a 	add	r2,r3,r2
    10f0:	e0bffe15 	stw	r2,-8(fp)

                                        /* Calculate the sizes of two blocks split from the single
                                        block. */
                                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
    10f4:	e0bffb17 	ldw	r2,-20(fp)
    10f8:	10c00117 	ldw	r3,4(r2)
    10fc:	e0bfff17 	ldw	r2,-4(fp)
    1100:	1887c83a 	sub	r3,r3,r2
    1104:	e0bffe17 	ldw	r2,-8(fp)
    1108:	10c00115 	stw	r3,4(r2)
                                        pxBlock->xBlockSize = xWantedSize;
    110c:	e0bffb17 	ldw	r2,-20(fp)
    1110:	e0ffff17 	ldw	r3,-4(fp)
    1114:	10c00115 	stw	r3,4(r2)

                                        /* Insert the new block into the list of free blocks. */
                                        prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
    1118:	e13ffe17 	ldw	r4,-8(fp)
    111c:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                                }

                                xFreeBytesRemaining -= pxBlock->xBlockSize;
    1120:	d0e00217 	ldw	r3,-32760(gp)
    1124:	e0bffb17 	ldw	r2,-20(fp)
    1128:	10800117 	ldw	r2,4(r2)
    112c:	1885c83a 	sub	r2,r3,r2
    1130:	d0a00215 	stw	r2,-32760(gp)
                        }
                }
        }
        xTaskResumeAll();
    1134:	0002f980 	call	2f98 <xTaskResumeAll>
                        vApplicationMallocFailedHook();
                }
        }
        #endif

        return pvReturn;
    1138:	e0bffd17 	ldw	r2,-12(fp)
}
    113c:	e037883a 	mov	sp,fp
    1140:	dfc00117 	ldw	ra,4(sp)
    1144:	df000017 	ldw	fp,0(sp)
    1148:	dec00204 	addi	sp,sp,8
    114c:	f800283a 	ret

00001150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
    1150:	defffb04 	addi	sp,sp,-20
    1154:	dfc00415 	stw	ra,16(sp)
    1158:	df000315 	stw	fp,12(sp)
    115c:	df000304 	addi	fp,sp,12
    1160:	e13fff15 	stw	r4,-4(fp)
unsigned char *puc = ( unsigned char * ) pv;
    1164:	e0bfff17 	ldw	r2,-4(fp)
    1168:	e0bffd15 	stw	r2,-12(fp)
xBlockLink *pxLink;

        if( pv != NULL )
    116c:	e0bfff17 	ldw	r2,-4(fp)
    1170:	10001126 	beq	r2,zero,11b8 <vPortFree+0x68>
        {
                /* The memory being freed will have an xBlockLink structure immediately
                before it. */
                puc -= heapSTRUCT_SIZE;
    1174:	00800304 	movi	r2,12
    1178:	10bfffcc 	andi	r2,r2,65535
    117c:	0085c83a 	sub	r2,zero,r2
    1180:	e0fffd17 	ldw	r3,-12(fp)
    1184:	1885883a 	add	r2,r3,r2
    1188:	e0bffd15 	stw	r2,-12(fp)

                /* This casting is to keep the compiler from issuing warnings. */
                pxLink = ( void * ) puc;
    118c:	e0bffd17 	ldw	r2,-12(fp)
    1190:	e0bffe15 	stw	r2,-8(fp)

                vTaskSuspendAll();
    1194:	0002f6c0 	call	2f6c <vTaskSuspendAll>
                {
                        /* Add this block to the list of free blocks. */
                        xFreeBytesRemaining += pxLink->xBlockSize;
    1198:	e0bffe17 	ldw	r2,-8(fp)
    119c:	10c00117 	ldw	r3,4(r2)
    11a0:	d0a00217 	ldw	r2,-32760(gp)
    11a4:	1885883a 	add	r2,r3,r2
    11a8:	d0a00215 	stw	r2,-32760(gp)
                        prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );
    11ac:	e13ffe17 	ldw	r4,-8(fp)
    11b0:	00012d00 	call	12d0 <prvInsertBlockIntoFreeList>
                }
                xTaskResumeAll();
    11b4:	0002f980 	call	2f98 <xTaskResumeAll>
        }
}
    11b8:	0001883a 	nop
    11bc:	e037883a 	mov	sp,fp
    11c0:	dfc00117 	ldw	ra,4(sp)
    11c4:	df000017 	ldw	fp,0(sp)
    11c8:	dec00204 	addi	sp,sp,8
    11cc:	f800283a 	ret

000011d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
    11d0:	deffff04 	addi	sp,sp,-4
    11d4:	df000015 	stw	fp,0(sp)
    11d8:	d839883a 	mov	fp,sp
        return xFreeBytesRemaining;
    11dc:	d0a00217 	ldw	r2,-32760(gp)
}
    11e0:	e037883a 	mov	sp,fp
    11e4:	df000017 	ldw	fp,0(sp)
    11e8:	dec00104 	addi	sp,sp,4
    11ec:	f800283a 	ret

000011f0 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
    11f0:	deffff04 	addi	sp,sp,-4
    11f4:	df000015 	stw	fp,0(sp)
    11f8:	d839883a 	mov	fp,sp
        /* This just exists to keep the linker quiet. */
}
    11fc:	0001883a 	nop
    1200:	e037883a 	mov	sp,fp
    1204:	df000017 	ldw	fp,0(sp)
    1208:	dec00104 	addi	sp,sp,4
    120c:	f800283a 	ret

00001210 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
    1210:	defffd04 	addi	sp,sp,-12
    1214:	df000215 	stw	fp,8(sp)
    1218:	df000204 	addi	fp,sp,8
        /* Ensure the start of the heap is aligned. */
        configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

        /* xStart is used to hold a pointer to the first item in the list of free
        blocks.  The void cast is used to prevent compiler warnings. */
        xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
    121c:	00820034 	movhi	r2,2048
    1220:	1089dd04 	addi	r2,r2,10100
    1224:	d0a02315 	stw	r2,-32628(gp)
        xStart.xBlockSize = ( size_t ) 0;
    1228:	d0202415 	stw	zero,-32624(gp)

        /* pxEnd is used to mark the end of the list of free blocks and is inserted
        at the end of the heap space. */
        pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
    122c:	00c00234 	movhi	r3,8
    1230:	18f40004 	addi	r3,r3,-12288
    1234:	00820034 	movhi	r2,2048
    1238:	1089dd04 	addi	r2,r2,10100
    123c:	1885883a 	add	r2,r3,r2
    1240:	e0bffe15 	stw	r2,-8(fp)
        pucHeapEnd -= heapSTRUCT_SIZE;
    1244:	00800304 	movi	r2,12
    1248:	10bfffcc 	andi	r2,r2,65535
    124c:	0085c83a 	sub	r2,zero,r2
    1250:	e0fffe17 	ldw	r3,-8(fp)
    1254:	1885883a 	add	r2,r3,r2
    1258:	e0bffe15 	stw	r2,-8(fp)
        pxEnd = ( void * ) pucHeapEnd;
    125c:	e0bffe17 	ldw	r2,-8(fp)
    1260:	d0a02515 	stw	r2,-32620(gp)
        configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
        pxEnd->xBlockSize = 0;
    1264:	d0a02517 	ldw	r2,-32620(gp)
    1268:	10000115 	stw	zero,4(r2)
        pxEnd->pxNextFreeBlock = NULL;
    126c:	d0a02517 	ldw	r2,-32620(gp)
    1270:	10000015 	stw	zero,0(r2)

        /* To start with there is a single free block that is sized to take up the
        entire heap space, minus the space taken by pxEnd. */
        pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
    1274:	00820034 	movhi	r2,2048
    1278:	1089dd04 	addi	r2,r2,10100
    127c:	e0bfff15 	stw	r2,-4(fp)
        pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
    1280:	00800234 	movhi	r2,8
    1284:	10b40004 	addi	r2,r2,-12288
    1288:	00c00304 	movi	r3,12
    128c:	18ffffcc 	andi	r3,r3,65535
    1290:	10c7c83a 	sub	r3,r2,r3
    1294:	e0bfff17 	ldw	r2,-4(fp)
    1298:	10c00115 	stw	r3,4(r2)
        pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
    129c:	d0e02517 	ldw	r3,-32620(gp)
    12a0:	e0bfff17 	ldw	r2,-4(fp)
    12a4:	10c00015 	stw	r3,0(r2)

        /* The heap now contains pxEnd. */
        xFreeBytesRemaining -= heapSTRUCT_SIZE;
    12a8:	d0e00217 	ldw	r3,-32760(gp)
    12ac:	00800304 	movi	r2,12
    12b0:	10bfffcc 	andi	r2,r2,65535
    12b4:	1885c83a 	sub	r2,r3,r2
    12b8:	d0a00215 	stw	r2,-32760(gp)
}
    12bc:	0001883a 	nop
    12c0:	e037883a 	mov	sp,fp
    12c4:	df000017 	ldw	fp,0(sp)
    12c8:	dec00104 	addi	sp,sp,4
    12cc:	f800283a 	ret

000012d0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
    12d0:	defffc04 	addi	sp,sp,-16
    12d4:	df000315 	stw	fp,12(sp)
    12d8:	df000304 	addi	fp,sp,12
    12dc:	e13fff15 	stw	r4,-4(fp)
xBlockLink *pxIterator;
unsigned char *puc;

        /* Iterate through the list until a block is found that has a higher address
        than the block being inserted. */
        for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
    12e0:	d0a02304 	addi	r2,gp,-32628
    12e4:	e0bffd15 	stw	r2,-12(fp)
    12e8:	00000306 	br	12f8 <prvInsertBlockIntoFreeList+0x28>
    12ec:	e0bffd17 	ldw	r2,-12(fp)
    12f0:	10800017 	ldw	r2,0(r2)
    12f4:	e0bffd15 	stw	r2,-12(fp)
    12f8:	e0bffd17 	ldw	r2,-12(fp)
    12fc:	10c00017 	ldw	r3,0(r2)
    1300:	e0bfff17 	ldw	r2,-4(fp)
    1304:	18bff936 	bltu	r3,r2,12ec <__alt_data_end+0xf00012ec>
                /* Nothing to do here, just iterate to the right position. */
        }

        /* Do the block being inserted, and the block it is being inserted after
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxIterator;
    1308:	e0bffd17 	ldw	r2,-12(fp)
    130c:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
    1310:	e0bffd17 	ldw	r2,-12(fp)
    1314:	10800117 	ldw	r2,4(r2)
    1318:	e0fffe17 	ldw	r3,-8(fp)
    131c:	1887883a 	add	r3,r3,r2
    1320:	e0bfff17 	ldw	r2,-4(fp)
    1324:	1880091e 	bne	r3,r2,134c <prvInsertBlockIntoFreeList+0x7c>
        {
                pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
    1328:	e0bffd17 	ldw	r2,-12(fp)
    132c:	10c00117 	ldw	r3,4(r2)
    1330:	e0bfff17 	ldw	r2,-4(fp)
    1334:	10800117 	ldw	r2,4(r2)
    1338:	1887883a 	add	r3,r3,r2
    133c:	e0bffd17 	ldw	r2,-12(fp)
    1340:	10c00115 	stw	r3,4(r2)
                pxBlockToInsert = pxIterator;
    1344:	e0bffd17 	ldw	r2,-12(fp)
    1348:	e0bfff15 	stw	r2,-4(fp)
        }

        /* Do the block being inserted, and the block it is being inserted before
        make a contiguous block of memory? */
        puc = ( unsigned char * ) pxBlockToInsert;
    134c:	e0bfff17 	ldw	r2,-4(fp)
    1350:	e0bffe15 	stw	r2,-8(fp)
        if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
    1354:	e0bfff17 	ldw	r2,-4(fp)
    1358:	10800117 	ldw	r2,4(r2)
    135c:	e0fffe17 	ldw	r3,-8(fp)
    1360:	1887883a 	add	r3,r3,r2
    1364:	e0bffd17 	ldw	r2,-12(fp)
    1368:	10800017 	ldw	r2,0(r2)
    136c:	1880161e 	bne	r3,r2,13c8 <prvInsertBlockIntoFreeList+0xf8>
        {
                if( pxIterator->pxNextFreeBlock != pxEnd )
    1370:	e0bffd17 	ldw	r2,-12(fp)
    1374:	10c00017 	ldw	r3,0(r2)
    1378:	d0a02517 	ldw	r2,-32620(gp)
    137c:	18800e26 	beq	r3,r2,13b8 <prvInsertBlockIntoFreeList+0xe8>
                {
                        /* Form one big block from the two blocks. */
                        pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
    1380:	e0bfff17 	ldw	r2,-4(fp)
    1384:	10c00117 	ldw	r3,4(r2)
    1388:	e0bffd17 	ldw	r2,-12(fp)
    138c:	10800017 	ldw	r2,0(r2)
    1390:	10800117 	ldw	r2,4(r2)
    1394:	1887883a 	add	r3,r3,r2
    1398:	e0bfff17 	ldw	r2,-4(fp)
    139c:	10c00115 	stw	r3,4(r2)
                        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
    13a0:	e0bffd17 	ldw	r2,-12(fp)
    13a4:	10800017 	ldw	r2,0(r2)
    13a8:	10c00017 	ldw	r3,0(r2)
    13ac:	e0bfff17 	ldw	r2,-4(fp)
    13b0:	10c00015 	stw	r3,0(r2)
    13b4:	00000806 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
                else
                {
                        pxBlockToInsert->pxNextFreeBlock = pxEnd;
    13b8:	d0e02517 	ldw	r3,-32620(gp)
    13bc:	e0bfff17 	ldw	r2,-4(fp)
    13c0:	10c00015 	stw	r3,0(r2)
    13c4:	00000406 	br	13d8 <prvInsertBlockIntoFreeList+0x108>
                }
        }
        else
        {
                pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
    13c8:	e0bffd17 	ldw	r2,-12(fp)
    13cc:	10c00017 	ldw	r3,0(r2)
    13d0:	e0bfff17 	ldw	r2,-4(fp)
    13d4:	10c00015 	stw	r3,0(r2)

        /* If the block being inserted plugged a gab, so was merged with the block
        before and the block after, then it's pxNextFreeBlock pointer will have
        already been set, and should not be set here as that would make it point
        to itself. */
        if( pxIterator != pxBlockToInsert )
    13d8:	e0fffd17 	ldw	r3,-12(fp)
    13dc:	e0bfff17 	ldw	r2,-4(fp)
    13e0:	18800326 	beq	r3,r2,13f0 <prvInsertBlockIntoFreeList+0x120>
        {
                pxIterator->pxNextFreeBlock = pxBlockToInsert;
    13e4:	e0bffd17 	ldw	r2,-12(fp)
    13e8:	e0ffff17 	ldw	r3,-4(fp)
    13ec:	10c00015 	stw	r3,0(r2)
        }
}
    13f0:	0001883a 	nop
    13f4:	e037883a 	mov	sp,fp
    13f8:	df000017 	ldw	fp,0(sp)
    13fc:	dec00104 	addi	sp,sp,4
    1400:	f800283a 	ret

00001404 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    1404:	defffe04 	addi	sp,sp,-8
    1408:	df000115 	stw	fp,4(sp)
    140c:	df000104 	addi	fp,sp,4
    1410:	e13fff15 	stw	r4,-4(fp)
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1414:	e0bfff17 	ldw	r2,-4(fp)
    1418:	10c00204 	addi	r3,r2,8
    141c:	e0bfff17 	ldw	r2,-4(fp)
    1420:	10c00115 	stw	r3,4(r2)

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    1424:	e0bfff17 	ldw	r2,-4(fp)
    1428:	00ffffc4 	movi	r3,-1
    142c:	10c00215 	stw	r3,8(r2)

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1430:	e0bfff17 	ldw	r2,-4(fp)
    1434:	10c00204 	addi	r3,r2,8
    1438:	e0bfff17 	ldw	r2,-4(fp)
    143c:	10c00315 	stw	r3,12(r2)
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1440:	e0bfff17 	ldw	r2,-4(fp)
    1444:	10c00204 	addi	r3,r2,8
    1448:	e0bfff17 	ldw	r2,-4(fp)
    144c:	10c00415 	stw	r3,16(r2)

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    1450:	e0bfff17 	ldw	r2,-4(fp)
    1454:	10000015 	stw	zero,0(r2)

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    1458:	0001883a 	nop
    145c:	e037883a 	mov	sp,fp
    1460:	df000017 	ldw	fp,0(sp)
    1464:	dec00104 	addi	sp,sp,4
    1468:	f800283a 	ret

0000146c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    146c:	defffe04 	addi	sp,sp,-8
    1470:	df000115 	stw	fp,4(sp)
    1474:	df000104 	addi	fp,sp,4
    1478:	e13fff15 	stw	r4,-4(fp)
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
    147c:	e0bfff17 	ldw	r2,-4(fp)
    1480:	10000415 	stw	zero,16(r2)

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    1484:	0001883a 	nop
    1488:	e037883a 	mov	sp,fp
    148c:	df000017 	ldw	fp,0(sp)
    1490:	dec00104 	addi	sp,sp,4
    1494:	f800283a 	ret

00001498 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1498:	defffc04 	addi	sp,sp,-16
    149c:	df000315 	stw	fp,12(sp)
    14a0:	df000304 	addi	fp,sp,12
    14a4:	e13ffe15 	stw	r4,-8(fp)
    14a8:	e17fff15 	stw	r5,-4(fp)
ListItem_t * const pxIndex = pxList->pxIndex;
    14ac:	e0bffe17 	ldw	r2,-8(fp)
    14b0:	10800117 	ldw	r2,4(r2)
    14b4:	e0bffd15 	stw	r2,-12(fp)
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    14b8:	e0bfff17 	ldw	r2,-4(fp)
    14bc:	e0fffd17 	ldw	r3,-12(fp)
    14c0:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    14c4:	e0bffd17 	ldw	r2,-12(fp)
    14c8:	10c00217 	ldw	r3,8(r2)
    14cc:	e0bfff17 	ldw	r2,-4(fp)
    14d0:	10c00215 	stw	r3,8(r2)
	pxIndex->pxPrevious->pxNext = pxNewListItem;
    14d4:	e0bffd17 	ldw	r2,-12(fp)
    14d8:	10800217 	ldw	r2,8(r2)
    14dc:	e0ffff17 	ldw	r3,-4(fp)
    14e0:	10c00115 	stw	r3,4(r2)
	pxIndex->pxPrevious = pxNewListItem;
    14e4:	e0bffd17 	ldw	r2,-12(fp)
    14e8:	e0ffff17 	ldw	r3,-4(fp)
    14ec:	10c00215 	stw	r3,8(r2)

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    14f0:	e0bfff17 	ldw	r2,-4(fp)
    14f4:	e0fffe17 	ldw	r3,-8(fp)
    14f8:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    14fc:	e0bffe17 	ldw	r2,-8(fp)
    1500:	10800017 	ldw	r2,0(r2)
    1504:	10c00044 	addi	r3,r2,1
    1508:	e0bffe17 	ldw	r2,-8(fp)
    150c:	10c00015 	stw	r3,0(r2)
}
    1510:	0001883a 	nop
    1514:	e037883a 	mov	sp,fp
    1518:	df000017 	ldw	fp,0(sp)
    151c:	dec00104 	addi	sp,sp,4
    1520:	f800283a 	ret

00001524 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    1524:	defffb04 	addi	sp,sp,-20
    1528:	df000415 	stw	fp,16(sp)
    152c:	df000404 	addi	fp,sp,16
    1530:	e13ffe15 	stw	r4,-8(fp)
    1534:	e17fff15 	stw	r5,-4(fp)
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    1538:	e0bfff17 	ldw	r2,-4(fp)
    153c:	10800017 	ldw	r2,0(r2)
    1540:	e0bffd15 	stw	r2,-12(fp)
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    1544:	e0bffd17 	ldw	r2,-12(fp)
    1548:	10bfffd8 	cmpnei	r2,r2,-1
    154c:	1000041e 	bne	r2,zero,1560 <vListInsert+0x3c>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    1550:	e0bffe17 	ldw	r2,-8(fp)
    1554:	10800417 	ldw	r2,16(r2)
    1558:	e0bffc15 	stw	r2,-16(fp)
    155c:	00000c06 	br	1590 <vListInsert+0x6c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    1560:	e0bffe17 	ldw	r2,-8(fp)
    1564:	10800204 	addi	r2,r2,8
    1568:	e0bffc15 	stw	r2,-16(fp)
    156c:	00000306 	br	157c <vListInsert+0x58>
    1570:	e0bffc17 	ldw	r2,-16(fp)
    1574:	10800117 	ldw	r2,4(r2)
    1578:	e0bffc15 	stw	r2,-16(fp)
    157c:	e0bffc17 	ldw	r2,-16(fp)
    1580:	10800117 	ldw	r2,4(r2)
    1584:	10800017 	ldw	r2,0(r2)
    1588:	e0fffd17 	ldw	r3,-12(fp)
    158c:	18bff82e 	bgeu	r3,r2,1570 <__alt_data_end+0xf0001570>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    1590:	e0bffc17 	ldw	r2,-16(fp)
    1594:	10c00117 	ldw	r3,4(r2)
    1598:	e0bfff17 	ldw	r2,-4(fp)
    159c:	10c00115 	stw	r3,4(r2)
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    15a0:	e0bfff17 	ldw	r2,-4(fp)
    15a4:	10800117 	ldw	r2,4(r2)
    15a8:	e0ffff17 	ldw	r3,-4(fp)
    15ac:	10c00215 	stw	r3,8(r2)
	pxNewListItem->pxPrevious = pxIterator;
    15b0:	e0bfff17 	ldw	r2,-4(fp)
    15b4:	e0fffc17 	ldw	r3,-16(fp)
    15b8:	10c00215 	stw	r3,8(r2)
	pxIterator->pxNext = pxNewListItem;
    15bc:	e0bffc17 	ldw	r2,-16(fp)
    15c0:	e0ffff17 	ldw	r3,-4(fp)
    15c4:	10c00115 	stw	r3,4(r2)

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
    15c8:	e0bfff17 	ldw	r2,-4(fp)
    15cc:	e0fffe17 	ldw	r3,-8(fp)
    15d0:	10c00415 	stw	r3,16(r2)

	( pxList->uxNumberOfItems )++;
    15d4:	e0bffe17 	ldw	r2,-8(fp)
    15d8:	10800017 	ldw	r2,0(r2)
    15dc:	10c00044 	addi	r3,r2,1
    15e0:	e0bffe17 	ldw	r2,-8(fp)
    15e4:	10c00015 	stw	r3,0(r2)
}
    15e8:	0001883a 	nop
    15ec:	e037883a 	mov	sp,fp
    15f0:	df000017 	ldw	fp,0(sp)
    15f4:	dec00104 	addi	sp,sp,4
    15f8:	f800283a 	ret

000015fc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    15fc:	defffd04 	addi	sp,sp,-12
    1600:	df000215 	stw	fp,8(sp)
    1604:	df000204 	addi	fp,sp,8
    1608:	e13fff15 	stw	r4,-4(fp)
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
    160c:	e0bfff17 	ldw	r2,-4(fp)
    1610:	10800417 	ldw	r2,16(r2)
    1614:	e0bffe15 	stw	r2,-8(fp)

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    1618:	e0bfff17 	ldw	r2,-4(fp)
    161c:	10800117 	ldw	r2,4(r2)
    1620:	e0ffff17 	ldw	r3,-4(fp)
    1624:	18c00217 	ldw	r3,8(r3)
    1628:	10c00215 	stw	r3,8(r2)
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    162c:	e0bfff17 	ldw	r2,-4(fp)
    1630:	10800217 	ldw	r2,8(r2)
    1634:	e0ffff17 	ldw	r3,-4(fp)
    1638:	18c00117 	ldw	r3,4(r3)
    163c:	10c00115 	stw	r3,4(r2)

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    1640:	e0bffe17 	ldw	r2,-8(fp)
    1644:	10c00117 	ldw	r3,4(r2)
    1648:	e0bfff17 	ldw	r2,-4(fp)
    164c:	1880041e 	bne	r3,r2,1660 <uxListRemove+0x64>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    1650:	e0bfff17 	ldw	r2,-4(fp)
    1654:	10c00217 	ldw	r3,8(r2)
    1658:	e0bffe17 	ldw	r2,-8(fp)
    165c:	10c00115 	stw	r3,4(r2)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
    1660:	e0bfff17 	ldw	r2,-4(fp)
    1664:	10000415 	stw	zero,16(r2)
	( pxList->uxNumberOfItems )--;
    1668:	e0bffe17 	ldw	r2,-8(fp)
    166c:	10800017 	ldw	r2,0(r2)
    1670:	10ffffc4 	addi	r3,r2,-1
    1674:	e0bffe17 	ldw	r2,-8(fp)
    1678:	10c00015 	stw	r3,0(r2)

	return pxList->uxNumberOfItems;
    167c:	e0bffe17 	ldw	r2,-8(fp)
    1680:	10800017 	ldw	r2,0(r2)
}
    1684:	e037883a 	mov	sp,fp
    1688:	df000017 	ldw	fp,0(sp)
    168c:	dec00104 	addi	sp,sp,4
    1690:	f800283a 	ret

00001694 <vApplicationStackOverflowHook>:
#define configTICK_RATE_HZ 1000
#define configCPU_CLOCK_HZ TIMER1MS_FREQ
#define SYS_CLK_IRQ TIMER1MS_IRQ
//stack overflow hook
void vApplicationStackOverflowHook(TaskHandle_t *pxTask, signed char *pcTaskName )
{
    1694:	defffc04 	addi	sp,sp,-16
    1698:	dfc00315 	stw	ra,12(sp)
    169c:	df000215 	stw	fp,8(sp)
    16a0:	df000204 	addi	fp,sp,8
    16a4:	e13ffe15 	stw	r4,-8(fp)
    16a8:	e17fff15 	stw	r5,-4(fp)
	printf("[free_rtos] Application stack overflow at task: %s\n", pcTaskName);
    16ac:	e17fff17 	ldw	r5,-4(fp)
    16b0:	01020034 	movhi	r4,2048
    16b4:	21000004 	addi	r4,r4,0
    16b8:	00072500 	call	7250 <printf>
}
    16bc:	0001883a 	nop
    16c0:	e037883a 	mov	sp,fp
    16c4:	dfc00117 	ldw	ra,4(sp)
    16c8:	df000017 	ldw	fp,0(sp)
    16cc:	dec00204 	addi	sp,sp,8
    16d0:	f800283a 	ret

000016d4 <prvReadGp>:
void vPortSysTickHandler( void * context, alt_u32 id );

/*-----------------------------------------------------------*/

static void prvReadGp( uint32_t *ulValue )
{
    16d4:	defffe04 	addi	sp,sp,-8
    16d8:	df000115 	stw	fp,4(sp)
    16dc:	df000104 	addi	fp,sp,4
    16e0:	e13fff15 	stw	r4,-4(fp)
	asm( "stw gp, (%0)" :: "r"(ulValue) );
    16e4:	e0bfff17 	ldw	r2,-4(fp)
    16e8:	16800015 	stw	gp,0(r2)
}
    16ec:	0001883a 	nop
    16f0:	e037883a 	mov	sp,fp
    16f4:	df000017 	ldw	fp,0(sp)
    16f8:	dec00104 	addi	sp,sp,4
    16fc:	f800283a 	ret

00001700 <pxPortInitialiseStack>:

/* 
 * See header file for description. 
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{    
    1700:	defff904 	addi	sp,sp,-28
    1704:	dfc00615 	stw	ra,24(sp)
    1708:	df000515 	stw	fp,20(sp)
    170c:	df000504 	addi	fp,sp,20
    1710:	e13ffd15 	stw	r4,-12(fp)
    1714:	e17ffe15 	stw	r5,-8(fp)
    1718:	e1bfff15 	stw	r6,-4(fp)
StackType_t *pxFramePointer = pxTopOfStack - 1;
    171c:	e0bffd17 	ldw	r2,-12(fp)
    1720:	10bfff04 	addi	r2,r2,-4
    1724:	e0bffb15 	stw	r2,-20(fp)
StackType_t xGlobalPointer;

    prvReadGp( &xGlobalPointer ); 
    1728:	e0bffc04 	addi	r2,fp,-16
    172c:	1009883a 	mov	r4,r2
    1730:	00016d40 	call	16d4 <prvReadGp>

    /* End of stack marker. */
    *pxTopOfStack = 0xdeadbeef;
    1734:	e0fffd17 	ldw	r3,-12(fp)
    1738:	00b7abb4 	movhi	r2,57006
    173c:	10afbbc4 	addi	r2,r2,-16657
    1740:	18800015 	stw	r2,0(r3)
    pxTopOfStack--;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	10bfff04 	addi	r2,r2,-4
    174c:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pxFramePointer; 
    1750:	e0fffb17 	ldw	r3,-20(fp)
    1754:	e0bffd17 	ldw	r2,-12(fp)
    1758:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    175c:	e0bffd17 	ldw	r2,-12(fp)
    1760:	10bfff04 	addi	r2,r2,-4
    1764:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = xGlobalPointer; 
    1768:	e0fffc17 	ldw	r3,-16(fp)
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	10c00015 	stw	r3,0(r2)
    
    /* Space for R23 to R16. */
    pxTopOfStack -= 9;
    1774:	e0bffd17 	ldw	r2,-12(fp)
    1778:	10bff704 	addi	r2,r2,-36
    177c:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = ( StackType_t ) pxCode; 
    1780:	e0fffe17 	ldw	r3,-8(fp)
    1784:	e0bffd17 	ldw	r2,-12(fp)
    1788:	10c00015 	stw	r3,0(r2)
    pxTopOfStack--;
    178c:	e0bffd17 	ldw	r2,-12(fp)
    1790:	10bfff04 	addi	r2,r2,-4
    1794:	e0bffd15 	stw	r2,-12(fp)

    *pxTopOfStack = portINITIAL_ESTATUS; 
    1798:	e0bffd17 	ldw	r2,-12(fp)
    179c:	00c00044 	movi	r3,1
    17a0:	10c00015 	stw	r3,0(r2)

    /* Space for R15 to R5. */    
    pxTopOfStack -= 12;
    17a4:	e0bffd17 	ldw	r2,-12(fp)
    17a8:	10bff404 	addi	r2,r2,-48
    17ac:	e0bffd15 	stw	r2,-12(fp)
    
    *pxTopOfStack = ( StackType_t ) pvParameters; 
    17b0:	e0ffff17 	ldw	r3,-4(fp)
    17b4:	e0bffd17 	ldw	r2,-12(fp)
    17b8:	10c00015 	stw	r3,0(r2)

    /* Space for R3 to R1, muldiv and RA. */
    pxTopOfStack -= 5;
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10bffb04 	addi	r2,r2,-20
    17c4:	e0bffd15 	stw	r2,-12(fp)
    
    return pxTopOfStack;
    17c8:	e0bffd17 	ldw	r2,-12(fp)
}
    17cc:	e037883a 	mov	sp,fp
    17d0:	dfc00117 	ldw	ra,4(sp)
    17d4:	df000017 	ldw	fp,0(sp)
    17d8:	dec00204 	addi	sp,sp,8
    17dc:	f800283a 	ret

000017e0 <xPortStartScheduler>:

/* 
 * See header file for description. 
 */
BaseType_t xPortStartScheduler( void )
{
    17e0:	defffe04 	addi	sp,sp,-8
    17e4:	dfc00115 	stw	ra,4(sp)
    17e8:	df000015 	stw	fp,0(sp)
    17ec:	d839883a 	mov	fp,sp
	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	prvSetupTimerInterrupt();
    17f0:	00018380 	call	1838 <prvSetupTimerInterrupt>
    17f4:	00800034 	movhi	r2,0
	
	/* Start the first task. */
    asm volatile (  " movia r2, restore_sp_from_pxCurrentTCB        \n"
    17f8:	10803104 	addi	r2,r2,196
    17fc:	1000683a 	jmp	r2
                    " jmp r2                                          " );

	/* Should not get here! */
	return 0;
    1800:	0005883a 	mov	r2,zero
}
    1804:	e037883a 	mov	sp,fp
    1808:	dfc00117 	ldw	ra,4(sp)
    180c:	df000017 	ldw	fp,0(sp)
    1810:	dec00204 	addi	sp,sp,8
    1814:	f800283a 	ret

00001818 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
    1818:	deffff04 	addi	sp,sp,-4
    181c:	df000015 	stw	fp,0(sp)
    1820:	d839883a 	mov	fp,sp
	/* It is unlikely that the NIOS2 port will require this function as there
	is nothing to return to.  */
}
    1824:	0001883a 	nop
    1828:	e037883a 	mov	sp,fp
    182c:	df000017 	ldw	fp,0(sp)
    1830:	dec00104 	addi	sp,sp,4
    1834:	f800283a 	ret

00001838 <prvSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
void prvSetupTimerInterrupt( void )
{
    1838:	defffe04 	addi	sp,sp,-8
    183c:	dfc00115 	stw	ra,4(sp)
    1840:	df000015 	stw	fp,0(sp)
    1844:	d839883a 	mov	fp,sp
	/* Try to register the interrupt handler. */
	if ( -EINVAL == alt_irq_register( SYS_CLK_IRQ, 0x0, vPortSysTickHandler ) )
    1848:	01800034 	movhi	r6,0
    184c:	31863504 	addi	r6,r6,6356
    1850:	000b883a 	mov	r5,zero
    1854:	0009883a 	mov	r4,zero
    1858:	00019200 	call	1920 <alt_irq_register>
    185c:	10bffa98 	cmpnei	r2,r2,-22
    1860:	1000021e 	bne	r2,zero,186c <prvSetupTimerInterrupt+0x34>
	{ 
		/* Failed to install the Interrupt Handler. */
		asm( "break" );
    1864:	003da03a 	break	0
    1868:	00001006 	br	18ac <prvSetupTimerInterrupt+0x74>
	}
	else
	{
		/* Configure SysTick to interrupt at the requested rate. */
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK );
    186c:	00c00204 	movi	r3,8
    1870:	00800134 	movhi	r2,4
    1874:	108c1104 	addi	r2,r2,12356
    1878:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODL( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) & 0xFFFF );
    187c:	00e1a814 	movui	r3,34464
    1880:	00800134 	movhi	r2,4
    1884:	108c1204 	addi	r2,r2,12360
    1888:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_PERIODH( SYS_CLK_BASE, ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) >> 16 );
    188c:	00c00044 	movi	r3,1
    1890:	00800134 	movhi	r2,4
    1894:	108c1304 	addi	r2,r2,12364
    1898:	10c00035 	stwio	r3,0(r2)
		IOWR_ALTERA_AVALON_TIMER_CONTROL( SYS_CLK_BASE, ALTERA_AVALON_TIMER_CONTROL_CONT_MSK | ALTERA_AVALON_TIMER_CONTROL_START_MSK | ALTERA_AVALON_TIMER_CONTROL_ITO_MSK );	
    189c:	00c001c4 	movi	r3,7
    18a0:	00800134 	movhi	r2,4
    18a4:	108c1104 	addi	r2,r2,12356
    18a8:	10c00035 	stwio	r3,0(r2)
	} 

	/* Clear any already pending interrupts generated by the Timer. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18ac:	00ffff84 	movi	r3,-2
    18b0:	00800134 	movhi	r2,4
    18b4:	108c1004 	addi	r2,r2,12352
    18b8:	10c00035 	stwio	r3,0(r2)
}
    18bc:	0001883a 	nop
    18c0:	e037883a 	mov	sp,fp
    18c4:	dfc00117 	ldw	ra,4(sp)
    18c8:	df000017 	ldw	fp,0(sp)
    18cc:	dec00204 	addi	sp,sp,8
    18d0:	f800283a 	ret

000018d4 <vPortSysTickHandler>:
/*-----------------------------------------------------------*/

void vPortSysTickHandler( void * context, alt_u32 id )
{
    18d4:	defffc04 	addi	sp,sp,-16
    18d8:	dfc00315 	stw	ra,12(sp)
    18dc:	df000215 	stw	fp,8(sp)
    18e0:	df000204 	addi	fp,sp,8
    18e4:	e13ffe15 	stw	r4,-8(fp)
    18e8:	e17fff15 	stw	r5,-4(fp)
	/* Increment the kernel tick. */
	if( xTaskIncrementTick() != pdFALSE )
    18ec:	00031500 	call	3150 <xTaskIncrementTick>
    18f0:	10000126 	beq	r2,zero,18f8 <vPortSysTickHandler+0x24>
	{
        vTaskSwitchContext();
    18f4:	00033140 	call	3314 <vTaskSwitchContext>
	}
		
	/* Clear the interrupt. */
	IOWR_ALTERA_AVALON_TIMER_STATUS( SYS_CLK_BASE, ~ALTERA_AVALON_TIMER_STATUS_TO_MSK );
    18f8:	00ffff84 	movi	r3,-2
    18fc:	00800134 	movhi	r2,4
    1900:	108c1004 	addi	r2,r2,12352
    1904:	10c00035 	stwio	r3,0(r2)
}
    1908:	0001883a 	nop
    190c:	e037883a 	mov	sp,fp
    1910:	dfc00117 	ldw	ra,4(sp)
    1914:	df000017 	ldw	fp,0(sp)
    1918:	dec00204 	addi	sp,sp,8
    191c:	f800283a 	ret

00001920 <alt_irq_register>:
 * when it is registered. Interrupts should only be enabled after the FreeRTOS.org
 * kernel has its scheduler started so that contexts are saved and switched 
 * correctly.
 */
int alt_irq_register( alt_u32 id, void* context, void (*handler)(void*, alt_u32) )
{
    1920:	defff104 	addi	sp,sp,-60
    1924:	df000e15 	stw	fp,56(sp)
    1928:	df000e04 	addi	fp,sp,56
    192c:	e13ffd15 	stw	r4,-12(fp)
    1930:	e17ffe15 	stw	r5,-8(fp)
    1934:	e1bfff15 	stw	r6,-4(fp)
	int rc = -EINVAL;  
    1938:	00bffa84 	movi	r2,-22
    193c:	e0bff215 	stw	r2,-56(fp)
	alt_irq_context status;

	if (id < ALT_NIRQ)
    1940:	e0bffd17 	ldw	r2,-12(fp)
    1944:	10800828 	cmpgeui	r2,r2,32
    1948:	10004c1e 	bne	r2,zero,1a7c <alt_irq_register+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    194c:	0005303a 	rdctl	r2,status
    1950:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1954:	e0fff617 	ldw	r3,-40(fp)
    1958:	00bfff84 	movi	r2,-2
    195c:	1884703a 	and	r2,r3,r2
    1960:	1001703a 	wrctl	status,r2
  
  return context;
    1964:	e0bff617 	ldw	r2,-40(fp)
		 * interrupts are disabled while the handler tables are updated to ensure
		 * that an interrupt doesn't occur while the tables are in an inconsistent
		 * state.
		 */
	
		status = alt_irq_disable_all ();
    1968:	e0bff415 	stw	r2,-48(fp)
	
		alt_irq[id].handler = handler;
    196c:	00820234 	movhi	r2,2056
    1970:	10be4104 	addi	r2,r2,-1788
    1974:	e0fffd17 	ldw	r3,-12(fp)
    1978:	180690fa 	slli	r3,r3,3
    197c:	10c5883a 	add	r2,r2,r3
    1980:	e0ffff17 	ldw	r3,-4(fp)
    1984:	10c00015 	stw	r3,0(r2)
		alt_irq[id].context = context;
    1988:	00820234 	movhi	r2,2056
    198c:	10be4104 	addi	r2,r2,-1788
    1990:	e0fffd17 	ldw	r3,-12(fp)
    1994:	180690fa 	slli	r3,r3,3
    1998:	10c5883a 	add	r2,r2,r3
    199c:	10800104 	addi	r2,r2,4
    19a0:	e0fffe17 	ldw	r3,-8(fp)
    19a4:	10c00015 	stw	r3,0(r2)
	
		rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
    19a8:	e0bfff17 	ldw	r2,-4(fp)
    19ac:	10001926 	beq	r2,zero,1a14 <alt_irq_register+0xf4>
    19b0:	e0bffd17 	ldw	r2,-12(fp)
    19b4:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    19b8:	0005303a 	rdctl	r2,status
    19bc:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    19c0:	e0fff717 	ldw	r3,-36(fp)
    19c4:	00bfff84 	movi	r2,-2
    19c8:	1884703a 	and	r2,r3,r2
    19cc:	1001703a 	wrctl	status,r2
  
  return context;
    19d0:	e0bff717 	ldw	r2,-36(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    19d4:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
    19d8:	00c00044 	movi	r3,1
    19dc:	e0bff317 	ldw	r2,-52(fp)
    19e0:	1884983a 	sll	r2,r3,r2
    19e4:	1007883a 	mov	r3,r2
    19e8:	d0a04b17 	ldw	r2,-32468(gp)
    19ec:	1884b03a 	or	r2,r3,r2
    19f0:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    19f4:	d0a04b17 	ldw	r2,-32468(gp)
    19f8:	100170fa 	wrctl	ienable,r2
    19fc:	e0bff817 	ldw	r2,-32(fp)
    1a00:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a04:	e0bff917 	ldw	r2,-28(fp)
    1a08:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a0c:	0005883a 	mov	r2,zero
    1a10:	00001906 	br	1a78 <alt_irq_register+0x158>
    1a14:	e0bffd17 	ldw	r2,-12(fp)
    1a18:	e0bff515 	stw	r2,-44(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    1a1c:	0005303a 	rdctl	r2,status
    1a20:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    1a24:	e0fffa17 	ldw	r3,-24(fp)
    1a28:	00bfff84 	movi	r2,-2
    1a2c:	1884703a 	and	r2,r3,r2
    1a30:	1001703a 	wrctl	status,r2
  
  return context;
    1a34:	e0bffa17 	ldw	r2,-24(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    1a38:	e0bffb15 	stw	r2,-20(fp)

  alt_irq_active &= ~(1 << id);
    1a3c:	00c00044 	movi	r3,1
    1a40:	e0bff517 	ldw	r2,-44(fp)
    1a44:	1884983a 	sll	r2,r3,r2
    1a48:	0084303a 	nor	r2,zero,r2
    1a4c:	1007883a 	mov	r3,r2
    1a50:	d0a04b17 	ldw	r2,-32468(gp)
    1a54:	1884703a 	and	r2,r3,r2
    1a58:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    1a5c:	d0a04b17 	ldw	r2,-32468(gp)
    1a60:	100170fa 	wrctl	ienable,r2
    1a64:	e0bffb17 	ldw	r2,-20(fp)
    1a68:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    1a6c:	e0bffc17 	ldw	r2,-16(fp)
    1a70:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    1a74:	0005883a 	mov	r2,zero
    1a78:	e0bff215 	stw	r2,-56(fp)
	
		/* alt_irq_enable_all(status); This line is removed to prevent the interrupt from being immediately enabled. */
	}
    
	return rc; 
    1a7c:	e0bff217 	ldw	r2,-56(fp)
}
    1a80:	e037883a 	mov	sp,fp
    1a84:	df000017 	ldw	fp,0(sp)
    1a88:	dec00104 	addi	sp,sp,4
    1a8c:	f800283a 	ret

00001a90 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    1a90:	defffb04 	addi	sp,sp,-20
    1a94:	dfc00415 	stw	ra,16(sp)
    1a98:	df000315 	stw	fp,12(sp)
    1a9c:	df000304 	addi	fp,sp,12
    1aa0:	e13ffe15 	stw	r4,-8(fp)
    1aa4:	e17fff15 	stw	r5,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1aa8:	e0bffe17 	ldw	r2,-8(fp)
    1aac:	e0bffd15 	stw	r2,-12(fp)

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    1ab0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
    1ab4:	e0bffd17 	ldw	r2,-12(fp)
    1ab8:	10c00017 	ldw	r3,0(r2)
    1abc:	e0bffd17 	ldw	r2,-12(fp)
    1ac0:	11000f17 	ldw	r4,60(r2)
    1ac4:	e0bffd17 	ldw	r2,-12(fp)
    1ac8:	10801017 	ldw	r2,64(r2)
    1acc:	2085383a 	mul	r2,r4,r2
    1ad0:	1887883a 	add	r3,r3,r2
    1ad4:	e0bffd17 	ldw	r2,-12(fp)
    1ad8:	10c00115 	stw	r3,4(r2)
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1adc:	e0bffd17 	ldw	r2,-12(fp)
    1ae0:	10000e15 	stw	zero,56(r2)
		pxQueue->pcWriteTo = pxQueue->pcHead;
    1ae4:	e0bffd17 	ldw	r2,-12(fp)
    1ae8:	10c00017 	ldw	r3,0(r2)
    1aec:	e0bffd17 	ldw	r2,-12(fp)
    1af0:	10c00215 	stw	r3,8(r2)
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
    1af4:	e0bffd17 	ldw	r2,-12(fp)
    1af8:	10c00017 	ldw	r3,0(r2)
    1afc:	e0bffd17 	ldw	r2,-12(fp)
    1b00:	10800f17 	ldw	r2,60(r2)
    1b04:	113fffc4 	addi	r4,r2,-1
    1b08:	e0bffd17 	ldw	r2,-12(fp)
    1b0c:	10801017 	ldw	r2,64(r2)
    1b10:	2085383a 	mul	r2,r4,r2
    1b14:	1887883a 	add	r3,r3,r2
    1b18:	e0bffd17 	ldw	r2,-12(fp)
    1b1c:	10c00315 	stw	r3,12(r2)
		pxQueue->xRxLock = queueUNLOCKED;
    1b20:	e0bffd17 	ldw	r2,-12(fp)
    1b24:	00ffffc4 	movi	r3,-1
    1b28:	10c01115 	stw	r3,68(r2)
		pxQueue->xTxLock = queueUNLOCKED;
    1b2c:	e0bffd17 	ldw	r2,-12(fp)
    1b30:	00ffffc4 	movi	r3,-1
    1b34:	10c01215 	stw	r3,72(r2)

		if( xNewQueue == pdFALSE )
    1b38:	e0bfff17 	ldw	r2,-4(fp)
    1b3c:	10000b1e 	bne	r2,zero,1b6c <xQueueGenericReset+0xdc>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    1b40:	e0bffd17 	ldw	r2,-12(fp)
    1b44:	10800417 	ldw	r2,16(r2)
    1b48:	10001026 	beq	r2,zero,1b8c <xQueueGenericReset+0xfc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    1b4c:	e0bffd17 	ldw	r2,-12(fp)
    1b50:	10800404 	addi	r2,r2,16
    1b54:	1009883a 	mov	r4,r2
    1b58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1b5c:	10800058 	cmpnei	r2,r2,1
    1b60:	10000a1e 	bne	r2,zero,1b8c <xQueueGenericReset+0xfc>
				{
					queueYIELD_IF_USING_PREEMPTION();
    1b64:	003b683a 	trap	0
    1b68:	00000806 	br	1b8c <xQueueGenericReset+0xfc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    1b6c:	e0bffd17 	ldw	r2,-12(fp)
    1b70:	10800404 	addi	r2,r2,16
    1b74:	1009883a 	mov	r4,r2
    1b78:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    1b7c:	e0bffd17 	ldw	r2,-12(fp)
    1b80:	10800904 	addi	r2,r2,36
    1b84:	1009883a 	mov	r4,r2
    1b88:	00014040 	call	1404 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
    1b8c:	00040fc0 	call	40fc <vTaskExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    1b90:	00800044 	movi	r2,1
}
    1b94:	e037883a 	mov	sp,fp
    1b98:	dfc00117 	ldw	ra,4(sp)
    1b9c:	df000017 	ldw	fp,0(sp)
    1ba0:	dec00204 	addi	sp,sp,8
    1ba4:	f800283a 	ret

00001ba8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
    1ba8:	defff704 	addi	sp,sp,-36
    1bac:	dfc00815 	stw	ra,32(sp)
    1bb0:	df000715 	stw	fp,28(sp)
    1bb4:	df000704 	addi	fp,sp,28
    1bb8:	e13ffd15 	stw	r4,-12(fp)
    1bbc:	e17ffe15 	stw	r5,-8(fp)
    1bc0:	3005883a 	mov	r2,r6
    1bc4:	e0bfff05 	stb	r2,-4(fp)
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
    1bc8:	e03ffa15 	stw	zero,-24(fp)
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

	if( uxItemSize == ( UBaseType_t ) 0 )
    1bcc:	e0bffe17 	ldw	r2,-8(fp)
    1bd0:	1000021e 	bne	r2,zero,1bdc <xQueueGenericCreate+0x34>
	{
		/* There is not going to be a queue storage area. */
		xQueueSizeInBytes = ( size_t ) 0;
    1bd4:	e03ff915 	stw	zero,-28(fp)
    1bd8:	00000506 	br	1bf0 <xQueueGenericCreate+0x48>
	}
	else
	{
		/* The queue is one byte longer than asked for to make wrap checking
		easier/faster. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    1bdc:	e0fffd17 	ldw	r3,-12(fp)
    1be0:	e0bffe17 	ldw	r2,-8(fp)
    1be4:	1885383a 	mul	r2,r3,r2
    1be8:	10800044 	addi	r2,r2,1
    1bec:	e0bff915 	stw	r2,-28(fp)
	}

	/* Allocate the new queue structure and storage area. */
	pcAllocatedBuffer = ( int8_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
    1bf0:	e0bff917 	ldw	r2,-28(fp)
    1bf4:	10801304 	addi	r2,r2,76
    1bf8:	1009883a 	mov	r4,r2
    1bfc:	0000fd00 	call	fd0 <pvPortMalloc>
    1c00:	e0bffb15 	stw	r2,-20(fp)

	if( pcAllocatedBuffer != NULL )
    1c04:	e0bffb17 	ldw	r2,-20(fp)
    1c08:	10001726 	beq	r2,zero,1c68 <xQueueGenericCreate+0xc0>
	{
		pxNewQueue = ( Queue_t * ) pcAllocatedBuffer; /*lint !e826 MISRA The buffer cannot be to small because it was dimensioned by sizeof( Queue_t ) + xQueueSizeInBytes. */
    1c0c:	e0bffb17 	ldw	r2,-20(fp)
    1c10:	e0bffc15 	stw	r2,-16(fp)

		if( uxItemSize == ( UBaseType_t ) 0 )
    1c14:	e0bffe17 	ldw	r2,-8(fp)
    1c18:	1000041e 	bne	r2,zero,1c2c <xQueueGenericCreate+0x84>
		{
			/* No RAM was allocated for the queue storage area, but PC head
			cannot be set to NULL because NULL is used as a key to say the queue
			is used as a mutex.  Therefore just set pcHead to point to the queue
			as a benign value that is known to be within the memory map. */
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    1c1c:	e0bffc17 	ldw	r2,-16(fp)
    1c20:	e0fffc17 	ldw	r3,-16(fp)
    1c24:	10c00015 	stw	r3,0(r2)
    1c28:	00000406 	br	1c3c <xQueueGenericCreate+0x94>
		}
		else
		{
			/* Jump past the queue structure to find the location of the queue
			storage area - adding the padding bytes to get a better alignment. */
			pxNewQueue->pcHead = pcAllocatedBuffer + sizeof( Queue_t );
    1c2c:	e0bffb17 	ldw	r2,-20(fp)
    1c30:	10c01304 	addi	r3,r2,76
    1c34:	e0bffc17 	ldw	r2,-16(fp)
    1c38:	10c00015 	stw	r3,0(r2)
		}

		/* Initialise the queue members as described above where the queue type
		is defined. */
		pxNewQueue->uxLength = uxQueueLength;
    1c3c:	e0bffc17 	ldw	r2,-16(fp)
    1c40:	e0fffd17 	ldw	r3,-12(fp)
    1c44:	10c00f15 	stw	r3,60(r2)
		pxNewQueue->uxItemSize = uxItemSize;
    1c48:	e0bffc17 	ldw	r2,-16(fp)
    1c4c:	e0fffe17 	ldw	r3,-8(fp)
    1c50:	10c01015 	stw	r3,64(r2)
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    1c54:	01400044 	movi	r5,1
    1c58:	e13ffc17 	ldw	r4,-16(fp)
    1c5c:	0001a900 	call	1a90 <xQueueGenericReset>
			pxNewQueue->pxQueueSetContainer = NULL;
		}
		#endif /* configUSE_QUEUE_SETS */

		traceQUEUE_CREATE( pxNewQueue );
		xReturn = pxNewQueue;
    1c60:	e0bffc17 	ldw	r2,-16(fp)
    1c64:	e0bffa15 	stw	r2,-24(fp)
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );

	return xReturn;
    1c68:	e0bffa17 	ldw	r2,-24(fp)
}
    1c6c:	e037883a 	mov	sp,fp
    1c70:	dfc00117 	ldw	ra,4(sp)
    1c74:	df000017 	ldw	fp,0(sp)
    1c78:	dec00204 	addi	sp,sp,8
    1c7c:	f800283a 	ret

00001c80 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    1c80:	defffc04 	addi	sp,sp,-16
    1c84:	dfc00315 	stw	ra,12(sp)
    1c88:	df000215 	stw	fp,8(sp)
    1c8c:	df000204 	addi	fp,sp,8
    1c90:	2005883a 	mov	r2,r4
    1c94:	e0bfff05 	stb	r2,-4(fp)
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
    1c98:	01001304 	movi	r4,76
    1c9c:	0000fd00 	call	fd0 <pvPortMalloc>
    1ca0:	e0bffe15 	stw	r2,-8(fp)
		if( pxNewQueue != NULL )
    1ca4:	e0bffe17 	ldw	r2,-8(fp)
    1ca8:	10002226 	beq	r2,zero,1d34 <xQueueCreateMutex+0xb4>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
    1cac:	e0bffe17 	ldw	r2,-8(fp)
    1cb0:	10000115 	stw	zero,4(r2)
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    1cb4:	e0bffe17 	ldw	r2,-8(fp)
    1cb8:	10000015 	stw	zero,0(r2)

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
    1cbc:	e0bffe17 	ldw	r2,-8(fp)
    1cc0:	10000215 	stw	zero,8(r2)
			pxNewQueue->u.pcReadFrom = NULL;
    1cc4:	e0bffe17 	ldw	r2,-8(fp)
    1cc8:	10000315 	stw	zero,12(r2)

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    1ccc:	e0bffe17 	ldw	r2,-8(fp)
    1cd0:	10000e15 	stw	zero,56(r2)
			pxNewQueue->uxLength = ( UBaseType_t ) 1U;
    1cd4:	e0bffe17 	ldw	r2,-8(fp)
    1cd8:	00c00044 	movi	r3,1
    1cdc:	10c00f15 	stw	r3,60(r2)
			pxNewQueue->uxItemSize = ( UBaseType_t ) 0U;
    1ce0:	e0bffe17 	ldw	r2,-8(fp)
    1ce4:	10001015 	stw	zero,64(r2)
			pxNewQueue->xRxLock = queueUNLOCKED;
    1ce8:	e0bffe17 	ldw	r2,-8(fp)
    1cec:	00ffffc4 	movi	r3,-1
    1cf0:	10c01115 	stw	r3,68(r2)
			pxNewQueue->xTxLock = queueUNLOCKED;
    1cf4:	e0bffe17 	ldw	r2,-8(fp)
    1cf8:	00ffffc4 	movi	r3,-1
    1cfc:	10c01215 	stw	r3,72(r2)
				pxNewQueue->pxQueueSetContainer = NULL;
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
    1d00:	e0bffe17 	ldw	r2,-8(fp)
    1d04:	10800404 	addi	r2,r2,16
    1d08:	1009883a 	mov	r4,r2
    1d0c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
    1d10:	e0bffe17 	ldw	r2,-8(fp)
    1d14:	10800904 	addi	r2,r2,36
    1d18:	1009883a 	mov	r4,r2
    1d1c:	00014040 	call	1404 <vListInitialise>

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    1d20:	000f883a 	mov	r7,zero
    1d24:	000d883a 	mov	r6,zero
    1d28:	000b883a 	mov	r5,zero
    1d2c:	e13ffe17 	ldw	r4,-8(fp)
    1d30:	0001edc0 	call	1edc <xQueueGenericSend>
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
		return pxNewQueue;
    1d34:	e0bffe17 	ldw	r2,-8(fp)
	}
    1d38:	e037883a 	mov	sp,fp
    1d3c:	dfc00117 	ldw	ra,4(sp)
    1d40:	df000017 	ldw	fp,0(sp)
    1d44:	dec00204 	addi	sp,sp,8
    1d48:	f800283a 	ret

00001d4c <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    1d4c:	defffa04 	addi	sp,sp,-24
    1d50:	dfc00515 	stw	ra,20(sp)
    1d54:	df000415 	stw	fp,16(sp)
    1d58:	dc000315 	stw	r16,12(sp)
    1d5c:	df000404 	addi	fp,sp,16
    1d60:	e13ffe15 	stw	r4,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1d64:	e0bffe17 	ldw	r2,-8(fp)
    1d68:	e0bffd15 	stw	r2,-12(fp)
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Not a redundant cast as TaskHandle_t is a typedef. */
    1d6c:	e0bffd17 	ldw	r2,-12(fp)
    1d70:	14000117 	ldw	r16,4(r2)
    1d74:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1d78:	8080101e 	bne	r16,r2,1dbc <xQueueGiveMutexRecursive+0x70>
			/* uxRecursiveCallCount cannot be zero if pxMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.uxRecursiveCallCount )--;
    1d7c:	e0bffd17 	ldw	r2,-12(fp)
    1d80:	10800317 	ldw	r2,12(r2)
    1d84:	10ffffc4 	addi	r3,r2,-1
    1d88:	e0bffd17 	ldw	r2,-12(fp)
    1d8c:	10c00315 	stw	r3,12(r2)

			/* Have we unwound the call count? */
			if( pxMutex->u.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    1d90:	e0bffd17 	ldw	r2,-12(fp)
    1d94:	10800317 	ldw	r2,12(r2)
    1d98:	1000051e 	bne	r2,zero,1db0 <xQueueGiveMutexRecursive+0x64>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    1d9c:	000f883a 	mov	r7,zero
    1da0:	000d883a 	mov	r6,zero
    1da4:	000b883a 	mov	r5,zero
    1da8:	e13ffd17 	ldw	r4,-12(fp)
    1dac:	0001edc0 	call	1edc <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    1db0:	00800044 	movi	r2,1
    1db4:	e0bffc15 	stw	r2,-16(fp)
    1db8:	00000106 	br	1dc0 <xQueueGiveMutexRecursive+0x74>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    1dbc:	e03ffc15 	stw	zero,-16(fp)

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    1dc0:	e0bffc17 	ldw	r2,-16(fp)
	}
    1dc4:	e6ffff04 	addi	sp,fp,-4
    1dc8:	dfc00217 	ldw	ra,8(sp)
    1dcc:	df000117 	ldw	fp,4(sp)
    1dd0:	dc000017 	ldw	r16,0(sp)
    1dd4:	dec00304 	addi	sp,sp,12
    1dd8:	f800283a 	ret

00001ddc <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    1ddc:	defff904 	addi	sp,sp,-28
    1de0:	dfc00615 	stw	ra,24(sp)
    1de4:	df000515 	stw	fp,20(sp)
    1de8:	dc000415 	stw	r16,16(sp)
    1dec:	df000504 	addi	fp,sp,20
    1df0:	e13ffd15 	stw	r4,-12(fp)
    1df4:	e17ffe15 	stw	r5,-8(fp)
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    1df8:	e0bffd17 	ldw	r2,-12(fp)
    1dfc:	e0bffc15 	stw	r2,-16(fp)
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->pxMutexHolder == ( void * ) xTaskGetCurrentTaskHandle() ) /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    1e00:	e0bffc17 	ldw	r2,-16(fp)
    1e04:	14000117 	ldw	r16,4(r2)
    1e08:	0003e100 	call	3e10 <xTaskGetCurrentTaskHandle>
    1e0c:	8080081e 	bne	r16,r2,1e30 <xQueueTakeMutexRecursive+0x54>
		{
			( pxMutex->u.uxRecursiveCallCount )++;
    1e10:	e0bffc17 	ldw	r2,-16(fp)
    1e14:	10800317 	ldw	r2,12(r2)
    1e18:	10c00044 	addi	r3,r2,1
    1e1c:	e0bffc17 	ldw	r2,-16(fp)
    1e20:	10c00315 	stw	r3,12(r2)
			xReturn = pdPASS;
    1e24:	00800044 	movi	r2,1
    1e28:	e0bffb15 	stw	r2,-20(fp)
    1e2c:	00000e06 	br	1e68 <xQueueTakeMutexRecursive+0x8c>
		}
		else
		{
			xReturn = xQueueGenericReceive( pxMutex, NULL, xTicksToWait, pdFALSE );
    1e30:	000f883a 	mov	r7,zero
    1e34:	e1bffe17 	ldw	r6,-8(fp)
    1e38:	000b883a 	mov	r5,zero
    1e3c:	e13ffc17 	ldw	r4,-16(fp)
    1e40:	000222c0 	call	222c <xQueueGenericReceive>
    1e44:	e0bffb15 	stw	r2,-20(fp)

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn == pdPASS )
    1e48:	e0bffb17 	ldw	r2,-20(fp)
    1e4c:	10800058 	cmpnei	r2,r2,1
    1e50:	1000051e 	bne	r2,zero,1e68 <xQueueTakeMutexRecursive+0x8c>
			{
				( pxMutex->u.uxRecursiveCallCount )++;
    1e54:	e0bffc17 	ldw	r2,-16(fp)
    1e58:	10800317 	ldw	r2,12(r2)
    1e5c:	10c00044 	addi	r3,r2,1
    1e60:	e0bffc17 	ldw	r2,-16(fp)
    1e64:	10c00315 	stw	r3,12(r2)
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    1e68:	e0bffb17 	ldw	r2,-20(fp)
	}
    1e6c:	e6ffff04 	addi	sp,fp,-4
    1e70:	dfc00217 	ldw	ra,8(sp)
    1e74:	df000117 	ldw	fp,4(sp)
    1e78:	dc000017 	ldw	r16,0(sp)
    1e7c:	dec00304 	addi	sp,sp,12
    1e80:	f800283a 	ret

00001e84 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if ( configUSE_COUNTING_SEMAPHORES == 1 )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
    1e84:	defffb04 	addi	sp,sp,-20
    1e88:	dfc00415 	stw	ra,16(sp)
    1e8c:	df000315 	stw	fp,12(sp)
    1e90:	df000304 	addi	fp,sp,12
    1e94:	e13ffe15 	stw	r4,-8(fp)
    1e98:	e17fff15 	stw	r5,-4(fp)
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
		configASSERT( uxInitialCount <= uxMaxCount );

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
    1e9c:	01800084 	movi	r6,2
    1ea0:	000b883a 	mov	r5,zero
    1ea4:	e13ffe17 	ldw	r4,-8(fp)
    1ea8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    1eac:	e0bffd15 	stw	r2,-12(fp)

		if( xHandle != NULL )
    1eb0:	e0bffd17 	ldw	r2,-12(fp)
    1eb4:	10000326 	beq	r2,zero,1ec4 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
    1eb8:	e0bffd17 	ldw	r2,-12(fp)
    1ebc:	e0ffff17 	ldw	r3,-4(fp)
    1ec0:	10c00e15 	stw	r3,56(r2)
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( xHandle );
		return xHandle;
    1ec4:	e0bffd17 	ldw	r2,-12(fp)
	}
    1ec8:	e037883a 	mov	sp,fp
    1ecc:	dfc00117 	ldw	ra,4(sp)
    1ed0:	df000017 	ldw	fp,0(sp)
    1ed4:	dec00204 	addi	sp,sp,8
    1ed8:	f800283a 	ret

00001edc <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    1edc:	defff504 	addi	sp,sp,-44
    1ee0:	dfc00a15 	stw	ra,40(sp)
    1ee4:	df000915 	stw	fp,36(sp)
    1ee8:	df000904 	addi	fp,sp,36
    1eec:	e13ffc15 	stw	r4,-16(fp)
    1ef0:	e17ffd15 	stw	r5,-12(fp)
    1ef4:	e1bffe15 	stw	r6,-8(fp)
    1ef8:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    1efc:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    1f00:	e0bffc17 	ldw	r2,-16(fp)
    1f04:	e0bff815 	stw	r2,-32(fp)
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    1f08:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    1f0c:	e0bff817 	ldw	r2,-32(fp)
    1f10:	10c00e17 	ldw	r3,56(r2)
    1f14:	e0bff817 	ldw	r2,-32(fp)
    1f18:	10800f17 	ldw	r2,60(r2)
    1f1c:	18800336 	bltu	r3,r2,1f2c <xQueueGenericSend+0x50>
    1f20:	e0bfff17 	ldw	r2,-4(fp)
    1f24:	10800098 	cmpnei	r2,r2,2
    1f28:	1000161e 	bne	r2,zero,1f84 <xQueueGenericSend+0xa8>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    1f2c:	e1bfff17 	ldw	r6,-4(fp)
    1f30:	e17ffd17 	ldw	r5,-12(fp)
    1f34:	e13ff817 	ldw	r4,-32(fp)
    1f38:	00026900 	call	2690 <prvCopyDataToQueue>
    1f3c:	e0bff915 	stw	r2,-28(fp)
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    1f40:	e0bff817 	ldw	r2,-32(fp)
    1f44:	10800917 	ldw	r2,36(r2)
    1f48:	10000826 	beq	r2,zero,1f6c <xQueueGenericSend+0x90>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
    1f4c:	e0bff817 	ldw	r2,-32(fp)
    1f50:	10800904 	addi	r2,r2,36
    1f54:	1009883a 	mov	r4,r2
    1f58:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    1f5c:	10800058 	cmpnei	r2,r2,1
    1f60:	1000051e 	bne	r2,zero,1f78 <xQueueGenericSend+0x9c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    1f64:	003b683a 	trap	0
    1f68:	00000306 	br	1f78 <xQueueGenericSend+0x9c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    1f6c:	e0bff917 	ldw	r2,-28(fp)
    1f70:	10000126 	beq	r2,zero,1f78 <xQueueGenericSend+0x9c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    1f74:	003b683a 	trap	0
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    1f78:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    1f7c:	00800044 	movi	r2,1
    1f80:	00003906 	br	2068 <xQueueGenericSend+0x18c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    1f84:	e0bffe17 	ldw	r2,-8(fp)
    1f88:	1000031e 	bne	r2,zero,1f98 <xQueueGenericSend+0xbc>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    1f8c:	00040fc0 	call	40fc <vTaskExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    1f90:	0005883a 	mov	r2,zero
    1f94:	00003406 	br	2068 <xQueueGenericSend+0x18c>
				}
				else if( xEntryTimeSet == pdFALSE )
    1f98:	e0bff717 	ldw	r2,-36(fp)
    1f9c:	1000051e 	bne	r2,zero,1fb4 <xQueueGenericSend+0xd8>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    1fa0:	e0bffa04 	addi	r2,fp,-24
    1fa4:	1009883a 	mov	r4,r2
    1fa8:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    1fac:	00800044 	movi	r2,1
    1fb0:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    1fb4:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    1fb8:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    1fbc:	00040a80 	call	40a8 <vTaskEnterCritical>
    1fc0:	e0bff817 	ldw	r2,-32(fp)
    1fc4:	10801117 	ldw	r2,68(r2)
    1fc8:	10bfffd8 	cmpnei	r2,r2,-1
    1fcc:	1000021e 	bne	r2,zero,1fd8 <xQueueGenericSend+0xfc>
    1fd0:	e0bff817 	ldw	r2,-32(fp)
    1fd4:	10001115 	stw	zero,68(r2)
    1fd8:	e0bff817 	ldw	r2,-32(fp)
    1fdc:	10801217 	ldw	r2,72(r2)
    1fe0:	10bfffd8 	cmpnei	r2,r2,-1
    1fe4:	1000021e 	bne	r2,zero,1ff0 <xQueueGenericSend+0x114>
    1fe8:	e0bff817 	ldw	r2,-32(fp)
    1fec:	10001215 	stw	zero,72(r2)
    1ff0:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    1ff4:	e0fffe04 	addi	r3,fp,-8
    1ff8:	e0bffa04 	addi	r2,fp,-24
    1ffc:	180b883a 	mov	r5,r3
    2000:	1009883a 	mov	r4,r2
    2004:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    2008:	1000131e 	bne	r2,zero,2058 <xQueueGenericSend+0x17c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    200c:	e13ff817 	ldw	r4,-32(fp)
    2010:	0002a400 	call	2a40 <prvIsQueueFull>
    2014:	10000c26 	beq	r2,zero,2048 <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    2018:	e0bff817 	ldw	r2,-32(fp)
    201c:	10800404 	addi	r2,r2,16
    2020:	e0fffe17 	ldw	r3,-8(fp)
    2024:	180b883a 	mov	r5,r3
    2028:	1009883a 	mov	r4,r2
    202c:	00034480 	call	3448 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    2030:	e13ff817 	ldw	r4,-32(fp)
    2034:	00028bc0 	call	28bc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    2038:	0002f980 	call	2f98 <xTaskResumeAll>
    203c:	103fb21e 	bne	r2,zero,1f08 <__alt_data_end+0xf0001f08>
				{
					portYIELD_WITHIN_API();
    2040:	003b683a 	trap	0
    2044:	003fb006 	br	1f08 <__alt_data_end+0xf0001f08>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2048:	e13ff817 	ldw	r4,-32(fp)
    204c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2050:	0002f980 	call	2f98 <xTaskResumeAll>
    2054:	003fac06 	br	1f08 <__alt_data_end+0xf0001f08>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    2058:	e13ff817 	ldw	r4,-32(fp)
    205c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2060:	0002f980 	call	2f98 <xTaskResumeAll>

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    2064:	0005883a 	mov	r2,zero
		}
	}
}
    2068:	e037883a 	mov	sp,fp
    206c:	dfc00117 	ldw	ra,4(sp)
    2070:	df000017 	ldw	fp,0(sp)
    2074:	dec00204 	addi	sp,sp,8
    2078:	f800283a 	ret

0000207c <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    207c:	defff704 	addi	sp,sp,-36
    2080:	dfc00815 	stw	ra,32(sp)
    2084:	df000715 	stw	fp,28(sp)
    2088:	df000704 	addi	fp,sp,28
    208c:	e13ffc15 	stw	r4,-16(fp)
    2090:	e17ffd15 	stw	r5,-12(fp)
    2094:	e1bffe15 	stw	r6,-8(fp)
    2098:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    209c:	e0bffc17 	ldw	r2,-16(fp)
    20a0:	e0bffa15 	stw	r2,-24(fp)
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    20a4:	e03ffb15 	stw	zero,-20(fp)
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    20a8:	e0bffa17 	ldw	r2,-24(fp)
    20ac:	10c00e17 	ldw	r3,56(r2)
    20b0:	e0bffa17 	ldw	r2,-24(fp)
    20b4:	10800f17 	ldw	r2,60(r2)
    20b8:	18800336 	bltu	r3,r2,20c8 <xQueueGenericSendFromISR+0x4c>
    20bc:	e0bfff17 	ldw	r2,-4(fp)
    20c0:	10800098 	cmpnei	r2,r2,2
    20c4:	10001e1e 	bne	r2,zero,2140 <xQueueGenericSendFromISR+0xc4>
			/* A task can only have an inherited priority if it is a mutex
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    20c8:	e1bfff17 	ldw	r6,-4(fp)
    20cc:	e17ffd17 	ldw	r5,-12(fp)
    20d0:	e13ffa17 	ldw	r4,-24(fp)
    20d4:	00026900 	call	2690 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    20d8:	e0bffa17 	ldw	r2,-24(fp)
    20dc:	10801217 	ldw	r2,72(r2)
    20e0:	10bfffd8 	cmpnei	r2,r2,-1
    20e4:	10000e1e 	bne	r2,zero,2120 <xQueueGenericSendFromISR+0xa4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    20e8:	e0bffa17 	ldw	r2,-24(fp)
    20ec:	10800917 	ldw	r2,36(r2)
    20f0:	10001026 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    20f4:	e0bffa17 	ldw	r2,-24(fp)
    20f8:	10800904 	addi	r2,r2,36
    20fc:	1009883a 	mov	r4,r2
    2100:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2104:	10000b26 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    2108:	e0bffe17 	ldw	r2,-8(fp)
    210c:	10000926 	beq	r2,zero,2134 <xQueueGenericSendFromISR+0xb8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    2110:	e0bffe17 	ldw	r2,-8(fp)
    2114:	00c00044 	movi	r3,1
    2118:	10c00015 	stw	r3,0(r2)
    211c:	00000506 	br	2134 <xQueueGenericSendFromISR+0xb8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    2120:	e0bffa17 	ldw	r2,-24(fp)
    2124:	10801217 	ldw	r2,72(r2)
    2128:	10c00044 	addi	r3,r2,1
    212c:	e0bffa17 	ldw	r2,-24(fp)
    2130:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2134:	00800044 	movi	r2,1
    2138:	e0bff915 	stw	r2,-28(fp)
    213c:	00000106 	br	2144 <xQueueGenericSendFromISR+0xc8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2140:	e03ff915 	stw	zero,-28(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2144:	e0bff917 	ldw	r2,-28(fp)
}
    2148:	e037883a 	mov	sp,fp
    214c:	dfc00117 	ldw	ra,4(sp)
    2150:	df000017 	ldw	fp,0(sp)
    2154:	dec00204 	addi	sp,sp,8
    2158:	f800283a 	ret

0000215c <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    215c:	defff904 	addi	sp,sp,-28
    2160:	dfc00615 	stw	ra,24(sp)
    2164:	df000515 	stw	fp,20(sp)
    2168:	df000504 	addi	fp,sp,20
    216c:	e13ffe15 	stw	r4,-8(fp)
    2170:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2174:	e0bffe17 	ldw	r2,-8(fp)
    2178:	e0bffc15 	stw	r2,-16(fp)
	/* Similar to xQueueGenericSendFromISR() but used with semaphores where the
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    217c:	e03ffd15 	stw	zero,-12(fp)
	{
		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
    2180:	e0bffc17 	ldw	r2,-16(fp)
    2184:	10c00e17 	ldw	r3,56(r2)
    2188:	e0bffc17 	ldw	r2,-16(fp)
    218c:	10800f17 	ldw	r2,60(r2)
    2190:	18801f2e 	bgeu	r3,r2,2210 <xQueueGiveFromISR+0xb4>
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  Therefore, unlike the xQueueGenericGive()
			function, there is no need to determine the need for priority
			disinheritance here or to clear the mutex holder TCB member. */

			++( pxQueue->uxMessagesWaiting );
    2194:	e0bffc17 	ldw	r2,-16(fp)
    2198:	10800e17 	ldw	r2,56(r2)
    219c:	10c00044 	addi	r3,r2,1
    21a0:	e0bffc17 	ldw	r2,-16(fp)
    21a4:	10c00e15 	stw	r3,56(r2)

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
    21a8:	e0bffc17 	ldw	r2,-16(fp)
    21ac:	10801217 	ldw	r2,72(r2)
    21b0:	10bfffd8 	cmpnei	r2,r2,-1
    21b4:	10000e1e 	bne	r2,zero,21f0 <xQueueGiveFromISR+0x94>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    21b8:	e0bffc17 	ldw	r2,-16(fp)
    21bc:	10800917 	ldw	r2,36(r2)
    21c0:	10001026 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    21c4:	e0bffc17 	ldw	r2,-16(fp)
    21c8:	10800904 	addi	r2,r2,36
    21cc:	1009883a 	mov	r4,r2
    21d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    21d4:	10000b26 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    21d8:	e0bfff17 	ldw	r2,-4(fp)
    21dc:	10000926 	beq	r2,zero,2204 <xQueueGiveFromISR+0xa8>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    21e0:	e0bfff17 	ldw	r2,-4(fp)
    21e4:	00c00044 	movi	r3,1
    21e8:	10c00015 	stw	r3,0(r2)
    21ec:	00000506 	br	2204 <xQueueGiveFromISR+0xa8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
    21f0:	e0bffc17 	ldw	r2,-16(fp)
    21f4:	10801217 	ldw	r2,72(r2)
    21f8:	10c00044 	addi	r3,r2,1
    21fc:	e0bffc17 	ldw	r2,-16(fp)
    2200:	10c01215 	stw	r3,72(r2)
			}

			xReturn = pdPASS;
    2204:	00800044 	movi	r2,1
    2208:	e0bffb15 	stw	r2,-20(fp)
    220c:	00000106 	br	2214 <xQueueGiveFromISR+0xb8>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    2210:	e03ffb15 	stw	zero,-20(fp)
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2214:	e0bffb17 	ldw	r2,-20(fp)
}
    2218:	e037883a 	mov	sp,fp
    221c:	dfc00117 	ldw	ra,4(sp)
    2220:	df000017 	ldw	fp,0(sp)
    2224:	dec00204 	addi	sp,sp,8
    2228:	f800283a 	ret

0000222c <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
    222c:	defff504 	addi	sp,sp,-44
    2230:	dfc00a15 	stw	ra,40(sp)
    2234:	df000915 	stw	fp,36(sp)
    2238:	df000904 	addi	fp,sp,36
    223c:	e13ffc15 	stw	r4,-16(fp)
    2240:	e17ffd15 	stw	r5,-12(fp)
    2244:	e1bffe15 	stw	r6,-8(fp)
    2248:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xEntryTimeSet = pdFALSE;
    224c:	e03ff715 	stw	zero,-36(fp)
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2250:	e0bffc17 	ldw	r2,-16(fp)
    2254:	e0bff815 	stw	r2,-32(fp)
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
    2258:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Is there data in the queue now?  To be running the calling task
			must be	the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    225c:	e0bff817 	ldw	r2,-32(fp)
    2260:	10800e17 	ldw	r2,56(r2)
    2264:	10002e26 	beq	r2,zero,2320 <xQueueGenericReceive+0xf4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2268:	e0bff817 	ldw	r2,-32(fp)
    226c:	10800317 	ldw	r2,12(r2)
    2270:	e0bff915 	stw	r2,-28(fp)

				prvCopyDataFromQueue( pxQueue, pvBuffer );
    2274:	e17ffd17 	ldw	r5,-12(fp)
    2278:	e13ff817 	ldw	r4,-32(fp)
    227c:	00028200 	call	2820 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
    2280:	e0bfff17 	ldw	r2,-4(fp)
    2284:	1000171e 	bne	r2,zero,22e4 <xQueueGenericReceive+0xb8>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
    2288:	e0bff817 	ldw	r2,-32(fp)
    228c:	10800e17 	ldw	r2,56(r2)
    2290:	10ffffc4 	addi	r3,r2,-1
    2294:	e0bff817 	ldw	r2,-32(fp)
    2298:	10c00e15 	stw	r3,56(r2)

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    229c:	e0bff817 	ldw	r2,-32(fp)
    22a0:	10800017 	ldw	r2,0(r2)
    22a4:	1000041e 	bne	r2,zero,22b8 <xQueueGenericReceive+0x8c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
    22a8:	00041a00 	call	41a0 <pvTaskIncrementMutexHeldCount>
    22ac:	1007883a 	mov	r3,r2
    22b0:	e0bff817 	ldw	r2,-32(fp)
    22b4:	10c00115 	stw	r3,4(r2)
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    22b8:	e0bff817 	ldw	r2,-32(fp)
    22bc:	10800417 	ldw	r2,16(r2)
    22c0:	10001426 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
    22c4:	e0bff817 	ldw	r2,-32(fp)
    22c8:	10800404 	addi	r2,r2,16
    22cc:	1009883a 	mov	r4,r2
    22d0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    22d4:	10800058 	cmpnei	r2,r2,1
    22d8:	10000e1e 	bne	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							queueYIELD_IF_USING_PREEMPTION();
    22dc:	003b683a 	trap	0
    22e0:	00000c06 	br	2314 <xQueueGenericReceive+0xe8>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    22e4:	e0bff817 	ldw	r2,-32(fp)
    22e8:	e0fff917 	ldw	r3,-28(fp)
    22ec:	10c00315 	stw	r3,12(r2)

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    22f0:	e0bff817 	ldw	r2,-32(fp)
    22f4:	10800917 	ldw	r2,36(r2)
    22f8:	10000626 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    22fc:	e0bff817 	ldw	r2,-32(fp)
    2300:	10800904 	addi	r2,r2,36
    2304:	1009883a 	mov	r4,r2
    2308:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    230c:	10000126 	beq	r2,zero,2314 <xQueueGenericReceive+0xe8>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
    2310:	003b683a 	trap	0
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
    2314:	00040fc0 	call	40fc <vTaskExitCritical>
				return pdPASS;
    2318:	00800044 	movi	r2,1
    231c:	00004206 	br	2428 <xQueueGenericReceive+0x1fc>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    2320:	e0bffe17 	ldw	r2,-8(fp)
    2324:	1000031e 	bne	r2,zero,2334 <xQueueGenericReceive+0x108>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    2328:	00040fc0 	call	40fc <vTaskExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    232c:	0005883a 	mov	r2,zero
    2330:	00003d06 	br	2428 <xQueueGenericReceive+0x1fc>
				}
				else if( xEntryTimeSet == pdFALSE )
    2334:	e0bff717 	ldw	r2,-36(fp)
    2338:	1000051e 	bne	r2,zero,2350 <xQueueGenericReceive+0x124>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
    233c:	e0bffa04 	addi	r2,fp,-24
    2340:	1009883a 	mov	r4,r2
    2344:	000376c0 	call	376c <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    2348:	00800044 	movi	r2,1
    234c:	e0bff715 	stw	r2,-36(fp)
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    2350:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    2354:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    2358:	00040a80 	call	40a8 <vTaskEnterCritical>
    235c:	e0bff817 	ldw	r2,-32(fp)
    2360:	10801117 	ldw	r2,68(r2)
    2364:	10bfffd8 	cmpnei	r2,r2,-1
    2368:	1000021e 	bne	r2,zero,2374 <xQueueGenericReceive+0x148>
    236c:	e0bff817 	ldw	r2,-32(fp)
    2370:	10001115 	stw	zero,68(r2)
    2374:	e0bff817 	ldw	r2,-32(fp)
    2378:	10801217 	ldw	r2,72(r2)
    237c:	10bfffd8 	cmpnei	r2,r2,-1
    2380:	1000021e 	bne	r2,zero,238c <xQueueGenericReceive+0x160>
    2384:	e0bff817 	ldw	r2,-32(fp)
    2388:	10001215 	stw	zero,72(r2)
    238c:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    2390:	e0fffe04 	addi	r3,fp,-8
    2394:	e0bffa04 	addi	r2,fp,-24
    2398:	180b883a 	mov	r5,r3
    239c:	1009883a 	mov	r4,r2
    23a0:	00037a80 	call	37a8 <xTaskCheckForTimeOut>
    23a4:	10001c1e 	bne	r2,zero,2418 <xQueueGenericReceive+0x1ec>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    23a8:	e13ff817 	ldw	r4,-32(fp)
    23ac:	00029b00 	call	29b0 <prvIsQueueEmpty>
    23b0:	10001526 	beq	r2,zero,2408 <xQueueGenericReceive+0x1dc>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    23b4:	e0bff817 	ldw	r2,-32(fp)
    23b8:	10800017 	ldw	r2,0(r2)
    23bc:	1000061e 	bne	r2,zero,23d8 <xQueueGenericReceive+0x1ac>
					{
						taskENTER_CRITICAL();
    23c0:	00040a80 	call	40a8 <vTaskEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
    23c4:	e0bff817 	ldw	r2,-32(fp)
    23c8:	10800117 	ldw	r2,4(r2)
    23cc:	1009883a 	mov	r4,r2
    23d0:	0003e840 	call	3e84 <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
    23d4:	00040fc0 	call	40fc <vTaskExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    23d8:	e0bff817 	ldw	r2,-32(fp)
    23dc:	10800904 	addi	r2,r2,36
    23e0:	e0fffe17 	ldw	r3,-8(fp)
    23e4:	180b883a 	mov	r5,r3
    23e8:	1009883a 	mov	r4,r2
    23ec:	00034480 	call	3448 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    23f0:	e13ff817 	ldw	r4,-32(fp)
    23f4:	00028bc0 	call	28bc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    23f8:	0002f980 	call	2f98 <xTaskResumeAll>
    23fc:	103f961e 	bne	r2,zero,2258 <__alt_data_end+0xf0002258>
				{
					portYIELD_WITHIN_API();
    2400:	003b683a 	trap	0
    2404:	003f9406 	br	2258 <__alt_data_end+0xf0002258>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    2408:	e13ff817 	ldw	r4,-32(fp)
    240c:	00028bc0 	call	28bc <prvUnlockQueue>
				( void ) xTaskResumeAll();
    2410:	0002f980 	call	2f98 <xTaskResumeAll>
    2414:	003f9006 	br	2258 <__alt_data_end+0xf0002258>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
    2418:	e13ff817 	ldw	r4,-32(fp)
    241c:	00028bc0 	call	28bc <prvUnlockQueue>
			( void ) xTaskResumeAll();
    2420:	0002f980 	call	2f98 <xTaskResumeAll>
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
    2424:	0005883a 	mov	r2,zero
		}
	}
}
    2428:	e037883a 	mov	sp,fp
    242c:	dfc00117 	ldw	ra,4(sp)
    2430:	df000017 	ldw	fp,0(sp)
    2434:	dec00204 	addi	sp,sp,8
    2438:	f800283a 	ret

0000243c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
    243c:	defff804 	addi	sp,sp,-32
    2440:	dfc00715 	stw	ra,28(sp)
    2444:	df000615 	stw	fp,24(sp)
    2448:	df000604 	addi	fp,sp,24
    244c:	e13ffd15 	stw	r4,-12(fp)
    2450:	e17ffe15 	stw	r5,-8(fp)
    2454:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2458:	e0bffd17 	ldw	r2,-12(fp)
    245c:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2460:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2464:	e0bffb17 	ldw	r2,-20(fp)
    2468:	10800e17 	ldw	r2,56(r2)
    246c:	10002226 	beq	r2,zero,24f8 <xQueueReceiveFromISR+0xbc>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2470:	e17ffe17 	ldw	r5,-8(fp)
    2474:	e13ffb17 	ldw	r4,-20(fp)
    2478:	00028200 	call	2820 <prvCopyDataFromQueue>
			--( pxQueue->uxMessagesWaiting );
    247c:	e0bffb17 	ldw	r2,-20(fp)
    2480:	10800e17 	ldw	r2,56(r2)
    2484:	10ffffc4 	addi	r3,r2,-1
    2488:	e0bffb17 	ldw	r2,-20(fp)
    248c:	10c00e15 	stw	r3,56(r2)

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
    2490:	e0bffb17 	ldw	r2,-20(fp)
    2494:	10801117 	ldw	r2,68(r2)
    2498:	10bfffd8 	cmpnei	r2,r2,-1
    249c:	10000e1e 	bne	r2,zero,24d8 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    24a0:	e0bffb17 	ldw	r2,-20(fp)
    24a4:	10800417 	ldw	r2,16(r2)
    24a8:	10001026 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    24ac:	e0bffb17 	ldw	r2,-20(fp)
    24b0:	10800404 	addi	r2,r2,16
    24b4:	1009883a 	mov	r4,r2
    24b8:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    24bc:	10000b26 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
    24c0:	e0bfff17 	ldw	r2,-4(fp)
    24c4:	10000926 	beq	r2,zero,24ec <xQueueReceiveFromISR+0xb0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
    24c8:	e0bfff17 	ldw	r2,-4(fp)
    24cc:	00c00044 	movi	r3,1
    24d0:	10c00015 	stw	r3,0(r2)
    24d4:	00000506 	br	24ec <xQueueReceiveFromISR+0xb0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
    24d8:	e0bffb17 	ldw	r2,-20(fp)
    24dc:	10801117 	ldw	r2,68(r2)
    24e0:	10c00044 	addi	r3,r2,1
    24e4:	e0bffb17 	ldw	r2,-20(fp)
    24e8:	10c01115 	stw	r3,68(r2)
			}

			xReturn = pdPASS;
    24ec:	00800044 	movi	r2,1
    24f0:	e0bffa15 	stw	r2,-24(fp)
    24f4:	00000106 	br	24fc <xQueueReceiveFromISR+0xc0>
		}
		else
		{
			xReturn = pdFAIL;
    24f8:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    24fc:	e0bffa17 	ldw	r2,-24(fp)
}
    2500:	e037883a 	mov	sp,fp
    2504:	dfc00117 	ldw	ra,4(sp)
    2508:	df000017 	ldw	fp,0(sp)
    250c:	dec00204 	addi	sp,sp,8
    2510:	f800283a 	ret

00002514 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
    2514:	defff804 	addi	sp,sp,-32
    2518:	dfc00715 	stw	ra,28(sp)
    251c:	df000615 	stw	fp,24(sp)
    2520:	df000604 	addi	fp,sp,24
    2524:	e13ffe15 	stw	r4,-8(fp)
    2528:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    252c:	e0bffe17 	ldw	r2,-8(fp)
    2530:	e0bffb15 	stw	r2,-20(fp)
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    2534:	e03ffc15 	stw	zero,-16(fp)
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    2538:	e0bffb17 	ldw	r2,-20(fp)
    253c:	10800e17 	ldw	r2,56(r2)
    2540:	10000c26 	beq	r2,zero,2574 <xQueuePeekFromISR+0x60>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.pcReadFrom;
    2544:	e0bffb17 	ldw	r2,-20(fp)
    2548:	10800317 	ldw	r2,12(r2)
    254c:	e0bffd15 	stw	r2,-12(fp)
			prvCopyDataFromQueue( pxQueue, pvBuffer );
    2550:	e17fff17 	ldw	r5,-4(fp)
    2554:	e13ffb17 	ldw	r4,-20(fp)
    2558:	00028200 	call	2820 <prvCopyDataFromQueue>
			pxQueue->u.pcReadFrom = pcOriginalReadPosition;
    255c:	e0bffb17 	ldw	r2,-20(fp)
    2560:	e0fffd17 	ldw	r3,-12(fp)
    2564:	10c00315 	stw	r3,12(r2)

			xReturn = pdPASS;
    2568:	00800044 	movi	r2,1
    256c:	e0bffa15 	stw	r2,-24(fp)
    2570:	00000106 	br	2578 <xQueuePeekFromISR+0x64>
		}
		else
		{
			xReturn = pdFAIL;
    2574:	e03ffa15 	stw	zero,-24(fp)
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    2578:	e0bffa17 	ldw	r2,-24(fp)
}
    257c:	e037883a 	mov	sp,fp
    2580:	dfc00117 	ldw	ra,4(sp)
    2584:	df000017 	ldw	fp,0(sp)
    2588:	dec00204 	addi	sp,sp,8
    258c:	f800283a 	ret

00002590 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
    2590:	defffc04 	addi	sp,sp,-16
    2594:	dfc00315 	stw	ra,12(sp)
    2598:	df000215 	stw	fp,8(sp)
    259c:	df000204 	addi	fp,sp,8
    25a0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	taskENTER_CRITICAL();
    25a4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    25a8:	e0bfff17 	ldw	r2,-4(fp)
    25ac:	10800e17 	ldw	r2,56(r2)
    25b0:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    25b4:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    25b8:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    25bc:	e037883a 	mov	sp,fp
    25c0:	dfc00117 	ldw	ra,4(sp)
    25c4:	df000017 	ldw	fp,0(sp)
    25c8:	dec00204 	addi	sp,sp,8
    25cc:	f800283a 	ret

000025d0 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
    25d0:	defffb04 	addi	sp,sp,-20
    25d4:	dfc00415 	stw	ra,16(sp)
    25d8:	df000315 	stw	fp,12(sp)
    25dc:	df000304 	addi	fp,sp,12
    25e0:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;
Queue_t *pxQueue;

	pxQueue = ( Queue_t * ) xQueue;
    25e4:	e0bfff17 	ldw	r2,-4(fp)
    25e8:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxQueue );

	taskENTER_CRITICAL();
    25ec:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
    25f0:	e0bffd17 	ldw	r2,-12(fp)
    25f4:	10c00f17 	ldw	r3,60(r2)
    25f8:	e0bffd17 	ldw	r2,-12(fp)
    25fc:	10800e17 	ldw	r2,56(r2)
    2600:	1885c83a 	sub	r2,r3,r2
    2604:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    2608:	00040fc0 	call	40fc <vTaskExitCritical>

	return uxReturn;
    260c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2610:	e037883a 	mov	sp,fp
    2614:	dfc00117 	ldw	ra,4(sp)
    2618:	df000017 	ldw	fp,0(sp)
    261c:	dec00204 	addi	sp,sp,8
    2620:	f800283a 	ret

00002624 <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
    2624:	defffd04 	addi	sp,sp,-12
    2628:	df000215 	stw	fp,8(sp)
    262c:	df000204 	addi	fp,sp,8
    2630:	e13fff15 	stw	r4,-4(fp)
UBaseType_t uxReturn;

	configASSERT( xQueue );

	uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
    2634:	e0bfff17 	ldw	r2,-4(fp)
    2638:	10800e17 	ldw	r2,56(r2)
    263c:	e0bffe15 	stw	r2,-8(fp)

	return uxReturn;
    2640:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
    2644:	e037883a 	mov	sp,fp
    2648:	df000017 	ldw	fp,0(sp)
    264c:	dec00104 	addi	sp,sp,4
    2650:	f800283a 	ret

00002654 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
    2654:	defffc04 	addi	sp,sp,-16
    2658:	dfc00315 	stw	ra,12(sp)
    265c:	df000215 	stw	fp,8(sp)
    2660:	df000204 	addi	fp,sp,8
    2664:	e13fff15 	stw	r4,-4(fp)
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2668:	e0bfff17 	ldw	r2,-4(fp)
    266c:	e0bffe15 	stw	r2,-8(fp)
	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
	}
	#endif
	vPortFree( pxQueue );
    2670:	e13ffe17 	ldw	r4,-8(fp)
    2674:	00011500 	call	1150 <vPortFree>
}
    2678:	0001883a 	nop
    267c:	e037883a 	mov	sp,fp
    2680:	dfc00117 	ldw	ra,4(sp)
    2684:	df000017 	ldw	fp,0(sp)
    2688:	dec00204 	addi	sp,sp,8
    268c:	f800283a 	ret

00002690 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
    2690:	defffa04 	addi	sp,sp,-24
    2694:	dfc00515 	stw	ra,20(sp)
    2698:	df000415 	stw	fp,16(sp)
    269c:	df000404 	addi	fp,sp,16
    26a0:	e13ffd15 	stw	r4,-12(fp)
    26a4:	e17ffe15 	stw	r5,-8(fp)
    26a8:	e1bfff15 	stw	r6,-4(fp)
BaseType_t xReturn = pdFALSE;
    26ac:	e03ffc15 	stw	zero,-16(fp)

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
    26b0:	e0bffd17 	ldw	r2,-12(fp)
    26b4:	10801017 	ldw	r2,64(r2)
    26b8:	10000b1e 	bne	r2,zero,26e8 <prvCopyDataToQueue+0x58>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    26bc:	e0bffd17 	ldw	r2,-12(fp)
    26c0:	10800017 	ldw	r2,0(r2)
    26c4:	10004b1e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
    26c8:	e0bffd17 	ldw	r2,-12(fp)
    26cc:	10800117 	ldw	r2,4(r2)
    26d0:	1009883a 	mov	r4,r2
    26d4:	0003fac0 	call	3fac <xTaskPriorityDisinherit>
    26d8:	e0bffc15 	stw	r2,-16(fp)
				pxQueue->pxMutexHolder = NULL;
    26dc:	e0bffd17 	ldw	r2,-12(fp)
    26e0:	10000115 	stw	zero,4(r2)
    26e4:	00004306 	br	27f4 <prvCopyDataToQueue+0x164>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
    26e8:	e0bfff17 	ldw	r2,-4(fp)
    26ec:	1000191e 	bne	r2,zero,2754 <prvCopyDataToQueue+0xc4>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
    26f0:	e0bffd17 	ldw	r2,-12(fp)
    26f4:	10c00217 	ldw	r3,8(r2)
    26f8:	e0bffd17 	ldw	r2,-12(fp)
    26fc:	10801017 	ldw	r2,64(r2)
    2700:	100d883a 	mov	r6,r2
    2704:	e17ffe17 	ldw	r5,-8(fp)
    2708:	1809883a 	mov	r4,r3
    270c:	0006fb00 	call	6fb0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
    2710:	e0bffd17 	ldw	r2,-12(fp)
    2714:	10c00217 	ldw	r3,8(r2)
    2718:	e0bffd17 	ldw	r2,-12(fp)
    271c:	10801017 	ldw	r2,64(r2)
    2720:	1887883a 	add	r3,r3,r2
    2724:	e0bffd17 	ldw	r2,-12(fp)
    2728:	10c00215 	stw	r3,8(r2)
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    272c:	e0bffd17 	ldw	r2,-12(fp)
    2730:	10c00217 	ldw	r3,8(r2)
    2734:	e0bffd17 	ldw	r2,-12(fp)
    2738:	10800117 	ldw	r2,4(r2)
    273c:	18802d36 	bltu	r3,r2,27f4 <prvCopyDataToQueue+0x164>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
    2740:	e0bffd17 	ldw	r2,-12(fp)
    2744:	10c00017 	ldw	r3,0(r2)
    2748:	e0bffd17 	ldw	r2,-12(fp)
    274c:	10c00215 	stw	r3,8(r2)
    2750:	00002806 	br	27f4 <prvCopyDataToQueue+0x164>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    2754:	e0bffd17 	ldw	r2,-12(fp)
    2758:	10c00317 	ldw	r3,12(r2)
    275c:	e0bffd17 	ldw	r2,-12(fp)
    2760:	10801017 	ldw	r2,64(r2)
    2764:	100d883a 	mov	r6,r2
    2768:	e17ffe17 	ldw	r5,-8(fp)
    276c:	1809883a 	mov	r4,r3
    2770:	0006fb00 	call	6fb0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
    2774:	e0bffd17 	ldw	r2,-12(fp)
    2778:	10c00317 	ldw	r3,12(r2)
    277c:	e0bffd17 	ldw	r2,-12(fp)
    2780:	10801017 	ldw	r2,64(r2)
    2784:	0085c83a 	sub	r2,zero,r2
    2788:	1887883a 	add	r3,r3,r2
    278c:	e0bffd17 	ldw	r2,-12(fp)
    2790:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
    2794:	e0bffd17 	ldw	r2,-12(fp)
    2798:	10c00317 	ldw	r3,12(r2)
    279c:	e0bffd17 	ldw	r2,-12(fp)
    27a0:	10800017 	ldw	r2,0(r2)
    27a4:	1880082e 	bgeu	r3,r2,27c8 <prvCopyDataToQueue+0x138>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
    27a8:	e0bffd17 	ldw	r2,-12(fp)
    27ac:	10c00117 	ldw	r3,4(r2)
    27b0:	e0bffd17 	ldw	r2,-12(fp)
    27b4:	10801017 	ldw	r2,64(r2)
    27b8:	0085c83a 	sub	r2,zero,r2
    27bc:	1887883a 	add	r3,r3,r2
    27c0:	e0bffd17 	ldw	r2,-12(fp)
    27c4:	10c00315 	stw	r3,12(r2)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
    27c8:	e0bfff17 	ldw	r2,-4(fp)
    27cc:	10800098 	cmpnei	r2,r2,2
    27d0:	1000081e 	bne	r2,zero,27f4 <prvCopyDataToQueue+0x164>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
    27d4:	e0bffd17 	ldw	r2,-12(fp)
    27d8:	10800e17 	ldw	r2,56(r2)
    27dc:	10000526 	beq	r2,zero,27f4 <prvCopyDataToQueue+0x164>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
    27e0:	e0bffd17 	ldw	r2,-12(fp)
    27e4:	10800e17 	ldw	r2,56(r2)
    27e8:	10ffffc4 	addi	r3,r2,-1
    27ec:	e0bffd17 	ldw	r2,-12(fp)
    27f0:	10c00e15 	stw	r3,56(r2)
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
    27f4:	e0bffd17 	ldw	r2,-12(fp)
    27f8:	10800e17 	ldw	r2,56(r2)
    27fc:	10c00044 	addi	r3,r2,1
    2800:	e0bffd17 	ldw	r2,-12(fp)
    2804:	10c00e15 	stw	r3,56(r2)

	return xReturn;
    2808:	e0bffc17 	ldw	r2,-16(fp)
}
    280c:	e037883a 	mov	sp,fp
    2810:	dfc00117 	ldw	ra,4(sp)
    2814:	df000017 	ldw	fp,0(sp)
    2818:	dec00204 	addi	sp,sp,8
    281c:	f800283a 	ret

00002820 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
    2820:	defffc04 	addi	sp,sp,-16
    2824:	dfc00315 	stw	ra,12(sp)
    2828:	df000215 	stw	fp,8(sp)
    282c:	df000204 	addi	fp,sp,8
    2830:	e13ffe15 	stw	r4,-8(fp)
    2834:	e17fff15 	stw	r5,-4(fp)
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
    2838:	e0bffe17 	ldw	r2,-8(fp)
    283c:	10801017 	ldw	r2,64(r2)
    2840:	10001826 	beq	r2,zero,28a4 <prvCopyDataFromQueue+0x84>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
    2844:	e0bffe17 	ldw	r2,-8(fp)
    2848:	10c00317 	ldw	r3,12(r2)
    284c:	e0bffe17 	ldw	r2,-8(fp)
    2850:	10801017 	ldw	r2,64(r2)
    2854:	1887883a 	add	r3,r3,r2
    2858:	e0bffe17 	ldw	r2,-8(fp)
    285c:	10c00315 	stw	r3,12(r2)
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
    2860:	e0bffe17 	ldw	r2,-8(fp)
    2864:	10c00317 	ldw	r3,12(r2)
    2868:	e0bffe17 	ldw	r2,-8(fp)
    286c:	10800117 	ldw	r2,4(r2)
    2870:	18800436 	bltu	r3,r2,2884 <prvCopyDataFromQueue+0x64>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
    2874:	e0bffe17 	ldw	r2,-8(fp)
    2878:	10c00017 	ldw	r3,0(r2)
    287c:	e0bffe17 	ldw	r2,-8(fp)
    2880:	10c00315 	stw	r3,12(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
    2884:	e0bffe17 	ldw	r2,-8(fp)
    2888:	10c00317 	ldw	r3,12(r2)
    288c:	e0bffe17 	ldw	r2,-8(fp)
    2890:	10801017 	ldw	r2,64(r2)
    2894:	100d883a 	mov	r6,r2
    2898:	180b883a 	mov	r5,r3
    289c:	e13fff17 	ldw	r4,-4(fp)
    28a0:	0006fb00 	call	6fb0 <memcpy>
	}
}
    28a4:	0001883a 	nop
    28a8:	e037883a 	mov	sp,fp
    28ac:	dfc00117 	ldw	ra,4(sp)
    28b0:	df000017 	ldw	fp,0(sp)
    28b4:	dec00204 	addi	sp,sp,8
    28b8:	f800283a 	ret

000028bc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
    28bc:	defffd04 	addi	sp,sp,-12
    28c0:	dfc00215 	stw	ra,8(sp)
    28c4:	df000115 	stw	fp,4(sp)
    28c8:	df000104 	addi	fp,sp,4
    28cc:	e13fff15 	stw	r4,-4(fp)

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
    28d0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    28d4:	00000e06 	br	2910 <prvUnlockQueue+0x54>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    28d8:	e0bfff17 	ldw	r2,-4(fp)
    28dc:	10800917 	ldw	r2,36(r2)
    28e0:	10000f26 	beq	r2,zero,2920 <prvUnlockQueue+0x64>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    28e4:	e0bfff17 	ldw	r2,-4(fp)
    28e8:	10800904 	addi	r2,r2,36
    28ec:	1009883a 	mov	r4,r2
    28f0:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    28f4:	10000126 	beq	r2,zero,28fc <prvUnlockQueue+0x40>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
    28f8:	000386c0 	call	386c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
    28fc:	e0bfff17 	ldw	r2,-4(fp)
    2900:	10801217 	ldw	r2,72(r2)
    2904:	10ffffc4 	addi	r3,r2,-1
    2908:	e0bfff17 	ldw	r2,-4(fp)
    290c:	10c01215 	stw	r3,72(r2)
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
    2910:	e0bfff17 	ldw	r2,-4(fp)
    2914:	10801217 	ldw	r2,72(r2)
    2918:	00bfef16 	blt	zero,r2,28d8 <__alt_data_end+0xf00028d8>
    291c:	00000106 	br	2924 <prvUnlockQueue+0x68>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
    2920:	0001883a 	nop
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
    2924:	e0bfff17 	ldw	r2,-4(fp)
    2928:	00ffffc4 	movi	r3,-1
    292c:	10c01215 	stw	r3,72(r2)
	}
	taskEXIT_CRITICAL();
    2930:	00040fc0 	call	40fc <vTaskExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
    2934:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2938:	00000e06 	br	2974 <prvUnlockQueue+0xb8>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    293c:	e0bfff17 	ldw	r2,-4(fp)
    2940:	10800417 	ldw	r2,16(r2)
    2944:	10000f26 	beq	r2,zero,2984 <prvUnlockQueue+0xc8>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    2948:	e0bfff17 	ldw	r2,-4(fp)
    294c:	10800404 	addi	r2,r2,16
    2950:	1009883a 	mov	r4,r2
    2954:	00035a00 	call	35a0 <xTaskRemoveFromEventList>
    2958:	10000126 	beq	r2,zero,2960 <prvUnlockQueue+0xa4>
				{
					vTaskMissedYield();
    295c:	000386c0 	call	386c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
    2960:	e0bfff17 	ldw	r2,-4(fp)
    2964:	10801117 	ldw	r2,68(r2)
    2968:	10ffffc4 	addi	r3,r2,-1
    296c:	e0bfff17 	ldw	r2,-4(fp)
    2970:	10c01115 	stw	r3,68(r2)
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
    2974:	e0bfff17 	ldw	r2,-4(fp)
    2978:	10801117 	ldw	r2,68(r2)
    297c:	00bfef16 	blt	zero,r2,293c <__alt_data_end+0xf000293c>
    2980:	00000106 	br	2988 <prvUnlockQueue+0xcc>

				--( pxQueue->xRxLock );
			}
			else
			{
				break;
    2984:	0001883a 	nop
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
    2988:	e0bfff17 	ldw	r2,-4(fp)
    298c:	00ffffc4 	movi	r3,-1
    2990:	10c01115 	stw	r3,68(r2)
	}
	taskEXIT_CRITICAL();
    2994:	00040fc0 	call	40fc <vTaskExitCritical>
}
    2998:	0001883a 	nop
    299c:	e037883a 	mov	sp,fp
    29a0:	dfc00117 	ldw	ra,4(sp)
    29a4:	df000017 	ldw	fp,0(sp)
    29a8:	dec00204 	addi	sp,sp,8
    29ac:	f800283a 	ret

000029b0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
    29b0:	defffc04 	addi	sp,sp,-16
    29b4:	dfc00315 	stw	ra,12(sp)
    29b8:	df000215 	stw	fp,8(sp)
    29bc:	df000204 	addi	fp,sp,8
    29c0:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    29c4:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
    29c8:	e0bfff17 	ldw	r2,-4(fp)
    29cc:	10800e17 	ldw	r2,56(r2)
    29d0:	1000031e 	bne	r2,zero,29e0 <prvIsQueueEmpty+0x30>
		{
			xReturn = pdTRUE;
    29d4:	00800044 	movi	r2,1
    29d8:	e0bffe15 	stw	r2,-8(fp)
    29dc:	00000106 	br	29e4 <prvIsQueueEmpty+0x34>
		}
		else
		{
			xReturn = pdFALSE;
    29e0:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    29e4:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    29e8:	e0bffe17 	ldw	r2,-8(fp)
}
    29ec:	e037883a 	mov	sp,fp
    29f0:	dfc00117 	ldw	ra,4(sp)
    29f4:	df000017 	ldw	fp,0(sp)
    29f8:	dec00204 	addi	sp,sp,8
    29fc:	f800283a 	ret

00002a00 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
    2a00:	defffd04 	addi	sp,sp,-12
    2a04:	df000215 	stw	fp,8(sp)
    2a08:	df000204 	addi	fp,sp,8
    2a0c:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( UBaseType_t ) 0 )
    2a10:	e0bfff17 	ldw	r2,-4(fp)
    2a14:	10800e17 	ldw	r2,56(r2)
    2a18:	1000031e 	bne	r2,zero,2a28 <xQueueIsQueueEmptyFromISR+0x28>
	{
		xReturn = pdTRUE;
    2a1c:	00800044 	movi	r2,1
    2a20:	e0bffe15 	stw	r2,-8(fp)
    2a24:	00000106 	br	2a2c <xQueueIsQueueEmptyFromISR+0x2c>
	}
	else
	{
		xReturn = pdFALSE;
    2a28:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2a2c:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2a30:	e037883a 	mov	sp,fp
    2a34:	df000017 	ldw	fp,0(sp)
    2a38:	dec00104 	addi	sp,sp,4
    2a3c:	f800283a 	ret

00002a40 <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
    2a40:	defffc04 	addi	sp,sp,-16
    2a44:	dfc00315 	stw	ra,12(sp)
    2a48:	df000215 	stw	fp,8(sp)
    2a4c:	df000204 	addi	fp,sp,8
    2a50:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	taskENTER_CRITICAL();
    2a54:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
    2a58:	e0bfff17 	ldw	r2,-4(fp)
    2a5c:	10c00e17 	ldw	r3,56(r2)
    2a60:	e0bfff17 	ldw	r2,-4(fp)
    2a64:	10800f17 	ldw	r2,60(r2)
    2a68:	1880031e 	bne	r3,r2,2a78 <prvIsQueueFull+0x38>
		{
			xReturn = pdTRUE;
    2a6c:	00800044 	movi	r2,1
    2a70:	e0bffe15 	stw	r2,-8(fp)
    2a74:	00000106 	br	2a7c <prvIsQueueFull+0x3c>
		}
		else
		{
			xReturn = pdFALSE;
    2a78:	e03ffe15 	stw	zero,-8(fp)
		}
	}
	taskEXIT_CRITICAL();
    2a7c:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    2a80:	e0bffe17 	ldw	r2,-8(fp)
}
    2a84:	e037883a 	mov	sp,fp
    2a88:	dfc00117 	ldw	ra,4(sp)
    2a8c:	df000017 	ldw	fp,0(sp)
    2a90:	dec00204 	addi	sp,sp,8
    2a94:	f800283a 	ret

00002a98 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
    2a98:	defffd04 	addi	sp,sp,-12
    2a9c:	df000215 	stw	fp,8(sp)
    2aa0:	df000204 	addi	fp,sp,8
    2aa4:	e13fff15 	stw	r4,-4(fp)
BaseType_t xReturn;

	configASSERT( xQueue );
	if( ( ( Queue_t * ) xQueue )->uxMessagesWaiting == ( ( Queue_t * ) xQueue )->uxLength )
    2aa8:	e0bfff17 	ldw	r2,-4(fp)
    2aac:	10c00e17 	ldw	r3,56(r2)
    2ab0:	e0bfff17 	ldw	r2,-4(fp)
    2ab4:	10800f17 	ldw	r2,60(r2)
    2ab8:	1880031e 	bne	r3,r2,2ac8 <xQueueIsQueueFullFromISR+0x30>
	{
		xReturn = pdTRUE;
    2abc:	00800044 	movi	r2,1
    2ac0:	e0bffe15 	stw	r2,-8(fp)
    2ac4:	00000106 	br	2acc <xQueueIsQueueFullFromISR+0x34>
	}
	else
	{
		xReturn = pdFALSE;
    2ac8:	e03ffe15 	stw	zero,-8(fp)
	}

	return xReturn;
    2acc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
    2ad0:	e037883a 	mov	sp,fp
    2ad4:	df000017 	ldw	fp,0(sp)
    2ad8:	dec00104 	addi	sp,sp,4
    2adc:	f800283a 	ret

00002ae0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
    2ae0:	defffb04 	addi	sp,sp,-20
    2ae4:	dfc00415 	stw	ra,16(sp)
    2ae8:	df000315 	stw	fp,12(sp)
    2aec:	df000304 	addi	fp,sp,12
    2af0:	e13ffe15 	stw	r4,-8(fp)
    2af4:	e17fff15 	stw	r5,-4(fp)
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
    2af8:	e0bffe17 	ldw	r2,-8(fp)
    2afc:	e0bffd15 	stw	r2,-12(fp)
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
    2b00:	00040a80 	call	40a8 <vTaskEnterCritical>
    2b04:	e0bffd17 	ldw	r2,-12(fp)
    2b08:	10801117 	ldw	r2,68(r2)
    2b0c:	10bfffd8 	cmpnei	r2,r2,-1
    2b10:	1000021e 	bne	r2,zero,2b1c <vQueueWaitForMessageRestricted+0x3c>
    2b14:	e0bffd17 	ldw	r2,-12(fp)
    2b18:	10001115 	stw	zero,68(r2)
    2b1c:	e0bffd17 	ldw	r2,-12(fp)
    2b20:	10801217 	ldw	r2,72(r2)
    2b24:	10bfffd8 	cmpnei	r2,r2,-1
    2b28:	1000021e 	bne	r2,zero,2b34 <vQueueWaitForMessageRestricted+0x54>
    2b2c:	e0bffd17 	ldw	r2,-12(fp)
    2b30:	10001215 	stw	zero,72(r2)
    2b34:	00040fc0 	call	40fc <vTaskExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	10800e17 	ldw	r2,56(r2)
    2b40:	1000051e 	bne	r2,zero,2b58 <vQueueWaitForMessageRestricted+0x78>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10800904 	addi	r2,r2,36
    2b4c:	e17fff17 	ldw	r5,-4(fp)
    2b50:	1009883a 	mov	r4,r2
    2b54:	00035340 	call	3534 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
    2b58:	e13ffd17 	ldw	r4,-12(fp)
    2b5c:	00028bc0 	call	28bc <prvUnlockQueue>
	}
    2b60:	0001883a 	nop
    2b64:	e037883a 	mov	sp,fp
    2b68:	dfc00117 	ldw	ra,4(sp)
    2b6c:	df000017 	ldw	fp,0(sp)
    2b70:	dec00204 	addi	sp,sp,8
    2b74:	f800283a 	ret

00002b78 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    2b78:	defff604 	addi	sp,sp,-40
    2b7c:	dfc00915 	stw	ra,36(sp)
    2b80:	df000815 	stw	fp,32(sp)
    2b84:	df000804 	addi	fp,sp,32
    2b88:	e13ffc15 	stw	r4,-16(fp)
    2b8c:	e17ffd15 	stw	r5,-12(fp)
    2b90:	3005883a 	mov	r2,r6
    2b94:	e1ffff15 	stw	r7,-4(fp)
    2b98:	e0bffe0d 	sth	r2,-8(fp)
	configASSERT( pxTaskCode );
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
    2b9c:	e0bffe0b 	ldhu	r2,-8(fp)
    2ba0:	e1400417 	ldw	r5,16(fp)
    2ba4:	1009883a 	mov	r4,r2
    2ba8:	0003bdc0 	call	3bdc <prvAllocateTCBAndStack>
    2bac:	e0bffa15 	stw	r2,-24(fp)

	if( pxNewTCB != NULL )
    2bb0:	e0bffa17 	ldw	r2,-24(fp)
    2bb4:	10004f26 	beq	r2,zero,2cf4 <xTaskGenericCreate+0x17c>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
    2bb8:	e0bffa17 	ldw	r2,-24(fp)
    2bbc:	10c00c17 	ldw	r3,48(r2)
    2bc0:	e13ffe0b 	ldhu	r4,-8(fp)
    2bc4:	00900034 	movhi	r2,16384
    2bc8:	10bfffc4 	addi	r2,r2,-1
    2bcc:	2085883a 	add	r2,r4,r2
    2bd0:	1085883a 	add	r2,r2,r2
    2bd4:	1085883a 	add	r2,r2,r2
    2bd8:	1885883a 	add	r2,r3,r2
    2bdc:	e0bffb15 	stw	r2,-20(fp)
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
    2be0:	e0fffb17 	ldw	r3,-20(fp)
    2be4:	00bfff04 	movi	r2,-4
    2be8:	1884703a 	and	r2,r3,r2
    2bec:	e0bffb15 	stw	r2,-20(fp)
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
    2bf0:	e0bffe0b 	ldhu	r2,-8(fp)
    2bf4:	d8800015 	stw	r2,0(sp)
    2bf8:	e1c00517 	ldw	r7,20(fp)
    2bfc:	e1800217 	ldw	r6,8(fp)
    2c00:	e17ffd17 	ldw	r5,-12(fp)
    2c04:	e13ffa17 	ldw	r4,-24(fp)
    2c08:	00038b00 	call	38b0 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
    2c0c:	e1bfff17 	ldw	r6,-4(fp)
    2c10:	e17ffc17 	ldw	r5,-16(fp)
    2c14:	e13ffb17 	ldw	r4,-20(fp)
    2c18:	00017000 	call	1700 <pxPortInitialiseStack>
    2c1c:	1007883a 	mov	r3,r2
    2c20:	e0bffa17 	ldw	r2,-24(fp)
    2c24:	10c00015 	stw	r3,0(r2)
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
    2c28:	e0800317 	ldw	r2,12(fp)
    2c2c:	10000326 	beq	r2,zero,2c3c <xTaskGenericCreate+0xc4>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
    2c30:	e0800317 	ldw	r2,12(fp)
    2c34:	e0fffa17 	ldw	r3,-24(fp)
    2c38:	10c00015 	stw	r3,0(r2)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
    2c3c:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			uxCurrentNumberOfTasks++;
    2c40:	d0a02a17 	ldw	r2,-32600(gp)
    2c44:	10800044 	addi	r2,r2,1
    2c48:	d0a02a15 	stw	r2,-32600(gp)
			if( pxCurrentTCB == NULL )
    2c4c:	d0a02617 	ldw	r2,-32616(gp)
    2c50:	1000071e 	bne	r2,zero,2c70 <xTaskGenericCreate+0xf8>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
    2c54:	e0bffa17 	ldw	r2,-24(fp)
    2c58:	d0a02615 	stw	r2,-32616(gp)

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
    2c5c:	d0a02a17 	ldw	r2,-32600(gp)
    2c60:	10800058 	cmpnei	r2,r2,1
    2c64:	10000a1e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
    2c68:	00039fc0 	call	39fc <prvInitialiseTaskLists>
    2c6c:	00000806 	br	2c90 <xTaskGenericCreate+0x118>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
    2c70:	d0a02d17 	ldw	r2,-32588(gp)
    2c74:	1000061e 	bne	r2,zero,2c90 <xTaskGenericCreate+0x118>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
    2c78:	d0a02617 	ldw	r2,-32616(gp)
    2c7c:	10800b17 	ldw	r2,44(r2)
    2c80:	e0c00217 	ldw	r3,8(fp)
    2c84:	18800236 	bltu	r3,r2,2c90 <xTaskGenericCreate+0x118>
					{
						pxCurrentTCB = pxNewTCB;
    2c88:	e0bffa17 	ldw	r2,-24(fp)
    2c8c:	d0a02615 	stw	r2,-32616(gp)
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
    2c90:	d0a03117 	ldw	r2,-32572(gp)
    2c94:	10800044 	addi	r2,r2,1
    2c98:	d0a03115 	stw	r2,-32572(gp)
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
    2c9c:	e0bffa17 	ldw	r2,-24(fp)
    2ca0:	10800b17 	ldw	r2,44(r2)
    2ca4:	d0e02c17 	ldw	r3,-32592(gp)
    2ca8:	1880032e 	bgeu	r3,r2,2cb8 <xTaskGenericCreate+0x140>
    2cac:	e0bffa17 	ldw	r2,-24(fp)
    2cb0:	10800b17 	ldw	r2,44(r2)
    2cb4:	d0a02c15 	stw	r2,-32592(gp)
    2cb8:	e0bffa17 	ldw	r2,-24(fp)
    2cbc:	10800b17 	ldw	r2,44(r2)
    2cc0:	10c00524 	muli	r3,r2,20
    2cc4:	00820234 	movhi	r2,2056
    2cc8:	10bddd04 	addi	r2,r2,-2188
    2ccc:	1887883a 	add	r3,r3,r2
    2cd0:	e0bffa17 	ldw	r2,-24(fp)
    2cd4:	10800104 	addi	r2,r2,4
    2cd8:	100b883a 	mov	r5,r2
    2cdc:	1809883a 	mov	r4,r3
    2ce0:	00014980 	call	1498 <vListInsertEnd>

			xReturn = pdPASS;
    2ce4:	00800044 	movi	r2,1
    2ce8:	e0bff915 	stw	r2,-28(fp)
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
    2cec:	00040fc0 	call	40fc <vTaskExitCritical>
    2cf0:	00000206 	br	2cfc <xTaskGenericCreate+0x184>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
    2cf4:	00bfffc4 	movi	r2,-1
    2cf8:	e0bff915 	stw	r2,-28(fp)
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
    2cfc:	e0bff917 	ldw	r2,-28(fp)
    2d00:	10800058 	cmpnei	r2,r2,1
    2d04:	1000071e 	bne	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
	{
		if( xSchedulerRunning != pdFALSE )
    2d08:	d0a02d17 	ldw	r2,-32588(gp)
    2d0c:	10000526 	beq	r2,zero,2d24 <xTaskGenericCreate+0x1ac>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
    2d10:	d0a02617 	ldw	r2,-32616(gp)
    2d14:	10c00b17 	ldw	r3,44(r2)
    2d18:	e0800217 	ldw	r2,8(fp)
    2d1c:	1880012e 	bgeu	r3,r2,2d24 <xTaskGenericCreate+0x1ac>
			{
				taskYIELD_IF_USING_PREEMPTION();
    2d20:	003b683a 	trap	0
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
    2d24:	e0bff917 	ldw	r2,-28(fp)
}
    2d28:	e037883a 	mov	sp,fp
    2d2c:	dfc00117 	ldw	ra,4(sp)
    2d30:	df000017 	ldw	fp,0(sp)
    2d34:	dec00204 	addi	sp,sp,8
    2d38:	f800283a 	ret

00002d3c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
    2d3c:	defffc04 	addi	sp,sp,-16
    2d40:	dfc00315 	stw	ra,12(sp)
    2d44:	df000215 	stw	fp,8(sp)
    2d48:	df000204 	addi	fp,sp,8
    2d4c:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
    2d50:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	1000021e 	bne	r2,zero,2d64 <vTaskDelete+0x28>
    2d5c:	d0a02617 	ldw	r2,-32616(gp)
    2d60:	00000106 	br	2d68 <vTaskDelete+0x2c>
    2d64:	e0bfff17 	ldw	r2,-4(fp)
    2d68:	e0bffe15 	stw	r2,-8(fp)

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2d6c:	e0bffe17 	ldw	r2,-8(fp)
    2d70:	10800104 	addi	r2,r2,4
    2d74:	1009883a 	mov	r4,r2
    2d78:	00015fc0 	call	15fc <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    2d7c:	e0bffe17 	ldw	r2,-8(fp)
    2d80:	10800a17 	ldw	r2,40(r2)
    2d84:	10000426 	beq	r2,zero,2d98 <vTaskDelete+0x5c>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2d88:	e0bffe17 	ldw	r2,-8(fp)
    2d8c:	10800604 	addi	r2,r2,24
    2d90:	1009883a 	mov	r4,r2
    2d94:	00015fc0 	call	15fc <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
    2d98:	e0bffe17 	ldw	r2,-8(fp)
    2d9c:	10800104 	addi	r2,r2,4
    2da0:	100b883a 	mov	r5,r2
    2da4:	01020234 	movhi	r4,2056
    2da8:	213e2804 	addi	r4,r4,-1888
    2dac:	00014980 	call	1498 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
    2db0:	d0a02917 	ldw	r2,-32604(gp)
    2db4:	10800044 	addi	r2,r2,1
    2db8:	d0a02915 	stw	r2,-32604(gp)

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
    2dbc:	d0a03117 	ldw	r2,-32572(gp)
    2dc0:	10800044 	addi	r2,r2,1
    2dc4:	d0a03115 	stw	r2,-32572(gp)

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
    2dc8:	00040fc0 	call	40fc <vTaskExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
    2dcc:	d0a02d17 	ldw	r2,-32588(gp)
    2dd0:	10000826 	beq	r2,zero,2df4 <vTaskDelete+0xb8>
		{
			if( pxTCB == pxCurrentTCB )
    2dd4:	d0a02617 	ldw	r2,-32616(gp)
    2dd8:	e0fffe17 	ldw	r3,-8(fp)
    2ddc:	1880021e 	bne	r3,r2,2de8 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
    2de0:	003b683a 	trap	0
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
    2de4:	00000306 	br	2df4 <vTaskDelete+0xb8>
			}
			else
			{
				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				taskENTER_CRITICAL();
    2de8:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					prvResetNextTaskUnblockTime();
    2dec:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>
				}
				taskEXIT_CRITICAL();
    2df0:	00040fc0 	call	40fc <vTaskExitCritical>
			}
		}
	}
    2df4:	0001883a 	nop
    2df8:	e037883a 	mov	sp,fp
    2dfc:	dfc00117 	ldw	ra,4(sp)
    2e00:	df000017 	ldw	fp,0(sp)
    2e04:	dec00204 	addi	sp,sp,8
    2e08:	f800283a 	ret

00002e0c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
    2e0c:	defffb04 	addi	sp,sp,-20
    2e10:	dfc00415 	stw	ra,16(sp)
    2e14:	df000315 	stw	fp,12(sp)
    2e18:	df000304 	addi	fp,sp,12
    2e1c:	e13fff15 	stw	r4,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
    2e20:	e03ffd15 	stw	zero,-12(fp)


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
    2e24:	e0bfff17 	ldw	r2,-4(fp)
    2e28:	10000d26 	beq	r2,zero,2e60 <vTaskDelay+0x54>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
    2e2c:	0002f6c0 	call	2f6c <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
    2e30:	d0e02b17 	ldw	r3,-32596(gp)
    2e34:	e0bfff17 	ldw	r2,-4(fp)
    2e38:	1885883a 	add	r2,r3,r2
    2e3c:	e0bffe15 	stw	r2,-8(fp)

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    2e40:	d0a02617 	ldw	r2,-32616(gp)
    2e44:	10800104 	addi	r2,r2,4
    2e48:	1009883a 	mov	r4,r2
    2e4c:	00015fc0 	call	15fc <uxListRemove>
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
    2e50:	e13ffe17 	ldw	r4,-8(fp)
    2e54:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
    2e58:	0002f980 	call	2f98 <xTaskResumeAll>
    2e5c:	e0bffd15 	stw	r2,-12(fp)
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
    2e60:	e0bffd17 	ldw	r2,-12(fp)
    2e64:	1000011e 	bne	r2,zero,2e6c <vTaskDelay+0x60>
		{
			portYIELD_WITHIN_API();
    2e68:	003b683a 	trap	0
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    2e6c:	0001883a 	nop
    2e70:	e037883a 	mov	sp,fp
    2e74:	dfc00117 	ldw	ra,4(sp)
    2e78:	df000017 	ldw	fp,0(sp)
    2e7c:	dec00204 	addi	sp,sp,8
    2e80:	f800283a 	ret

00002e84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
    2e84:	defff804 	addi	sp,sp,-32
    2e88:	dfc00715 	stw	ra,28(sp)
    2e8c:	df000615 	stw	fp,24(sp)
    2e90:	df000604 	addi	fp,sp,24
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
    2e94:	d8000315 	stw	zero,12(sp)
    2e98:	d8000215 	stw	zero,8(sp)
    2e9c:	d8000115 	stw	zero,4(sp)
    2ea0:	d8000015 	stw	zero,0(sp)
    2ea4:	000f883a 	mov	r7,zero
    2ea8:	01840004 	movi	r6,4096
    2eac:	01420034 	movhi	r5,2048
    2eb0:	29400d04 	addi	r5,r5,52
    2eb4:	01000034 	movhi	r4,0
    2eb8:	210e2504 	addi	r4,r4,14484
    2ebc:	0002b780 	call	2b78 <xTaskGenericCreate>
    2ec0:	e0bffe15 	stw	r2,-8(fp)
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
    2ec4:	e0bffe17 	ldw	r2,-8(fp)
    2ec8:	10800058 	cmpnei	r2,r2,1
    2ecc:	1000021e 	bne	r2,zero,2ed8 <vTaskStartScheduler+0x54>
		{
			xReturn = xTimerCreateTimerTask();
    2ed0:	00048080 	call	4808 <xTimerCreateTimerTask>
    2ed4:	e0bffe15 	stw	r2,-8(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
    2ed8:	e0bffe17 	ldw	r2,-8(fp)
    2edc:	10800058 	cmpnei	r2,r2,1
    2ee0:	10000a1e 	bne	r2,zero,2f0c <vTaskStartScheduler+0x88>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2ee4:	0005303a 	rdctl	r2,status
    2ee8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2eec:	e0ffff17 	ldw	r3,-4(fp)
    2ef0:	00bfff84 	movi	r2,-2
    2ef4:	1884703a 	and	r2,r3,r2
    2ef8:	1001703a 	wrctl	status,r2
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
    2efc:	00800044 	movi	r2,1
    2f00:	d0a02d15 	stw	r2,-32588(gp)
		xTickCount = ( TickType_t ) 0U;
    2f04:	d0202b15 	stw	zero,-32596(gp)
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
    2f08:	00017e00 	call	17e0 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
    2f0c:	0001883a 	nop
    2f10:	e037883a 	mov	sp,fp
    2f14:	dfc00117 	ldw	ra,4(sp)
    2f18:	df000017 	ldw	fp,0(sp)
    2f1c:	dec00204 	addi	sp,sp,8
    2f20:	f800283a 	ret

00002f24 <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
    2f24:	defffd04 	addi	sp,sp,-12
    2f28:	dfc00215 	stw	ra,8(sp)
    2f2c:	df000115 	stw	fp,4(sp)
    2f30:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2f34:	0005303a 	rdctl	r2,status
    2f38:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2f3c:	e0ffff17 	ldw	r3,-4(fp)
    2f40:	00bfff84 	movi	r2,-2
    2f44:	1884703a 	and	r2,r3,r2
    2f48:	1001703a 	wrctl	status,r2
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
    2f4c:	d0202d15 	stw	zero,-32588(gp)
	vPortEndScheduler();
    2f50:	00018180 	call	1818 <vPortEndScheduler>
}
    2f54:	0001883a 	nop
    2f58:	e037883a 	mov	sp,fp
    2f5c:	dfc00117 	ldw	ra,4(sp)
    2f60:	df000017 	ldw	fp,0(sp)
    2f64:	dec00204 	addi	sp,sp,8
    2f68:	f800283a 	ret

00002f6c <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
    2f6c:	deffff04 	addi	sp,sp,-4
    2f70:	df000015 	stw	fp,0(sp)
    2f74:	d839883a 	mov	fp,sp
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
    2f78:	d0a03217 	ldw	r2,-32568(gp)
    2f7c:	10800044 	addi	r2,r2,1
    2f80:	d0a03215 	stw	r2,-32568(gp)
}
    2f84:	0001883a 	nop
    2f88:	e037883a 	mov	sp,fp
    2f8c:	df000017 	ldw	fp,0(sp)
    2f90:	dec00104 	addi	sp,sp,4
    2f94:	f800283a 	ret

00002f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
    2f98:	defffc04 	addi	sp,sp,-16
    2f9c:	dfc00315 	stw	ra,12(sp)
    2fa0:	df000215 	stw	fp,8(sp)
    2fa4:	df000204 	addi	fp,sp,8
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
    2fa8:	e03ffe15 	stw	zero,-8(fp)
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
    2fac:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		--uxSchedulerSuspended;
    2fb0:	d0a03217 	ldw	r2,-32568(gp)
    2fb4:	10bfffc4 	addi	r2,r2,-1
    2fb8:	d0a03215 	stw	r2,-32568(gp)

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    2fbc:	d0a03217 	ldw	r2,-32568(gp)
    2fc0:	10003f1e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
    2fc4:	d0a02a17 	ldw	r2,-32600(gp)
    2fc8:	10003d26 	beq	r2,zero,30c0 <xTaskResumeAll+0x128>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    2fcc:	00002606 	br	3068 <xTaskResumeAll+0xd0>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
    2fd0:	00820234 	movhi	r2,2056
    2fd4:	10be2304 	addi	r2,r2,-1908
    2fd8:	10800317 	ldw	r2,12(r2)
    2fdc:	10800317 	ldw	r2,12(r2)
    2fe0:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    2fe4:	e0bfff17 	ldw	r2,-4(fp)
    2fe8:	10800604 	addi	r2,r2,24
    2fec:	1009883a 	mov	r4,r2
    2ff0:	00015fc0 	call	15fc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    2ff4:	e0bfff17 	ldw	r2,-4(fp)
    2ff8:	10800104 	addi	r2,r2,4
    2ffc:	1009883a 	mov	r4,r2
    3000:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    3004:	e0bfff17 	ldw	r2,-4(fp)
    3008:	10800b17 	ldw	r2,44(r2)
    300c:	d0e02c17 	ldw	r3,-32592(gp)
    3010:	1880032e 	bgeu	r3,r2,3020 <xTaskResumeAll+0x88>
    3014:	e0bfff17 	ldw	r2,-4(fp)
    3018:	10800b17 	ldw	r2,44(r2)
    301c:	d0a02c15 	stw	r2,-32592(gp)
    3020:	e0bfff17 	ldw	r2,-4(fp)
    3024:	10800b17 	ldw	r2,44(r2)
    3028:	10c00524 	muli	r3,r2,20
    302c:	00820234 	movhi	r2,2056
    3030:	10bddd04 	addi	r2,r2,-2188
    3034:	1887883a 	add	r3,r3,r2
    3038:	e0bfff17 	ldw	r2,-4(fp)
    303c:	10800104 	addi	r2,r2,4
    3040:	100b883a 	mov	r5,r2
    3044:	1809883a 	mov	r4,r3
    3048:	00014980 	call	1498 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    304c:	e0bfff17 	ldw	r2,-4(fp)
    3050:	10c00b17 	ldw	r3,44(r2)
    3054:	d0a02617 	ldw	r2,-32616(gp)
    3058:	10800b17 	ldw	r2,44(r2)
    305c:	18800236 	bltu	r3,r2,3068 <xTaskResumeAll+0xd0>
					{
						xYieldPending = pdTRUE;
    3060:	00800044 	movi	r2,1
    3064:	d0a02f15 	stw	r2,-32580(gp)
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
    3068:	00820234 	movhi	r2,2056
    306c:	10be2304 	addi	r2,r2,-1908
    3070:	10800017 	ldw	r2,0(r2)
    3074:	103fd61e 	bne	r2,zero,2fd0 <__alt_data_end+0xf0002fd0>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
    3078:	d0a02e17 	ldw	r2,-32584(gp)
    307c:	10000a26 	beq	r2,zero,30a8 <xTaskResumeAll+0x110>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    3080:	00000706 	br	30a0 <xTaskResumeAll+0x108>
					{
						if( xTaskIncrementTick() != pdFALSE )
    3084:	00031500 	call	3150 <xTaskIncrementTick>
    3088:	10000226 	beq	r2,zero,3094 <xTaskResumeAll+0xfc>
						{
							xYieldPending = pdTRUE;
    308c:	00800044 	movi	r2,1
    3090:	d0a02f15 	stw	r2,-32580(gp)
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
    3094:	d0a02e17 	ldw	r2,-32584(gp)
    3098:	10bfffc4 	addi	r2,r2,-1
    309c:	d0a02e15 	stw	r2,-32584(gp)
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
    30a0:	d0a02e17 	ldw	r2,-32584(gp)
    30a4:	103ff71e 	bne	r2,zero,3084 <__alt_data_end+0xf0003084>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
    30a8:	d0a02f17 	ldw	r2,-32580(gp)
    30ac:	10800058 	cmpnei	r2,r2,1
    30b0:	1000031e 	bne	r2,zero,30c0 <xTaskResumeAll+0x128>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
    30b4:	00800044 	movi	r2,1
    30b8:	e0bffe15 	stw	r2,-8(fp)
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
    30bc:	003b683a 	trap	0
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    30c0:	00040fc0 	call	40fc <vTaskExitCritical>

	return xAlreadyYielded;
    30c4:	e0bffe17 	ldw	r2,-8(fp)
}
    30c8:	e037883a 	mov	sp,fp
    30cc:	dfc00117 	ldw	ra,4(sp)
    30d0:	df000017 	ldw	fp,0(sp)
    30d4:	dec00204 	addi	sp,sp,8
    30d8:	f800283a 	ret

000030dc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
    30dc:	defffe04 	addi	sp,sp,-8
    30e0:	df000115 	stw	fp,4(sp)
    30e4:	df000104 	addi	fp,sp,4
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
    30e8:	d0a02b17 	ldw	r2,-32596(gp)
    30ec:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
    30f0:	e0bfff17 	ldw	r2,-4(fp)
}
    30f4:	e037883a 	mov	sp,fp
    30f8:	df000017 	ldw	fp,0(sp)
    30fc:	dec00104 	addi	sp,sp,4
    3100:	f800283a 	ret

00003104 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
    3104:	defffd04 	addi	sp,sp,-12
    3108:	df000215 	stw	fp,8(sp)
    310c:	df000204 	addi	fp,sp,8
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
    3110:	e03ffe15 	stw	zero,-8(fp)
	{
		xReturn = xTickCount;
    3114:	d0a02b17 	ldw	r2,-32596(gp)
    3118:	e0bfff15 	stw	r2,-4(fp)
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    311c:	e0bfff17 	ldw	r2,-4(fp)
}
    3120:	e037883a 	mov	sp,fp
    3124:	df000017 	ldw	fp,0(sp)
    3128:	dec00104 	addi	sp,sp,4
    312c:	f800283a 	ret

00003130 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
    3130:	deffff04 	addi	sp,sp,-4
    3134:	df000015 	stw	fp,0(sp)
    3138:	d839883a 	mov	fp,sp
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
    313c:	d0a02a17 	ldw	r2,-32600(gp)
}
    3140:	e037883a 	mov	sp,fp
    3144:	df000017 	ldw	fp,0(sp)
    3148:	dec00104 	addi	sp,sp,4
    314c:	f800283a 	ret

00003150 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
    3150:	defff904 	addi	sp,sp,-28
    3154:	dfc00615 	stw	ra,24(sp)
    3158:	df000515 	stw	fp,20(sp)
    315c:	df000504 	addi	fp,sp,20
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
    3160:	e03ffb15 	stw	zero,-20(fp)

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3164:	d0a03217 	ldw	r2,-32568(gp)
    3168:	10005d1e 	bne	r2,zero,32e0 <xTaskIncrementTick+0x190>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
    316c:	d0a02b17 	ldw	r2,-32596(gp)
    3170:	10800044 	addi	r2,r2,1
    3174:	d0a02b15 	stw	r2,-32596(gp)

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
    3178:	d0a02b17 	ldw	r2,-32596(gp)
    317c:	e0bffc15 	stw	r2,-16(fp)

			if( xConstTickCount == ( TickType_t ) 0U )
    3180:	e0bffc17 	ldw	r2,-16(fp)
    3184:	10000a1e 	bne	r2,zero,31b0 <xTaskIncrementTick+0x60>
			{
				taskSWITCH_DELAYED_LISTS();
    3188:	d0a02717 	ldw	r2,-32612(gp)
    318c:	e0bffd15 	stw	r2,-12(fp)
    3190:	d0a02817 	ldw	r2,-32608(gp)
    3194:	d0a02715 	stw	r2,-32612(gp)
    3198:	e0bffd17 	ldw	r2,-12(fp)
    319c:	d0a02815 	stw	r2,-32608(gp)
    31a0:	d0a03017 	ldw	r2,-32576(gp)
    31a4:	10800044 	addi	r2,r2,1
    31a8:	d0a03015 	stw	r2,-32576(gp)
    31ac:	0003da80 	call	3da8 <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
    31b0:	d0a00317 	ldw	r2,-32756(gp)
    31b4:	e0fffc17 	ldw	r3,-16(fp)
    31b8:	18803d36 	bltu	r3,r2,32b0 <xTaskIncrementTick+0x160>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    31bc:	d0a02717 	ldw	r2,-32612(gp)
    31c0:	10800017 	ldw	r2,0(r2)
    31c4:	1000021e 	bne	r2,zero,31d0 <xTaskIncrementTick+0x80>
    31c8:	00800044 	movi	r2,1
    31cc:	00000106 	br	31d4 <xTaskIncrementTick+0x84>
    31d0:	0005883a 	mov	r2,zero
    31d4:	10803fcc 	andi	r2,r2,255
    31d8:	10000326 	beq	r2,zero,31e8 <xTaskIncrementTick+0x98>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
    31dc:	00bfffc4 	movi	r2,-1
    31e0:	d0a00315 	stw	r2,-32756(gp)
						break;
    31e4:	00003206 	br	32b0 <xTaskIncrementTick+0x160>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    31e8:	d0a02717 	ldw	r2,-32612(gp)
    31ec:	10800317 	ldw	r2,12(r2)
    31f0:	10800317 	ldw	r2,12(r2)
    31f4:	e0bffe15 	stw	r2,-8(fp)
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
    31f8:	e0bffe17 	ldw	r2,-8(fp)
    31fc:	10800117 	ldw	r2,4(r2)
    3200:	e0bfff15 	stw	r2,-4(fp)

						if( xConstTickCount < xItemValue )
    3204:	e0fffc17 	ldw	r3,-16(fp)
    3208:	e0bfff17 	ldw	r2,-4(fp)
    320c:	1880032e 	bgeu	r3,r2,321c <xTaskIncrementTick+0xcc>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
    3210:	e0bfff17 	ldw	r2,-4(fp)
    3214:	d0a00315 	stw	r2,-32756(gp)
							break;
    3218:	00002506 	br	32b0 <xTaskIncrementTick+0x160>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    321c:	e0bffe17 	ldw	r2,-8(fp)
    3220:	10800104 	addi	r2,r2,4
    3224:	1009883a 	mov	r4,r2
    3228:	00015fc0 	call	15fc <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
    322c:	e0bffe17 	ldw	r2,-8(fp)
    3230:	10800a17 	ldw	r2,40(r2)
    3234:	10000426 	beq	r2,zero,3248 <xTaskIncrementTick+0xf8>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
    3238:	e0bffe17 	ldw	r2,-8(fp)
    323c:	10800604 	addi	r2,r2,24
    3240:	1009883a 	mov	r4,r2
    3244:	00015fc0 	call	15fc <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
    3248:	e0bffe17 	ldw	r2,-8(fp)
    324c:	10800b17 	ldw	r2,44(r2)
    3250:	d0e02c17 	ldw	r3,-32592(gp)
    3254:	1880032e 	bgeu	r3,r2,3264 <xTaskIncrementTick+0x114>
    3258:	e0bffe17 	ldw	r2,-8(fp)
    325c:	10800b17 	ldw	r2,44(r2)
    3260:	d0a02c15 	stw	r2,-32592(gp)
    3264:	e0bffe17 	ldw	r2,-8(fp)
    3268:	10800b17 	ldw	r2,44(r2)
    326c:	10c00524 	muli	r3,r2,20
    3270:	00820234 	movhi	r2,2056
    3274:	10bddd04 	addi	r2,r2,-2188
    3278:	1887883a 	add	r3,r3,r2
    327c:	e0bffe17 	ldw	r2,-8(fp)
    3280:	10800104 	addi	r2,r2,4
    3284:	100b883a 	mov	r5,r2
    3288:	1809883a 	mov	r4,r3
    328c:	00014980 	call	1498 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
    3290:	e0bffe17 	ldw	r2,-8(fp)
    3294:	10c00b17 	ldw	r3,44(r2)
    3298:	d0a02617 	ldw	r2,-32616(gp)
    329c:	10800b17 	ldw	r2,44(r2)
    32a0:	18bfc636 	bltu	r3,r2,31bc <__alt_data_end+0xf00031bc>
							{
								xSwitchRequired = pdTRUE;
    32a4:	00800044 	movi	r2,1
    32a8:	e0bffb15 	stw	r2,-20(fp)
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
    32ac:	003fc306 	br	31bc <__alt_data_end+0xf00031bc>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
    32b0:	d0a02617 	ldw	r2,-32616(gp)
    32b4:	10c00b17 	ldw	r3,44(r2)
    32b8:	00820234 	movhi	r2,2056
    32bc:	10bddd04 	addi	r2,r2,-2188
    32c0:	18c00524 	muli	r3,r3,20
    32c4:	10c5883a 	add	r2,r2,r3
    32c8:	10800017 	ldw	r2,0(r2)
    32cc:	108000b0 	cmpltui	r2,r2,2
    32d0:	1000061e 	bne	r2,zero,32ec <xTaskIncrementTick+0x19c>
			{
				xSwitchRequired = pdTRUE;
    32d4:	00800044 	movi	r2,1
    32d8:	e0bffb15 	stw	r2,-20(fp)
    32dc:	00000306 	br	32ec <xTaskIncrementTick+0x19c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
    32e0:	d0a02e17 	ldw	r2,-32584(gp)
    32e4:	10800044 	addi	r2,r2,1
    32e8:	d0a02e15 	stw	r2,-32584(gp)
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
    32ec:	d0a02f17 	ldw	r2,-32580(gp)
    32f0:	10000226 	beq	r2,zero,32fc <xTaskIncrementTick+0x1ac>
		{
			xSwitchRequired = pdTRUE;
    32f4:	00800044 	movi	r2,1
    32f8:	e0bffb15 	stw	r2,-20(fp)
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
    32fc:	e0bffb17 	ldw	r2,-20(fp)
}
    3300:	e037883a 	mov	sp,fp
    3304:	dfc00117 	ldw	ra,4(sp)
    3308:	df000017 	ldw	fp,0(sp)
    330c:	dec00204 	addi	sp,sp,8
    3310:	f800283a 	ret

00003314 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
    3314:	defffd04 	addi	sp,sp,-12
    3318:	dfc00215 	stw	ra,8(sp)
    331c:	df000115 	stw	fp,4(sp)
    3320:	df000104 	addi	fp,sp,4
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
    3324:	d0a03217 	ldw	r2,-32568(gp)
    3328:	10000326 	beq	r2,zero,3338 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
    332c:	00800044 	movi	r2,1
    3330:	d0a02f15 	stw	r2,-32580(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3334:	00003e06 	br	3430 <vTaskSwitchContext+0x11c>
		switch. */
		xYieldPending = pdTRUE;
	}
	else
	{
		xYieldPending = pdFALSE;
    3338:	d0202f15 	stw	zero,-32580(gp)
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
    333c:	d0a02617 	ldw	r2,-32616(gp)
    3340:	10800017 	ldw	r2,0(r2)
    3344:	d0e02617 	ldw	r3,-32616(gp)
    3348:	18c00c17 	ldw	r3,48(r3)
    334c:	18800636 	bltu	r3,r2,3368 <vTaskSwitchContext+0x54>
    3350:	d0e02617 	ldw	r3,-32616(gp)
    3354:	d0a02617 	ldw	r2,-32616(gp)
    3358:	10800d04 	addi	r2,r2,52
    335c:	100b883a 	mov	r5,r2
    3360:	1809883a 	mov	r4,r3
    3364:	00016940 	call	1694 <vApplicationStackOverflowHook>
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
    3368:	d0a02617 	ldw	r2,-32616(gp)
    336c:	10800c17 	ldw	r2,48(r2)
    3370:	01800504 	movi	r6,20
    3374:	01420034 	movhi	r5,2048
    3378:	29400e44 	addi	r5,r5,57
    337c:	1009883a 	mov	r4,r2
    3380:	0006f340 	call	6f34 <memcmp>
    3384:	10000a26 	beq	r2,zero,33b0 <vTaskSwitchContext+0x9c>
    3388:	d0e02617 	ldw	r3,-32616(gp)
    338c:	d0a02617 	ldw	r2,-32616(gp)
    3390:	10800d04 	addi	r2,r2,52
    3394:	100b883a 	mov	r5,r2
    3398:	1809883a 	mov	r4,r3
    339c:	00016940 	call	1694 <vApplicationStackOverflowHook>

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
    33a0:	00000306 	br	33b0 <vTaskSwitchContext+0x9c>
    33a4:	d0a02c17 	ldw	r2,-32592(gp)
    33a8:	10bfffc4 	addi	r2,r2,-1
    33ac:	d0a02c15 	stw	r2,-32592(gp)
    33b0:	d0e02c17 	ldw	r3,-32592(gp)
    33b4:	00820234 	movhi	r2,2056
    33b8:	10bddd04 	addi	r2,r2,-2188
    33bc:	18c00524 	muli	r3,r3,20
    33c0:	10c5883a 	add	r2,r2,r3
    33c4:	10800017 	ldw	r2,0(r2)
    33c8:	103ff626 	beq	r2,zero,33a4 <__alt_data_end+0xf00033a4>
    33cc:	d0a02c17 	ldw	r2,-32592(gp)
    33d0:	10c00524 	muli	r3,r2,20
    33d4:	00820234 	movhi	r2,2056
    33d8:	10bddd04 	addi	r2,r2,-2188
    33dc:	1885883a 	add	r2,r3,r2
    33e0:	e0bfff15 	stw	r2,-4(fp)
    33e4:	e0bfff17 	ldw	r2,-4(fp)
    33e8:	10800117 	ldw	r2,4(r2)
    33ec:	10c00117 	ldw	r3,4(r2)
    33f0:	e0bfff17 	ldw	r2,-4(fp)
    33f4:	10c00115 	stw	r3,4(r2)
    33f8:	e0bfff17 	ldw	r2,-4(fp)
    33fc:	10c00117 	ldw	r3,4(r2)
    3400:	e0bfff17 	ldw	r2,-4(fp)
    3404:	10800204 	addi	r2,r2,8
    3408:	1880051e 	bne	r3,r2,3420 <vTaskSwitchContext+0x10c>
    340c:	e0bfff17 	ldw	r2,-4(fp)
    3410:	10800117 	ldw	r2,4(r2)
    3414:	10c00117 	ldw	r3,4(r2)
    3418:	e0bfff17 	ldw	r2,-4(fp)
    341c:	10c00115 	stw	r3,4(r2)
    3420:	e0bfff17 	ldw	r2,-4(fp)
    3424:	10800117 	ldw	r2,4(r2)
    3428:	10800317 	ldw	r2,12(r2)
    342c:	d0a02615 	stw	r2,-32616(gp)
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
    3430:	0001883a 	nop
    3434:	e037883a 	mov	sp,fp
    3438:	dfc00117 	ldw	ra,4(sp)
    343c:	df000017 	ldw	fp,0(sp)
    3440:	dec00204 	addi	sp,sp,8
    3444:	f800283a 	ret

00003448 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
    3448:	defffb04 	addi	sp,sp,-20
    344c:	dfc00415 	stw	ra,16(sp)
    3450:	df000315 	stw	fp,12(sp)
    3454:	df000304 	addi	fp,sp,12
    3458:	e13ffe15 	stw	r4,-8(fp)
    345c:	e17fff15 	stw	r5,-4(fp)

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    3460:	d0a02617 	ldw	r2,-32616(gp)
    3464:	10800604 	addi	r2,r2,24
    3468:	100b883a 	mov	r5,r2
    346c:	e13ffe17 	ldw	r4,-8(fp)
    3470:	00015240 	call	1524 <vListInsert>

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3474:	d0a02617 	ldw	r2,-32616(gp)
    3478:	10800104 	addi	r2,r2,4
    347c:	1009883a 	mov	r4,r2
    3480:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the scheduler
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
    3484:	d0e02b17 	ldw	r3,-32596(gp)
    3488:	e0bfff17 	ldw	r2,-4(fp)
    348c:	1885883a 	add	r2,r3,r2
    3490:	e0bffd15 	stw	r2,-12(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3494:	e13ffd17 	ldw	r4,-12(fp)
    3498:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    349c:	0001883a 	nop
    34a0:	e037883a 	mov	sp,fp
    34a4:	dfc00117 	ldw	ra,4(sp)
    34a8:	df000017 	ldw	fp,0(sp)
    34ac:	dec00204 	addi	sp,sp,8
    34b0:	f800283a 	ret

000034b4 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
    34b4:	defffa04 	addi	sp,sp,-24
    34b8:	dfc00515 	stw	ra,20(sp)
    34bc:	df000415 	stw	fp,16(sp)
    34c0:	df000404 	addi	fp,sp,16
    34c4:	e13ffd15 	stw	r4,-12(fp)
    34c8:	e17ffe15 	stw	r5,-8(fp)
    34cc:	e1bfff15 	stw	r6,-4(fp)
	configASSERT( uxSchedulerSuspended != 0 );

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    34d0:	d0a02617 	ldw	r2,-32616(gp)
    34d4:	e0fffe17 	ldw	r3,-8(fp)
    34d8:	18e00034 	orhi	r3,r3,32768
    34dc:	10c00615 	stw	r3,24(r2)
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    34e0:	d0a02617 	ldw	r2,-32616(gp)
    34e4:	10800604 	addi	r2,r2,24
    34e8:	100b883a 	mov	r5,r2
    34ec:	e13ffd17 	ldw	r4,-12(fp)
    34f0:	00014980 	call	1498 <vListInsertEnd>

	/* The task must be removed from the ready list before it is added to the
	blocked list.  Exclusive access can be assured to the ready list as the
	scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    34f4:	d0a02617 	ldw	r2,-32616(gp)
    34f8:	10800104 	addi	r2,r2,4
    34fc:	1009883a 	mov	r4,r2
    3500:	00015fc0 	call	15fc <uxListRemove>
	#else /* INCLUDE_vTaskSuspend */
	{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter, the kernel
			will manage it correctly. */
			xTimeToWake = xTickCount + xTicksToWait;
    3504:	d0e02b17 	ldw	r3,-32596(gp)
    3508:	e0bfff17 	ldw	r2,-4(fp)
    350c:	1885883a 	add	r2,r3,r2
    3510:	e0bffc15 	stw	r2,-16(fp)
			prvAddCurrentTaskToDelayedList( xTimeToWake );
    3514:	e13ffc17 	ldw	r4,-16(fp)
    3518:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
	#endif /* INCLUDE_vTaskSuspend */
}
    351c:	0001883a 	nop
    3520:	e037883a 	mov	sp,fp
    3524:	dfc00117 	ldw	ra,4(sp)
    3528:	df000017 	ldw	fp,0(sp)
    352c:	dec00204 	addi	sp,sp,8
    3530:	f800283a 	ret

00003534 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
    3534:	defffb04 	addi	sp,sp,-20
    3538:	dfc00415 	stw	ra,16(sp)
    353c:	df000315 	stw	fp,12(sp)
    3540:	df000304 	addi	fp,sp,12
    3544:	e13ffe15 	stw	r4,-8(fp)
    3548:	e17fff15 	stw	r5,-4(fp)

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
    354c:	d0a02617 	ldw	r2,-32616(gp)
    3550:	10800604 	addi	r2,r2,24
    3554:	100b883a 	mov	r5,r2
    3558:	e13ffe17 	ldw	r4,-8(fp)
    355c:	00014980 	call	1498 <vListInsertEnd>

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3560:	d0a02617 	ldw	r2,-32616(gp)
    3564:	10800104 	addi	r2,r2,4
    3568:	1009883a 	mov	r4,r2
    356c:	00015fc0 	call	15fc <uxListRemove>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
    3570:	d0e02b17 	ldw	r3,-32596(gp)
    3574:	e0bfff17 	ldw	r2,-4(fp)
    3578:	1885883a 	add	r2,r3,r2
    357c:	e0bffd15 	stw	r2,-12(fp)

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
    3580:	e13ffd17 	ldw	r4,-12(fp)
    3584:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>
	}
    3588:	0001883a 	nop
    358c:	e037883a 	mov	sp,fp
    3590:	dfc00117 	ldw	ra,4(sp)
    3594:	df000017 	ldw	fp,0(sp)
    3598:	dec00204 	addi	sp,sp,8
    359c:	f800283a 	ret

000035a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
    35a0:	defffb04 	addi	sp,sp,-20
    35a4:	dfc00415 	stw	ra,16(sp)
    35a8:	df000315 	stw	fp,12(sp)
    35ac:	df000304 	addi	fp,sp,12
    35b0:	e13fff15 	stw	r4,-4(fp)
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
    35b4:	e0bfff17 	ldw	r2,-4(fp)
    35b8:	10800317 	ldw	r2,12(r2)
    35bc:	10800317 	ldw	r2,12(r2)
    35c0:	e0bffe15 	stw	r2,-8(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
    35c4:	e0bffe17 	ldw	r2,-8(fp)
    35c8:	10800604 	addi	r2,r2,24
    35cc:	1009883a 	mov	r4,r2
    35d0:	00015fc0 	call	15fc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    35d4:	d0a03217 	ldw	r2,-32568(gp)
    35d8:	1000171e 	bne	r2,zero,3638 <xTaskRemoveFromEventList+0x98>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    35dc:	e0bffe17 	ldw	r2,-8(fp)
    35e0:	10800104 	addi	r2,r2,4
    35e4:	1009883a 	mov	r4,r2
    35e8:	00015fc0 	call	15fc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
    35ec:	e0bffe17 	ldw	r2,-8(fp)
    35f0:	10800b17 	ldw	r2,44(r2)
    35f4:	d0e02c17 	ldw	r3,-32592(gp)
    35f8:	1880032e 	bgeu	r3,r2,3608 <xTaskRemoveFromEventList+0x68>
    35fc:	e0bffe17 	ldw	r2,-8(fp)
    3600:	10800b17 	ldw	r2,44(r2)
    3604:	d0a02c15 	stw	r2,-32592(gp)
    3608:	e0bffe17 	ldw	r2,-8(fp)
    360c:	10800b17 	ldw	r2,44(r2)
    3610:	10c00524 	muli	r3,r2,20
    3614:	00820234 	movhi	r2,2056
    3618:	10bddd04 	addi	r2,r2,-2188
    361c:	1887883a 	add	r3,r3,r2
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800104 	addi	r2,r2,4
    3628:	100b883a 	mov	r5,r2
    362c:	1809883a 	mov	r4,r3
    3630:	00014980 	call	1498 <vListInsertEnd>
    3634:	00000606 	br	3650 <xTaskRemoveFromEventList+0xb0>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
    3638:	e0bffe17 	ldw	r2,-8(fp)
    363c:	10800604 	addi	r2,r2,24
    3640:	100b883a 	mov	r5,r2
    3644:	01020234 	movhi	r4,2056
    3648:	213e2304 	addi	r4,r4,-1908
    364c:	00014980 	call	1498 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800b17 	ldw	r2,44(r2)
    3658:	d0e02617 	ldw	r3,-32616(gp)
    365c:	18c00b17 	ldw	r3,44(r3)
    3660:	1880052e 	bgeu	r3,r2,3678 <xTaskRemoveFromEventList+0xd8>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
    3664:	00800044 	movi	r2,1
    3668:	e0bffd15 	stw	r2,-12(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    366c:	00800044 	movi	r2,1
    3670:	d0a02f15 	stw	r2,-32580(gp)
    3674:	00000106 	br	367c <xTaskRemoveFromEventList+0xdc>
	}
	else
	{
		xReturn = pdFALSE;
    3678:	e03ffd15 	stw	zero,-12(fp)
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
    367c:	e0bffd17 	ldw	r2,-12(fp)
}
    3680:	e037883a 	mov	sp,fp
    3684:	dfc00117 	ldw	ra,4(sp)
    3688:	df000017 	ldw	fp,0(sp)
    368c:	dec00204 	addi	sp,sp,8
    3690:	f800283a 	ret

00003694 <xTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
    3694:	defffa04 	addi	sp,sp,-24
    3698:	dfc00515 	stw	ra,20(sp)
    369c:	df000415 	stw	fp,16(sp)
    36a0:	df000404 	addi	fp,sp,16
    36a4:	e13ffe15 	stw	r4,-8(fp)
    36a8:	e17fff15 	stw	r5,-4(fp)
	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
    36ac:	e0bfff17 	ldw	r2,-4(fp)
    36b0:	10e00034 	orhi	r3,r2,32768
    36b4:	e0bffe17 	ldw	r2,-8(fp)
    36b8:	10c00015 	stw	r3,0(r2)

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
    36bc:	e0bffe17 	ldw	r2,-8(fp)
    36c0:	10800317 	ldw	r2,12(r2)
    36c4:	e0bffd15 	stw	r2,-12(fp)
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( pxEventListItem );
    36c8:	e13ffe17 	ldw	r4,-8(fp)
    36cc:	00015fc0 	call	15fc <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
    36d0:	e0bffd17 	ldw	r2,-12(fp)
    36d4:	10800104 	addi	r2,r2,4
    36d8:	1009883a 	mov	r4,r2
    36dc:	00015fc0 	call	15fc <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
    36e0:	e0bffd17 	ldw	r2,-12(fp)
    36e4:	10800b17 	ldw	r2,44(r2)
    36e8:	d0e02c17 	ldw	r3,-32592(gp)
    36ec:	1880032e 	bgeu	r3,r2,36fc <xTaskRemoveFromUnorderedEventList+0x68>
    36f0:	e0bffd17 	ldw	r2,-12(fp)
    36f4:	10800b17 	ldw	r2,44(r2)
    36f8:	d0a02c15 	stw	r2,-32592(gp)
    36fc:	e0bffd17 	ldw	r2,-12(fp)
    3700:	10800b17 	ldw	r2,44(r2)
    3704:	10c00524 	muli	r3,r2,20
    3708:	00820234 	movhi	r2,2056
    370c:	10bddd04 	addi	r2,r2,-2188
    3710:	1887883a 	add	r3,r3,r2
    3714:	e0bffd17 	ldw	r2,-12(fp)
    3718:	10800104 	addi	r2,r2,4
    371c:	100b883a 	mov	r5,r2
    3720:	1809883a 	mov	r4,r3
    3724:	00014980 	call	1498 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
    3728:	e0bffd17 	ldw	r2,-12(fp)
    372c:	10800b17 	ldw	r2,44(r2)
    3730:	d0e02617 	ldw	r3,-32616(gp)
    3734:	18c00b17 	ldw	r3,44(r3)
    3738:	1880052e 	bgeu	r3,r2,3750 <xTaskRemoveFromUnorderedEventList+0xbc>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
    373c:	00800044 	movi	r2,1
    3740:	e0bffc15 	stw	r2,-16(fp)

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
    3744:	00800044 	movi	r2,1
    3748:	d0a02f15 	stw	r2,-32580(gp)
    374c:	00000106 	br	3754 <xTaskRemoveFromUnorderedEventList+0xc0>
	}
	else
	{
		xReturn = pdFALSE;
    3750:	e03ffc15 	stw	zero,-16(fp)
	}

	return xReturn;
    3754:	e0bffc17 	ldw	r2,-16(fp)
}
    3758:	e037883a 	mov	sp,fp
    375c:	dfc00117 	ldw	ra,4(sp)
    3760:	df000017 	ldw	fp,0(sp)
    3764:	dec00204 	addi	sp,sp,8
    3768:	f800283a 	ret

0000376c <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
    376c:	defffe04 	addi	sp,sp,-8
    3770:	df000115 	stw	fp,4(sp)
    3774:	df000104 	addi	fp,sp,4
    3778:	e13fff15 	stw	r4,-4(fp)
	configASSERT( pxTimeOut );
	pxTimeOut->xOverflowCount = xNumOfOverflows;
    377c:	d0e03017 	ldw	r3,-32576(gp)
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	10c00015 	stw	r3,0(r2)
	pxTimeOut->xTimeOnEntering = xTickCount;
    3788:	d0e02b17 	ldw	r3,-32596(gp)
    378c:	e0bfff17 	ldw	r2,-4(fp)
    3790:	10c00115 	stw	r3,4(r2)
}
    3794:	0001883a 	nop
    3798:	e037883a 	mov	sp,fp
    379c:	df000017 	ldw	fp,0(sp)
    37a0:	dec00104 	addi	sp,sp,4
    37a4:	f800283a 	ret

000037a8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
    37a8:	defffa04 	addi	sp,sp,-24
    37ac:	dfc00515 	stw	ra,20(sp)
    37b0:	df000415 	stw	fp,16(sp)
    37b4:	df000404 	addi	fp,sp,16
    37b8:	e13ffe15 	stw	r4,-8(fp)
    37bc:	e17fff15 	stw	r5,-4(fp)
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
    37c0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
    37c4:	d0a02b17 	ldw	r2,-32596(gp)
    37c8:	e0bffd15 	stw	r2,-12(fp)
				xReturn = pdFALSE;
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
    37cc:	e0bffe17 	ldw	r2,-8(fp)
    37d0:	10c00017 	ldw	r3,0(r2)
    37d4:	d0a03017 	ldw	r2,-32576(gp)
    37d8:	18800726 	beq	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
    37dc:	e0bffe17 	ldw	r2,-8(fp)
    37e0:	10800117 	ldw	r2,4(r2)
    37e4:	e0fffd17 	ldw	r3,-12(fp)
    37e8:	18800336 	bltu	r3,r2,37f8 <xTaskCheckForTimeOut+0x50>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
    37ec:	00800044 	movi	r2,1
    37f0:	e0bffc15 	stw	r2,-16(fp)
    37f4:	00001606 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
    37f8:	e0bffe17 	ldw	r2,-8(fp)
    37fc:	10800117 	ldw	r2,4(r2)
    3800:	e0fffd17 	ldw	r3,-12(fp)
    3804:	1887c83a 	sub	r3,r3,r2
    3808:	e0bfff17 	ldw	r2,-4(fp)
    380c:	10800017 	ldw	r2,0(r2)
    3810:	18800d2e 	bgeu	r3,r2,3848 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
    3814:	e0bfff17 	ldw	r2,-4(fp)
    3818:	10c00017 	ldw	r3,0(r2)
    381c:	e0bffe17 	ldw	r2,-8(fp)
    3820:	11000117 	ldw	r4,4(r2)
    3824:	e0bffd17 	ldw	r2,-12(fp)
    3828:	2085c83a 	sub	r2,r4,r2
    382c:	1887883a 	add	r3,r3,r2
    3830:	e0bfff17 	ldw	r2,-4(fp)
    3834:	10c00015 	stw	r3,0(r2)
			vTaskSetTimeOutState( pxTimeOut );
    3838:	e13ffe17 	ldw	r4,-8(fp)
    383c:	000376c0 	call	376c <vTaskSetTimeOutState>
			xReturn = pdFALSE;
    3840:	e03ffc15 	stw	zero,-16(fp)
    3844:	00000206 	br	3850 <xTaskCheckForTimeOut+0xa8>
		}
		else
		{
			xReturn = pdTRUE;
    3848:	00800044 	movi	r2,1
    384c:	e0bffc15 	stw	r2,-16(fp)
		}
	}
	taskEXIT_CRITICAL();
    3850:	00040fc0 	call	40fc <vTaskExitCritical>

	return xReturn;
    3854:	e0bffc17 	ldw	r2,-16(fp)
}
    3858:	e037883a 	mov	sp,fp
    385c:	dfc00117 	ldw	ra,4(sp)
    3860:	df000017 	ldw	fp,0(sp)
    3864:	dec00204 	addi	sp,sp,8
    3868:	f800283a 	ret

0000386c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
    386c:	deffff04 	addi	sp,sp,-4
    3870:	df000015 	stw	fp,0(sp)
    3874:	d839883a 	mov	fp,sp
	xYieldPending = pdTRUE;
    3878:	00800044 	movi	r2,1
    387c:	d0a02f15 	stw	r2,-32580(gp)
}
    3880:	0001883a 	nop
    3884:	e037883a 	mov	sp,fp
    3888:	df000017 	ldw	fp,0(sp)
    388c:	dec00104 	addi	sp,sp,4
    3890:	f800283a 	ret

00003894 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
    3894:	defffd04 	addi	sp,sp,-12
    3898:	dfc00215 	stw	ra,8(sp)
    389c:	df000115 	stw	fp,4(sp)
    38a0:	df000104 	addi	fp,sp,4
    38a4:	e13fff15 	stw	r4,-4(fp)
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
    38a8:	0003aa80 	call	3aa8 <prvCheckTasksWaitingTermination>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
    38ac:	003ffe06 	br	38a8 <__alt_data_end+0xf00038a8>

000038b0 <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    38b0:	defff804 	addi	sp,sp,-32
    38b4:	dfc00715 	stw	ra,28(sp)
    38b8:	df000615 	stw	fp,24(sp)
    38bc:	df000604 	addi	fp,sp,24
    38c0:	e13ffb15 	stw	r4,-20(fp)
    38c4:	e17ffc15 	stw	r5,-16(fp)
    38c8:	e1bffd15 	stw	r6,-12(fp)
    38cc:	e1fffe15 	stw	r7,-8(fp)
    38d0:	e0800217 	ldw	r2,8(fp)
    38d4:	e0bfff0d 	sth	r2,-4(fp)
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    38d8:	e03ffa15 	stw	zero,-24(fp)
    38dc:	00001406 	br	3930 <prvInitialiseTCBVariables+0x80>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
    38e0:	e0fffc17 	ldw	r3,-16(fp)
    38e4:	e0bffa17 	ldw	r2,-24(fp)
    38e8:	1885883a 	add	r2,r3,r2
    38ec:	10c00003 	ldbu	r3,0(r2)
    38f0:	e13ffb17 	ldw	r4,-20(fp)
    38f4:	e0bffa17 	ldw	r2,-24(fp)
    38f8:	2085883a 	add	r2,r4,r2
    38fc:	10800d04 	addi	r2,r2,52
    3900:	10c00005 	stb	r3,0(r2)

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
    3904:	e0fffc17 	ldw	r3,-16(fp)
    3908:	e0bffa17 	ldw	r2,-24(fp)
    390c:	1885883a 	add	r2,r3,r2
    3910:	10800003 	ldbu	r2,0(r2)
    3914:	10803fcc 	andi	r2,r2,255
    3918:	1080201c 	xori	r2,r2,128
    391c:	10bfe004 	addi	r2,r2,-128
    3920:	10000726 	beq	r2,zero,3940 <prvInitialiseTCBVariables+0x90>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
    3924:	e0bffa17 	ldw	r2,-24(fp)
    3928:	10800044 	addi	r2,r2,1
    392c:	e0bffa15 	stw	r2,-24(fp)
    3930:	e0bffa17 	ldw	r2,-24(fp)
    3934:	10800230 	cmpltui	r2,r2,8
    3938:	103fe91e 	bne	r2,zero,38e0 <__alt_data_end+0xf00038e0>
    393c:	00000106 	br	3944 <prvInitialiseTCBVariables+0x94>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
		{
			break;
    3940:	0001883a 	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
    3944:	e0bffb17 	ldw	r2,-20(fp)
    3948:	10000ec5 	stb	zero,59(r2)

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
    394c:	e0bffd17 	ldw	r2,-12(fp)
    3950:	10800330 	cmpltui	r2,r2,12
    3954:	1000021e 	bne	r2,zero,3960 <prvInitialiseTCBVariables+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
    3958:	008002c4 	movi	r2,11
    395c:	e0bffd15 	stw	r2,-12(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
    3960:	e0bffb17 	ldw	r2,-20(fp)
    3964:	e0fffd17 	ldw	r3,-12(fp)
    3968:	10c00b15 	stw	r3,44(r2)
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
    396c:	e0bffb17 	ldw	r2,-20(fp)
    3970:	e0fffd17 	ldw	r3,-12(fp)
    3974:	10c01015 	stw	r3,64(r2)
		pxTCB->uxMutexesHeld = 0;
    3978:	e0bffb17 	ldw	r2,-20(fp)
    397c:	10001115 	stw	zero,68(r2)
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
    3980:	e0bffb17 	ldw	r2,-20(fp)
    3984:	10800104 	addi	r2,r2,4
    3988:	1009883a 	mov	r4,r2
    398c:	000146c0 	call	146c <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
    3990:	e0bffb17 	ldw	r2,-20(fp)
    3994:	10800604 	addi	r2,r2,24
    3998:	1009883a 	mov	r4,r2
    399c:	000146c0 	call	146c <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
    39a0:	e0bffb17 	ldw	r2,-20(fp)
    39a4:	e0fffb17 	ldw	r3,-20(fp)
    39a8:	10c00415 	stw	r3,16(r2)

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    39ac:	00c00304 	movi	r3,12
    39b0:	e0bffd17 	ldw	r2,-12(fp)
    39b4:	1887c83a 	sub	r3,r3,r2
    39b8:	e0bffb17 	ldw	r2,-20(fp)
    39bc:	10c00615 	stw	r3,24(r2)
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
    39c0:	e0bffb17 	ldw	r2,-20(fp)
    39c4:	e0fffb17 	ldw	r3,-20(fp)
    39c8:	10c00915 	stw	r3,36(r2)

	#if ( portCRITICAL_NESTING_IN_TCB == 1 )
	{
		pxTCB->uxCriticalNesting = ( UBaseType_t ) 0U;
    39cc:	e0bffb17 	ldw	r2,-20(fp)
    39d0:	10000f15 	stw	zero,60(r2)
	}
	#endif /* portUSING_MPU_WRAPPERS */

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
    39d4:	e0bffb17 	ldw	r2,-20(fp)
    39d8:	10001215 	stw	zero,72(r2)
		pxTCB->eNotifyState = eNotWaitingNotification;
    39dc:	e0bffb17 	ldw	r2,-20(fp)
    39e0:	10001315 	stw	zero,76(r2)
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
    39e4:	0001883a 	nop
    39e8:	e037883a 	mov	sp,fp
    39ec:	dfc00117 	ldw	ra,4(sp)
    39f0:	df000017 	ldw	fp,0(sp)
    39f4:	dec00204 	addi	sp,sp,8
    39f8:	f800283a 	ret

000039fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
    39fc:	defffd04 	addi	sp,sp,-12
    3a00:	dfc00215 	stw	ra,8(sp)
    3a04:	df000115 	stw	fp,4(sp)
    3a08:	df000104 	addi	fp,sp,4
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a0c:	e03fff15 	stw	zero,-4(fp)
    3a10:	00000a06 	br	3a3c <prvInitialiseTaskLists+0x40>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
    3a14:	e0bfff17 	ldw	r2,-4(fp)
    3a18:	10c00524 	muli	r3,r2,20
    3a1c:	00820234 	movhi	r2,2056
    3a20:	10bddd04 	addi	r2,r2,-2188
    3a24:	1885883a 	add	r2,r3,r2
    3a28:	1009883a 	mov	r4,r2
    3a2c:	00014040 	call	1404 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
    3a30:	e0bfff17 	ldw	r2,-4(fp)
    3a34:	10800044 	addi	r2,r2,1
    3a38:	e0bfff15 	stw	r2,-4(fp)
    3a3c:	e0bfff17 	ldw	r2,-4(fp)
    3a40:	10800330 	cmpltui	r2,r2,12
    3a44:	103ff31e 	bne	r2,zero,3a14 <__alt_data_end+0xf0003a14>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
    3a48:	01020234 	movhi	r4,2056
    3a4c:	213e1904 	addi	r4,r4,-1948
    3a50:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
    3a54:	01020234 	movhi	r4,2056
    3a58:	213e1e04 	addi	r4,r4,-1928
    3a5c:	00014040 	call	1404 <vListInitialise>
	vListInitialise( &xPendingReadyList );
    3a60:	01020234 	movhi	r4,2056
    3a64:	213e2304 	addi	r4,r4,-1908
    3a68:	00014040 	call	1404 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
    3a6c:	01020234 	movhi	r4,2056
    3a70:	213e2804 	addi	r4,r4,-1888
    3a74:	00014040 	call	1404 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
    3a78:	00820234 	movhi	r2,2056
    3a7c:	10be1904 	addi	r2,r2,-1948
    3a80:	d0a02715 	stw	r2,-32612(gp)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
    3a84:	00820234 	movhi	r2,2056
    3a88:	10be1e04 	addi	r2,r2,-1928
    3a8c:	d0a02815 	stw	r2,-32608(gp)
}
    3a90:	0001883a 	nop
    3a94:	e037883a 	mov	sp,fp
    3a98:	dfc00117 	ldw	ra,4(sp)
    3a9c:	df000017 	ldw	fp,0(sp)
    3aa0:	dec00204 	addi	sp,sp,8
    3aa4:	f800283a 	ret

00003aa8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
    3aa8:	defffc04 	addi	sp,sp,-16
    3aac:	dfc00315 	stw	ra,12(sp)
    3ab0:	df000215 	stw	fp,8(sp)
    3ab4:	df000204 	addi	fp,sp,8
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3ab8:	00001d06 	br	3b30 <prvCheckTasksWaitingTermination+0x88>
		{
			vTaskSuspendAll();
    3abc:	0002f6c0 	call	2f6c <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
    3ac0:	00820234 	movhi	r2,2056
    3ac4:	10be2804 	addi	r2,r2,-1888
    3ac8:	10800017 	ldw	r2,0(r2)
    3acc:	1005003a 	cmpeq	r2,r2,zero
    3ad0:	10803fcc 	andi	r2,r2,255
    3ad4:	e0bffe15 	stw	r2,-8(fp)
			}
			( void ) xTaskResumeAll();
    3ad8:	0002f980 	call	2f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
    3adc:	e0bffe17 	ldw	r2,-8(fp)
    3ae0:	1000131e 	bne	r2,zero,3b30 <prvCheckTasksWaitingTermination+0x88>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
    3ae4:	00040a80 	call	40a8 <vTaskEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
    3ae8:	00820234 	movhi	r2,2056
    3aec:	10be2804 	addi	r2,r2,-1888
    3af0:	10800317 	ldw	r2,12(r2)
    3af4:	10800317 	ldw	r2,12(r2)
    3af8:	e0bfff15 	stw	r2,-4(fp)
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    3afc:	e0bfff17 	ldw	r2,-4(fp)
    3b00:	10800104 	addi	r2,r2,4
    3b04:	1009883a 	mov	r4,r2
    3b08:	00015fc0 	call	15fc <uxListRemove>
					--uxCurrentNumberOfTasks;
    3b0c:	d0a02a17 	ldw	r2,-32600(gp)
    3b10:	10bfffc4 	addi	r2,r2,-1
    3b14:	d0a02a15 	stw	r2,-32600(gp)
					--uxTasksDeleted;
    3b18:	d0a02917 	ldw	r2,-32604(gp)
    3b1c:	10bfffc4 	addi	r2,r2,-1
    3b20:	d0a02915 	stw	r2,-32604(gp)
				}
				taskEXIT_CRITICAL();
    3b24:	00040fc0 	call	40fc <vTaskExitCritical>

				prvDeleteTCB( pxTCB );
    3b28:	e13fff17 	ldw	r4,-4(fp)
    3b2c:	0003d640 	call	3d64 <prvDeleteTCB>
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
    3b30:	d0a02917 	ldw	r2,-32604(gp)
    3b34:	103fe11e 	bne	r2,zero,3abc <__alt_data_end+0xf0003abc>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
    3b38:	0001883a 	nop
    3b3c:	e037883a 	mov	sp,fp
    3b40:	dfc00117 	ldw	ra,4(sp)
    3b44:	df000017 	ldw	fp,0(sp)
    3b48:	dec00204 	addi	sp,sp,8
    3b4c:	f800283a 	ret

00003b50 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
    3b50:	defffd04 	addi	sp,sp,-12
    3b54:	dfc00215 	stw	ra,8(sp)
    3b58:	df000115 	stw	fp,4(sp)
    3b5c:	df000104 	addi	fp,sp,4
    3b60:	e13fff15 	stw	r4,-4(fp)
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
    3b64:	d0a02617 	ldw	r2,-32616(gp)
    3b68:	e0ffff17 	ldw	r3,-4(fp)
    3b6c:	10c00115 	stw	r3,4(r2)

	if( xTimeToWake < xTickCount )
    3b70:	d0a02b17 	ldw	r2,-32596(gp)
    3b74:	e0ffff17 	ldw	r3,-4(fp)
    3b78:	1880072e 	bgeu	r3,r2,3b98 <prvAddCurrentTaskToDelayedList+0x48>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b7c:	d0e02817 	ldw	r3,-32608(gp)
    3b80:	d0a02617 	ldw	r2,-32616(gp)
    3b84:	10800104 	addi	r2,r2,4
    3b88:	100b883a 	mov	r5,r2
    3b8c:	1809883a 	mov	r4,r3
    3b90:	00015240 	call	1524 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3b94:	00000b06 	br	3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
    3b98:	d0e02717 	ldw	r3,-32612(gp)
    3b9c:	d0a02617 	ldw	r2,-32616(gp)
    3ba0:	10800104 	addi	r2,r2,4
    3ba4:	100b883a 	mov	r5,r2
    3ba8:	1809883a 	mov	r4,r3
    3bac:	00015240 	call	1524 <vListInsert>

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
    3bb0:	d0a00317 	ldw	r2,-32756(gp)
    3bb4:	e0ffff17 	ldw	r3,-4(fp)
    3bb8:	1880022e 	bgeu	r3,r2,3bc4 <prvAddCurrentTaskToDelayedList+0x74>
		{
			xNextTaskUnblockTime = xTimeToWake;
    3bbc:	e0bfff17 	ldw	r2,-4(fp)
    3bc0:	d0a00315 	stw	r2,-32756(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
    3bc4:	0001883a 	nop
    3bc8:	e037883a 	mov	sp,fp
    3bcc:	dfc00117 	ldw	ra,4(sp)
    3bd0:	df000017 	ldw	fp,0(sp)
    3bd4:	dec00204 	addi	sp,sp,8
    3bd8:	f800283a 	ret

00003bdc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
    3bdc:	defffa04 	addi	sp,sp,-24
    3be0:	dfc00515 	stw	ra,20(sp)
    3be4:	df000415 	stw	fp,16(sp)
    3be8:	df000404 	addi	fp,sp,16
    3bec:	2005883a 	mov	r2,r4
    3bf0:	e17fff15 	stw	r5,-4(fp)
    3bf4:	e0bffe0d 	sth	r2,-8(fp)
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3bf8:	e0bfff17 	ldw	r2,-4(fp)
    3bfc:	1000061e 	bne	r2,zero,3c18 <prvAllocateTCBAndStack+0x3c>
    3c00:	e0bffe0b 	ldhu	r2,-8(fp)
    3c04:	1085883a 	add	r2,r2,r2
    3c08:	1085883a 	add	r2,r2,r2
    3c0c:	1009883a 	mov	r4,r2
    3c10:	0000fd00 	call	fd0 <pvPortMalloc>
    3c14:	00000106 	br	3c1c <prvAllocateTCBAndStack+0x40>
    3c18:	e0bfff17 	ldw	r2,-4(fp)
    3c1c:	e0bffd15 	stw	r2,-12(fp)

		if( pxStack != NULL )
    3c20:	e0bffd17 	ldw	r2,-12(fp)
    3c24:	10000c26 	beq	r2,zero,3c58 <prvAllocateTCBAndStack+0x7c>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
    3c28:	01001404 	movi	r4,80
    3c2c:	0000fd00 	call	fd0 <pvPortMalloc>
    3c30:	e0bffc15 	stw	r2,-16(fp)

			if( pxNewTCB != NULL )
    3c34:	e0bffc17 	ldw	r2,-16(fp)
    3c38:	10000426 	beq	r2,zero,3c4c <prvAllocateTCBAndStack+0x70>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
    3c3c:	e0bffc17 	ldw	r2,-16(fp)
    3c40:	e0fffd17 	ldw	r3,-12(fp)
    3c44:	10c00c15 	stw	r3,48(r2)
    3c48:	00000406 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
    3c4c:	e13ffd17 	ldw	r4,-12(fp)
    3c50:	00011500 	call	1150 <vPortFree>
    3c54:	00000106 	br	3c5c <prvAllocateTCBAndStack+0x80>
			}
		}
		else
		{
			pxNewTCB = NULL;
    3c58:	e03ffc15 	stw	zero,-16(fp)
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
    3c5c:	e0bffc17 	ldw	r2,-16(fp)
    3c60:	10000926 	beq	r2,zero,3c88 <prvAllocateTCBAndStack+0xac>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
    3c64:	e0bffc17 	ldw	r2,-16(fp)
    3c68:	10c00c17 	ldw	r3,48(r2)
    3c6c:	e0bffe0b 	ldhu	r2,-8(fp)
    3c70:	1085883a 	add	r2,r2,r2
    3c74:	1085883a 	add	r2,r2,r2
    3c78:	100d883a 	mov	r6,r2
    3c7c:	01402944 	movi	r5,165
    3c80:	1809883a 	mov	r4,r3
    3c84:	00070f80 	call	70f8 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
    3c88:	e0bffc17 	ldw	r2,-16(fp)
}
    3c8c:	e037883a 	mov	sp,fp
    3c90:	dfc00117 	ldw	ra,4(sp)
    3c94:	df000017 	ldw	fp,0(sp)
    3c98:	dec00204 	addi	sp,sp,8
    3c9c:	f800283a 	ret

00003ca0 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
    3ca0:	defffd04 	addi	sp,sp,-12
    3ca4:	df000215 	stw	fp,8(sp)
    3ca8:	df000204 	addi	fp,sp,8
    3cac:	e13fff15 	stw	r4,-4(fp)
	uint32_t ulCount = 0U;
    3cb0:	e03ffe15 	stw	zero,-8(fp)

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cb4:	00000606 	br	3cd0 <prvTaskCheckFreeStackSpace+0x30>
		{
			pucStackByte -= portSTACK_GROWTH;
    3cb8:	e0bfff17 	ldw	r2,-4(fp)
    3cbc:	10800044 	addi	r2,r2,1
    3cc0:	e0bfff15 	stw	r2,-4(fp)
			ulCount++;
    3cc4:	e0bffe17 	ldw	r2,-8(fp)
    3cc8:	10800044 	addi	r2,r2,1
    3ccc:	e0bffe15 	stw	r2,-8(fp)

	static uint16_t prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
    3cd0:	e0bfff17 	ldw	r2,-4(fp)
    3cd4:	10800003 	ldbu	r2,0(r2)
    3cd8:	10803fcc 	andi	r2,r2,255
    3cdc:	10802960 	cmpeqi	r2,r2,165
    3ce0:	103ff51e 	bne	r2,zero,3cb8 <__alt_data_end+0xf0003cb8>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
    3ce4:	e0bffe17 	ldw	r2,-8(fp)
    3ce8:	1004d0ba 	srli	r2,r2,2
    3cec:	e0bffe15 	stw	r2,-8(fp)

		return ( uint16_t ) ulCount;
    3cf0:	e0bffe17 	ldw	r2,-8(fp)
	}
    3cf4:	e037883a 	mov	sp,fp
    3cf8:	df000017 	ldw	fp,0(sp)
    3cfc:	dec00104 	addi	sp,sp,4
    3d00:	f800283a 	ret

00003d04 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
    3d04:	defffa04 	addi	sp,sp,-24
    3d08:	dfc00515 	stw	ra,20(sp)
    3d0c:	df000415 	stw	fp,16(sp)
    3d10:	df000404 	addi	fp,sp,16
    3d14:	e13fff15 	stw	r4,-4(fp)
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
    3d18:	e0bfff17 	ldw	r2,-4(fp)
    3d1c:	1000021e 	bne	r2,zero,3d28 <uxTaskGetStackHighWaterMark+0x24>
    3d20:	d0a02617 	ldw	r2,-32616(gp)
    3d24:	00000106 	br	3d2c <uxTaskGetStackHighWaterMark+0x28>
    3d28:	e0bfff17 	ldw	r2,-4(fp)
    3d2c:	e0bffc15 	stw	r2,-16(fp)

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
    3d30:	e0bffc17 	ldw	r2,-16(fp)
    3d34:	10800c17 	ldw	r2,48(r2)
    3d38:	e0bffd15 	stw	r2,-12(fp)
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
    3d3c:	e13ffd17 	ldw	r4,-12(fp)
    3d40:	0003ca00 	call	3ca0 <prvTaskCheckFreeStackSpace>
    3d44:	10bfffcc 	andi	r2,r2,65535
    3d48:	e0bffe15 	stw	r2,-8(fp)

		return uxReturn;
    3d4c:	e0bffe17 	ldw	r2,-8(fp)
	}
    3d50:	e037883a 	mov	sp,fp
    3d54:	dfc00117 	ldw	ra,4(sp)
    3d58:	df000017 	ldw	fp,0(sp)
    3d5c:	dec00204 	addi	sp,sp,8
    3d60:	f800283a 	ret

00003d64 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
    3d64:	defffd04 	addi	sp,sp,-12
    3d68:	dfc00215 	stw	ra,8(sp)
    3d6c:	df000115 	stw	fp,4(sp)
    3d70:	df000104 	addi	fp,sp,4
    3d74:	e13fff15 	stw	r4,-4(fp)
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
    3d78:	e0bfff17 	ldw	r2,-4(fp)
    3d7c:	10800c17 	ldw	r2,48(r2)
    3d80:	1009883a 	mov	r4,r2
    3d84:	00011500 	call	1150 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
    3d88:	e13fff17 	ldw	r4,-4(fp)
    3d8c:	00011500 	call	1150 <vPortFree>
	}
    3d90:	0001883a 	nop
    3d94:	e037883a 	mov	sp,fp
    3d98:	dfc00117 	ldw	ra,4(sp)
    3d9c:	df000017 	ldw	fp,0(sp)
    3da0:	dec00204 	addi	sp,sp,8
    3da4:	f800283a 	ret

00003da8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
    3da8:	defffe04 	addi	sp,sp,-8
    3dac:	df000115 	stw	fp,4(sp)
    3db0:	df000104 	addi	fp,sp,4
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
    3db4:	d0a02717 	ldw	r2,-32612(gp)
    3db8:	10800017 	ldw	r2,0(r2)
    3dbc:	1000021e 	bne	r2,zero,3dc8 <prvResetNextTaskUnblockTime+0x20>
    3dc0:	00800044 	movi	r2,1
    3dc4:	00000106 	br	3dcc <prvResetNextTaskUnblockTime+0x24>
    3dc8:	0005883a 	mov	r2,zero
    3dcc:	10803fcc 	andi	r2,r2,255
    3dd0:	10000326 	beq	r2,zero,3de0 <prvResetNextTaskUnblockTime+0x38>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
    3dd4:	00bfffc4 	movi	r2,-1
    3dd8:	d0a00315 	stw	r2,-32756(gp)
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
    3ddc:	00000706 	br	3dfc <prvResetNextTaskUnblockTime+0x54>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
    3de0:	d0a02717 	ldw	r2,-32612(gp)
    3de4:	10800317 	ldw	r2,12(r2)
    3de8:	10800317 	ldw	r2,12(r2)
    3dec:	e0bfff15 	stw	r2,-4(fp)
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
    3df0:	e0bfff17 	ldw	r2,-4(fp)
    3df4:	10800117 	ldw	r2,4(r2)
    3df8:	d0a00315 	stw	r2,-32756(gp)
	}
}
    3dfc:	0001883a 	nop
    3e00:	e037883a 	mov	sp,fp
    3e04:	df000017 	ldw	fp,0(sp)
    3e08:	dec00104 	addi	sp,sp,4
    3e0c:	f800283a 	ret

00003e10 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
    3e10:	defffe04 	addi	sp,sp,-8
    3e14:	df000115 	stw	fp,4(sp)
    3e18:	df000104 	addi	fp,sp,4
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
    3e1c:	d0a02617 	ldw	r2,-32616(gp)
    3e20:	e0bfff15 	stw	r2,-4(fp)

		return xReturn;
    3e24:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e28:	e037883a 	mov	sp,fp
    3e2c:	df000017 	ldw	fp,0(sp)
    3e30:	dec00104 	addi	sp,sp,4
    3e34:	f800283a 	ret

00003e38 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
    3e38:	defffe04 	addi	sp,sp,-8
    3e3c:	df000115 	stw	fp,4(sp)
    3e40:	df000104 	addi	fp,sp,4
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
    3e44:	d0a02d17 	ldw	r2,-32588(gp)
    3e48:	1000031e 	bne	r2,zero,3e58 <xTaskGetSchedulerState+0x20>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
    3e4c:	00800044 	movi	r2,1
    3e50:	e0bfff15 	stw	r2,-4(fp)
    3e54:	00000606 	br	3e70 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    3e58:	d0a03217 	ldw	r2,-32568(gp)
    3e5c:	1000031e 	bne	r2,zero,3e6c <xTaskGetSchedulerState+0x34>
			{
				xReturn = taskSCHEDULER_RUNNING;
    3e60:	00800084 	movi	r2,2
    3e64:	e0bfff15 	stw	r2,-4(fp)
    3e68:	00000106 	br	3e70 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
    3e6c:	e03fff15 	stw	zero,-4(fp)
			}
		}

		return xReturn;
    3e70:	e0bfff17 	ldw	r2,-4(fp)
	}
    3e74:	e037883a 	mov	sp,fp
    3e78:	df000017 	ldw	fp,0(sp)
    3e7c:	dec00104 	addi	sp,sp,4
    3e80:	f800283a 	ret

00003e84 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
    3e84:	defffc04 	addi	sp,sp,-16
    3e88:	dfc00315 	stw	ra,12(sp)
    3e8c:	df000215 	stw	fp,8(sp)
    3e90:	df000204 	addi	fp,sp,8
    3e94:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3e98:	e0bfff17 	ldw	r2,-4(fp)
    3e9c:	e0bffe15 	stw	r2,-8(fp)

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
    3ea0:	e0bfff17 	ldw	r2,-4(fp)
    3ea4:	10003b26 	beq	r2,zero,3f94 <vTaskPriorityInherit+0x110>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
    3ea8:	e0bffe17 	ldw	r2,-8(fp)
    3eac:	10c00b17 	ldw	r3,44(r2)
    3eb0:	d0a02617 	ldw	r2,-32616(gp)
    3eb4:	10800b17 	ldw	r2,44(r2)
    3eb8:	1880362e 	bgeu	r3,r2,3f94 <vTaskPriorityInherit+0x110>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
    3ebc:	e0bffe17 	ldw	r2,-8(fp)
    3ec0:	10800617 	ldw	r2,24(r2)
    3ec4:	10000616 	blt	r2,zero,3ee0 <vTaskPriorityInherit+0x5c>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    3ec8:	d0a02617 	ldw	r2,-32616(gp)
    3ecc:	10800b17 	ldw	r2,44(r2)
    3ed0:	00c00304 	movi	r3,12
    3ed4:	1887c83a 	sub	r3,r3,r2
    3ed8:	e0bffe17 	ldw	r2,-8(fp)
    3edc:	10c00615 	stw	r3,24(r2)
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
    3ee0:	e0bffe17 	ldw	r2,-8(fp)
    3ee4:	10c00517 	ldw	r3,20(r2)
    3ee8:	e0bffe17 	ldw	r2,-8(fp)
    3eec:	10800b17 	ldw	r2,44(r2)
    3ef0:	11000524 	muli	r4,r2,20
    3ef4:	00820234 	movhi	r2,2056
    3ef8:	10bddd04 	addi	r2,r2,-2188
    3efc:	2085883a 	add	r2,r4,r2
    3f00:	1880021e 	bne	r3,r2,3f0c <vTaskPriorityInherit+0x88>
    3f04:	00800044 	movi	r2,1
    3f08:	00000106 	br	3f10 <vTaskPriorityInherit+0x8c>
    3f0c:	0005883a 	mov	r2,zero
    3f10:	10803fcc 	andi	r2,r2,255
    3f14:	10001b26 	beq	r2,zero,3f84 <vTaskPriorityInherit+0x100>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    3f18:	e0bffe17 	ldw	r2,-8(fp)
    3f1c:	10800104 	addi	r2,r2,4
    3f20:	1009883a 	mov	r4,r2
    3f24:	00015fc0 	call	15fc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f28:	d0a02617 	ldw	r2,-32616(gp)
    3f2c:	10c00b17 	ldw	r3,44(r2)
    3f30:	e0bffe17 	ldw	r2,-8(fp)
    3f34:	10c00b15 	stw	r3,44(r2)
					prvAddTaskToReadyList( pxTCB );
    3f38:	e0bffe17 	ldw	r2,-8(fp)
    3f3c:	10800b17 	ldw	r2,44(r2)
    3f40:	d0e02c17 	ldw	r3,-32592(gp)
    3f44:	1880032e 	bgeu	r3,r2,3f54 <vTaskPriorityInherit+0xd0>
    3f48:	e0bffe17 	ldw	r2,-8(fp)
    3f4c:	10800b17 	ldw	r2,44(r2)
    3f50:	d0a02c15 	stw	r2,-32592(gp)
    3f54:	e0bffe17 	ldw	r2,-8(fp)
    3f58:	10800b17 	ldw	r2,44(r2)
    3f5c:	10c00524 	muli	r3,r2,20
    3f60:	00820234 	movhi	r2,2056
    3f64:	10bddd04 	addi	r2,r2,-2188
    3f68:	1887883a 	add	r3,r3,r2
    3f6c:	e0bffe17 	ldw	r2,-8(fp)
    3f70:	10800104 	addi	r2,r2,4
    3f74:	100b883a 	mov	r5,r2
    3f78:	1809883a 	mov	r4,r3
    3f7c:	00014980 	call	1498 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f80:	00000406 	br	3f94 <vTaskPriorityInherit+0x110>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
    3f84:	d0a02617 	ldw	r2,-32616(gp)
    3f88:	10c00b17 	ldw	r3,44(r2)
    3f8c:	e0bffe17 	ldw	r2,-8(fp)
    3f90:	10c00b15 	stw	r3,44(r2)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    3f94:	0001883a 	nop
    3f98:	e037883a 	mov	sp,fp
    3f9c:	dfc00117 	ldw	ra,4(sp)
    3fa0:	df000017 	ldw	fp,0(sp)
    3fa4:	dec00204 	addi	sp,sp,8
    3fa8:	f800283a 	ret

00003fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
    3fac:	defffb04 	addi	sp,sp,-20
    3fb0:	dfc00415 	stw	ra,16(sp)
    3fb4:	df000315 	stw	fp,12(sp)
    3fb8:	df000304 	addi	fp,sp,12
    3fbc:	e13fff15 	stw	r4,-4(fp)
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
    3fc0:	e0bfff17 	ldw	r2,-4(fp)
    3fc4:	e0bffe15 	stw	r2,-8(fp)
	BaseType_t xReturn = pdFALSE;
    3fc8:	e03ffd15 	stw	zero,-12(fp)

		if( pxMutexHolder != NULL )
    3fcc:	e0bfff17 	ldw	r2,-4(fp)
    3fd0:	10002f26 	beq	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
    3fd4:	e0bffe17 	ldw	r2,-8(fp)
    3fd8:	10801117 	ldw	r2,68(r2)
    3fdc:	10ffffc4 	addi	r3,r2,-1
    3fe0:	e0bffe17 	ldw	r2,-8(fp)
    3fe4:	10c01115 	stw	r3,68(r2)

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
    3fe8:	e0bffe17 	ldw	r2,-8(fp)
    3fec:	10c00b17 	ldw	r3,44(r2)
    3ff0:	e0bffe17 	ldw	r2,-8(fp)
    3ff4:	10801017 	ldw	r2,64(r2)
    3ff8:	18802526 	beq	r3,r2,4090 <xTaskPriorityDisinherit+0xe4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
    3ffc:	e0bffe17 	ldw	r2,-8(fp)
    4000:	10801117 	ldw	r2,68(r2)
    4004:	1000221e 	bne	r2,zero,4090 <xTaskPriorityDisinherit+0xe4>
					/* A task can only have an inhertied priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4008:	e0bffe17 	ldw	r2,-8(fp)
    400c:	10800104 	addi	r2,r2,4
    4010:	1009883a 	mov	r4,r2
    4014:	00015fc0 	call	15fc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
    4018:	e0bffe17 	ldw	r2,-8(fp)
    401c:	10c01017 	ldw	r3,64(r2)
    4020:	e0bffe17 	ldw	r2,-8(fp)
    4024:	10c00b15 	stw	r3,44(r2)

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4028:	e0bffe17 	ldw	r2,-8(fp)
    402c:	10800b17 	ldw	r2,44(r2)
    4030:	00c00304 	movi	r3,12
    4034:	1887c83a 	sub	r3,r3,r2
    4038:	e0bffe17 	ldw	r2,-8(fp)
    403c:	10c00615 	stw	r3,24(r2)
					prvAddTaskToReadyList( pxTCB );
    4040:	e0bffe17 	ldw	r2,-8(fp)
    4044:	10800b17 	ldw	r2,44(r2)
    4048:	d0e02c17 	ldw	r3,-32592(gp)
    404c:	1880032e 	bgeu	r3,r2,405c <xTaskPriorityDisinherit+0xb0>
    4050:	e0bffe17 	ldw	r2,-8(fp)
    4054:	10800b17 	ldw	r2,44(r2)
    4058:	d0a02c15 	stw	r2,-32592(gp)
    405c:	e0bffe17 	ldw	r2,-8(fp)
    4060:	10800b17 	ldw	r2,44(r2)
    4064:	10c00524 	muli	r3,r2,20
    4068:	00820234 	movhi	r2,2056
    406c:	10bddd04 	addi	r2,r2,-2188
    4070:	1887883a 	add	r3,r3,r2
    4074:	e0bffe17 	ldw	r2,-8(fp)
    4078:	10800104 	addi	r2,r2,4
    407c:	100b883a 	mov	r5,r2
    4080:	1809883a 	mov	r4,r3
    4084:	00014980 	call	1498 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
    4088:	00800044 	movi	r2,1
    408c:	e0bffd15 	stw	r2,-12(fp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
    4090:	e0bffd17 	ldw	r2,-12(fp)
	}
    4094:	e037883a 	mov	sp,fp
    4098:	dfc00117 	ldw	ra,4(sp)
    409c:	df000017 	ldw	fp,0(sp)
    40a0:	dec00204 	addi	sp,sp,8
    40a4:	f800283a 	ret

000040a8 <vTaskEnterCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskEnterCritical( void )
	{
    40a8:	defffe04 	addi	sp,sp,-8
    40ac:	df000115 	stw	fp,4(sp)
    40b0:	df000104 	addi	fp,sp,4
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    40b4:	0005303a 	rdctl	r2,status
    40b8:	e0bfff15 	stw	r2,-4(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    40bc:	e0ffff17 	ldw	r3,-4(fp)
    40c0:	00bfff84 	movi	r2,-2
    40c4:	1884703a 	and	r2,r3,r2
    40c8:	1001703a 	wrctl	status,r2
		portDISABLE_INTERRUPTS();

		if( xSchedulerRunning != pdFALSE )
    40cc:	d0a02d17 	ldw	r2,-32588(gp)
    40d0:	10000526 	beq	r2,zero,40e8 <vTaskEnterCritical+0x40>
		{
			( pxCurrentTCB->uxCriticalNesting )++;
    40d4:	d0a02617 	ldw	r2,-32616(gp)
    40d8:	10c00f17 	ldw	r3,60(r2)
    40dc:	18c00044 	addi	r3,r3,1
    40e0:	10c00f15 	stw	r3,60(r2)
			function so	assert() if it is being called from an interrupt
			context.  Only API functions that end in "FromISR" can be used in an
			interrupt.  Only assert if the critical nesting count is 1 to
			protect against recursive calls if the assert function also uses a
			critical section. */
			if( pxCurrentTCB->uxCriticalNesting == 1 )
    40e4:	d0a02617 	ldw	r2,-32616(gp)
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    40e8:	0001883a 	nop
    40ec:	e037883a 	mov	sp,fp
    40f0:	df000017 	ldw	fp,0(sp)
    40f4:	dec00104 	addi	sp,sp,4
    40f8:	f800283a 	ret

000040fc <vTaskExitCritical>:
/*-----------------------------------------------------------*/

#if ( portCRITICAL_NESTING_IN_TCB == 1 )

	void vTaskExitCritical( void )
	{
    40fc:	defffe04 	addi	sp,sp,-8
    4100:	df000115 	stw	fp,4(sp)
    4104:	df000104 	addi	fp,sp,4
		if( xSchedulerRunning != pdFALSE )
    4108:	d0a02d17 	ldw	r2,-32588(gp)
    410c:	10000e26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
		{
			if( pxCurrentTCB->uxCriticalNesting > 0U )
    4110:	d0a02617 	ldw	r2,-32616(gp)
    4114:	10800f17 	ldw	r2,60(r2)
    4118:	10000b26 	beq	r2,zero,4148 <vTaskExitCritical+0x4c>
			{
				( pxCurrentTCB->uxCriticalNesting )--;
    411c:	d0a02617 	ldw	r2,-32616(gp)
    4120:	10c00f17 	ldw	r3,60(r2)
    4124:	18ffffc4 	addi	r3,r3,-1
    4128:	10c00f15 	stw	r3,60(r2)

				if( pxCurrentTCB->uxCriticalNesting == 0U )
    412c:	d0a02617 	ldw	r2,-32616(gp)
    4130:	10800f17 	ldw	r2,60(r2)
    4134:	1000041e 	bne	r2,zero,4148 <vTaskExitCritical+0x4c>
    4138:	00800044 	movi	r2,1
    413c:	e0bfff15 	stw	r2,-4(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    4140:	e0bfff17 	ldw	r2,-4(fp)
    4144:	1001703a 	wrctl	status,r2
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
    4148:	0001883a 	nop
    414c:	e037883a 	mov	sp,fp
    4150:	df000017 	ldw	fp,0(sp)
    4154:	dec00104 	addi	sp,sp,4
    4158:	f800283a 	ret

0000415c <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
    415c:	defffe04 	addi	sp,sp,-8
    4160:	df000115 	stw	fp,4(sp)
    4164:	df000104 	addi	fp,sp,4
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
    4168:	d0a02617 	ldw	r2,-32616(gp)
    416c:	10800617 	ldw	r2,24(r2)
    4170:	e0bfff15 	stw	r2,-4(fp)

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    4174:	d0a02617 	ldw	r2,-32616(gp)
    4178:	d0e02617 	ldw	r3,-32616(gp)
    417c:	18c00b17 	ldw	r3,44(r3)
    4180:	01000304 	movi	r4,12
    4184:	20c7c83a 	sub	r3,r4,r3
    4188:	10c00615 	stw	r3,24(r2)

	return uxReturn;
    418c:	e0bfff17 	ldw	r2,-4(fp)
}
    4190:	e037883a 	mov	sp,fp
    4194:	df000017 	ldw	fp,0(sp)
    4198:	dec00104 	addi	sp,sp,4
    419c:	f800283a 	ret

000041a0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
    41a0:	deffff04 	addi	sp,sp,-4
    41a4:	df000015 	stw	fp,0(sp)
    41a8:	d839883a 	mov	fp,sp
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
    41ac:	d0a02617 	ldw	r2,-32616(gp)
    41b0:	10000426 	beq	r2,zero,41c4 <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
    41b4:	d0a02617 	ldw	r2,-32616(gp)
    41b8:	10c01117 	ldw	r3,68(r2)
    41bc:	18c00044 	addi	r3,r3,1
    41c0:	10c01115 	stw	r3,68(r2)
		}

		return pxCurrentTCB;
    41c4:	d0a02617 	ldw	r2,-32616(gp)
	}
    41c8:	e037883a 	mov	sp,fp
    41cc:	df000017 	ldw	fp,0(sp)
    41d0:	dec00104 	addi	sp,sp,4
    41d4:	f800283a 	ret

000041d8 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
    41d8:	defffa04 	addi	sp,sp,-24
    41dc:	dfc00515 	stw	ra,20(sp)
    41e0:	df000415 	stw	fp,16(sp)
    41e4:	df000404 	addi	fp,sp,16
    41e8:	e13ffe15 	stw	r4,-8(fp)
    41ec:	e17fff15 	stw	r5,-4(fp)
	TickType_t xTimeToWake;
	uint32_t ulReturn;

		taskENTER_CRITICAL();
    41f0:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
    41f4:	d0a02617 	ldw	r2,-32616(gp)
    41f8:	10801217 	ldw	r2,72(r2)
    41fc:	1000101e 	bne	r2,zero,4240 <ulTaskNotifyTake+0x68>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    4200:	d0a02617 	ldw	r2,-32616(gp)
    4204:	00c00044 	movi	r3,1
    4208:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    420c:	e0bfff17 	ldw	r2,-4(fp)
    4210:	10000b26 	beq	r2,zero,4240 <ulTaskNotifyTake+0x68>
				{
					/* The task is going to block.  First it must be removed
					from the ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4214:	d0a02617 	ldw	r2,-32616(gp)
    4218:	10800104 	addi	r2,r2,4
    421c:	1009883a 	mov	r4,r2
    4220:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4224:	d0e02b17 	ldw	r3,-32596(gp)
    4228:	e0bfff17 	ldw	r2,-4(fp)
    422c:	1885883a 	add	r2,r3,r2
    4230:	e0bffc15 	stw	r2,-16(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4234:	e13ffc17 	ldw	r4,-16(fp)
    4238:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    423c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4240:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4244:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			ulReturn = pxCurrentTCB->ulNotifiedValue;
    4248:	d0a02617 	ldw	r2,-32616(gp)
    424c:	10801217 	ldw	r2,72(r2)
    4250:	e0bffd15 	stw	r2,-12(fp)

			if( ulReturn != 0UL )
    4254:	e0bffd17 	ldw	r2,-12(fp)
    4258:	10000926 	beq	r2,zero,4280 <ulTaskNotifyTake+0xa8>
			{
				if( xClearCountOnExit != pdFALSE )
    425c:	e0bffe17 	ldw	r2,-8(fp)
    4260:	10000326 	beq	r2,zero,4270 <ulTaskNotifyTake+0x98>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
    4264:	d0a02617 	ldw	r2,-32616(gp)
    4268:	10001215 	stw	zero,72(r2)
    426c:	00000406 	br	4280 <ulTaskNotifyTake+0xa8>
				}
				else
				{
					( pxCurrentTCB->ulNotifiedValue )--;
    4270:	d0a02617 	ldw	r2,-32616(gp)
    4274:	10c01217 	ldw	r3,72(r2)
    4278:	18ffffc4 	addi	r3,r3,-1
    427c:	10c01215 	stw	r3,72(r2)
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4280:	d0a02617 	ldw	r2,-32616(gp)
    4284:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4288:	00040fc0 	call	40fc <vTaskExitCritical>

		return ulReturn;
    428c:	e0bffd17 	ldw	r2,-12(fp)
	}
    4290:	e037883a 	mov	sp,fp
    4294:	dfc00117 	ldw	ra,4(sp)
    4298:	df000017 	ldw	fp,0(sp)
    429c:	dec00204 	addi	sp,sp,8
    42a0:	f800283a 	ret

000042a4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
    42a4:	defff804 	addi	sp,sp,-32
    42a8:	dfc00715 	stw	ra,28(sp)
    42ac:	df000615 	stw	fp,24(sp)
    42b0:	df000604 	addi	fp,sp,24
    42b4:	e13ffc15 	stw	r4,-16(fp)
    42b8:	e17ffd15 	stw	r5,-12(fp)
    42bc:	e1bffe15 	stw	r6,-8(fp)
    42c0:	e1ffff15 	stw	r7,-4(fp)
	TickType_t xTimeToWake;
	BaseType_t xReturn;

		taskENTER_CRITICAL();
    42c4:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->eNotifyState != eNotified )
    42c8:	d0a02617 	ldw	r2,-32616(gp)
    42cc:	10801317 	ldw	r2,76(r2)
    42d0:	108000a0 	cmpeqi	r2,r2,2
    42d4:	1000161e 	bne	r2,zero,4330 <xTaskNotifyWait+0x8c>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
    42d8:	d0a02617 	ldw	r2,-32616(gp)
    42dc:	11001217 	ldw	r4,72(r2)
    42e0:	e0fffc17 	ldw	r3,-16(fp)
    42e4:	00c6303a 	nor	r3,zero,r3
    42e8:	20c6703a 	and	r3,r4,r3
    42ec:	10c01215 	stw	r3,72(r2)

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->eNotifyState = eWaitingNotification;
    42f0:	d0a02617 	ldw	r2,-32616(gp)
    42f4:	00c00044 	movi	r3,1
    42f8:	10c01315 	stw	r3,76(r2)

				if( xTicksToWait > ( TickType_t ) 0 )
    42fc:	e0bfff17 	ldw	r2,-4(fp)
    4300:	10000b26 	beq	r2,zero,4330 <xTaskNotifyWait+0x8c>
				{
					/* The task is going to block.  First it must be removed
					from the	ready list. */
					if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
    4304:	d0a02617 	ldw	r2,-32616(gp)
    4308:	10800104 	addi	r2,r2,4
    430c:	1009883a 	mov	r4,r2
    4310:	00015fc0 	call	15fc <uxListRemove>
					{
							/* Calculate the time at which the task should be
							woken if the event does not occur.  This may
							overflow but this doesn't matter, the scheduler will
							handle it. */
							xTimeToWake = xTickCount + xTicksToWait;
    4314:	d0e02b17 	ldw	r3,-32596(gp)
    4318:	e0bfff17 	ldw	r2,-4(fp)
    431c:	1885883a 	add	r2,r3,r2
    4320:	e0bffb15 	stw	r2,-20(fp)
							prvAddCurrentTaskToDelayedList( xTimeToWake );
    4324:	e13ffb17 	ldw	r4,-20(fp)
    4328:	0003b500 	call	3b50 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
    432c:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4330:	00040fc0 	call	40fc <vTaskExitCritical>

		taskENTER_CRITICAL();
    4334:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			if( pulNotificationValue != NULL )
    4338:	e0bffe17 	ldw	r2,-8(fp)
    433c:	10000426 	beq	r2,zero,4350 <xTaskNotifyWait+0xac>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
    4340:	d0a02617 	ldw	r2,-32616(gp)
    4344:	10c01217 	ldw	r3,72(r2)
    4348:	e0bffe17 	ldw	r2,-8(fp)
    434c:	10c00015 	stw	r3,0(r2)

			/* If eNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->eNotifyState == eWaitingNotification )
    4350:	d0a02617 	ldw	r2,-32616(gp)
    4354:	10801317 	ldw	r2,76(r2)
    4358:	10800058 	cmpnei	r2,r2,1
    435c:	1000021e 	bne	r2,zero,4368 <xTaskNotifyWait+0xc4>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
    4360:	e03ffa15 	stw	zero,-24(fp)
    4364:	00000806 	br	4388 <xTaskNotifyWait+0xe4>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
    4368:	d0a02617 	ldw	r2,-32616(gp)
    436c:	11001217 	ldw	r4,72(r2)
    4370:	e0fffd17 	ldw	r3,-12(fp)
    4374:	00c6303a 	nor	r3,zero,r3
    4378:	20c6703a 	and	r3,r4,r3
    437c:	10c01215 	stw	r3,72(r2)
				xReturn = pdTRUE;
    4380:	00800044 	movi	r2,1
    4384:	e0bffa15 	stw	r2,-24(fp)
			}

			pxCurrentTCB->eNotifyState = eNotWaitingNotification;
    4388:	d0a02617 	ldw	r2,-32616(gp)
    438c:	10001315 	stw	zero,76(r2)
		}
		taskEXIT_CRITICAL();
    4390:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    4394:	e0bffa17 	ldw	r2,-24(fp)
	}
    4398:	e037883a 	mov	sp,fp
    439c:	dfc00117 	ldw	ra,4(sp)
    43a0:	df000017 	ldw	fp,0(sp)
    43a4:	dec00204 	addi	sp,sp,8
    43a8:	f800283a 	ret

000043ac <xTaskNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction )
	{
    43ac:	defff804 	addi	sp,sp,-32
    43b0:	dfc00715 	stw	ra,28(sp)
    43b4:	df000615 	stw	fp,24(sp)
    43b8:	df000604 	addi	fp,sp,24
    43bc:	e13ffd15 	stw	r4,-12(fp)
    43c0:	e17ffe15 	stw	r5,-8(fp)
    43c4:	e1bfff15 	stw	r6,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    43c8:	00800044 	movi	r2,1
    43cc:	e0bffa15 	stw	r2,-24(fp)

		configASSERT( xTaskToNotify );
		pxTCB = ( TCB_t * ) xTaskToNotify;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0bffb15 	stw	r2,-20(fp)

		taskENTER_CRITICAL();
    43d8:	00040a80 	call	40a8 <vTaskEnterCritical>
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	10801317 	ldw	r2,76(r2)
    43e4:	e0bffc15 	stw	r2,-16(fp)

			pxTCB->eNotifyState = eNotified;
    43e8:	e0bffb17 	ldw	r2,-20(fp)
    43ec:	00c00084 	movi	r3,2
    43f0:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    43f4:	e0bfff17 	ldw	r2,-4(fp)
    43f8:	10800168 	cmpgeui	r2,r2,5
    43fc:	1000271e 	bne	r2,zero,449c <xTaskNotify+0xf0>
    4400:	e0bfff17 	ldw	r2,-4(fp)
    4404:	100690ba 	slli	r3,r2,2
    4408:	00800034 	movhi	r2,0
    440c:	10910704 	addi	r2,r2,17436
    4410:	1885883a 	add	r2,r3,r2
    4414:	10800017 	ldw	r2,0(r2)
    4418:	1000683a 	jmp	r2
    441c:	00004498 	cmpnei	zero,zero,274
    4420:	00004430 	cmpltui	zero,zero,272
    4424:	0000444c 	andi	zero,zero,273
    4428:	00004464 	muli	zero,zero,273
    442c:	00004474 	movhi	zero,273
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    4430:	e0bffb17 	ldw	r2,-20(fp)
    4434:	10c01217 	ldw	r3,72(r2)
    4438:	e0bffe17 	ldw	r2,-8(fp)
    443c:	1886b03a 	or	r3,r3,r2
    4440:	e0bffb17 	ldw	r2,-20(fp)
    4444:	10c01215 	stw	r3,72(r2)
					break;
    4448:	00001406 	br	449c <xTaskNotify+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    444c:	e0bffb17 	ldw	r2,-20(fp)
    4450:	10801217 	ldw	r2,72(r2)
    4454:	10c00044 	addi	r3,r2,1
    4458:	e0bffb17 	ldw	r2,-20(fp)
    445c:	10c01215 	stw	r3,72(r2)
					break;
    4460:	00000e06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    4464:	e0bffb17 	ldw	r2,-20(fp)
    4468:	e0fffe17 	ldw	r3,-8(fp)
    446c:	10c01215 	stw	r3,72(r2)
					break;
    4470:	00000a06 	br	449c <xTaskNotify+0xf0>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4474:	e0bffc17 	ldw	r2,-16(fp)
    4478:	108000a0 	cmpeqi	r2,r2,2
    447c:	1000041e 	bne	r2,zero,4490 <xTaskNotify+0xe4>
					{
						pxTCB->ulNotifiedValue = ulValue;
    4480:	e0bffb17 	ldw	r2,-20(fp)
    4484:	e0fffe17 	ldw	r3,-8(fp)
    4488:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    448c:	00000306 	br	449c <xTaskNotify+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    4490:	e03ffa15 	stw	zero,-24(fp)
					}
					break;
    4494:	00000106 	br	449c <xTaskNotify+0xf0>

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
    4498:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    449c:	e0bffc17 	ldw	r2,-16(fp)
    44a0:	10800058 	cmpnei	r2,r2,1
    44a4:	10001c1e 	bne	r2,zero,4518 <xTaskNotify+0x16c>
			{
				( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    44a8:	e0bffb17 	ldw	r2,-20(fp)
    44ac:	10800104 	addi	r2,r2,4
    44b0:	1009883a 	mov	r4,r2
    44b4:	00015fc0 	call	15fc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
    44b8:	e0bffb17 	ldw	r2,-20(fp)
    44bc:	10800b17 	ldw	r2,44(r2)
    44c0:	d0e02c17 	ldw	r3,-32592(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <xTaskNotify+0x128>
    44c8:	e0bffb17 	ldw	r2,-20(fp)
    44cc:	10800b17 	ldw	r2,44(r2)
    44d0:	d0a02c15 	stw	r2,-32592(gp)
    44d4:	e0bffb17 	ldw	r2,-20(fp)
    44d8:	10800b17 	ldw	r2,44(r2)
    44dc:	10c00524 	muli	r3,r2,20
    44e0:	00820234 	movhi	r2,2056
    44e4:	10bddd04 	addi	r2,r2,-2188
    44e8:	1887883a 	add	r3,r3,r2
    44ec:	e0bffb17 	ldw	r2,-20(fp)
    44f0:	10800104 	addi	r2,r2,4
    44f4:	100b883a 	mov	r5,r2
    44f8:	1809883a 	mov	r4,r3
    44fc:	00014980 	call	1498 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    4500:	e0bffb17 	ldw	r2,-20(fp)
    4504:	10800b17 	ldw	r2,44(r2)
    4508:	d0e02617 	ldw	r3,-32616(gp)
    450c:	18c00b17 	ldw	r3,44(r3)
    4510:	1880012e 	bgeu	r3,r2,4518 <xTaskNotify+0x16c>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					portYIELD_WITHIN_API();
    4514:	003b683a 	trap	0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
    4518:	00040fc0 	call	40fc <vTaskExitCritical>

		return xReturn;
    451c:	e0bffa17 	ldw	r2,-24(fp)
	}
    4520:	e037883a 	mov	sp,fp
    4524:	dfc00117 	ldw	ra,4(sp)
    4528:	df000017 	ldw	fp,0(sp)
    452c:	dec00204 	addi	sp,sp,8
    4530:	f800283a 	ret

00004534 <xTaskNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, BaseType_t *pxHigherPriorityTaskWoken )
	{
    4534:	defff604 	addi	sp,sp,-40
    4538:	dfc00915 	stw	ra,36(sp)
    453c:	df000815 	stw	fp,32(sp)
    4540:	df000804 	addi	fp,sp,32
    4544:	e13ffc15 	stw	r4,-16(fp)
    4548:	e17ffd15 	stw	r5,-12(fp)
    454c:	e1bffe15 	stw	r6,-8(fp)
    4550:	e1ffff15 	stw	r7,-4(fp)
	TCB_t * pxTCB;
	eNotifyValue eOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
    4554:	00800044 	movi	r2,1
    4558:	e0bff815 	stw	r2,-32(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    455c:	e0bffc17 	ldw	r2,-16(fp)
    4560:	e0bff915 	stw	r2,-28(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4564:	e03ffa15 	stw	zero,-24(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4568:	e0bff917 	ldw	r2,-28(fp)
    456c:	10801317 	ldw	r2,76(r2)
    4570:	e0bffb15 	stw	r2,-20(fp)

			pxTCB->eNotifyState = eNotified;
    4574:	e0bff917 	ldw	r2,-28(fp)
    4578:	00c00084 	movi	r3,2
    457c:	10c01315 	stw	r3,76(r2)

			switch( eAction )
    4580:	e0bffe17 	ldw	r2,-8(fp)
    4584:	10800168 	cmpgeui	r2,r2,5
    4588:	1000271e 	bne	r2,zero,4628 <xTaskNotifyFromISR+0xf4>
    458c:	e0bffe17 	ldw	r2,-8(fp)
    4590:	100690ba 	slli	r3,r2,2
    4594:	00800034 	movhi	r2,0
    4598:	10916a04 	addi	r2,r2,17832
    459c:	1885883a 	add	r2,r3,r2
    45a0:	10800017 	ldw	r2,0(r2)
    45a4:	1000683a 	jmp	r2
    45a8:	00004624 	muli	zero,zero,280
    45ac:	000045bc 	xorhi	zero,zero,278
    45b0:	000045d8 	cmpnei	zero,zero,279
    45b4:	000045f0 	cmpltui	zero,zero,279
    45b8:	00004600 	call	460 <vCoRoutineAddToDelayedList+0x80>
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
    45bc:	e0bff917 	ldw	r2,-28(fp)
    45c0:	10c01217 	ldw	r3,72(r2)
    45c4:	e0bffd17 	ldw	r2,-12(fp)
    45c8:	1886b03a 	or	r3,r3,r2
    45cc:	e0bff917 	ldw	r2,-28(fp)
    45d0:	10c01215 	stw	r3,72(r2)
					break;
    45d4:	00001406 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
    45d8:	e0bff917 	ldw	r2,-28(fp)
    45dc:	10801217 	ldw	r2,72(r2)
    45e0:	10c00044 	addi	r3,r2,1
    45e4:	e0bff917 	ldw	r2,-28(fp)
    45e8:	10c01215 	stw	r3,72(r2)
					break;
    45ec:	00000e06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
    45f0:	e0bff917 	ldw	r2,-28(fp)
    45f4:	e0fffd17 	ldw	r3,-12(fp)
    45f8:	10c01215 	stw	r3,72(r2)
					break;
    45fc:	00000a06 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eSetValueWithoutOverwrite :
					if( eOriginalNotifyState != eNotified )
    4600:	e0bffb17 	ldw	r2,-20(fp)
    4604:	108000a0 	cmpeqi	r2,r2,2
    4608:	1000041e 	bne	r2,zero,461c <xTaskNotifyFromISR+0xe8>
					{
						pxTCB->ulNotifiedValue = ulValue;
    460c:	e0bff917 	ldw	r2,-28(fp)
    4610:	e0fffd17 	ldw	r3,-12(fp)
    4614:	10c01215 	stw	r3,72(r2)
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
    4618:	00000306 	br	4628 <xTaskNotifyFromISR+0xf4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
    461c:	e03ff815 	stw	zero,-32(fp)
					}
					break;
    4620:	00000106 	br	4628 <xTaskNotifyFromISR+0xf4>

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
    4624:	0001883a 	nop
			}


			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4628:	e0bffb17 	ldw	r2,-20(fp)
    462c:	10800058 	cmpnei	r2,r2,1
    4630:	1000291e 	bne	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    4634:	d0a03217 	ldw	r2,-32568(gp)
    4638:	1000171e 	bne	r2,zero,4698 <xTaskNotifyFromISR+0x164>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    463c:	e0bff917 	ldw	r2,-28(fp)
    4640:	10800104 	addi	r2,r2,4
    4644:	1009883a 	mov	r4,r2
    4648:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    464c:	e0bff917 	ldw	r2,-28(fp)
    4650:	10800b17 	ldw	r2,44(r2)
    4654:	d0e02c17 	ldw	r3,-32592(gp)
    4658:	1880032e 	bgeu	r3,r2,4668 <xTaskNotifyFromISR+0x134>
    465c:	e0bff917 	ldw	r2,-28(fp)
    4660:	10800b17 	ldw	r2,44(r2)
    4664:	d0a02c15 	stw	r2,-32592(gp)
    4668:	e0bff917 	ldw	r2,-28(fp)
    466c:	10800b17 	ldw	r2,44(r2)
    4670:	10c00524 	muli	r3,r2,20
    4674:	00820234 	movhi	r2,2056
    4678:	10bddd04 	addi	r2,r2,-2188
    467c:	1887883a 	add	r3,r3,r2
    4680:	e0bff917 	ldw	r2,-28(fp)
    4684:	10800104 	addi	r2,r2,4
    4688:	100b883a 	mov	r5,r2
    468c:	1809883a 	mov	r4,r3
    4690:	00014980 	call	1498 <vListInsertEnd>
    4694:	00000606 	br	46b0 <xTaskNotifyFromISR+0x17c>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    4698:	e0bff917 	ldw	r2,-28(fp)
    469c:	10800604 	addi	r2,r2,24
    46a0:	100b883a 	mov	r5,r2
    46a4:	01020234 	movhi	r4,2056
    46a8:	213e2304 	addi	r4,r4,-1908
    46ac:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    46b0:	e0bff917 	ldw	r2,-28(fp)
    46b4:	10800b17 	ldw	r2,44(r2)
    46b8:	d0e02617 	ldw	r3,-32616(gp)
    46bc:	18c00b17 	ldw	r3,44(r3)
    46c0:	1880052e 	bgeu	r3,r2,46d8 <xTaskNotifyFromISR+0x1a4>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    46c4:	e0bfff17 	ldw	r2,-4(fp)
    46c8:	10000326 	beq	r2,zero,46d8 <xTaskNotifyFromISR+0x1a4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    46cc:	e0bfff17 	ldw	r2,-4(fp)
    46d0:	00c00044 	movi	r3,1
    46d4:	10c00015 	stw	r3,0(r2)
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
    46d8:	e0bff817 	ldw	r2,-32(fp)
	}
    46dc:	e037883a 	mov	sp,fp
    46e0:	dfc00117 	ldw	ra,4(sp)
    46e4:	df000017 	ldw	fp,0(sp)
    46e8:	dec00204 	addi	sp,sp,8
    46ec:	f800283a 	ret

000046f0 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
    46f0:	defff904 	addi	sp,sp,-28
    46f4:	dfc00615 	stw	ra,24(sp)
    46f8:	df000515 	stw	fp,20(sp)
    46fc:	df000504 	addi	fp,sp,20
    4700:	e13ffe15 	stw	r4,-8(fp)
    4704:	e17fff15 	stw	r5,-4(fp)
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

		pxTCB = ( TCB_t * ) xTaskToNotify;
    4708:	e0bffe17 	ldw	r2,-8(fp)
    470c:	e0bffb15 	stw	r2,-20(fp)

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    4710:	e03ffc15 	stw	zero,-16(fp)
		{
			eOriginalNotifyState = pxTCB->eNotifyState;
    4714:	e0bffb17 	ldw	r2,-20(fp)
    4718:	10801317 	ldw	r2,76(r2)
    471c:	e0bffd15 	stw	r2,-12(fp)
			pxTCB->eNotifyState = eNotified;
    4720:	e0bffb17 	ldw	r2,-20(fp)
    4724:	00c00084 	movi	r3,2
    4728:	10c01315 	stw	r3,76(r2)

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
    472c:	e0bffb17 	ldw	r2,-20(fp)
    4730:	10801217 	ldw	r2,72(r2)
    4734:	10c00044 	addi	r3,r2,1
    4738:	e0bffb17 	ldw	r2,-20(fp)
    473c:	10c01215 	stw	r3,72(r2)

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( eOriginalNotifyState == eWaitingNotification )
    4740:	e0bffd17 	ldw	r2,-12(fp)
    4744:	10800058 	cmpnei	r2,r2,1
    4748:	1000291e 	bne	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
    474c:	d0a03217 	ldw	r2,-32568(gp)
    4750:	1000171e 	bne	r2,zero,47b0 <vTaskNotifyGiveFromISR+0xc0>
				{
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
    4754:	e0bffb17 	ldw	r2,-20(fp)
    4758:	10800104 	addi	r2,r2,4
    475c:	1009883a 	mov	r4,r2
    4760:	00015fc0 	call	15fc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
    4764:	e0bffb17 	ldw	r2,-20(fp)
    4768:	10800b17 	ldw	r2,44(r2)
    476c:	d0e02c17 	ldw	r3,-32592(gp)
    4770:	1880032e 	bgeu	r3,r2,4780 <vTaskNotifyGiveFromISR+0x90>
    4774:	e0bffb17 	ldw	r2,-20(fp)
    4778:	10800b17 	ldw	r2,44(r2)
    477c:	d0a02c15 	stw	r2,-32592(gp)
    4780:	e0bffb17 	ldw	r2,-20(fp)
    4784:	10800b17 	ldw	r2,44(r2)
    4788:	10c00524 	muli	r3,r2,20
    478c:	00820234 	movhi	r2,2056
    4790:	10bddd04 	addi	r2,r2,-2188
    4794:	1887883a 	add	r3,r3,r2
    4798:	e0bffb17 	ldw	r2,-20(fp)
    479c:	10800104 	addi	r2,r2,4
    47a0:	100b883a 	mov	r5,r2
    47a4:	1809883a 	mov	r4,r3
    47a8:	00014980 	call	1498 <vListInsertEnd>
    47ac:	00000606 	br	47c8 <vTaskNotifyGiveFromISR+0xd8>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
    47b0:	e0bffb17 	ldw	r2,-20(fp)
    47b4:	10800604 	addi	r2,r2,24
    47b8:	100b883a 	mov	r5,r2
    47bc:	01020234 	movhi	r4,2056
    47c0:	213e2304 	addi	r4,r4,-1908
    47c4:	00014980 	call	1498 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
    47c8:	e0bffb17 	ldw	r2,-20(fp)
    47cc:	10800b17 	ldw	r2,44(r2)
    47d0:	d0e02617 	ldw	r3,-32616(gp)
    47d4:	18c00b17 	ldw	r3,44(r3)
    47d8:	1880052e 	bgeu	r3,r2,47f0 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
    47dc:	e0bfff17 	ldw	r2,-4(fp)
    47e0:	10000326 	beq	r2,zero,47f0 <vTaskNotifyGiveFromISR+0x100>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
    47e4:	e0bfff17 	ldw	r2,-4(fp)
    47e8:	00c00044 	movi	r3,1
    47ec:	10c00015 	stw	r3,0(r2)
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
    47f0:	0001883a 	nop
    47f4:	e037883a 	mov	sp,fp
    47f8:	dfc00117 	ldw	ra,4(sp)
    47fc:	df000017 	ldw	fp,0(sp)
    4800:	dec00204 	addi	sp,sp,8
    4804:	f800283a 	ret

00004808 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
    4808:	defff904 	addi	sp,sp,-28
    480c:	dfc00615 	stw	ra,24(sp)
    4810:	df000515 	stw	fp,20(sp)
    4814:	df000504 	addi	fp,sp,20
BaseType_t xReturn = pdFAIL;
    4818:	e03fff15 	stw	zero,-4(fp)

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
    481c:	00050080 	call	5008 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
    4820:	d0a03517 	ldw	r2,-32556(gp)
    4824:	10000d26 	beq	r2,zero,485c <xTimerCreateTimerTask+0x54>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
    4828:	d8000315 	stw	zero,12(sp)
    482c:	d8000215 	stw	zero,8(sp)
    4830:	d8000115 	stw	zero,4(sp)
    4834:	008000c4 	movi	r2,3
    4838:	d8800015 	stw	r2,0(sp)
    483c:	000f883a 	mov	r7,zero
    4840:	01820004 	movi	r6,2048
    4844:	01420034 	movhi	r5,2048
    4848:	29401404 	addi	r5,r5,80
    484c:	01000034 	movhi	r4,0
    4850:	2112b904 	addi	r4,r4,19172
    4854:	0002b780 	call	2b78 <xTaskGenericCreate>
    4858:	e0bfff15 	stw	r2,-4(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
	return xReturn;
    485c:	e0bfff17 	ldw	r2,-4(fp)
}
    4860:	e037883a 	mov	sp,fp
    4864:	dfc00117 	ldw	ra,4(sp)
    4868:	df000017 	ldw	fp,0(sp)
    486c:	dec00204 	addi	sp,sp,8
    4870:	f800283a 	ret

00004874 <xTimerCreate>:
/*-----------------------------------------------------------*/

TimerHandle_t xTimerCreate( const char * const pcTimerName, const TickType_t xTimerPeriodInTicks, const UBaseType_t uxAutoReload, void * const pvTimerID, TimerCallbackFunction_t pxCallbackFunction ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
    4874:	defff904 	addi	sp,sp,-28
    4878:	dfc00615 	stw	ra,24(sp)
    487c:	df000515 	stw	fp,20(sp)
    4880:	df000504 	addi	fp,sp,20
    4884:	e13ffc15 	stw	r4,-16(fp)
    4888:	e17ffd15 	stw	r5,-12(fp)
    488c:	e1bffe15 	stw	r6,-8(fp)
    4890:	e1ffff15 	stw	r7,-4(fp)
Timer_t *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( TickType_t ) 0U )
    4894:	e0bffd17 	ldw	r2,-12(fp)
    4898:	1000021e 	bne	r2,zero,48a4 <xTimerCreate+0x30>
	{
		pxNewTimer = NULL;
    489c:	e03ffb15 	stw	zero,-20(fp)
    48a0:	00001906 	br	4908 <xTimerCreate+0x94>
	}
	else
	{
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
    48a4:	01000a04 	movi	r4,40
    48a8:	0000fd00 	call	fd0 <pvPortMalloc>
    48ac:	e0bffb15 	stw	r2,-20(fp)
		if( pxNewTimer != NULL )
    48b0:	e0bffb17 	ldw	r2,-20(fp)
    48b4:	10001426 	beq	r2,zero,4908 <xTimerCreate+0x94>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
    48b8:	00050080 	call	5008 <prvCheckForValidListAndQueue>

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
    48bc:	e0bffb17 	ldw	r2,-20(fp)
    48c0:	e0fffc17 	ldw	r3,-16(fp)
    48c4:	10c00015 	stw	r3,0(r2)
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
    48c8:	e0bffb17 	ldw	r2,-20(fp)
    48cc:	e0fffd17 	ldw	r3,-12(fp)
    48d0:	10c00615 	stw	r3,24(r2)
			pxNewTimer->uxAutoReload = uxAutoReload;
    48d4:	e0bffb17 	ldw	r2,-20(fp)
    48d8:	e0fffe17 	ldw	r3,-8(fp)
    48dc:	10c00715 	stw	r3,28(r2)
			pxNewTimer->pvTimerID = pvTimerID;
    48e0:	e0bffb17 	ldw	r2,-20(fp)
    48e4:	e0ffff17 	ldw	r3,-4(fp)
    48e8:	10c00815 	stw	r3,32(r2)
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
    48ec:	e0bffb17 	ldw	r2,-20(fp)
    48f0:	e0c00217 	ldw	r3,8(fp)
    48f4:	10c00915 	stw	r3,36(r2)
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
    48f8:	e0bffb17 	ldw	r2,-20(fp)
    48fc:	10800104 	addi	r2,r2,4
    4900:	1009883a 	mov	r4,r2
    4904:	000146c0 	call	146c <vListInitialiseItem>
	}

	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );

	return ( TimerHandle_t ) pxNewTimer;
    4908:	e0bffb17 	ldw	r2,-20(fp)
}
    490c:	e037883a 	mov	sp,fp
    4910:	dfc00117 	ldw	ra,4(sp)
    4914:	df000017 	ldw	fp,0(sp)
    4918:	dec00204 	addi	sp,sp,8
    491c:	f800283a 	ret

00004920 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
    4920:	defff604 	addi	sp,sp,-40
    4924:	dfc00915 	stw	ra,36(sp)
    4928:	df000815 	stw	fp,32(sp)
    492c:	df000804 	addi	fp,sp,32
    4930:	e13ffc15 	stw	r4,-16(fp)
    4934:	e17ffd15 	stw	r5,-12(fp)
    4938:	e1bffe15 	stw	r6,-8(fp)
    493c:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xReturn = pdFAIL;
    4940:	e03ff815 	stw	zero,-32(fp)
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
    4944:	d0a03517 	ldw	r2,-32556(gp)
    4948:	10002626 	beq	r2,zero,49e4 <xTimerGenericCommand+0xc4>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
    494c:	e0bffd17 	ldw	r2,-12(fp)
    4950:	e0bff915 	stw	r2,-28(fp)
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
    4954:	e0bffe17 	ldw	r2,-8(fp)
    4958:	e0bffa15 	stw	r2,-24(fp)
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
    495c:	e0bffc17 	ldw	r2,-16(fp)
    4960:	e0bffb15 	stw	r2,-20(fp)

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
    4964:	e0bffd17 	ldw	r2,-12(fp)
    4968:	10800188 	cmpgei	r2,r2,6
    496c:	1000151e 	bne	r2,zero,49c4 <xTimerGenericCommand+0xa4>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
    4970:	0003e380 	call	3e38 <xTaskGetSchedulerState>
    4974:	10800098 	cmpnei	r2,r2,2
    4978:	1000091e 	bne	r2,zero,49a0 <xTimerGenericCommand+0x80>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
    497c:	d0a03517 	ldw	r2,-32556(gp)
    4980:	e0fff904 	addi	r3,fp,-28
    4984:	000f883a 	mov	r7,zero
    4988:	e1800217 	ldw	r6,8(fp)
    498c:	180b883a 	mov	r5,r3
    4990:	1009883a 	mov	r4,r2
    4994:	0001edc0 	call	1edc <xQueueGenericSend>
    4998:	e0bff815 	stw	r2,-32(fp)
    499c:	00001106 	br	49e4 <xTimerGenericCommand+0xc4>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
    49a0:	d0a03517 	ldw	r2,-32556(gp)
    49a4:	e0fff904 	addi	r3,fp,-28
    49a8:	000f883a 	mov	r7,zero
    49ac:	000d883a 	mov	r6,zero
    49b0:	180b883a 	mov	r5,r3
    49b4:	1009883a 	mov	r4,r2
    49b8:	0001edc0 	call	1edc <xQueueGenericSend>
    49bc:	e0bff815 	stw	r2,-32(fp)
    49c0:	00000806 	br	49e4 <xTimerGenericCommand+0xc4>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
    49c4:	d0a03517 	ldw	r2,-32556(gp)
    49c8:	e0fff904 	addi	r3,fp,-28
    49cc:	000f883a 	mov	r7,zero
    49d0:	e1bfff17 	ldw	r6,-4(fp)
    49d4:	180b883a 	mov	r5,r3
    49d8:	1009883a 	mov	r4,r2
    49dc:	000207c0 	call	207c <xQueueGenericSendFromISR>
    49e0:	e0bff815 	stw	r2,-32(fp)
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
    49e4:	e0bff817 	ldw	r2,-32(fp)
}
    49e8:	e037883a 	mov	sp,fp
    49ec:	dfc00117 	ldw	ra,4(sp)
    49f0:	df000017 	ldw	fp,0(sp)
    49f4:	dec00204 	addi	sp,sp,8
    49f8:	f800283a 	ret

000049fc <pcTimerGetTimerName>:

#endif
/*-----------------------------------------------------------*/

const char * pcTimerGetTimerName( TimerHandle_t xTimer )
{
    49fc:	defffd04 	addi	sp,sp,-12
    4a00:	df000215 	stw	fp,8(sp)
    4a04:	df000204 	addi	fp,sp,8
    4a08:	e13fff15 	stw	r4,-4(fp)
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    4a0c:	e0bfff17 	ldw	r2,-4(fp)
    4a10:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pcTimerName;
    4a14:	e0bffe17 	ldw	r2,-8(fp)
    4a18:	10800017 	ldw	r2,0(r2)
}
    4a1c:	e037883a 	mov	sp,fp
    4a20:	df000017 	ldw	fp,0(sp)
    4a24:	dec00104 	addi	sp,sp,4
    4a28:	f800283a 	ret

00004a2c <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
    4a2c:	defff904 	addi	sp,sp,-28
    4a30:	dfc00615 	stw	ra,24(sp)
    4a34:	df000515 	stw	fp,20(sp)
    4a38:	df000504 	addi	fp,sp,20
    4a3c:	e13ffe15 	stw	r4,-8(fp)
    4a40:	e17fff15 	stw	r5,-4(fp)
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4a44:	d0a03317 	ldw	r2,-32564(gp)
    4a48:	10800317 	ldw	r2,12(r2)
    4a4c:	10800317 	ldw	r2,12(r2)
    4a50:	e0bffc15 	stw	r2,-16(fp)

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4a54:	e0bffc17 	ldw	r2,-16(fp)
    4a58:	10800104 	addi	r2,r2,4
    4a5c:	1009883a 	mov	r4,r2
    4a60:	00015fc0 	call	15fc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4a64:	e0bffc17 	ldw	r2,-16(fp)
    4a68:	10800717 	ldw	r2,28(r2)
    4a6c:	10800058 	cmpnei	r2,r2,1
    4a70:	1000121e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
    4a74:	e0bffc17 	ldw	r2,-16(fp)
    4a78:	10c00617 	ldw	r3,24(r2)
    4a7c:	e0bffe17 	ldw	r2,-8(fp)
    4a80:	1885883a 	add	r2,r3,r2
    4a84:	e1fffe17 	ldw	r7,-8(fp)
    4a88:	e1bfff17 	ldw	r6,-4(fp)
    4a8c:	100b883a 	mov	r5,r2
    4a90:	e13ffc17 	ldw	r4,-16(fp)
    4a94:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4a98:	10800058 	cmpnei	r2,r2,1
    4a9c:	1000071e 	bne	r2,zero,4abc <prvProcessExpiredTimer+0x90>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4aa0:	d8000015 	stw	zero,0(sp)
    4aa4:	000f883a 	mov	r7,zero
    4aa8:	e1bffe17 	ldw	r6,-8(fp)
    4aac:	000b883a 	mov	r5,zero
    4ab0:	e13ffc17 	ldw	r4,-16(fp)
    4ab4:	00049200 	call	4920 <xTimerGenericCommand>
    4ab8:	e0bffd15 	stw	r2,-12(fp)
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4abc:	e0bffc17 	ldw	r2,-16(fp)
    4ac0:	10800917 	ldw	r2,36(r2)
    4ac4:	e13ffc17 	ldw	r4,-16(fp)
    4ac8:	103ee83a 	callr	r2
}
    4acc:	0001883a 	nop
    4ad0:	e037883a 	mov	sp,fp
    4ad4:	dfc00117 	ldw	ra,4(sp)
    4ad8:	df000017 	ldw	fp,0(sp)
    4adc:	dec00204 	addi	sp,sp,8
    4ae0:	f800283a 	ret

00004ae4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
    4ae4:	defffb04 	addi	sp,sp,-20
    4ae8:	dfc00415 	stw	ra,16(sp)
    4aec:	df000315 	stw	fp,12(sp)
    4af0:	df000304 	addi	fp,sp,12
    4af4:	e13fff15 	stw	r4,-4(fp)

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
    4af8:	e0bffe04 	addi	r2,fp,-8
    4afc:	1009883a 	mov	r4,r2
    4b00:	0004bc00 	call	4bc0 <prvGetNextExpireTime>
    4b04:	e0bffd15 	stw	r2,-12(fp)

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
    4b08:	e0bffe17 	ldw	r2,-8(fp)
    4b0c:	100b883a 	mov	r5,r2
    4b10:	e13ffd17 	ldw	r4,-12(fp)
    4b14:	0004b200 	call	4b20 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
    4b18:	0004d600 	call	4d60 <prvProcessReceivedCommands>
	}
    4b1c:	003ff606 	br	4af8 <__alt_data_end+0xf0004af8>

00004b20 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
    4b20:	defffa04 	addi	sp,sp,-24
    4b24:	dfc00515 	stw	ra,20(sp)
    4b28:	df000415 	stw	fp,16(sp)
    4b2c:	df000404 	addi	fp,sp,16
    4b30:	e13ffe15 	stw	r4,-8(fp)
    4b34:	e17fff15 	stw	r5,-4(fp)
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
    4b38:	0002f6c0 	call	2f6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4b3c:	e0bffd04 	addi	r2,fp,-12
    4b40:	1009883a 	mov	r4,r2
    4b44:	0004c200 	call	4c20 <prvSampleTimeNow>
    4b48:	e0bffc15 	stw	r2,-16(fp)
		if( xTimerListsWereSwitched == pdFALSE )
    4b4c:	e0bffd17 	ldw	r2,-12(fp)
    4b50:	1000141e 	bne	r2,zero,4ba4 <prvProcessTimerOrBlockTask+0x84>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
    4b54:	e0bfff17 	ldw	r2,-4(fp)
    4b58:	1000081e 	bne	r2,zero,4b7c <prvProcessTimerOrBlockTask+0x5c>
    4b5c:	e0bffe17 	ldw	r2,-8(fp)
    4b60:	e0fffc17 	ldw	r3,-16(fp)
    4b64:	18800536 	bltu	r3,r2,4b7c <prvProcessTimerOrBlockTask+0x5c>
			{
				( void ) xTaskResumeAll();
    4b68:	0002f980 	call	2f98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
    4b6c:	e17ffc17 	ldw	r5,-16(fp)
    4b70:	e13ffe17 	ldw	r4,-8(fp)
    4b74:	0004a2c0 	call	4a2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4b78:	00000b06 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
    4b7c:	d1203517 	ldw	r4,-32556(gp)
    4b80:	e0fffe17 	ldw	r3,-8(fp)
    4b84:	e0bffc17 	ldw	r2,-16(fp)
    4b88:	1885c83a 	sub	r2,r3,r2
    4b8c:	100b883a 	mov	r5,r2
    4b90:	0002ae00 	call	2ae0 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
    4b94:	0002f980 	call	2f98 <xTaskResumeAll>
    4b98:	1000031e 	bne	r2,zero,4ba8 <prvProcessTimerOrBlockTask+0x88>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
    4b9c:	003b683a 	trap	0
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
    4ba0:	00000106 	br	4ba8 <prvProcessTimerOrBlockTask+0x88>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
    4ba4:	0002f980 	call	2f98 <xTaskResumeAll>
		}
	}
}
    4ba8:	0001883a 	nop
    4bac:	e037883a 	mov	sp,fp
    4bb0:	dfc00117 	ldw	ra,4(sp)
    4bb4:	df000017 	ldw	fp,0(sp)
    4bb8:	dec00204 	addi	sp,sp,8
    4bbc:	f800283a 	ret

00004bc0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
    4bc0:	defffd04 	addi	sp,sp,-12
    4bc4:	df000215 	stw	fp,8(sp)
    4bc8:	df000204 	addi	fp,sp,8
    4bcc:	e13fff15 	stw	r4,-4(fp)
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
    4bd0:	d0a03317 	ldw	r2,-32564(gp)
    4bd4:	10800017 	ldw	r2,0(r2)
    4bd8:	1005003a 	cmpeq	r2,r2,zero
    4bdc:	10c03fcc 	andi	r3,r2,255
    4be0:	e0bfff17 	ldw	r2,-4(fp)
    4be4:	10c00015 	stw	r3,0(r2)
	if( *pxListWasEmpty == pdFALSE )
    4be8:	e0bfff17 	ldw	r2,-4(fp)
    4bec:	10800017 	ldw	r2,0(r2)
    4bf0:	1000051e 	bne	r2,zero,4c08 <prvGetNextExpireTime+0x48>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4bf4:	d0a03317 	ldw	r2,-32564(gp)
    4bf8:	10800317 	ldw	r2,12(r2)
    4bfc:	10800017 	ldw	r2,0(r2)
    4c00:	e0bffe15 	stw	r2,-8(fp)
    4c04:	00000106 	br	4c0c <prvGetNextExpireTime+0x4c>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
    4c08:	e03ffe15 	stw	zero,-8(fp)
	}

	return xNextExpireTime;
    4c0c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c10:	e037883a 	mov	sp,fp
    4c14:	df000017 	ldw	fp,0(sp)
    4c18:	dec00104 	addi	sp,sp,4
    4c1c:	f800283a 	ret

00004c20 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
    4c20:	defffc04 	addi	sp,sp,-16
    4c24:	dfc00315 	stw	ra,12(sp)
    4c28:	df000215 	stw	fp,8(sp)
    4c2c:	df000204 	addi	fp,sp,8
    4c30:	e13fff15 	stw	r4,-4(fp)
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
    4c34:	00030dc0 	call	30dc <xTaskGetTickCount>
    4c38:	e0bffe15 	stw	r2,-8(fp)

	if( xTimeNow < xLastTime )
    4c3c:	d0a03617 	ldw	r2,-32552(gp)
    4c40:	e0fffe17 	ldw	r3,-8(fp)
    4c44:	1880052e 	bgeu	r3,r2,4c5c <prvSampleTimeNow+0x3c>
	{
		prvSwitchTimerLists();
    4c48:	0004ef80 	call	4ef8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
    4c4c:	e0bfff17 	ldw	r2,-4(fp)
    4c50:	00c00044 	movi	r3,1
    4c54:	10c00015 	stw	r3,0(r2)
    4c58:	00000206 	br	4c64 <prvSampleTimeNow+0x44>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
    4c5c:	e0bfff17 	ldw	r2,-4(fp)
    4c60:	10000015 	stw	zero,0(r2)
	}

	xLastTime = xTimeNow;
    4c64:	e0bffe17 	ldw	r2,-8(fp)
    4c68:	d0a03615 	stw	r2,-32552(gp)

	return xTimeNow;
    4c6c:	e0bffe17 	ldw	r2,-8(fp)
}
    4c70:	e037883a 	mov	sp,fp
    4c74:	dfc00117 	ldw	ra,4(sp)
    4c78:	df000017 	ldw	fp,0(sp)
    4c7c:	dec00204 	addi	sp,sp,8
    4c80:	f800283a 	ret

00004c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
    4c84:	defff904 	addi	sp,sp,-28
    4c88:	dfc00615 	stw	ra,24(sp)
    4c8c:	df000515 	stw	fp,20(sp)
    4c90:	df000504 	addi	fp,sp,20
    4c94:	e13ffc15 	stw	r4,-16(fp)
    4c98:	e17ffd15 	stw	r5,-12(fp)
    4c9c:	e1bffe15 	stw	r6,-8(fp)
    4ca0:	e1ffff15 	stw	r7,-4(fp)
BaseType_t xProcessTimerNow = pdFALSE;
    4ca4:	e03ffb15 	stw	zero,-20(fp)

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
    4ca8:	e0bffc17 	ldw	r2,-16(fp)
    4cac:	e0fffd17 	ldw	r3,-12(fp)
    4cb0:	10c00115 	stw	r3,4(r2)
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4cb4:	e0bffc17 	ldw	r2,-16(fp)
    4cb8:	e0fffc17 	ldw	r3,-16(fp)
    4cbc:	10c00415 	stw	r3,16(r2)

	if( xNextExpiryTime <= xTimeNow )
    4cc0:	e0bffd17 	ldw	r2,-12(fp)
    4cc4:	e0fffe17 	ldw	r3,-8(fp)
    4cc8:	18801036 	bltu	r3,r2,4d0c <prvInsertTimerInActiveList+0x88>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
    4ccc:	e0fffe17 	ldw	r3,-8(fp)
    4cd0:	e0bfff17 	ldw	r2,-4(fp)
    4cd4:	1887c83a 	sub	r3,r3,r2
    4cd8:	e0bffc17 	ldw	r2,-16(fp)
    4cdc:	10800617 	ldw	r2,24(r2)
    4ce0:	18800336 	bltu	r3,r2,4cf0 <prvInsertTimerInActiveList+0x6c>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
    4ce4:	00800044 	movi	r2,1
    4ce8:	e0bffb15 	stw	r2,-20(fp)
    4cec:	00001606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
    4cf0:	d0e03417 	ldw	r3,-32560(gp)
    4cf4:	e0bffc17 	ldw	r2,-16(fp)
    4cf8:	10800104 	addi	r2,r2,4
    4cfc:	100b883a 	mov	r5,r2
    4d00:	1809883a 	mov	r4,r3
    4d04:	00015240 	call	1524 <vListInsert>
    4d08:	00000f06 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
    4d0c:	e0fffe17 	ldw	r3,-8(fp)
    4d10:	e0bfff17 	ldw	r2,-4(fp)
    4d14:	1880062e 	bgeu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
    4d18:	e0fffd17 	ldw	r3,-12(fp)
    4d1c:	e0bfff17 	ldw	r2,-4(fp)
    4d20:	18800336 	bltu	r3,r2,4d30 <prvInsertTimerInActiveList+0xac>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
    4d24:	00800044 	movi	r2,1
    4d28:	e0bffb15 	stw	r2,-20(fp)
    4d2c:	00000606 	br	4d48 <prvInsertTimerInActiveList+0xc4>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4d30:	d0e03317 	ldw	r3,-32564(gp)
    4d34:	e0bffc17 	ldw	r2,-16(fp)
    4d38:	10800104 	addi	r2,r2,4
    4d3c:	100b883a 	mov	r5,r2
    4d40:	1809883a 	mov	r4,r3
    4d44:	00015240 	call	1524 <vListInsert>
		}
	}

	return xProcessTimerNow;
    4d48:	e0bffb17 	ldw	r2,-20(fp)
}
    4d4c:	e037883a 	mov	sp,fp
    4d50:	dfc00117 	ldw	ra,4(sp)
    4d54:	df000017 	ldw	fp,0(sp)
    4d58:	dec00204 	addi	sp,sp,8
    4d5c:	f800283a 	ret

00004d60 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
    4d60:	defff604 	addi	sp,sp,-40
    4d64:	dfc00915 	stw	ra,36(sp)
    4d68:	df000815 	stw	fp,32(sp)
    4d6c:	df000804 	addi	fp,sp,32
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4d70:	00005306 	br	4ec0 <prvProcessReceivedCommands+0x160>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
    4d74:	e0bffc17 	ldw	r2,-16(fp)
    4d78:	10005116 	blt	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
    4d7c:	e0bffe17 	ldw	r2,-8(fp)
    4d80:	e0bff915 	stw	r2,-28(fp)

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
    4d84:	e0bff917 	ldw	r2,-28(fp)
    4d88:	10800517 	ldw	r2,20(r2)
    4d8c:	10000426 	beq	r2,zero,4da0 <prvProcessReceivedCommands+0x40>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4d90:	e0bff917 	ldw	r2,-28(fp)
    4d94:	10800104 	addi	r2,r2,4
    4d98:	1009883a 	mov	r4,r2
    4d9c:	00015fc0 	call	15fc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
    4da0:	e0bfff04 	addi	r2,fp,-4
    4da4:	1009883a 	mov	r4,r2
    4da8:	0004c200 	call	4c20 <prvSampleTimeNow>
    4dac:	e0bffa15 	stw	r2,-24(fp)

			switch( xMessage.xMessageID )
    4db0:	e0bffc17 	ldw	r2,-16(fp)
    4db4:	10c002a8 	cmpgeui	r3,r2,10
    4db8:	1800401e 	bne	r3,zero,4ebc <prvProcessReceivedCommands+0x15c>
    4dbc:	100690ba 	slli	r3,r2,2
    4dc0:	00800034 	movhi	r2,0
    4dc4:	10937504 	addi	r2,r2,19924
    4dc8:	1885883a 	add	r2,r3,r2
    4dcc:	10800017 	ldw	r2,0(r2)
    4dd0:	1000683a 	jmp	r2
    4dd4:	00004dfc 	xorhi	zero,zero,311
    4dd8:	00004dfc 	xorhi	zero,zero,311
    4ddc:	00004dfc 	xorhi	zero,zero,311
    4de0:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4de4:	00004e7c 	xorhi	zero,zero,313
    4de8:	00004eb0 	cmpltui	zero,zero,314
    4dec:	00004dfc 	xorhi	zero,zero,311
    4df0:	00004dfc 	xorhi	zero,zero,311
    4df4:	00004ec0 	call	4ec <prvCheckPendingReadyList+0x54>
    4df8:	00004e7c 	xorhi	zero,zero,313
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
    4dfc:	e0fffd17 	ldw	r3,-12(fp)
    4e00:	e0bff917 	ldw	r2,-28(fp)
    4e04:	10800617 	ldw	r2,24(r2)
    4e08:	1885883a 	add	r2,r3,r2
    4e0c:	e0fffd17 	ldw	r3,-12(fp)
    4e10:	180f883a 	mov	r7,r3
    4e14:	e1bffa17 	ldw	r6,-24(fp)
    4e18:	100b883a 	mov	r5,r2
    4e1c:	e13ff917 	ldw	r4,-28(fp)
    4e20:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
    4e24:	10800058 	cmpnei	r2,r2,1
    4e28:	1000251e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4e2c:	e0bff917 	ldw	r2,-28(fp)
    4e30:	10800917 	ldw	r2,36(r2)
    4e34:	e13ff917 	ldw	r4,-28(fp)
    4e38:	103ee83a 	callr	r2
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4e3c:	e0bff917 	ldw	r2,-28(fp)
    4e40:	10800717 	ldw	r2,28(r2)
    4e44:	10800058 	cmpnei	r2,r2,1
    4e48:	10001d1e 	bne	r2,zero,4ec0 <prvProcessReceivedCommands+0x160>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
    4e4c:	e0fffd17 	ldw	r3,-12(fp)
    4e50:	e0bff917 	ldw	r2,-28(fp)
    4e54:	10800617 	ldw	r2,24(r2)
    4e58:	1885883a 	add	r2,r3,r2
    4e5c:	d8000015 	stw	zero,0(sp)
    4e60:	000f883a 	mov	r7,zero
    4e64:	100d883a 	mov	r6,r2
    4e68:	000b883a 	mov	r5,zero
    4e6c:	e13ff917 	ldw	r4,-28(fp)
    4e70:	00049200 	call	4920 <xTimerGenericCommand>
    4e74:	e0bffb15 	stw	r2,-20(fp)
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
    4e78:	00001106 	br	4ec0 <prvProcessReceivedCommands+0x160>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
    4e7c:	e0fffd17 	ldw	r3,-12(fp)
    4e80:	e0bff917 	ldw	r2,-28(fp)
    4e84:	10c00615 	stw	r3,24(r2)
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
    4e88:	e0bff917 	ldw	r2,-28(fp)
    4e8c:	10c00617 	ldw	r3,24(r2)
    4e90:	e0bffa17 	ldw	r2,-24(fp)
    4e94:	1885883a 	add	r2,r3,r2
    4e98:	e1fffa17 	ldw	r7,-24(fp)
    4e9c:	e1bffa17 	ldw	r6,-24(fp)
    4ea0:	100b883a 	mov	r5,r2
    4ea4:	e13ff917 	ldw	r4,-28(fp)
    4ea8:	0004c840 	call	4c84 <prvInsertTimerInActiveList>
					break;
    4eac:	00000406 	br	4ec0 <prvProcessReceivedCommands+0x160>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
    4eb0:	e13ff917 	ldw	r4,-28(fp)
    4eb4:	00011500 	call	1150 <vPortFree>
					break;
    4eb8:	00000106 	br	4ec0 <prvProcessReceivedCommands+0x160>

				default	:
					/* Don't expect to get here. */
					break;
    4ebc:	0001883a 	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
    4ec0:	d0a03517 	ldw	r2,-32556(gp)
    4ec4:	e0fffc04 	addi	r3,fp,-16
    4ec8:	000f883a 	mov	r7,zero
    4ecc:	000d883a 	mov	r6,zero
    4ed0:	180b883a 	mov	r5,r3
    4ed4:	1009883a 	mov	r4,r2
    4ed8:	000222c0 	call	222c <xQueueGenericReceive>
    4edc:	103fa51e 	bne	r2,zero,4d74 <__alt_data_end+0xf0004d74>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
    4ee0:	0001883a 	nop
    4ee4:	e037883a 	mov	sp,fp
    4ee8:	dfc00117 	ldw	ra,4(sp)
    4eec:	df000017 	ldw	fp,0(sp)
    4ef0:	dec00204 	addi	sp,sp,8
    4ef4:	f800283a 	ret

00004ef8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
    4ef8:	defff804 	addi	sp,sp,-32
    4efc:	dfc00715 	stw	ra,28(sp)
    4f00:	df000615 	stw	fp,24(sp)
    4f04:	df000604 	addi	fp,sp,24

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4f08:	00003006 	br	4fcc <prvSwitchTimerLists+0xd4>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f0c:	d0a03317 	ldw	r2,-32564(gp)
    4f10:	10800317 	ldw	r2,12(r2)
    4f14:	10800017 	ldw	r2,0(r2)
    4f18:	e0bffb15 	stw	r2,-20(fp)

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
    4f1c:	d0a03317 	ldw	r2,-32564(gp)
    4f20:	10800317 	ldw	r2,12(r2)
    4f24:	10800317 	ldw	r2,12(r2)
    4f28:	e0bffc15 	stw	r2,-16(fp)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
    4f2c:	e0bffc17 	ldw	r2,-16(fp)
    4f30:	10800104 	addi	r2,r2,4
    4f34:	1009883a 	mov	r4,r2
    4f38:	00015fc0 	call	15fc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
    4f3c:	e0bffc17 	ldw	r2,-16(fp)
    4f40:	10800917 	ldw	r2,36(r2)
    4f44:	e13ffc17 	ldw	r4,-16(fp)
    4f48:	103ee83a 	callr	r2

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
    4f4c:	e0bffc17 	ldw	r2,-16(fp)
    4f50:	10800717 	ldw	r2,28(r2)
    4f54:	10800058 	cmpnei	r2,r2,1
    4f58:	10001c1e 	bne	r2,zero,4fcc <prvSwitchTimerLists+0xd4>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
    4f5c:	e0bffc17 	ldw	r2,-16(fp)
    4f60:	10c00617 	ldw	r3,24(r2)
    4f64:	e0bffb17 	ldw	r2,-20(fp)
    4f68:	1885883a 	add	r2,r3,r2
    4f6c:	e0bffd15 	stw	r2,-12(fp)
			if( xReloadTime > xNextExpireTime )
    4f70:	e0bffd17 	ldw	r2,-12(fp)
    4f74:	e0fffb17 	ldw	r3,-20(fp)
    4f78:	18800d2e 	bgeu	r3,r2,4fb0 <prvSwitchTimerLists+0xb8>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
    4f7c:	e0bffc17 	ldw	r2,-16(fp)
    4f80:	e0fffd17 	ldw	r3,-12(fp)
    4f84:	10c00115 	stw	r3,4(r2)
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
    4f88:	e0bffc17 	ldw	r2,-16(fp)
    4f8c:	e0fffc17 	ldw	r3,-16(fp)
    4f90:	10c00415 	stw	r3,16(r2)
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
    4f94:	d0e03317 	ldw	r3,-32564(gp)
    4f98:	e0bffc17 	ldw	r2,-16(fp)
    4f9c:	10800104 	addi	r2,r2,4
    4fa0:	100b883a 	mov	r5,r2
    4fa4:	1809883a 	mov	r4,r3
    4fa8:	00015240 	call	1524 <vListInsert>
    4fac:	00000706 	br	4fcc <prvSwitchTimerLists+0xd4>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
    4fb0:	d8000015 	stw	zero,0(sp)
    4fb4:	000f883a 	mov	r7,zero
    4fb8:	e1bffb17 	ldw	r6,-20(fp)
    4fbc:	000b883a 	mov	r5,zero
    4fc0:	e13ffc17 	ldw	r4,-16(fp)
    4fc4:	00049200 	call	4920 <xTimerGenericCommand>
    4fc8:	e0bffe15 	stw	r2,-8(fp)

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
    4fcc:	d0a03317 	ldw	r2,-32564(gp)
    4fd0:	10800017 	ldw	r2,0(r2)
    4fd4:	103fcd1e 	bne	r2,zero,4f0c <__alt_data_end+0xf0004f0c>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
    4fd8:	d0a03317 	ldw	r2,-32564(gp)
    4fdc:	e0bfff15 	stw	r2,-4(fp)
	pxCurrentTimerList = pxOverflowTimerList;
    4fe0:	d0a03417 	ldw	r2,-32560(gp)
    4fe4:	d0a03315 	stw	r2,-32564(gp)
	pxOverflowTimerList = pxTemp;
    4fe8:	e0bfff17 	ldw	r2,-4(fp)
    4fec:	d0a03415 	stw	r2,-32560(gp)
}
    4ff0:	0001883a 	nop
    4ff4:	e037883a 	mov	sp,fp
    4ff8:	dfc00117 	ldw	ra,4(sp)
    4ffc:	df000017 	ldw	fp,0(sp)
    5000:	dec00204 	addi	sp,sp,8
    5004:	f800283a 	ret

00005008 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
    5008:	defffe04 	addi	sp,sp,-8
    500c:	dfc00115 	stw	ra,4(sp)
    5010:	df000015 	stw	fp,0(sp)
    5014:	d839883a 	mov	fp,sp
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
    5018:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		if( xTimerQueue == NULL )
    501c:	d0a03517 	ldw	r2,-32556(gp)
    5020:	1000111e 	bne	r2,zero,5068 <prvCheckForValidListAndQueue+0x60>
		{
			vListInitialise( &xActiveTimerList1 );
    5024:	01020234 	movhi	r4,2056
    5028:	213e2d04 	addi	r4,r4,-1868
    502c:	00014040 	call	1404 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
    5030:	01020234 	movhi	r4,2056
    5034:	213e3204 	addi	r4,r4,-1848
    5038:	00014040 	call	1404 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
    503c:	00820234 	movhi	r2,2056
    5040:	10be2d04 	addi	r2,r2,-1868
    5044:	d0a03315 	stw	r2,-32564(gp)
			pxOverflowTimerList = &xActiveTimerList2;
    5048:	00820234 	movhi	r2,2056
    504c:	10be3204 	addi	r2,r2,-1848
    5050:	d0a03415 	stw	r2,-32560(gp)
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
    5054:	000d883a 	mov	r6,zero
    5058:	01400304 	movi	r5,12
    505c:	01000284 	movi	r4,10
    5060:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    5064:	d0a03515 	stw	r2,-32556(gp)
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
    5068:	00040fc0 	call	40fc <vTaskExitCritical>
}
    506c:	0001883a 	nop
    5070:	e037883a 	mov	sp,fp
    5074:	dfc00117 	ldw	ra,4(sp)
    5078:	df000017 	ldw	fp,0(sp)
    507c:	dec00204 	addi	sp,sp,8
    5080:	f800283a 	ret

00005084 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
    5084:	defffb04 	addi	sp,sp,-20
    5088:	dfc00415 	stw	ra,16(sp)
    508c:	df000315 	stw	fp,12(sp)
    5090:	df000304 	addi	fp,sp,12
    5094:	e13fff15 	stw	r4,-4(fp)
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = ( Timer_t * ) xTimer;
    5098:	e0bfff17 	ldw	r2,-4(fp)
    509c:	e0bffd15 	stw	r2,-12(fp)

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
    50a0:	00040a80 	call	40a8 <vTaskEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		xTimerIsInActiveList = ( BaseType_t ) !( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) );
    50a4:	e0bffd17 	ldw	r2,-12(fp)
    50a8:	10800517 	ldw	r2,20(r2)
    50ac:	1004c03a 	cmpne	r2,r2,zero
    50b0:	10803fcc 	andi	r2,r2,255
    50b4:	e0bffe15 	stw	r2,-8(fp)
	}
	taskEXIT_CRITICAL();
    50b8:	00040fc0 	call	40fc <vTaskExitCritical>

	return xTimerIsInActiveList;
    50bc:	e0bffe17 	ldw	r2,-8(fp)
} /*lint !e818 Can't be pointer to const due to the typedef. */
    50c0:	e037883a 	mov	sp,fp
    50c4:	dfc00117 	ldw	ra,4(sp)
    50c8:	df000017 	ldw	fp,0(sp)
    50cc:	dec00204 	addi	sp,sp,8
    50d0:	f800283a 	ret

000050d4 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
    50d4:	defffd04 	addi	sp,sp,-12
    50d8:	df000215 	stw	fp,8(sp)
    50dc:	df000204 	addi	fp,sp,8
    50e0:	e13fff15 	stw	r4,-4(fp)
Timer_t * const pxTimer = ( Timer_t * ) xTimer;
    50e4:	e0bfff17 	ldw	r2,-4(fp)
    50e8:	e0bffe15 	stw	r2,-8(fp)

	return pxTimer->pvTimerID;
    50ec:	e0bffe17 	ldw	r2,-8(fp)
    50f0:	10800817 	ldw	r2,32(r2)
}
    50f4:	e037883a 	mov	sp,fp
    50f8:	df000017 	ldw	fp,0(sp)
    50fc:	dec00104 	addi	sp,sp,4
    5100:	f800283a 	ret

00005104 <Frequency_Analyser_ISR>:

// Dont declare this in the header file
// Name the ISR something with ISR in the name
// Here I am using the header/src domain at the front so we know exactly where the function is from
void Frequency_Analyser_ISR(void *ctx, alt_u32 id)
{
    5104:	defffb04 	addi	sp,sp,-20
    5108:	dfc00415 	stw	ra,16(sp)
    510c:	df000315 	stw	fp,12(sp)
    5110:	df000304 	addi	fp,sp,12
    5114:	e13ffe15 	stw	r4,-8(fp)
    5118:	e17fff15 	stw	r5,-4(fp)
    // Please use extended macros like IORD_ALTERA_AVALON_PIO_DATA for clarity
    unsigned int temp = IORD_ALTERA_AVALON_PIO_DATA(FREQUENCY_ANALYSER_BASE);
    511c:	00800134 	movhi	r2,4
    5120:	108c4004 	addi	r2,r2,12544
    5124:	10800037 	ldwio	r2,0(r2)
    5128:	e0bffd15 	stw	r2,-12(fp)
    xQueueSendToBackFromISR(Peak_Detector_Q, &temp, pdFALSE);
    512c:	d0a04117 	ldw	r2,-32508(gp)
    5130:	000f883a 	mov	r7,zero
    5134:	000d883a 	mov	r6,zero
    5138:	e17ffd04 	addi	r5,fp,-12
    513c:	1009883a 	mov	r4,r2
    5140:	000207c0 	call	207c <xQueueGenericSendFromISR>
    // BaseType_t handle = pdFALSE;
    // xSemaphoreGiveFromISR(freq_semaphore, &handle);
    return;
    5144:	0001883a 	nop
}
    5148:	e037883a 	mov	sp,fp
    514c:	dfc00117 	ldw	ra,4(sp)
    5150:	df000017 	ldw	fp,0(sp)
    5154:	dec00204 	addi	sp,sp,8
    5158:	f800283a 	ret

0000515c <Frequency_Analyser_initIRQ>:

// Most of the following code doesn't do anything, but it is just to be safe and explicit with what were doing
int Frequency_Analyser_initIRQ(int *receiver)
{
    515c:	defff804 	addi	sp,sp,-32
    5160:	dfc00715 	stw	ra,28(sp)
    5164:	df000615 	stw	fp,24(sp)
    5168:	df000604 	addi	fp,sp,24
    516c:	e13fff15 	stw	r4,-4(fp)
    printf("Creating ISR\n");
    5170:	01020034 	movhi	r4,2048
    5174:	21001604 	addi	r4,r4,88
    5178:	000734c0 	call	734c <puts>
    void *ctx = (void *)receiver;
    517c:	e0bfff17 	ldw	r2,-4(fp)
    5180:	e0bffa15 	stw	r2,-24(fp)
    //Enable Interupts for the frequency analyser
    IOWR_ALTERA_AVALON_PIO_IRQ_MASK(FREQUENCY_ANALYSER_BASE, 0xF);
    5184:	00c003c4 	movi	r3,15
    5188:	00800134 	movhi	r2,4
    518c:	108c4204 	addi	r2,r2,12552
    5190:	10c00035 	stwio	r3,0(r2)
    // Make sure to use FREQUENCY_ANALYSER_IRQ, not FREQUENCY_ANALYSER_BASE
    // Pass the ctx in if needed, if not, use 0. If NULL, the ISR wont work
    if (alt_irq_register(FREQUENCY_ANALYSER_IRQ, ctx, Frequency_Analyser_ISR) != 0)
    5194:	01800034 	movhi	r6,0
    5198:	31944104 	addi	r6,r6,20740
    519c:	e17ffa17 	ldw	r5,-24(fp)
    51a0:	010001c4 	movi	r4,7
    51a4:	00019200 	call	1920 <alt_irq_register>
    51a8:	10000226 	beq	r2,zero,51b4 <Frequency_Analyser_initIRQ+0x58>
    {
        // Fail
        return 1;
    51ac:	00800044 	movi	r2,1
    51b0:	00001806 	br	5214 <Frequency_Analyser_initIRQ+0xb8>
    51b4:	008001c4 	movi	r2,7
    51b8:	e0bffb15 	stw	r2,-20(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    51bc:	0005303a 	rdctl	r2,status
    51c0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    51c4:	e0fffc17 	ldw	r3,-16(fp)
    51c8:	00bfff84 	movi	r2,-2
    51cc:	1884703a 	and	r2,r3,r2
    51d0:	1001703a 	wrctl	status,r2
  
  return context;
    51d4:	e0bffc17 	ldw	r2,-16(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    51d8:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
    51dc:	00c00044 	movi	r3,1
    51e0:	e0bffb17 	ldw	r2,-20(fp)
    51e4:	1884983a 	sll	r2,r3,r2
    51e8:	1007883a 	mov	r3,r2
    51ec:	d0a04b17 	ldw	r2,-32468(gp)
    51f0:	1884b03a 	or	r2,r3,r2
    51f4:	d0a04b15 	stw	r2,-32468(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    51f8:	d0a04b17 	ldw	r2,-32468(gp)
    51fc:	100170fa 	wrctl	ienable,r2
    5200:	e0bffd17 	ldw	r2,-12(fp)
    5204:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    5208:	e0bffe17 	ldw	r2,-8(fp)
    520c:	1001703a 	wrctl	status,r2
    }
    alt_irq_enable(FREQUENCY_ANALYSER_IRQ);
    return 0;
    5210:	0005883a 	mov	r2,zero
}
    5214:	e037883a 	mov	sp,fp
    5218:	dfc00117 	ldw	ra,4(sp)
    521c:	df000017 	ldw	fp,0(sp)
    5220:	dec00204 	addi	sp,sp,8
    5224:	f800283a 	ret

00005228 <Load_Control_Init>:

System_Status_T SystemStatus;
SemaphoreHandle_t SystemStatusMutex;

int Load_Control_Init()
{
    5228:	defffa04 	addi	sp,sp,-24
    522c:	dfc00515 	stw	ra,20(sp)
    5230:	df000415 	stw	fp,16(sp)
    5234:	df000404 	addi	fp,sp,16
    Load_Control_initDataStructs();
    5238:	00053b40 	call	53b4 <Load_Control_initDataStructs>

    SystemStatusMutex = xSemaphoreCreateMutex();
    523c:	01000044 	movi	r4,1
    5240:	0001c800 	call	1c80 <xQueueCreateMutex>
    5244:	d0a03a15 	stw	r2,-32536(gp)
    xSemaphoreGive(SystemStatusMutex);
    5248:	d0a03a17 	ldw	r2,-32536(gp)
    524c:	000f883a 	mov	r7,zero
    5250:	000d883a 	mov	r6,zero
    5254:	000b883a 	mov	r5,zero
    5258:	1009883a 	mov	r4,r2
    525c:	0001edc0 	call	1edc <xQueueGenericSend>

    if (xTaskCreate(Load_Control_handlerTask, "Load_Control_T", configMINIMAL_STACK_SIZE, NULL, LOAD_CONTROL_HANDLER_PRIORITY, NULL) != pdPASS)
    5260:	d8000315 	stw	zero,12(sp)
    5264:	d8000215 	stw	zero,8(sp)
    5268:	d8000115 	stw	zero,4(sp)
    526c:	00800144 	movi	r2,5
    5270:	d8800015 	stw	r2,0(sp)
    5274:	000f883a 	mov	r7,zero
    5278:	01840004 	movi	r6,4096
    527c:	01420034 	movhi	r5,2048
    5280:	29401a04 	addi	r5,r5,104
    5284:	01000034 	movhi	r4,0
    5288:	2114ae04 	addi	r4,r4,21176
    528c:	0002b780 	call	2b78 <xTaskGenericCreate>
    5290:	10800060 	cmpeqi	r2,r2,1
    5294:	1000021e 	bne	r2,zero,52a0 <Load_Control_Init+0x78>
    {
        return 1;
    5298:	00800044 	movi	r2,1
    529c:	00000106 	br	52a4 <Load_Control_Init+0x7c>
    }
    return 0;
    52a0:	0005883a 	mov	r2,zero
}
    52a4:	e037883a 	mov	sp,fp
    52a8:	dfc00117 	ldw	ra,4(sp)
    52ac:	df000017 	ldw	fp,0(sp)
    52b0:	dec00204 	addi	sp,sp,8
    52b4:	f800283a 	ret

000052b8 <Load_Control_handlerTask>:

static void Load_Control_handlerTask(void *pvParameters)
{
    52b8:	defffc04 	addi	sp,sp,-16
    52bc:	dfc00315 	stw	ra,12(sp)
    52c0:	df000215 	stw	fp,8(sp)
    52c4:	df000204 	addi	fp,sp,8
    52c8:	e13fff15 	stw	r4,-4(fp)
    int action;
    while (1)
    {

    	if (xSemaphoreTake(LoadSwitchStatusMutex, (TickType_t)10) == pdTRUE){
    52cc:	d0a04317 	ldw	r2,-32500(gp)
    52d0:	000f883a 	mov	r7,zero
    52d4:	01800284 	movi	r6,10
    52d8:	000b883a 	mov	r5,zero
    52dc:	1009883a 	mov	r4,r2
    52e0:	000222c0 	call	222c <xQueueGenericReceive>
    52e4:	10800058 	cmpnei	r2,r2,1
    52e8:	1000041e 	bne	r2,zero,52fc <Load_Control_handlerTask+0x44>

    		IOWR_ALTERA_AVALON_PIO_DATA(RED_LEDS_BASE,LoadSwitchStatus);
    52ec:	d0e04217 	ldw	r3,-32504(gp)
    52f0:	00800134 	movhi	r2,4
    52f4:	108c1804 	addi	r2,r2,12384
    52f8:	10c00035 	stwio	r3,0(r2)

    	}
    	xSemaphoreGive(LoadSwitchStatusMutex);
    52fc:	d0a04317 	ldw	r2,-32500(gp)
    5300:	000f883a 	mov	r7,zero
    5304:	000d883a 	mov	r6,zero
    5308:	000b883a 	mov	r5,zero
    530c:	1009883a 	mov	r4,r2
    5310:	0001edc0 	call	1edc <xQueueGenericSend>

        // Read from Peak_Detector_Q
        if (xQueueReceive(Load_Control_Q, &action, portMAX_DELAY) == pdTRUE){
    5314:	d0a03817 	ldw	r2,-32544(gp)
    5318:	000f883a 	mov	r7,zero
    531c:	01bfffc4 	movi	r6,-1
    5320:	e17ffe04 	addi	r5,fp,-8
    5324:	1009883a 	mov	r4,r2
    5328:	000222c0 	call	222c <xQueueGenericReceive>
    532c:	10800058 	cmpnei	r2,r2,1
    5330:	103fe61e 	bne	r2,zero,52cc <__alt_data_end+0xf00052cc>
        	if (xSemaphoreTake(SystemStatusMutex, (TickType_t)10) == pdTRUE){
    5334:	d0a03a17 	ldw	r2,-32536(gp)
    5338:	000f883a 	mov	r7,zero
    533c:	01800284 	movi	r6,10
    5340:	000b883a 	mov	r5,zero
    5344:	1009883a 	mov	r4,r2
    5348:	000222c0 	call	222c <xQueueGenericReceive>
    534c:	10800058 	cmpnei	r2,r2,1
    5350:	1000111e 	bne	r2,zero,5398 <Load_Control_handlerTask+0xe0>

        		//Temporary Green LED showing the state 1 = MANAGING and 0 = OK
        		IOWR_ALTERA_AVALON_PIO_DATA(GREEN_LEDS_BASE,SystemStatus);
    5354:	d0a03917 	ldw	r2,-32540(gp)
    5358:	1007883a 	mov	r3,r2
    535c:	00800134 	movhi	r2,4
    5360:	108c2004 	addi	r2,r2,12416
    5364:	10c00035 	stwio	r3,0(r2)
				//printf("Action: %d\n", action);
				if (!action && SystemStatus != SYSTEM_MAINTENANCE){
    5368:	e0bffe17 	ldw	r2,-8(fp)
    536c:	1000061e 	bne	r2,zero,5388 <Load_Control_handlerTask+0xd0>
    5370:	d0a03917 	ldw	r2,-32540(gp)
    5374:	108000a0 	cmpeqi	r2,r2,2
    5378:	1000031e 	bne	r2,zero,5388 <Load_Control_handlerTask+0xd0>
					//Shed the load
					SystemStatus = SYSTEM_MANAGING;
    537c:	00800044 	movi	r2,1
    5380:	d0a03915 	stw	r2,-32540(gp)
    5384:	00000406 	br	5398 <Load_Control_handlerTask+0xe0>
				}
				// TEMP: MUST change to see if all load has been unsheded when stable
				else if(SystemStatus == SYSTEM_MANAGING){
    5388:	d0a03917 	ldw	r2,-32540(gp)
    538c:	10800058 	cmpnei	r2,r2,1
    5390:	1000011e 	bne	r2,zero,5398 <Load_Control_handlerTask+0xe0>
					SystemStatus = SYSTEM_OK;
    5394:	d0203915 	stw	zero,-32540(gp)
				}

        	}
        	xSemaphoreGive(SystemStatusMutex);
    5398:	d0a03a17 	ldw	r2,-32536(gp)
    539c:	000f883a 	mov	r7,zero
    53a0:	000d883a 	mov	r6,zero
    53a4:	000b883a 	mov	r5,zero
    53a8:	1009883a 	mov	r4,r2
    53ac:	0001edc0 	call	1edc <xQueueGenericSend>

        }
    }
    53b0:	003fc606 	br	52cc <__alt_data_end+0xf00052cc>

000053b4 <Load_Control_initDataStructs>:
}

static void Load_Control_initDataStructs()
{
    53b4:	defffe04 	addi	sp,sp,-8
    53b8:	dfc00115 	stw	ra,4(sp)
    53bc:	df000015 	stw	fp,0(sp)
    53c0:	d839883a 	mov	fp,sp
    Load_Control_Q = xQueueCreate(LOAD_CONTROL_Q_SIZE, sizeof(LOAD_CONTROL_Q_TYPE));
    53c4:	000d883a 	mov	r6,zero
    53c8:	01400104 	movi	r5,4
    53cc:	01000284 	movi	r4,10
    53d0:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    53d4:	d0a03815 	stw	r2,-32544(gp)
}
    53d8:	0001883a 	nop
    53dc:	e037883a 	mov	sp,fp
    53e0:	dfc00117 	ldw	ra,4(sp)
    53e4:	df000017 	ldw	fp,0(sp)
    53e8:	dec00204 	addi	sp,sp,8
    53ec:	f800283a 	ret

000053f0 <main>:

/*
 * Create the demo tasks then start the scheduler.
 */
int main(void)
{
    53f0:	defffd04 	addi	sp,sp,-12
    53f4:	dfc00215 	stw	ra,8(sp)
    53f8:	df000115 	stw	fp,4(sp)
    53fc:	df000104 	addi	fp,sp,4

	// Context is not required, but this is an example of how to do it
	int ctx;
	//Enable the frequency analyser IRQ
	if (Frequency_Analyser_initIRQ(&ctx))
    5400:	e13fff04 	addi	r4,fp,-4
    5404:	000515c0 	call	515c <Frequency_Analyser_initIRQ>
    5408:	10000326 	beq	r2,zero,5418 <main+0x28>
	{
		printf("Could not register Frequency Analyser ISR\n");
    540c:	01020034 	movhi	r4,2048
    5410:	21001e04 	addi	r4,r4,120
    5414:	000734c0 	call	734c <puts>
	}

	if (Peak_Detector_init())
    5418:	000545c0 	call	545c <Peak_Detector_init>
    541c:	10000326 	beq	r2,zero,542c <main+0x3c>
	{
		printf("Could not start Peak Detector Task");
    5420:	01020034 	movhi	r4,2048
    5424:	21002904 	addi	r4,r4,164
    5428:	00072500 	call	7250 <printf>
	}

	if (Load_Control_Init())
    542c:	00052280 	call	5228 <Load_Control_Init>
    5430:	10000326 	beq	r2,zero,5440 <main+0x50>
	{
		printf("Could not start Load Control Task");
    5434:	01020034 	movhi	r4,2048
    5438:	21003204 	addi	r4,r4,200
    543c:	00072500 	call	7250 <printf>
	}
	if (Switch_Polling_init()){
    5440:	00058340 	call	5834 <Switch_Polling_init>
    5444:	10000326 	beq	r2,zero,5454 <main+0x64>
		printf("Could not start Load Control Task");
    5448:	01020034 	movhi	r4,2048
    544c:	21003204 	addi	r4,r4,200
    5450:	00072500 	call	7250 <printf>
	}


	/* Finally start the scheduler. */
	vTaskStartScheduler();
    5454:	0002e840 	call	2e84 <vTaskStartScheduler>
	/* Will only reach here if there is insufficient heap available to start
	 the scheduler. */
	for (;;)
		;
    5458:	003fff06 	br	5458 <__alt_data_end+0xf0005458>

0000545c <Peak_Detector_init>:
static void Peak_Detector_handlerTask(void *pvParameters);
static void Peak_Detector_initDataStructs();
static void repeatActionTimerCallback(TimerHandle_t t_timer);

int Peak_Detector_init()
{
    545c:	defffa04 	addi	sp,sp,-24
    5460:	dfc00515 	stw	ra,20(sp)
    5464:	df000415 	stw	fp,16(sp)
    5468:	df000404 	addi	fp,sp,16
    Peak_Detector_initDataStructs();
    546c:	000574c0 	call	574c <Peak_Detector_initDataStructs>
    if (xTaskCreate(Peak_Detector_handlerTask, "Peak_Detector_T", configMINIMAL_STACK_SIZE, NULL, PEAK_DETECTOR_HANDLER_PRIORITY, NULL) != pdPASS)
    5470:	d8000315 	stw	zero,12(sp)
    5474:	d8000215 	stw	zero,8(sp)
    5478:	d8000115 	stw	zero,4(sp)
    547c:	00800044 	movi	r2,1
    5480:	d8800015 	stw	r2,0(sp)
    5484:	000f883a 	mov	r7,zero
    5488:	01840004 	movi	r6,4096
    548c:	01420034 	movhi	r5,2048
    5490:	29403b04 	addi	r5,r5,236
    5494:	01000034 	movhi	r4,0
    5498:	21153204 	addi	r4,r4,21704
    549c:	0002b780 	call	2b78 <xTaskGenericCreate>
    54a0:	10800060 	cmpeqi	r2,r2,1
    54a4:	1000021e 	bne	r2,zero,54b0 <Peak_Detector_init+0x54>
    {
        return 1;
    54a8:	00800044 	movi	r2,1
    54ac:	00000106 	br	54b4 <Peak_Detector_init+0x58>
    }
    return 0;
    54b0:	0005883a 	mov	r2,zero
}
    54b4:	e037883a 	mov	sp,fp
    54b8:	dfc00117 	ldw	ra,4(sp)
    54bc:	df000017 	ldw	fp,0(sp)
    54c0:	dec00204 	addi	sp,sp,8
    54c4:	f800283a 	ret

000054c8 <Peak_Detector_handlerTask>:

static void Peak_Detector_handlerTask(void *pvParameters)
{
    54c8:	defff704 	addi	sp,sp,-36
    54cc:	dfc00815 	stw	ra,32(sp)
    54d0:	df000715 	stw	fp,28(sp)
    54d4:	dc000615 	stw	r16,24(sp)
    54d8:	df000704 	addi	fp,sp,28
    54dc:	e13ffe15 	stw	r4,-8(fp)
    float rateOfChangeReading;
    System_Frequency_State_T thresholdEval;
    while (1)
    {
        // Read from Peak_Detector_Q
        if (xQueueReceive(Peak_Detector_Q, &temp, portMAX_DELAY) == pdTRUE)
    54e0:	d0a04117 	ldw	r2,-32508(gp)
    54e4:	e0fffc04 	addi	r3,fp,-16
    54e8:	000f883a 	mov	r7,zero
    54ec:	01bfffc4 	movi	r6,-1
    54f0:	180b883a 	mov	r5,r3
    54f4:	1009883a 	mov	r4,r2
    54f8:	000222c0 	call	222c <xQueueGenericReceive>
    54fc:	10800058 	cmpnei	r2,r2,1
    5500:	103ff71e 	bne	r2,zero,54e0 <__alt_data_end+0xf00054e0>
        {
            // Calculate the instantaneous frequency
            frequencyReading = 16000 / (double)temp;
    5504:	e0bffc17 	ldw	r2,-16(fp)
    5508:	1009883a 	mov	r4,r2
    550c:	0006a980 	call	6a98 <__floatsidf>
    5510:	1009883a 	mov	r4,r2
    5514:	180b883a 	mov	r5,r3
    5518:	200d883a 	mov	r6,r4
    551c:	280f883a 	mov	r7,r5
    5520:	0009883a 	mov	r4,zero
    5524:	015033f4 	movhi	r5,16591
    5528:	29500004 	addi	r5,r5,16384
    552c:	00061b00 	call	61b0 <__divdf3>
    5530:	1009883a 	mov	r4,r2
    5534:	180b883a 	mov	r5,r3
    5538:	2005883a 	mov	r2,r4
    553c:	2807883a 	mov	r3,r5
    5540:	1009883a 	mov	r4,r2
    5544:	180b883a 	mov	r5,r3
    5548:	0006b740 	call	6b74 <__truncdfsf2>
    554c:	1007883a 	mov	r3,r2
    5550:	e0fffa15 	stw	r3,-24(fp)
            // printf("Reading: %f Hz\n", frequencyReading);

            // Calculate the rate of change of frequency
            rateOfChangeReading = frequencyReading - previousFrequency;
    5554:	d0a03e17 	ldw	r2,-32520(gp)
    5558:	1009883a 	mov	r4,r2
    555c:	000608c0 	call	608c <__floatsisf>
    5560:	1007883a 	mov	r3,r2
    5564:	180b883a 	mov	r5,r3
    5568:	e13ffa17 	ldw	r4,-24(fp)
    556c:	0005b380 	call	5b38 <__subsf3>
    5570:	1007883a 	mov	r3,r2
    5574:	e0fffb15 	stw	r3,-20(fp)

            // Replace previousFrequency
            previousFrequency = frequencyReading;
    5578:	e13ffa17 	ldw	r4,-24(fp)
    557c:	000601c0 	call	601c <__fixsfsi>
    5580:	d0a03e15 	stw	r2,-32520(gp)

            // Dont change the thresholds while we are checking the thresholds
            if (xSemaphoreTake(Peak_Detector_thresholdMutex_X, (TickType_t)10) == pdTRUE)
    5584:	d0a03b17 	ldw	r2,-32532(gp)
    5588:	000f883a 	mov	r7,zero
    558c:	01800284 	movi	r6,10
    5590:	000b883a 	mov	r5,zero
    5594:	1009883a 	mov	r4,r2
    5598:	000222c0 	call	222c <xQueueGenericReceive>
    559c:	10800058 	cmpnei	r2,r2,1
    55a0:	10001e1e 	bne	r2,zero,561c <Peak_Detector_handlerTask+0x154>
            {
                // Determine stability of system
                thresholdEval = ((frequencyReading > g_peakDetectorLowerFrequencyThreshold) && (frequencyReading < g_peakDetectorHigherFrequencyThreshold) && (rateOfChangeReading >= g_peakDetectorLowerROCThreshold) && (rateOfChangeReading < g_peakDetectorHigherROCThreshold));
    55a4:	d0a00417 	ldw	r2,-32752(gp)
    55a8:	100b883a 	mov	r5,r2
    55ac:	e13ffa17 	ldw	r4,-24(fp)
    55b0:	00059b40 	call	59b4 <__gesf2>
    55b4:	0080110e 	bge	zero,r2,55fc <Peak_Detector_handlerTask+0x134>
    55b8:	d0a00517 	ldw	r2,-32748(gp)
    55bc:	100b883a 	mov	r5,r2
    55c0:	e13ffa17 	ldw	r4,-24(fp)
    55c4:	0005a700 	call	5a70 <__lesf2>
    55c8:	10000c0e 	bge	r2,zero,55fc <Peak_Detector_handlerTask+0x134>
    55cc:	d0a00617 	ldw	r2,-32744(gp)
    55d0:	100b883a 	mov	r5,r2
    55d4:	e13ffb17 	ldw	r4,-20(fp)
    55d8:	00059b40 	call	59b4 <__gesf2>
    55dc:	10000716 	blt	r2,zero,55fc <Peak_Detector_handlerTask+0x134>
    55e0:	d0a00717 	ldw	r2,-32740(gp)
    55e4:	100b883a 	mov	r5,r2
    55e8:	e13ffb17 	ldw	r4,-20(fp)
    55ec:	0005a700 	call	5a70 <__lesf2>
    55f0:	1000020e 	bge	r2,zero,55fc <Peak_Detector_handlerTask+0x134>
    55f4:	00800044 	movi	r2,1
    55f8:	00000106 	br	5600 <Peak_Detector_handlerTask+0x138>
    55fc:	0005883a 	mov	r2,zero
    5600:	e0bffd15 	stw	r2,-12(fp)
                // printf("stable? %d\n", thresholdEval);
                xSemaphoreGive(Peak_Detector_thresholdMutex_X);
    5604:	d0a03b17 	ldw	r2,-32532(gp)
    5608:	000f883a 	mov	r7,zero
    560c:	000d883a 	mov	r6,zero
    5610:	000b883a 	mov	r5,zero
    5614:	1009883a 	mov	r4,r2
    5618:	0001edc0 	call	1edc <xQueueGenericSend>
            }

            if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    561c:	d0a03c17 	ldw	r2,-32528(gp)
    5620:	000f883a 	mov	r7,zero
    5624:	01800284 	movi	r6,10
    5628:	000b883a 	mov	r5,zero
    562c:	1009883a 	mov	r4,r2
    5630:	000222c0 	call	222c <xQueueGenericReceive>
    5634:	10800058 	cmpnei	r2,r2,1
    5638:	103fa91e 	bne	r2,zero,54e0 <__alt_data_end+0xf00054e0>
            {
                // If system status is stable and goes outside threshold
                if (((systemStability == SYSTEM_FREQUENCY_STATE_STABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_UNSTABLE))
    563c:	d0a03f17 	ldw	r2,-32516(gp)
    5640:	10800060 	cmpeqi	r2,r2,1
    5644:	1000031e 	bne	r2,zero,5654 <Peak_Detector_handlerTask+0x18c>
    5648:	d0a03d03 	ldbu	r2,-32524(gp)
    564c:	10803fcc 	andi	r2,r2,255
    5650:	10001826 	beq	r2,zero,56b4 <Peak_Detector_handlerTask+0x1ec>
    5654:	e0bffd17 	ldw	r2,-12(fp)
    5658:	1000161e 	bne	r2,zero,56b4 <Peak_Detector_handlerTask+0x1ec>
                {

                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    565c:	d0a03817 	ldw	r2,-32544(gp)
    5660:	e0fffd04 	addi	r3,fp,-12
    5664:	000f883a 	mov	r7,zero
    5668:	000d883a 	mov	r6,zero
    566c:	180b883a 	mov	r5,r3
    5670:	1009883a 	mov	r4,r2
    5674:	0001edc0 	call	1edc <xQueueGenericSend>

                    //Reset the timer cus no need to repeat action
                    repeatActionTimeout = false;
    5678:	d0203d05 	stb	zero,-32524(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    567c:	d4204017 	ldw	r16,-32512(gp)
    5680:	00030dc0 	call	30dc <xTaskGetTickCount>
    5684:	d8000015 	stw	zero,0(sp)
    5688:	000f883a 	mov	r7,zero
    568c:	100d883a 	mov	r6,r2
    5690:	01400044 	movi	r5,1
    5694:	8009883a 	mov	r4,r16
    5698:	00049200 	call	4920 <xTimerGenericCommand>
    569c:	10800060 	cmpeqi	r2,r2,1
    56a0:	1000211e 	bne	r2,zero,5728 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n\r");
    56a4:	01020034 	movhi	r4,2048
    56a8:	21003f04 	addi	r4,r4,252
    56ac:	00072500 	call	7250 <printf>

                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);

                    //Reset the timer cus no need to repeat action
                    repeatActionTimeout = false;
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    56b0:	00001d06 	br	5728 <Peak_Detector_handlerTask+0x260>
                        printf("Cannot reset timer\n\r");
                    }
                }

                // If system status is unstable and goes inside threshold
                else if (((systemStability == SYSTEM_FREQUENCY_STATE_UNSTABLE) || repeatActionTimeout) && (thresholdEval == SYSTEM_FREQUENCY_STATE_STABLE))
    56b4:	d0a03f17 	ldw	r2,-32516(gp)
    56b8:	10000326 	beq	r2,zero,56c8 <Peak_Detector_handlerTask+0x200>
    56bc:	d0a03d03 	ldbu	r2,-32524(gp)
    56c0:	10803fcc 	andi	r2,r2,255
    56c4:	10001826 	beq	r2,zero,5728 <Peak_Detector_handlerTask+0x260>
    56c8:	e0bffd17 	ldw	r2,-12(fp)
    56cc:	10800058 	cmpnei	r2,r2,1
    56d0:	1000151e 	bne	r2,zero,5728 <Peak_Detector_handlerTask+0x260>
                {
                    xQueueSendToBack(Load_Control_Q, &thresholdEval, pdFALSE);
    56d4:	d0a03817 	ldw	r2,-32544(gp)
    56d8:	e0fffd04 	addi	r3,fp,-12
    56dc:	000f883a 	mov	r7,zero
    56e0:	000d883a 	mov	r6,zero
    56e4:	180b883a 	mov	r5,r3
    56e8:	1009883a 	mov	r4,r2
    56ec:	0001edc0 	call	1edc <xQueueGenericSend>

                    repeatActionTimeout = false;
    56f0:	d0203d05 	stb	zero,-32524(gp)
                    if (xTimerStart(repeatActionTimer, 0) != pdPASS)
    56f4:	d4204017 	ldw	r16,-32512(gp)
    56f8:	00030dc0 	call	30dc <xTaskGetTickCount>
    56fc:	d8000015 	stw	zero,0(sp)
    5700:	000f883a 	mov	r7,zero
    5704:	100d883a 	mov	r6,r2
    5708:	01400044 	movi	r5,1
    570c:	8009883a 	mov	r4,r16
    5710:	00049200 	call	4920 <xTimerGenericCommand>
    5714:	10800060 	cmpeqi	r2,r2,1
    5718:	1000031e 	bne	r2,zero,5728 <Peak_Detector_handlerTask+0x260>
                    {
                        printf("Cannot reset timer\n");
    571c:	01020034 	movhi	r4,2048
    5720:	21004504 	addi	r4,r4,276
    5724:	000734c0 	call	734c <puts>
                    }
                }

                //Changing the systems status
                systemStability = thresholdEval;
    5728:	e0bffd17 	ldw	r2,-12(fp)
    572c:	d0a03f15 	stw	r2,-32516(gp)

                xSemaphoreGive(repeatActionMutex_X);
    5730:	d0a03c17 	ldw	r2,-32528(gp)
    5734:	000f883a 	mov	r7,zero
    5738:	000d883a 	mov	r6,zero
    573c:	000b883a 	mov	r5,zero
    5740:	1009883a 	mov	r4,r2
    5744:	0001edc0 	call	1edc <xQueueGenericSend>
            }
        }
    }
    5748:	003f6506 	br	54e0 <__alt_data_end+0xf00054e0>

0000574c <Peak_Detector_initDataStructs>:
}

static void Peak_Detector_initDataStructs()
{
    574c:	defffd04 	addi	sp,sp,-12
    5750:	dfc00215 	stw	ra,8(sp)
    5754:	df000115 	stw	fp,4(sp)
    5758:	df000104 	addi	fp,sp,4
    repeatActionMutex_X = xSemaphoreCreateMutex();
    575c:	01000044 	movi	r4,1
    5760:	0001c800 	call	1c80 <xQueueCreateMutex>
    5764:	d0a03c15 	stw	r2,-32528(gp)
    Peak_Detector_thresholdMutex_X = xSemaphoreCreateMutex();
    5768:	01000044 	movi	r4,1
    576c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5770:	d0a03b15 	stw	r2,-32532(gp)
    // Important: 500 is the amount of ticks. To convert to ms, divide by portTICK_PERIOD_MS
    repeatActionTimer = xTimerCreate("Repeat_Action_Timer", 500 / portTICK_PERIOD_MS, pdTRUE, NULL, repeatActionTimerCallback);
    5774:	00800034 	movhi	r2,0
    5778:	1095f204 	addi	r2,r2,22472
    577c:	d8800015 	stw	r2,0(sp)
    5780:	000f883a 	mov	r7,zero
    5784:	01800044 	movi	r6,1
    5788:	01407d04 	movi	r5,500
    578c:	01020034 	movhi	r4,2048
    5790:	21004a04 	addi	r4,r4,296
    5794:	00048740 	call	4874 <xTimerCreate>
    5798:	d0a04015 	stw	r2,-32512(gp)
    Peak_Detector_Q = xQueueCreate(PEAK_DETECTOR_Q_SIZE, sizeof(PEAK_DETECTOR_Q_TYPE));
    579c:	000d883a 	mov	r6,zero
    57a0:	01400104 	movi	r5,4
    57a4:	01001904 	movi	r4,100
    57a8:	0001ba80 	call	1ba8 <xQueueGenericCreate>
    57ac:	d0a04115 	stw	r2,-32508(gp)
}
    57b0:	0001883a 	nop
    57b4:	e037883a 	mov	sp,fp
    57b8:	dfc00117 	ldw	ra,4(sp)
    57bc:	df000017 	ldw	fp,0(sp)
    57c0:	dec00204 	addi	sp,sp,8
    57c4:	f800283a 	ret

000057c8 <repeatActionTimerCallback>:

static void repeatActionTimerCallback(TimerHandle_t t_timer)
{
    57c8:	defffd04 	addi	sp,sp,-12
    57cc:	dfc00215 	stw	ra,8(sp)
    57d0:	df000115 	stw	fp,4(sp)
    57d4:	df000104 	addi	fp,sp,4
    57d8:	e13fff15 	stw	r4,-4(fp)
    if (xSemaphoreTake(repeatActionMutex_X, (TickType_t)10) == pdTRUE)
    57dc:	d0a03c17 	ldw	r2,-32528(gp)
    57e0:	000f883a 	mov	r7,zero
    57e4:	01800284 	movi	r6,10
    57e8:	000b883a 	mov	r5,zero
    57ec:	1009883a 	mov	r4,r2
    57f0:	000222c0 	call	222c <xQueueGenericReceive>
    57f4:	10800058 	cmpnei	r2,r2,1
    57f8:	1000081e 	bne	r2,zero,581c <repeatActionTimerCallback+0x54>
    {
        repeatActionTimeout = true;
    57fc:	00800044 	movi	r2,1
    5800:	d0a03d05 	stb	r2,-32524(gp)
        xSemaphoreGive(repeatActionMutex_X);
    5804:	d0a03c17 	ldw	r2,-32528(gp)
    5808:	000f883a 	mov	r7,zero
    580c:	000d883a 	mov	r6,zero
    5810:	000b883a 	mov	r5,zero
    5814:	1009883a 	mov	r4,r2
    5818:	0001edc0 	call	1edc <xQueueGenericSend>
    }
}
    581c:	0001883a 	nop
    5820:	e037883a 	mov	sp,fp
    5824:	dfc00117 	ldw	ra,4(sp)
    5828:	df000017 	ldw	fp,0(sp)
    582c:	dec00204 	addi	sp,sp,8
    5830:	f800283a 	ret

00005834 <Switch_Polling_init>:
int LoadSwitchStatus;
SemaphoreHandle_t LoadSwitchStatusMutex;

static void Switch_Polling_initDataStructs();

int Switch_Polling_init(){
    5834:	defffa04 	addi	sp,sp,-24
    5838:	dfc00515 	stw	ra,20(sp)
    583c:	df000415 	stw	fp,16(sp)
    5840:	df000404 	addi	fp,sp,16
	Switch_Polling_initDataStructs();
    5844:	00059680 	call	5968 <Switch_Polling_initDataStructs>

	if(xTaskCreate(Switch_Polling_handlerTask, "Switch_Polling_handlerTask", configMINIMAL_STACK_SIZE, NULL, SWITCH_POLLING_TASK_PRIORITY, NULL) !=pdPASS){
    5848:	d8000315 	stw	zero,12(sp)
    584c:	d8000215 	stw	zero,8(sp)
    5850:	d8000115 	stw	zero,4(sp)
    5854:	00800104 	movi	r2,4
    5858:	d8800015 	stw	r2,0(sp)
    585c:	000f883a 	mov	r7,zero
    5860:	01840004 	movi	r6,4096
    5864:	01420034 	movhi	r5,2048
    5868:	29404f04 	addi	r5,r5,316
    586c:	01000034 	movhi	r4,0
    5870:	21162804 	addi	r4,r4,22688
    5874:	0002b780 	call	2b78 <xTaskGenericCreate>
    5878:	10800060 	cmpeqi	r2,r2,1
    587c:	1000021e 	bne	r2,zero,5888 <Switch_Polling_init+0x54>
		return 1;
    5880:	00800044 	movi	r2,1
    5884:	00000106 	br	588c <Switch_Polling_init+0x58>
	}
	return 0;
    5888:	0005883a 	mov	r2,zero
}
    588c:	e037883a 	mov	sp,fp
    5890:	dfc00117 	ldw	ra,4(sp)
    5894:	df000017 	ldw	fp,0(sp)
    5898:	dec00204 	addi	sp,sp,8
    589c:	f800283a 	ret

000058a0 <Switch_Polling_handlerTask>:

static void Switch_Polling_handlerTask(void *pvParameters)
{
    58a0:	defffd04 	addi	sp,sp,-12
    58a4:	dfc00215 	stw	ra,8(sp)
    58a8:	df000115 	stw	fp,4(sp)
    58ac:	df000104 	addi	fp,sp,4
    58b0:	e13fff15 	stw	r4,-4(fp)
	while(1){

		if (xSemaphoreTake(SystemStatusMutex, (TickType_t)10) == pdTRUE){
    58b4:	d0a03a17 	ldw	r2,-32536(gp)
    58b8:	000f883a 	mov	r7,zero
    58bc:	01800284 	movi	r6,10
    58c0:	000b883a 	mov	r5,zero
    58c4:	1009883a 	mov	r4,r2
    58c8:	000222c0 	call	222c <xQueueGenericReceive>
    58cc:	10800058 	cmpnei	r2,r2,1
    58d0:	103ff81e 	bne	r2,zero,58b4 <__alt_data_end+0xf00058b4>

			if (xSemaphoreTake(LoadSwitchStatusMutex, (TickType_t)10) == pdTRUE) {
    58d4:	d0a04317 	ldw	r2,-32500(gp)
    58d8:	000f883a 	mov	r7,zero
    58dc:	01800284 	movi	r6,10
    58e0:	000b883a 	mov	r5,zero
    58e4:	1009883a 	mov	r4,r2
    58e8:	000222c0 	call	222c <xQueueGenericReceive>
    58ec:	10800058 	cmpnei	r2,r2,1
    58f0:	1000141e 	bne	r2,zero,5944 <Switch_Polling_handlerTask+0xa4>
				//printf("LoadSwithSemaphor\n\r");
				if (SystemStatus == SYSTEM_MANAGING){
    58f4:	d0a03917 	ldw	r2,-32540(gp)
    58f8:	10800058 	cmpnei	r2,r2,1
    58fc:	1000071e 	bne	r2,zero,591c <Switch_Polling_handlerTask+0x7c>
					LoadSwitchStatus &= IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    5900:	00800134 	movhi	r2,4
    5904:	108c2c04 	addi	r2,r2,12464
    5908:	10c00037 	ldwio	r3,0(r2)
    590c:	d0a04217 	ldw	r2,-32504(gp)
    5910:	1884703a 	and	r2,r3,r2
    5914:	d0a04215 	stw	r2,-32504(gp)
    5918:	00000406 	br	592c <Switch_Polling_handlerTask+0x8c>
				} else{
					LoadSwitchStatus = IORD_ALTERA_AVALON_PIO_DATA(SLIDE_SWITCH_BASE);
    591c:	00800134 	movhi	r2,4
    5920:	108c2c04 	addi	r2,r2,12464
    5924:	10800037 	ldwio	r2,0(r2)
    5928:	d0a04215 	stw	r2,-32504(gp)
				}

				xSemaphoreGive(LoadSwitchStatusMutex);
    592c:	d0a04317 	ldw	r2,-32500(gp)
    5930:	000f883a 	mov	r7,zero
    5934:	000d883a 	mov	r6,zero
    5938:	000b883a 	mov	r5,zero
    593c:	1009883a 	mov	r4,r2
    5940:	0001edc0 	call	1edc <xQueueGenericSend>
			}
			xSemaphoreGive(SystemStatusMutex);
    5944:	d0a03a17 	ldw	r2,-32536(gp)
    5948:	000f883a 	mov	r7,zero
    594c:	000d883a 	mov	r6,zero
    5950:	000b883a 	mov	r5,zero
    5954:	1009883a 	mov	r4,r2
    5958:	0001edc0 	call	1edc <xQueueGenericSend>
			//must delay when giving the semaphore so that the task wont take it again before the other
			vTaskDelay(pdMS_TO_TICKS(300));
    595c:	01004b04 	movi	r4,300
    5960:	0002e0c0 	call	2e0c <vTaskDelay>
		}
	}
    5964:	003fd306 	br	58b4 <__alt_data_end+0xf00058b4>

00005968 <Switch_Polling_initDataStructs>:
}

static void Switch_Polling_initDataStructs()
{
    5968:	defffe04 	addi	sp,sp,-8
    596c:	dfc00115 	stw	ra,4(sp)
    5970:	df000015 	stw	fp,0(sp)
    5974:	d839883a 	mov	fp,sp
	LoadSwitchStatusMutex = xSemaphoreCreateMutex();
    5978:	01000044 	movi	r4,1
    597c:	0001c800 	call	1c80 <xQueueCreateMutex>
    5980:	d0a04315 	stw	r2,-32500(gp)
	xSemaphoreGive(LoadSwitchStatusMutex);
    5984:	d0a04317 	ldw	r2,-32500(gp)
    5988:	000f883a 	mov	r7,zero
    598c:	000d883a 	mov	r6,zero
    5990:	000b883a 	mov	r5,zero
    5994:	1009883a 	mov	r4,r2
    5998:	0001edc0 	call	1edc <xQueueGenericSend>
}
    599c:	0001883a 	nop
    59a0:	e037883a 	mov	sp,fp
    59a4:	dfc00117 	ldw	ra,4(sp)
    59a8:	df000017 	ldw	fp,0(sp)
    59ac:	dec00204 	addi	sp,sp,8
    59b0:	f800283a 	ret

000059b4 <__gesf2>:
    59b4:	2004d5fa 	srli	r2,r4,23
    59b8:	2806d5fa 	srli	r3,r5,23
    59bc:	01802034 	movhi	r6,128
    59c0:	31bfffc4 	addi	r6,r6,-1
    59c4:	10803fcc 	andi	r2,r2,255
    59c8:	01c03fc4 	movi	r7,255
    59cc:	3110703a 	and	r8,r6,r4
    59d0:	18c03fcc 	andi	r3,r3,255
    59d4:	314c703a 	and	r6,r6,r5
    59d8:	2008d7fa 	srli	r4,r4,31
    59dc:	280ad7fa 	srli	r5,r5,31
    59e0:	11c01926 	beq	r2,r7,5a48 <__gesf2+0x94>
    59e4:	01c03fc4 	movi	r7,255
    59e8:	19c00f26 	beq	r3,r7,5a28 <__gesf2+0x74>
    59ec:	1000061e 	bne	r2,zero,5a08 <__gesf2+0x54>
    59f0:	400f003a 	cmpeq	r7,r8,zero
    59f4:	1800071e 	bne	r3,zero,5a14 <__gesf2+0x60>
    59f8:	3000061e 	bne	r6,zero,5a14 <__gesf2+0x60>
    59fc:	0005883a 	mov	r2,zero
    5a00:	40000e1e 	bne	r8,zero,5a3c <__gesf2+0x88>
    5a04:	f800283a 	ret
    5a08:	18000a1e 	bne	r3,zero,5a34 <__gesf2+0x80>
    5a0c:	30000b26 	beq	r6,zero,5a3c <__gesf2+0x88>
    5a10:	000f883a 	mov	r7,zero
    5a14:	29403fcc 	andi	r5,r5,255
    5a18:	38000726 	beq	r7,zero,5a38 <__gesf2+0x84>
    5a1c:	28000826 	beq	r5,zero,5a40 <__gesf2+0x8c>
    5a20:	00800044 	movi	r2,1
    5a24:	f800283a 	ret
    5a28:	303ff026 	beq	r6,zero,59ec <__alt_data_end+0xf00059ec>
    5a2c:	00bfff84 	movi	r2,-2
    5a30:	f800283a 	ret
    5a34:	29403fcc 	andi	r5,r5,255
    5a38:	21400526 	beq	r4,r5,5a50 <__gesf2+0x9c>
    5a3c:	203ff826 	beq	r4,zero,5a20 <__alt_data_end+0xf0005a20>
    5a40:	00bfffc4 	movi	r2,-1
    5a44:	f800283a 	ret
    5a48:	403fe626 	beq	r8,zero,59e4 <__alt_data_end+0xf00059e4>
    5a4c:	003ff706 	br	5a2c <__alt_data_end+0xf0005a2c>
    5a50:	18bffa16 	blt	r3,r2,5a3c <__alt_data_end+0xf0005a3c>
    5a54:	10c00216 	blt	r2,r3,5a60 <__gesf2+0xac>
    5a58:	323ff836 	bltu	r6,r8,5a3c <__alt_data_end+0xf0005a3c>
    5a5c:	4180022e 	bgeu	r8,r6,5a68 <__gesf2+0xb4>
    5a60:	203fef1e 	bne	r4,zero,5a20 <__alt_data_end+0xf0005a20>
    5a64:	003ff606 	br	5a40 <__alt_data_end+0xf0005a40>
    5a68:	0005883a 	mov	r2,zero
    5a6c:	f800283a 	ret

00005a70 <__lesf2>:
    5a70:	2004d5fa 	srli	r2,r4,23
    5a74:	280cd5fa 	srli	r6,r5,23
    5a78:	00c02034 	movhi	r3,128
    5a7c:	18ffffc4 	addi	r3,r3,-1
    5a80:	10803fcc 	andi	r2,r2,255
    5a84:	01c03fc4 	movi	r7,255
    5a88:	1910703a 	and	r8,r3,r4
    5a8c:	31803fcc 	andi	r6,r6,255
    5a90:	1946703a 	and	r3,r3,r5
    5a94:	2008d7fa 	srli	r4,r4,31
    5a98:	280ad7fa 	srli	r5,r5,31
    5a9c:	11c01b26 	beq	r2,r7,5b0c <__lesf2+0x9c>
    5aa0:	01c03fc4 	movi	r7,255
    5aa4:	31c01126 	beq	r6,r7,5aec <__lesf2+0x7c>
    5aa8:	1000071e 	bne	r2,zero,5ac8 <__lesf2+0x58>
    5aac:	400f003a 	cmpeq	r7,r8,zero
    5ab0:	21003fcc 	andi	r4,r4,255
    5ab4:	3000081e 	bne	r6,zero,5ad8 <__lesf2+0x68>
    5ab8:	1800071e 	bne	r3,zero,5ad8 <__lesf2+0x68>
    5abc:	0005883a 	mov	r2,zero
    5ac0:	40000f1e 	bne	r8,zero,5b00 <__lesf2+0x90>
    5ac4:	f800283a 	ret
    5ac8:	21003fcc 	andi	r4,r4,255
    5acc:	30000a1e 	bne	r6,zero,5af8 <__lesf2+0x88>
    5ad0:	18000b26 	beq	r3,zero,5b00 <__lesf2+0x90>
    5ad4:	000f883a 	mov	r7,zero
    5ad8:	29403fcc 	andi	r5,r5,255
    5adc:	38000726 	beq	r7,zero,5afc <__lesf2+0x8c>
    5ae0:	28000826 	beq	r5,zero,5b04 <__lesf2+0x94>
    5ae4:	00800044 	movi	r2,1
    5ae8:	f800283a 	ret
    5aec:	183fee26 	beq	r3,zero,5aa8 <__alt_data_end+0xf0005aa8>
    5af0:	00800084 	movi	r2,2
    5af4:	f800283a 	ret
    5af8:	29403fcc 	andi	r5,r5,255
    5afc:	21400626 	beq	r4,r5,5b18 <__lesf2+0xa8>
    5b00:	203ff826 	beq	r4,zero,5ae4 <__alt_data_end+0xf0005ae4>
    5b04:	00bfffc4 	movi	r2,-1
    5b08:	f800283a 	ret
    5b0c:	403fe426 	beq	r8,zero,5aa0 <__alt_data_end+0xf0005aa0>
    5b10:	00800084 	movi	r2,2
    5b14:	f800283a 	ret
    5b18:	30bff916 	blt	r6,r2,5b00 <__alt_data_end+0xf0005b00>
    5b1c:	11800216 	blt	r2,r6,5b28 <__lesf2+0xb8>
    5b20:	1a3ff736 	bltu	r3,r8,5b00 <__alt_data_end+0xf0005b00>
    5b24:	40c0022e 	bgeu	r8,r3,5b30 <__lesf2+0xc0>
    5b28:	203fee1e 	bne	r4,zero,5ae4 <__alt_data_end+0xf0005ae4>
    5b2c:	003ff506 	br	5b04 <__alt_data_end+0xf0005b04>
    5b30:	0005883a 	mov	r2,zero
    5b34:	f800283a 	ret

00005b38 <__subsf3>:
    5b38:	defffc04 	addi	sp,sp,-16
    5b3c:	280cd5fa 	srli	r6,r5,23
    5b40:	dc000015 	stw	r16,0(sp)
    5b44:	01c02034 	movhi	r7,128
    5b48:	2020d5fa 	srli	r16,r4,23
    5b4c:	39ffffc4 	addi	r7,r7,-1
    5b50:	3906703a 	and	r3,r7,r4
    5b54:	dc400115 	stw	r17,4(sp)
    5b58:	394e703a 	and	r7,r7,r5
    5b5c:	2022d7fa 	srli	r17,r4,31
    5b60:	dfc00315 	stw	ra,12(sp)
    5b64:	dc800215 	stw	r18,8(sp)
    5b68:	31803fcc 	andi	r6,r6,255
    5b6c:	01003fc4 	movi	r4,255
    5b70:	84003fcc 	andi	r16,r16,255
    5b74:	180690fa 	slli	r3,r3,3
    5b78:	2804d7fa 	srli	r2,r5,31
    5b7c:	380e90fa 	slli	r7,r7,3
    5b80:	31006d26 	beq	r6,r4,5d38 <__subsf3+0x200>
    5b84:	1080005c 	xori	r2,r2,1
    5b88:	8189c83a 	sub	r4,r16,r6
    5b8c:	14404f26 	beq	r2,r17,5ccc <__subsf3+0x194>
    5b90:	0100770e 	bge	zero,r4,5d70 <__subsf3+0x238>
    5b94:	30001e1e 	bne	r6,zero,5c10 <__subsf3+0xd8>
    5b98:	38006a1e 	bne	r7,zero,5d44 <__subsf3+0x20c>
    5b9c:	188001cc 	andi	r2,r3,7
    5ba0:	10000426 	beq	r2,zero,5bb4 <__subsf3+0x7c>
    5ba4:	188003cc 	andi	r2,r3,15
    5ba8:	01000104 	movi	r4,4
    5bac:	11000126 	beq	r2,r4,5bb4 <__subsf3+0x7c>
    5bb0:	1907883a 	add	r3,r3,r4
    5bb4:	1881002c 	andhi	r2,r3,1024
    5bb8:	10003926 	beq	r2,zero,5ca0 <__subsf3+0x168>
    5bbc:	84000044 	addi	r16,r16,1
    5bc0:	00803fc4 	movi	r2,255
    5bc4:	80807526 	beq	r16,r2,5d9c <__subsf3+0x264>
    5bc8:	180691ba 	slli	r3,r3,6
    5bcc:	8880004c 	andi	r2,r17,1
    5bd0:	180ad27a 	srli	r5,r3,9
    5bd4:	84003fcc 	andi	r16,r16,255
    5bd8:	800695fa 	slli	r3,r16,23
    5bdc:	10803fcc 	andi	r2,r2,255
    5be0:	01002034 	movhi	r4,128
    5be4:	213fffc4 	addi	r4,r4,-1
    5be8:	100497fa 	slli	r2,r2,31
    5bec:	2920703a 	and	r16,r5,r4
    5bf0:	80e0b03a 	or	r16,r16,r3
    5bf4:	8084b03a 	or	r2,r16,r2
    5bf8:	dfc00317 	ldw	ra,12(sp)
    5bfc:	dc800217 	ldw	r18,8(sp)
    5c00:	dc400117 	ldw	r17,4(sp)
    5c04:	dc000017 	ldw	r16,0(sp)
    5c08:	dec00404 	addi	sp,sp,16
    5c0c:	f800283a 	ret
    5c10:	00803fc4 	movi	r2,255
    5c14:	80bfe126 	beq	r16,r2,5b9c <__alt_data_end+0xf0005b9c>
    5c18:	39c10034 	orhi	r7,r7,1024
    5c1c:	008006c4 	movi	r2,27
    5c20:	11007416 	blt	r2,r4,5df4 <__subsf3+0x2bc>
    5c24:	00800804 	movi	r2,32
    5c28:	1105c83a 	sub	r2,r2,r4
    5c2c:	3884983a 	sll	r2,r7,r2
    5c30:	390ed83a 	srl	r7,r7,r4
    5c34:	1008c03a 	cmpne	r4,r2,zero
    5c38:	390eb03a 	or	r7,r7,r4
    5c3c:	19c7c83a 	sub	r3,r3,r7
    5c40:	1881002c 	andhi	r2,r3,1024
    5c44:	10001426 	beq	r2,zero,5c98 <__subsf3+0x160>
    5c48:	04810034 	movhi	r18,1024
    5c4c:	94bfffc4 	addi	r18,r18,-1
    5c50:	1ca4703a 	and	r18,r3,r18
    5c54:	9009883a 	mov	r4,r18
    5c58:	0006d1c0 	call	6d1c <__clzsi2>
    5c5c:	10bffec4 	addi	r2,r2,-5
    5c60:	90a4983a 	sll	r18,r18,r2
    5c64:	14005116 	blt	r2,r16,5dac <__subsf3+0x274>
    5c68:	1405c83a 	sub	r2,r2,r16
    5c6c:	10c00044 	addi	r3,r2,1
    5c70:	00800804 	movi	r2,32
    5c74:	10c5c83a 	sub	r2,r2,r3
    5c78:	9084983a 	sll	r2,r18,r2
    5c7c:	90e4d83a 	srl	r18,r18,r3
    5c80:	0021883a 	mov	r16,zero
    5c84:	1006c03a 	cmpne	r3,r2,zero
    5c88:	90c6b03a 	or	r3,r18,r3
    5c8c:	003fc306 	br	5b9c <__alt_data_end+0xf0005b9c>
    5c90:	2000e026 	beq	r4,zero,6014 <__subsf3+0x4dc>
    5c94:	2007883a 	mov	r3,r4
    5c98:	188001cc 	andi	r2,r3,7
    5c9c:	103fc11e 	bne	r2,zero,5ba4 <__alt_data_end+0xf0005ba4>
    5ca0:	180ad0fa 	srli	r5,r3,3
    5ca4:	00c03fc4 	movi	r3,255
    5ca8:	8880004c 	andi	r2,r17,1
    5cac:	80c0031e 	bne	r16,r3,5cbc <__subsf3+0x184>
    5cb0:	28006d26 	beq	r5,zero,5e68 <__subsf3+0x330>
    5cb4:	29401034 	orhi	r5,r5,64
    5cb8:	043fffc4 	movi	r16,-1
    5cbc:	00c02034 	movhi	r3,128
    5cc0:	18ffffc4 	addi	r3,r3,-1
    5cc4:	28ca703a 	and	r5,r5,r3
    5cc8:	003fc206 	br	5bd4 <__alt_data_end+0xf0005bd4>
    5ccc:	01003c0e 	bge	zero,r4,5dc0 <__subsf3+0x288>
    5cd0:	30002126 	beq	r6,zero,5d58 <__subsf3+0x220>
    5cd4:	01403fc4 	movi	r5,255
    5cd8:	817fb026 	beq	r16,r5,5b9c <__alt_data_end+0xf0005b9c>
    5cdc:	39c10034 	orhi	r7,r7,1024
    5ce0:	014006c4 	movi	r5,27
    5ce4:	29007416 	blt	r5,r4,5eb8 <__subsf3+0x380>
    5ce8:	01400804 	movi	r5,32
    5cec:	290bc83a 	sub	r5,r5,r4
    5cf0:	394a983a 	sll	r5,r7,r5
    5cf4:	390ed83a 	srl	r7,r7,r4
    5cf8:	2808c03a 	cmpne	r4,r5,zero
    5cfc:	390eb03a 	or	r7,r7,r4
    5d00:	19c7883a 	add	r3,r3,r7
    5d04:	1901002c 	andhi	r4,r3,1024
    5d08:	20003826 	beq	r4,zero,5dec <__subsf3+0x2b4>
    5d0c:	84000044 	addi	r16,r16,1
    5d10:	01003fc4 	movi	r4,255
    5d14:	81005426 	beq	r16,r4,5e68 <__subsf3+0x330>
    5d18:	1023883a 	mov	r17,r2
    5d1c:	00bf0034 	movhi	r2,64512
    5d20:	10bfffc4 	addi	r2,r2,-1
    5d24:	1900004c 	andi	r4,r3,1
    5d28:	1886703a 	and	r3,r3,r2
    5d2c:	1806d07a 	srli	r3,r3,1
    5d30:	1906b03a 	or	r3,r3,r4
    5d34:	003f9906 	br	5b9c <__alt_data_end+0xf0005b9c>
    5d38:	383f9226 	beq	r7,zero,5b84 <__alt_data_end+0xf0005b84>
    5d3c:	10803fcc 	andi	r2,r2,255
    5d40:	003f9106 	br	5b88 <__alt_data_end+0xf0005b88>
    5d44:	213fffc4 	addi	r4,r4,-1
    5d48:	203fbc26 	beq	r4,zero,5c3c <__alt_data_end+0xf0005c3c>
    5d4c:	00803fc4 	movi	r2,255
    5d50:	80bfb21e 	bne	r16,r2,5c1c <__alt_data_end+0xf0005c1c>
    5d54:	003f9106 	br	5b9c <__alt_data_end+0xf0005b9c>
    5d58:	383f9026 	beq	r7,zero,5b9c <__alt_data_end+0xf0005b9c>
    5d5c:	213fffc4 	addi	r4,r4,-1
    5d60:	203fe726 	beq	r4,zero,5d00 <__alt_data_end+0xf0005d00>
    5d64:	01403fc4 	movi	r5,255
    5d68:	817fdd1e 	bne	r16,r5,5ce0 <__alt_data_end+0xf0005ce0>
    5d6c:	003f8b06 	br	5b9c <__alt_data_end+0xf0005b9c>
    5d70:	2000221e 	bne	r4,zero,5dfc <__subsf3+0x2c4>
    5d74:	81000044 	addi	r4,r16,1
    5d78:	21003fcc 	andi	r4,r4,255
    5d7c:	01400044 	movi	r5,1
    5d80:	2900470e 	bge	r5,r4,5ea0 <__subsf3+0x368>
    5d84:	19e5c83a 	sub	r18,r3,r7
    5d88:	9141002c 	andhi	r5,r18,1024
    5d8c:	28002d26 	beq	r5,zero,5e44 <__subsf3+0x30c>
    5d90:	38e5c83a 	sub	r18,r7,r3
    5d94:	1023883a 	mov	r17,r2
    5d98:	003fae06 	br	5c54 <__alt_data_end+0xf0005c54>
    5d9c:	8880004c 	andi	r2,r17,1
    5da0:	043fffc4 	movi	r16,-1
    5da4:	000b883a 	mov	r5,zero
    5da8:	003f8a06 	br	5bd4 <__alt_data_end+0xf0005bd4>
    5dac:	00ff0034 	movhi	r3,64512
    5db0:	18ffffc4 	addi	r3,r3,-1
    5db4:	80a1c83a 	sub	r16,r16,r2
    5db8:	90c6703a 	and	r3,r18,r3
    5dbc:	003f7706 	br	5b9c <__alt_data_end+0xf0005b9c>
    5dc0:	2000431e 	bne	r4,zero,5ed0 <__subsf3+0x398>
    5dc4:	81000044 	addi	r4,r16,1
    5dc8:	21803fcc 	andi	r6,r4,255
    5dcc:	01400044 	movi	r5,1
    5dd0:	2980280e 	bge	r5,r6,5e74 <__subsf3+0x33c>
    5dd4:	01403fc4 	movi	r5,255
    5dd8:	21402326 	beq	r4,r5,5e68 <__subsf3+0x330>
    5ddc:	19c7883a 	add	r3,r3,r7
    5de0:	1806d07a 	srli	r3,r3,1
    5de4:	2021883a 	mov	r16,r4
    5de8:	003f6c06 	br	5b9c <__alt_data_end+0xf0005b9c>
    5dec:	1023883a 	mov	r17,r2
    5df0:	003fa906 	br	5c98 <__alt_data_end+0xf0005c98>
    5df4:	01c00044 	movi	r7,1
    5df8:	003f9006 	br	5c3c <__alt_data_end+0xf0005c3c>
    5dfc:	8000151e 	bne	r16,zero,5e54 <__subsf3+0x31c>
    5e00:	18002f26 	beq	r3,zero,5ec0 <__subsf3+0x388>
    5e04:	0108303a 	nor	r4,zero,r4
    5e08:	20000a26 	beq	r4,zero,5e34 <__subsf3+0x2fc>
    5e0c:	01403fc4 	movi	r5,255
    5e10:	31402b26 	beq	r6,r5,5ec0 <__subsf3+0x388>
    5e14:	014006c4 	movi	r5,27
    5e18:	29006e16 	blt	r5,r4,5fd4 <__subsf3+0x49c>
    5e1c:	01400804 	movi	r5,32
    5e20:	290bc83a 	sub	r5,r5,r4
    5e24:	194a983a 	sll	r5,r3,r5
    5e28:	1908d83a 	srl	r4,r3,r4
    5e2c:	2806c03a 	cmpne	r3,r5,zero
    5e30:	20c6b03a 	or	r3,r4,r3
    5e34:	38c7c83a 	sub	r3,r7,r3
    5e38:	3021883a 	mov	r16,r6
    5e3c:	1023883a 	mov	r17,r2
    5e40:	003f7f06 	br	5c40 <__alt_data_end+0xf0005c40>
    5e44:	903f831e 	bne	r18,zero,5c54 <__alt_data_end+0xf0005c54>
    5e48:	0005883a 	mov	r2,zero
    5e4c:	0021883a 	mov	r16,zero
    5e50:	003f9a06 	br	5cbc <__alt_data_end+0xf0005cbc>
    5e54:	01403fc4 	movi	r5,255
    5e58:	31401926 	beq	r6,r5,5ec0 <__subsf3+0x388>
    5e5c:	0109c83a 	sub	r4,zero,r4
    5e60:	18c10034 	orhi	r3,r3,1024
    5e64:	003feb06 	br	5e14 <__alt_data_end+0xf0005e14>
    5e68:	043fffc4 	movi	r16,-1
    5e6c:	000b883a 	mov	r5,zero
    5e70:	003f5806 	br	5bd4 <__alt_data_end+0xf0005bd4>
    5e74:	8000481e 	bne	r16,zero,5f98 <__subsf3+0x460>
    5e78:	18006226 	beq	r3,zero,6004 <__subsf3+0x4cc>
    5e7c:	383f4726 	beq	r7,zero,5b9c <__alt_data_end+0xf0005b9c>
    5e80:	19c7883a 	add	r3,r3,r7
    5e84:	1881002c 	andhi	r2,r3,1024
    5e88:	103f8326 	beq	r2,zero,5c98 <__alt_data_end+0xf0005c98>
    5e8c:	00bf0034 	movhi	r2,64512
    5e90:	10bfffc4 	addi	r2,r2,-1
    5e94:	2821883a 	mov	r16,r5
    5e98:	1886703a 	and	r3,r3,r2
    5e9c:	003f3f06 	br	5b9c <__alt_data_end+0xf0005b9c>
    5ea0:	80001c1e 	bne	r16,zero,5f14 <__subsf3+0x3dc>
    5ea4:	1800261e 	bne	r3,zero,5f40 <__subsf3+0x408>
    5ea8:	38004c26 	beq	r7,zero,5fdc <__subsf3+0x4a4>
    5eac:	3807883a 	mov	r3,r7
    5eb0:	1023883a 	mov	r17,r2
    5eb4:	003f3906 	br	5b9c <__alt_data_end+0xf0005b9c>
    5eb8:	01c00044 	movi	r7,1
    5ebc:	003f9006 	br	5d00 <__alt_data_end+0xf0005d00>
    5ec0:	3807883a 	mov	r3,r7
    5ec4:	3021883a 	mov	r16,r6
    5ec8:	1023883a 	mov	r17,r2
    5ecc:	003f3306 	br	5b9c <__alt_data_end+0xf0005b9c>
    5ed0:	8000161e 	bne	r16,zero,5f2c <__subsf3+0x3f4>
    5ed4:	18002d26 	beq	r3,zero,5f8c <__subsf3+0x454>
    5ed8:	0108303a 	nor	r4,zero,r4
    5edc:	20000a26 	beq	r4,zero,5f08 <__subsf3+0x3d0>
    5ee0:	01403fc4 	movi	r5,255
    5ee4:	31402926 	beq	r6,r5,5f8c <__subsf3+0x454>
    5ee8:	014006c4 	movi	r5,27
    5eec:	29004716 	blt	r5,r4,600c <__subsf3+0x4d4>
    5ef0:	01400804 	movi	r5,32
    5ef4:	290bc83a 	sub	r5,r5,r4
    5ef8:	194a983a 	sll	r5,r3,r5
    5efc:	1908d83a 	srl	r4,r3,r4
    5f00:	2806c03a 	cmpne	r3,r5,zero
    5f04:	20c6b03a 	or	r3,r4,r3
    5f08:	19c7883a 	add	r3,r3,r7
    5f0c:	3021883a 	mov	r16,r6
    5f10:	003f7c06 	br	5d04 <__alt_data_end+0xf0005d04>
    5f14:	1800111e 	bne	r3,zero,5f5c <__subsf3+0x424>
    5f18:	38003326 	beq	r7,zero,5fe8 <__subsf3+0x4b0>
    5f1c:	3807883a 	mov	r3,r7
    5f20:	1023883a 	mov	r17,r2
    5f24:	04003fc4 	movi	r16,255
    5f28:	003f1c06 	br	5b9c <__alt_data_end+0xf0005b9c>
    5f2c:	01403fc4 	movi	r5,255
    5f30:	31401626 	beq	r6,r5,5f8c <__subsf3+0x454>
    5f34:	0109c83a 	sub	r4,zero,r4
    5f38:	18c10034 	orhi	r3,r3,1024
    5f3c:	003fea06 	br	5ee8 <__alt_data_end+0xf0005ee8>
    5f40:	383f1626 	beq	r7,zero,5b9c <__alt_data_end+0xf0005b9c>
    5f44:	19c9c83a 	sub	r4,r3,r7
    5f48:	2141002c 	andhi	r5,r4,1024
    5f4c:	283f5026 	beq	r5,zero,5c90 <__alt_data_end+0xf0005c90>
    5f50:	38c7c83a 	sub	r3,r7,r3
    5f54:	1023883a 	mov	r17,r2
    5f58:	003f1006 	br	5b9c <__alt_data_end+0xf0005b9c>
    5f5c:	38001b26 	beq	r7,zero,5fcc <__subsf3+0x494>
    5f60:	1806d0fa 	srli	r3,r3,3
    5f64:	1900102c 	andhi	r4,r3,64
    5f68:	20000526 	beq	r4,zero,5f80 <__subsf3+0x448>
    5f6c:	380ed0fa 	srli	r7,r7,3
    5f70:	3900102c 	andhi	r4,r7,64
    5f74:	2000021e 	bne	r4,zero,5f80 <__subsf3+0x448>
    5f78:	3807883a 	mov	r3,r7
    5f7c:	1023883a 	mov	r17,r2
    5f80:	180690fa 	slli	r3,r3,3
    5f84:	04003fc4 	movi	r16,255
    5f88:	003f0406 	br	5b9c <__alt_data_end+0xf0005b9c>
    5f8c:	3807883a 	mov	r3,r7
    5f90:	3021883a 	mov	r16,r6
    5f94:	003f0106 	br	5b9c <__alt_data_end+0xf0005b9c>
    5f98:	18001726 	beq	r3,zero,5ff8 <__subsf3+0x4c0>
    5f9c:	38000b26 	beq	r7,zero,5fcc <__subsf3+0x494>
    5fa0:	1806d0fa 	srli	r3,r3,3
    5fa4:	1900102c 	andhi	r4,r3,64
    5fa8:	20000426 	beq	r4,zero,5fbc <__subsf3+0x484>
    5fac:	380ed0fa 	srli	r7,r7,3
    5fb0:	3900102c 	andhi	r4,r7,64
    5fb4:	2000011e 	bne	r4,zero,5fbc <__subsf3+0x484>
    5fb8:	3807883a 	mov	r3,r7
    5fbc:	180690fa 	slli	r3,r3,3
    5fc0:	1023883a 	mov	r17,r2
    5fc4:	04003fc4 	movi	r16,255
    5fc8:	003ef406 	br	5b9c <__alt_data_end+0xf0005b9c>
    5fcc:	04003fc4 	movi	r16,255
    5fd0:	003ef206 	br	5b9c <__alt_data_end+0xf0005b9c>
    5fd4:	00c00044 	movi	r3,1
    5fd8:	003f9606 	br	5e34 <__alt_data_end+0xf0005e34>
    5fdc:	000b883a 	mov	r5,zero
    5fe0:	0005883a 	mov	r2,zero
    5fe4:	003f3506 	br	5cbc <__alt_data_end+0xf0005cbc>
    5fe8:	01402034 	movhi	r5,128
    5fec:	297fffc4 	addi	r5,r5,-1
    5ff0:	0005883a 	mov	r2,zero
    5ff4:	003f2f06 	br	5cb4 <__alt_data_end+0xf0005cb4>
    5ff8:	3807883a 	mov	r3,r7
    5ffc:	04003fc4 	movi	r16,255
    6000:	003ee606 	br	5b9c <__alt_data_end+0xf0005b9c>
    6004:	3807883a 	mov	r3,r7
    6008:	003ee406 	br	5b9c <__alt_data_end+0xf0005b9c>
    600c:	00c00044 	movi	r3,1
    6010:	003fbd06 	br	5f08 <__alt_data_end+0xf0005f08>
    6014:	0005883a 	mov	r2,zero
    6018:	003f2806 	br	5cbc <__alt_data_end+0xf0005cbc>

0000601c <__fixsfsi>:
    601c:	200ad5fa 	srli	r5,r4,23
    6020:	00c02034 	movhi	r3,128
    6024:	18ffffc4 	addi	r3,r3,-1
    6028:	29403fcc 	andi	r5,r5,255
    602c:	00801f84 	movi	r2,126
    6030:	1906703a 	and	r3,r3,r4
    6034:	2008d7fa 	srli	r4,r4,31
    6038:	11400e0e 	bge	r2,r5,6074 <__fixsfsi+0x58>
    603c:	00802744 	movi	r2,157
    6040:	11400816 	blt	r2,r5,6064 <__fixsfsi+0x48>
    6044:	00802544 	movi	r2,149
    6048:	18c02034 	orhi	r3,r3,128
    604c:	11400b0e 	bge	r2,r5,607c <__fixsfsi+0x60>
    6050:	28bfda84 	addi	r2,r5,-150
    6054:	1884983a 	sll	r2,r3,r2
    6058:	20000726 	beq	r4,zero,6078 <__fixsfsi+0x5c>
    605c:	0085c83a 	sub	r2,zero,r2
    6060:	f800283a 	ret
    6064:	00a00034 	movhi	r2,32768
    6068:	10bfffc4 	addi	r2,r2,-1
    606c:	2085883a 	add	r2,r4,r2
    6070:	f800283a 	ret
    6074:	0005883a 	mov	r2,zero
    6078:	f800283a 	ret
    607c:	00802584 	movi	r2,150
    6080:	1145c83a 	sub	r2,r2,r5
    6084:	1884d83a 	srl	r2,r3,r2
    6088:	003ff306 	br	6058 <__alt_data_end+0xf0006058>

0000608c <__floatsisf>:
    608c:	defffd04 	addi	sp,sp,-12
    6090:	dfc00215 	stw	ra,8(sp)
    6094:	dc400115 	stw	r17,4(sp)
    6098:	dc000015 	stw	r16,0(sp)
    609c:	20003526 	beq	r4,zero,6174 <__floatsisf+0xe8>
    60a0:	2021883a 	mov	r16,r4
    60a4:	2022d7fa 	srli	r17,r4,31
    60a8:	20003616 	blt	r4,zero,6184 <__floatsisf+0xf8>
    60ac:	8009883a 	mov	r4,r16
    60b0:	0006d1c0 	call	6d1c <__clzsi2>
    60b4:	00c02784 	movi	r3,158
    60b8:	1887c83a 	sub	r3,r3,r2
    60bc:	01002584 	movi	r4,150
    60c0:	20c01416 	blt	r4,r3,6114 <__floatsisf+0x88>
    60c4:	20c9c83a 	sub	r4,r4,r3
    60c8:	8120983a 	sll	r16,r16,r4
    60cc:	00802034 	movhi	r2,128
    60d0:	10bfffc4 	addi	r2,r2,-1
    60d4:	8809883a 	mov	r4,r17
    60d8:	80a0703a 	and	r16,r16,r2
    60dc:	18803fcc 	andi	r2,r3,255
    60e0:	100695fa 	slli	r3,r2,23
    60e4:	20803fcc 	andi	r2,r4,255
    60e8:	100897fa 	slli	r4,r2,31
    60ec:	00802034 	movhi	r2,128
    60f0:	10bfffc4 	addi	r2,r2,-1
    60f4:	8084703a 	and	r2,r16,r2
    60f8:	10c4b03a 	or	r2,r2,r3
    60fc:	1104b03a 	or	r2,r2,r4
    6100:	dfc00217 	ldw	ra,8(sp)
    6104:	dc400117 	ldw	r17,4(sp)
    6108:	dc000017 	ldw	r16,0(sp)
    610c:	dec00304 	addi	sp,sp,12
    6110:	f800283a 	ret
    6114:	01002644 	movi	r4,153
    6118:	20c01c16 	blt	r4,r3,618c <__floatsisf+0x100>
    611c:	20c9c83a 	sub	r4,r4,r3
    6120:	8120983a 	sll	r16,r16,r4
    6124:	013f0034 	movhi	r4,64512
    6128:	213fffc4 	addi	r4,r4,-1
    612c:	814001cc 	andi	r5,r16,7
    6130:	8108703a 	and	r4,r16,r4
    6134:	28000426 	beq	r5,zero,6148 <__floatsisf+0xbc>
    6138:	840003cc 	andi	r16,r16,15
    613c:	01400104 	movi	r5,4
    6140:	81400126 	beq	r16,r5,6148 <__floatsisf+0xbc>
    6144:	2149883a 	add	r4,r4,r5
    6148:	2141002c 	andhi	r5,r4,1024
    614c:	28000526 	beq	r5,zero,6164 <__floatsisf+0xd8>
    6150:	00c027c4 	movi	r3,159
    6154:	1887c83a 	sub	r3,r3,r2
    6158:	00bf0034 	movhi	r2,64512
    615c:	10bfffc4 	addi	r2,r2,-1
    6160:	2088703a 	and	r4,r4,r2
    6164:	202091ba 	slli	r16,r4,6
    6168:	8809883a 	mov	r4,r17
    616c:	8020d27a 	srli	r16,r16,9
    6170:	003fda06 	br	60dc <__alt_data_end+0xf00060dc>
    6174:	0009883a 	mov	r4,zero
    6178:	0007883a 	mov	r3,zero
    617c:	0021883a 	mov	r16,zero
    6180:	003fd606 	br	60dc <__alt_data_end+0xf00060dc>
    6184:	0121c83a 	sub	r16,zero,r4
    6188:	003fc806 	br	60ac <__alt_data_end+0xf00060ac>
    618c:	01002e44 	movi	r4,185
    6190:	20c9c83a 	sub	r4,r4,r3
    6194:	01400144 	movi	r5,5
    6198:	8108983a 	sll	r4,r16,r4
    619c:	288bc83a 	sub	r5,r5,r2
    61a0:	8160d83a 	srl	r16,r16,r5
    61a4:	2008c03a 	cmpne	r4,r4,zero
    61a8:	8120b03a 	or	r16,r16,r4
    61ac:	003fdd06 	br	6124 <__alt_data_end+0xf0006124>

000061b0 <__divdf3>:
    61b0:	defff204 	addi	sp,sp,-56
    61b4:	dd400915 	stw	r21,36(sp)
    61b8:	282ad53a 	srli	r21,r5,20
    61bc:	dd000815 	stw	r20,32(sp)
    61c0:	2828d7fa 	srli	r20,r5,31
    61c4:	dc000415 	stw	r16,16(sp)
    61c8:	04000434 	movhi	r16,16
    61cc:	df000c15 	stw	fp,48(sp)
    61d0:	843fffc4 	addi	r16,r16,-1
    61d4:	dfc00d15 	stw	ra,52(sp)
    61d8:	ddc00b15 	stw	r23,44(sp)
    61dc:	dd800a15 	stw	r22,40(sp)
    61e0:	dcc00715 	stw	r19,28(sp)
    61e4:	dc800615 	stw	r18,24(sp)
    61e8:	dc400515 	stw	r17,20(sp)
    61ec:	ad41ffcc 	andi	r21,r21,2047
    61f0:	2c20703a 	and	r16,r5,r16
    61f4:	a7003fcc 	andi	fp,r20,255
    61f8:	a8006126 	beq	r21,zero,6380 <__divdf3+0x1d0>
    61fc:	0081ffc4 	movi	r2,2047
    6200:	2025883a 	mov	r18,r4
    6204:	a8803726 	beq	r21,r2,62e4 <__divdf3+0x134>
    6208:	80800434 	orhi	r2,r16,16
    620c:	100490fa 	slli	r2,r2,3
    6210:	2020d77a 	srli	r16,r4,29
    6214:	202490fa 	slli	r18,r4,3
    6218:	ad7f0044 	addi	r21,r21,-1023
    621c:	80a0b03a 	or	r16,r16,r2
    6220:	0027883a 	mov	r19,zero
    6224:	0013883a 	mov	r9,zero
    6228:	3804d53a 	srli	r2,r7,20
    622c:	382cd7fa 	srli	r22,r7,31
    6230:	04400434 	movhi	r17,16
    6234:	8c7fffc4 	addi	r17,r17,-1
    6238:	1081ffcc 	andi	r2,r2,2047
    623c:	3011883a 	mov	r8,r6
    6240:	3c62703a 	and	r17,r7,r17
    6244:	b5c03fcc 	andi	r23,r22,255
    6248:	10006c26 	beq	r2,zero,63fc <__divdf3+0x24c>
    624c:	00c1ffc4 	movi	r3,2047
    6250:	10c06426 	beq	r2,r3,63e4 <__divdf3+0x234>
    6254:	88c00434 	orhi	r3,r17,16
    6258:	180690fa 	slli	r3,r3,3
    625c:	3022d77a 	srli	r17,r6,29
    6260:	301090fa 	slli	r8,r6,3
    6264:	10bf0044 	addi	r2,r2,-1023
    6268:	88e2b03a 	or	r17,r17,r3
    626c:	000f883a 	mov	r7,zero
    6270:	a58cf03a 	xor	r6,r20,r22
    6274:	3cc8b03a 	or	r4,r7,r19
    6278:	a8abc83a 	sub	r21,r21,r2
    627c:	008003c4 	movi	r2,15
    6280:	3007883a 	mov	r3,r6
    6284:	34c03fcc 	andi	r19,r6,255
    6288:	11009036 	bltu	r2,r4,64cc <__divdf3+0x31c>
    628c:	200890ba 	slli	r4,r4,2
    6290:	00800034 	movhi	r2,0
    6294:	1098a904 	addi	r2,r2,25252
    6298:	2089883a 	add	r4,r4,r2
    629c:	20800017 	ldw	r2,0(r4)
    62a0:	1000683a 	jmp	r2
    62a4:	000064cc 	andi	zero,zero,403
    62a8:	0000631c 	xori	zero,zero,396
    62ac:	000064bc 	xorhi	zero,zero,402
    62b0:	00006310 	cmplti	zero,zero,396
    62b4:	000064bc 	xorhi	zero,zero,402
    62b8:	00006490 	cmplti	zero,zero,402
    62bc:	000064bc 	xorhi	zero,zero,402
    62c0:	00006310 	cmplti	zero,zero,396
    62c4:	0000631c 	xori	zero,zero,396
    62c8:	0000631c 	xori	zero,zero,396
    62cc:	00006490 	cmplti	zero,zero,402
    62d0:	00006310 	cmplti	zero,zero,396
    62d4:	00006300 	call	630 <prvCheckDelayedList+0xb8>
    62d8:	00006300 	call	630 <prvCheckDelayedList+0xb8>
    62dc:	00006300 	call	630 <prvCheckDelayedList+0xb8>
    62e0:	000067b0 	cmpltui	zero,zero,414
    62e4:	2404b03a 	or	r2,r4,r16
    62e8:	1000661e 	bne	r2,zero,6484 <__divdf3+0x2d4>
    62ec:	04c00204 	movi	r19,8
    62f0:	0021883a 	mov	r16,zero
    62f4:	0025883a 	mov	r18,zero
    62f8:	02400084 	movi	r9,2
    62fc:	003fca06 	br	6228 <__alt_data_end+0xf0006228>
    6300:	8023883a 	mov	r17,r16
    6304:	9011883a 	mov	r8,r18
    6308:	e02f883a 	mov	r23,fp
    630c:	480f883a 	mov	r7,r9
    6310:	00800084 	movi	r2,2
    6314:	3881311e 	bne	r7,r2,67dc <__divdf3+0x62c>
    6318:	b827883a 	mov	r19,r23
    631c:	98c0004c 	andi	r3,r19,1
    6320:	0081ffc4 	movi	r2,2047
    6324:	000b883a 	mov	r5,zero
    6328:	0025883a 	mov	r18,zero
    632c:	1004953a 	slli	r2,r2,20
    6330:	18c03fcc 	andi	r3,r3,255
    6334:	04400434 	movhi	r17,16
    6338:	8c7fffc4 	addi	r17,r17,-1
    633c:	180697fa 	slli	r3,r3,31
    6340:	2c4a703a 	and	r5,r5,r17
    6344:	288ab03a 	or	r5,r5,r2
    6348:	28c6b03a 	or	r3,r5,r3
    634c:	9005883a 	mov	r2,r18
    6350:	dfc00d17 	ldw	ra,52(sp)
    6354:	df000c17 	ldw	fp,48(sp)
    6358:	ddc00b17 	ldw	r23,44(sp)
    635c:	dd800a17 	ldw	r22,40(sp)
    6360:	dd400917 	ldw	r21,36(sp)
    6364:	dd000817 	ldw	r20,32(sp)
    6368:	dcc00717 	ldw	r19,28(sp)
    636c:	dc800617 	ldw	r18,24(sp)
    6370:	dc400517 	ldw	r17,20(sp)
    6374:	dc000417 	ldw	r16,16(sp)
    6378:	dec00e04 	addi	sp,sp,56
    637c:	f800283a 	ret
    6380:	2404b03a 	or	r2,r4,r16
    6384:	2027883a 	mov	r19,r4
    6388:	10003926 	beq	r2,zero,6470 <__divdf3+0x2c0>
    638c:	80012e26 	beq	r16,zero,6848 <__divdf3+0x698>
    6390:	8009883a 	mov	r4,r16
    6394:	d9800315 	stw	r6,12(sp)
    6398:	d9c00215 	stw	r7,8(sp)
    639c:	0006d1c0 	call	6d1c <__clzsi2>
    63a0:	d9800317 	ldw	r6,12(sp)
    63a4:	d9c00217 	ldw	r7,8(sp)
    63a8:	113ffd44 	addi	r4,r2,-11
    63ac:	00c00704 	movi	r3,28
    63b0:	19012116 	blt	r3,r4,6838 <__divdf3+0x688>
    63b4:	00c00744 	movi	r3,29
    63b8:	147ffe04 	addi	r17,r2,-8
    63bc:	1907c83a 	sub	r3,r3,r4
    63c0:	8460983a 	sll	r16,r16,r17
    63c4:	98c6d83a 	srl	r3,r19,r3
    63c8:	9c64983a 	sll	r18,r19,r17
    63cc:	1c20b03a 	or	r16,r3,r16
    63d0:	1080fcc4 	addi	r2,r2,1011
    63d4:	00abc83a 	sub	r21,zero,r2
    63d8:	0027883a 	mov	r19,zero
    63dc:	0013883a 	mov	r9,zero
    63e0:	003f9106 	br	6228 <__alt_data_end+0xf0006228>
    63e4:	3446b03a 	or	r3,r6,r17
    63e8:	18001f1e 	bne	r3,zero,6468 <__divdf3+0x2b8>
    63ec:	0023883a 	mov	r17,zero
    63f0:	0011883a 	mov	r8,zero
    63f4:	01c00084 	movi	r7,2
    63f8:	003f9d06 	br	6270 <__alt_data_end+0xf0006270>
    63fc:	3446b03a 	or	r3,r6,r17
    6400:	18001526 	beq	r3,zero,6458 <__divdf3+0x2a8>
    6404:	88011b26 	beq	r17,zero,6874 <__divdf3+0x6c4>
    6408:	8809883a 	mov	r4,r17
    640c:	d9800315 	stw	r6,12(sp)
    6410:	da400115 	stw	r9,4(sp)
    6414:	0006d1c0 	call	6d1c <__clzsi2>
    6418:	d9800317 	ldw	r6,12(sp)
    641c:	da400117 	ldw	r9,4(sp)
    6420:	113ffd44 	addi	r4,r2,-11
    6424:	00c00704 	movi	r3,28
    6428:	19010e16 	blt	r3,r4,6864 <__divdf3+0x6b4>
    642c:	00c00744 	movi	r3,29
    6430:	123ffe04 	addi	r8,r2,-8
    6434:	1907c83a 	sub	r3,r3,r4
    6438:	8a22983a 	sll	r17,r17,r8
    643c:	30c6d83a 	srl	r3,r6,r3
    6440:	3210983a 	sll	r8,r6,r8
    6444:	1c62b03a 	or	r17,r3,r17
    6448:	1080fcc4 	addi	r2,r2,1011
    644c:	0085c83a 	sub	r2,zero,r2
    6450:	000f883a 	mov	r7,zero
    6454:	003f8606 	br	6270 <__alt_data_end+0xf0006270>
    6458:	0023883a 	mov	r17,zero
    645c:	0011883a 	mov	r8,zero
    6460:	01c00044 	movi	r7,1
    6464:	003f8206 	br	6270 <__alt_data_end+0xf0006270>
    6468:	01c000c4 	movi	r7,3
    646c:	003f8006 	br	6270 <__alt_data_end+0xf0006270>
    6470:	04c00104 	movi	r19,4
    6474:	0021883a 	mov	r16,zero
    6478:	0025883a 	mov	r18,zero
    647c:	02400044 	movi	r9,1
    6480:	003f6906 	br	6228 <__alt_data_end+0xf0006228>
    6484:	04c00304 	movi	r19,12
    6488:	024000c4 	movi	r9,3
    648c:	003f6606 	br	6228 <__alt_data_end+0xf0006228>
    6490:	01400434 	movhi	r5,16
    6494:	0007883a 	mov	r3,zero
    6498:	297fffc4 	addi	r5,r5,-1
    649c:	04bfffc4 	movi	r18,-1
    64a0:	0081ffc4 	movi	r2,2047
    64a4:	003fa106 	br	632c <__alt_data_end+0xf000632c>
    64a8:	00c00044 	movi	r3,1
    64ac:	1887c83a 	sub	r3,r3,r2
    64b0:	01000e04 	movi	r4,56
    64b4:	20c1210e 	bge	r4,r3,693c <__divdf3+0x78c>
    64b8:	98c0004c 	andi	r3,r19,1
    64bc:	0005883a 	mov	r2,zero
    64c0:	000b883a 	mov	r5,zero
    64c4:	0025883a 	mov	r18,zero
    64c8:	003f9806 	br	632c <__alt_data_end+0xf000632c>
    64cc:	8c00fd36 	bltu	r17,r16,68c4 <__divdf3+0x714>
    64d0:	8440fb26 	beq	r16,r17,68c0 <__divdf3+0x710>
    64d4:	8007883a 	mov	r3,r16
    64d8:	ad7fffc4 	addi	r21,r21,-1
    64dc:	0021883a 	mov	r16,zero
    64e0:	4004d63a 	srli	r2,r8,24
    64e4:	8822923a 	slli	r17,r17,8
    64e8:	1809883a 	mov	r4,r3
    64ec:	402c923a 	slli	r22,r8,8
    64f0:	88b8b03a 	or	fp,r17,r2
    64f4:	e028d43a 	srli	r20,fp,16
    64f8:	d8c00015 	stw	r3,0(sp)
    64fc:	e5ffffcc 	andi	r23,fp,65535
    6500:	a00b883a 	mov	r5,r20
    6504:	0006e780 	call	6e78 <__udivsi3>
    6508:	d8c00017 	ldw	r3,0(sp)
    650c:	a00b883a 	mov	r5,r20
    6510:	d8800315 	stw	r2,12(sp)
    6514:	1809883a 	mov	r4,r3
    6518:	0006edc0 	call	6edc <__umodsi3>
    651c:	d9800317 	ldw	r6,12(sp)
    6520:	1006943a 	slli	r3,r2,16
    6524:	9004d43a 	srli	r2,r18,16
    6528:	b9a3383a 	mul	r17,r23,r6
    652c:	10c4b03a 	or	r2,r2,r3
    6530:	1440062e 	bgeu	r2,r17,654c <__divdf3+0x39c>
    6534:	1705883a 	add	r2,r2,fp
    6538:	30ffffc4 	addi	r3,r6,-1
    653c:	1700ee36 	bltu	r2,fp,68f8 <__divdf3+0x748>
    6540:	1440ed2e 	bgeu	r2,r17,68f8 <__divdf3+0x748>
    6544:	31bfff84 	addi	r6,r6,-2
    6548:	1705883a 	add	r2,r2,fp
    654c:	1463c83a 	sub	r17,r2,r17
    6550:	a00b883a 	mov	r5,r20
    6554:	8809883a 	mov	r4,r17
    6558:	d9800315 	stw	r6,12(sp)
    655c:	0006e780 	call	6e78 <__udivsi3>
    6560:	a00b883a 	mov	r5,r20
    6564:	8809883a 	mov	r4,r17
    6568:	d8800215 	stw	r2,8(sp)
    656c:	0006edc0 	call	6edc <__umodsi3>
    6570:	d9c00217 	ldw	r7,8(sp)
    6574:	1004943a 	slli	r2,r2,16
    6578:	94bfffcc 	andi	r18,r18,65535
    657c:	b9d1383a 	mul	r8,r23,r7
    6580:	90a4b03a 	or	r18,r18,r2
    6584:	d9800317 	ldw	r6,12(sp)
    6588:	9200062e 	bgeu	r18,r8,65a4 <__divdf3+0x3f4>
    658c:	9725883a 	add	r18,r18,fp
    6590:	38bfffc4 	addi	r2,r7,-1
    6594:	9700d636 	bltu	r18,fp,68f0 <__divdf3+0x740>
    6598:	9200d52e 	bgeu	r18,r8,68f0 <__divdf3+0x740>
    659c:	39ffff84 	addi	r7,r7,-2
    65a0:	9725883a 	add	r18,r18,fp
    65a4:	3004943a 	slli	r2,r6,16
    65a8:	b012d43a 	srli	r9,r22,16
    65ac:	b1bfffcc 	andi	r6,r22,65535
    65b0:	11e2b03a 	or	r17,r2,r7
    65b4:	8806d43a 	srli	r3,r17,16
    65b8:	893fffcc 	andi	r4,r17,65535
    65bc:	218b383a 	mul	r5,r4,r6
    65c0:	30c5383a 	mul	r2,r6,r3
    65c4:	2249383a 	mul	r4,r4,r9
    65c8:	280ed43a 	srli	r7,r5,16
    65cc:	9225c83a 	sub	r18,r18,r8
    65d0:	2089883a 	add	r4,r4,r2
    65d4:	3909883a 	add	r4,r7,r4
    65d8:	1a47383a 	mul	r3,r3,r9
    65dc:	2080022e 	bgeu	r4,r2,65e8 <__divdf3+0x438>
    65e0:	00800074 	movhi	r2,1
    65e4:	1887883a 	add	r3,r3,r2
    65e8:	2004d43a 	srli	r2,r4,16
    65ec:	2008943a 	slli	r4,r4,16
    65f0:	297fffcc 	andi	r5,r5,65535
    65f4:	10c7883a 	add	r3,r2,r3
    65f8:	2149883a 	add	r4,r4,r5
    65fc:	90c0a536 	bltu	r18,r3,6894 <__divdf3+0x6e4>
    6600:	90c0bf26 	beq	r18,r3,6900 <__divdf3+0x750>
    6604:	90c7c83a 	sub	r3,r18,r3
    6608:	810fc83a 	sub	r7,r16,r4
    660c:	81e5803a 	cmpltu	r18,r16,r7
    6610:	1ca5c83a 	sub	r18,r3,r18
    6614:	e480c126 	beq	fp,r18,691c <__divdf3+0x76c>
    6618:	a00b883a 	mov	r5,r20
    661c:	9009883a 	mov	r4,r18
    6620:	d9800315 	stw	r6,12(sp)
    6624:	d9c00215 	stw	r7,8(sp)
    6628:	da400115 	stw	r9,4(sp)
    662c:	0006e780 	call	6e78 <__udivsi3>
    6630:	a00b883a 	mov	r5,r20
    6634:	9009883a 	mov	r4,r18
    6638:	d8800015 	stw	r2,0(sp)
    663c:	0006edc0 	call	6edc <__umodsi3>
    6640:	d9c00217 	ldw	r7,8(sp)
    6644:	da000017 	ldw	r8,0(sp)
    6648:	1006943a 	slli	r3,r2,16
    664c:	3804d43a 	srli	r2,r7,16
    6650:	ba21383a 	mul	r16,r23,r8
    6654:	d9800317 	ldw	r6,12(sp)
    6658:	10c4b03a 	or	r2,r2,r3
    665c:	da400117 	ldw	r9,4(sp)
    6660:	1400062e 	bgeu	r2,r16,667c <__divdf3+0x4cc>
    6664:	1705883a 	add	r2,r2,fp
    6668:	40ffffc4 	addi	r3,r8,-1
    666c:	1700ad36 	bltu	r2,fp,6924 <__divdf3+0x774>
    6670:	1400ac2e 	bgeu	r2,r16,6924 <__divdf3+0x774>
    6674:	423fff84 	addi	r8,r8,-2
    6678:	1705883a 	add	r2,r2,fp
    667c:	1421c83a 	sub	r16,r2,r16
    6680:	a00b883a 	mov	r5,r20
    6684:	8009883a 	mov	r4,r16
    6688:	d9800315 	stw	r6,12(sp)
    668c:	d9c00215 	stw	r7,8(sp)
    6690:	da000015 	stw	r8,0(sp)
    6694:	da400115 	stw	r9,4(sp)
    6698:	0006e780 	call	6e78 <__udivsi3>
    669c:	8009883a 	mov	r4,r16
    66a0:	a00b883a 	mov	r5,r20
    66a4:	1025883a 	mov	r18,r2
    66a8:	0006edc0 	call	6edc <__umodsi3>
    66ac:	d9c00217 	ldw	r7,8(sp)
    66b0:	1004943a 	slli	r2,r2,16
    66b4:	bcaf383a 	mul	r23,r23,r18
    66b8:	393fffcc 	andi	r4,r7,65535
    66bc:	2088b03a 	or	r4,r4,r2
    66c0:	d9800317 	ldw	r6,12(sp)
    66c4:	da000017 	ldw	r8,0(sp)
    66c8:	da400117 	ldw	r9,4(sp)
    66cc:	25c0062e 	bgeu	r4,r23,66e8 <__divdf3+0x538>
    66d0:	2709883a 	add	r4,r4,fp
    66d4:	90bfffc4 	addi	r2,r18,-1
    66d8:	27009436 	bltu	r4,fp,692c <__divdf3+0x77c>
    66dc:	25c0932e 	bgeu	r4,r23,692c <__divdf3+0x77c>
    66e0:	94bfff84 	addi	r18,r18,-2
    66e4:	2709883a 	add	r4,r4,fp
    66e8:	4004943a 	slli	r2,r8,16
    66ec:	25efc83a 	sub	r23,r4,r23
    66f0:	1490b03a 	or	r8,r2,r18
    66f4:	4008d43a 	srli	r4,r8,16
    66f8:	40ffffcc 	andi	r3,r8,65535
    66fc:	30c5383a 	mul	r2,r6,r3
    6700:	1a47383a 	mul	r3,r3,r9
    6704:	310d383a 	mul	r6,r6,r4
    6708:	100ad43a 	srli	r5,r2,16
    670c:	4913383a 	mul	r9,r9,r4
    6710:	1987883a 	add	r3,r3,r6
    6714:	28c7883a 	add	r3,r5,r3
    6718:	1980022e 	bgeu	r3,r6,6724 <__divdf3+0x574>
    671c:	01000074 	movhi	r4,1
    6720:	4913883a 	add	r9,r9,r4
    6724:	1808d43a 	srli	r4,r3,16
    6728:	1806943a 	slli	r3,r3,16
    672c:	10bfffcc 	andi	r2,r2,65535
    6730:	2253883a 	add	r9,r4,r9
    6734:	1887883a 	add	r3,r3,r2
    6738:	ba403836 	bltu	r23,r9,681c <__divdf3+0x66c>
    673c:	ba403626 	beq	r23,r9,6818 <__divdf3+0x668>
    6740:	42000054 	ori	r8,r8,1
    6744:	a880ffc4 	addi	r2,r21,1023
    6748:	00bf570e 	bge	zero,r2,64a8 <__alt_data_end+0xf00064a8>
    674c:	40c001cc 	andi	r3,r8,7
    6750:	18000726 	beq	r3,zero,6770 <__divdf3+0x5c0>
    6754:	40c003cc 	andi	r3,r8,15
    6758:	01000104 	movi	r4,4
    675c:	19000426 	beq	r3,r4,6770 <__divdf3+0x5c0>
    6760:	4107883a 	add	r3,r8,r4
    6764:	1a11803a 	cmpltu	r8,r3,r8
    6768:	8a23883a 	add	r17,r17,r8
    676c:	1811883a 	mov	r8,r3
    6770:	88c0402c 	andhi	r3,r17,256
    6774:	18000426 	beq	r3,zero,6788 <__divdf3+0x5d8>
    6778:	00ffc034 	movhi	r3,65280
    677c:	18ffffc4 	addi	r3,r3,-1
    6780:	a8810004 	addi	r2,r21,1024
    6784:	88e2703a 	and	r17,r17,r3
    6788:	00c1ff84 	movi	r3,2046
    678c:	18bee316 	blt	r3,r2,631c <__alt_data_end+0xf000631c>
    6790:	8824977a 	slli	r18,r17,29
    6794:	4010d0fa 	srli	r8,r8,3
    6798:	8822927a 	slli	r17,r17,9
    679c:	1081ffcc 	andi	r2,r2,2047
    67a0:	9224b03a 	or	r18,r18,r8
    67a4:	880ad33a 	srli	r5,r17,12
    67a8:	98c0004c 	andi	r3,r19,1
    67ac:	003edf06 	br	632c <__alt_data_end+0xf000632c>
    67b0:	8080022c 	andhi	r2,r16,8
    67b4:	10001226 	beq	r2,zero,6800 <__divdf3+0x650>
    67b8:	8880022c 	andhi	r2,r17,8
    67bc:	1000101e 	bne	r2,zero,6800 <__divdf3+0x650>
    67c0:	00800434 	movhi	r2,16
    67c4:	89400234 	orhi	r5,r17,8
    67c8:	10bfffc4 	addi	r2,r2,-1
    67cc:	b007883a 	mov	r3,r22
    67d0:	288a703a 	and	r5,r5,r2
    67d4:	4025883a 	mov	r18,r8
    67d8:	003f3106 	br	64a0 <__alt_data_end+0xf00064a0>
    67dc:	008000c4 	movi	r2,3
    67e0:	3880a626 	beq	r7,r2,6a7c <__divdf3+0x8cc>
    67e4:	00800044 	movi	r2,1
    67e8:	3880521e 	bne	r7,r2,6934 <__divdf3+0x784>
    67ec:	b807883a 	mov	r3,r23
    67f0:	0005883a 	mov	r2,zero
    67f4:	000b883a 	mov	r5,zero
    67f8:	0025883a 	mov	r18,zero
    67fc:	003ecb06 	br	632c <__alt_data_end+0xf000632c>
    6800:	00800434 	movhi	r2,16
    6804:	81400234 	orhi	r5,r16,8
    6808:	10bfffc4 	addi	r2,r2,-1
    680c:	a007883a 	mov	r3,r20
    6810:	288a703a 	and	r5,r5,r2
    6814:	003f2206 	br	64a0 <__alt_data_end+0xf00064a0>
    6818:	183fca26 	beq	r3,zero,6744 <__alt_data_end+0xf0006744>
    681c:	e5ef883a 	add	r23,fp,r23
    6820:	40bfffc4 	addi	r2,r8,-1
    6824:	bf00392e 	bgeu	r23,fp,690c <__divdf3+0x75c>
    6828:	1011883a 	mov	r8,r2
    682c:	ba7fc41e 	bne	r23,r9,6740 <__alt_data_end+0xf0006740>
    6830:	b0ffc31e 	bne	r22,r3,6740 <__alt_data_end+0xf0006740>
    6834:	003fc306 	br	6744 <__alt_data_end+0xf0006744>
    6838:	143ff604 	addi	r16,r2,-40
    683c:	9c20983a 	sll	r16,r19,r16
    6840:	0025883a 	mov	r18,zero
    6844:	003ee206 	br	63d0 <__alt_data_end+0xf00063d0>
    6848:	d9800315 	stw	r6,12(sp)
    684c:	d9c00215 	stw	r7,8(sp)
    6850:	0006d1c0 	call	6d1c <__clzsi2>
    6854:	10800804 	addi	r2,r2,32
    6858:	d9c00217 	ldw	r7,8(sp)
    685c:	d9800317 	ldw	r6,12(sp)
    6860:	003ed106 	br	63a8 <__alt_data_end+0xf00063a8>
    6864:	147ff604 	addi	r17,r2,-40
    6868:	3462983a 	sll	r17,r6,r17
    686c:	0011883a 	mov	r8,zero
    6870:	003ef506 	br	6448 <__alt_data_end+0xf0006448>
    6874:	3009883a 	mov	r4,r6
    6878:	d9800315 	stw	r6,12(sp)
    687c:	da400115 	stw	r9,4(sp)
    6880:	0006d1c0 	call	6d1c <__clzsi2>
    6884:	10800804 	addi	r2,r2,32
    6888:	da400117 	ldw	r9,4(sp)
    688c:	d9800317 	ldw	r6,12(sp)
    6890:	003ee306 	br	6420 <__alt_data_end+0xf0006420>
    6894:	85a1883a 	add	r16,r16,r22
    6898:	8585803a 	cmpltu	r2,r16,r22
    689c:	1705883a 	add	r2,r2,fp
    68a0:	14a5883a 	add	r18,r2,r18
    68a4:	88bfffc4 	addi	r2,r17,-1
    68a8:	e4800c2e 	bgeu	fp,r18,68dc <__divdf3+0x72c>
    68ac:	90c03e36 	bltu	r18,r3,69a8 <__divdf3+0x7f8>
    68b0:	1c806926 	beq	r3,r18,6a58 <__divdf3+0x8a8>
    68b4:	90c7c83a 	sub	r3,r18,r3
    68b8:	1023883a 	mov	r17,r2
    68bc:	003f5206 	br	6608 <__alt_data_end+0xf0006608>
    68c0:	923f0436 	bltu	r18,r8,64d4 <__alt_data_end+0xf00064d4>
    68c4:	800897fa 	slli	r4,r16,31
    68c8:	9004d07a 	srli	r2,r18,1
    68cc:	8006d07a 	srli	r3,r16,1
    68d0:	902097fa 	slli	r16,r18,31
    68d4:	20a4b03a 	or	r18,r4,r2
    68d8:	003f0106 	br	64e0 <__alt_data_end+0xf00064e0>
    68dc:	e4bff51e 	bne	fp,r18,68b4 <__alt_data_end+0xf00068b4>
    68e0:	85bff22e 	bgeu	r16,r22,68ac <__alt_data_end+0xf00068ac>
    68e4:	e0c7c83a 	sub	r3,fp,r3
    68e8:	1023883a 	mov	r17,r2
    68ec:	003f4606 	br	6608 <__alt_data_end+0xf0006608>
    68f0:	100f883a 	mov	r7,r2
    68f4:	003f2b06 	br	65a4 <__alt_data_end+0xf00065a4>
    68f8:	180d883a 	mov	r6,r3
    68fc:	003f1306 	br	654c <__alt_data_end+0xf000654c>
    6900:	813fe436 	bltu	r16,r4,6894 <__alt_data_end+0xf0006894>
    6904:	0007883a 	mov	r3,zero
    6908:	003f3f06 	br	6608 <__alt_data_end+0xf0006608>
    690c:	ba402c36 	bltu	r23,r9,69c0 <__divdf3+0x810>
    6910:	4dc05426 	beq	r9,r23,6a64 <__divdf3+0x8b4>
    6914:	1011883a 	mov	r8,r2
    6918:	003f8906 	br	6740 <__alt_data_end+0xf0006740>
    691c:	023fffc4 	movi	r8,-1
    6920:	003f8806 	br	6744 <__alt_data_end+0xf0006744>
    6924:	1811883a 	mov	r8,r3
    6928:	003f5406 	br	667c <__alt_data_end+0xf000667c>
    692c:	1025883a 	mov	r18,r2
    6930:	003f6d06 	br	66e8 <__alt_data_end+0xf00066e8>
    6934:	b827883a 	mov	r19,r23
    6938:	003f8206 	br	6744 <__alt_data_end+0xf0006744>
    693c:	010007c4 	movi	r4,31
    6940:	20c02616 	blt	r4,r3,69dc <__divdf3+0x82c>
    6944:	00800804 	movi	r2,32
    6948:	10c5c83a 	sub	r2,r2,r3
    694c:	888a983a 	sll	r5,r17,r2
    6950:	40c8d83a 	srl	r4,r8,r3
    6954:	4084983a 	sll	r2,r8,r2
    6958:	88e2d83a 	srl	r17,r17,r3
    695c:	2906b03a 	or	r3,r5,r4
    6960:	1004c03a 	cmpne	r2,r2,zero
    6964:	1886b03a 	or	r3,r3,r2
    6968:	188001cc 	andi	r2,r3,7
    696c:	10000726 	beq	r2,zero,698c <__divdf3+0x7dc>
    6970:	188003cc 	andi	r2,r3,15
    6974:	01000104 	movi	r4,4
    6978:	11000426 	beq	r2,r4,698c <__divdf3+0x7dc>
    697c:	1805883a 	mov	r2,r3
    6980:	10c00104 	addi	r3,r2,4
    6984:	1885803a 	cmpltu	r2,r3,r2
    6988:	88a3883a 	add	r17,r17,r2
    698c:	8880202c 	andhi	r2,r17,128
    6990:	10002726 	beq	r2,zero,6a30 <__divdf3+0x880>
    6994:	98c0004c 	andi	r3,r19,1
    6998:	00800044 	movi	r2,1
    699c:	000b883a 	mov	r5,zero
    69a0:	0025883a 	mov	r18,zero
    69a4:	003e6106 	br	632c <__alt_data_end+0xf000632c>
    69a8:	85a1883a 	add	r16,r16,r22
    69ac:	8585803a 	cmpltu	r2,r16,r22
    69b0:	1705883a 	add	r2,r2,fp
    69b4:	14a5883a 	add	r18,r2,r18
    69b8:	8c7fff84 	addi	r17,r17,-2
    69bc:	003f1106 	br	6604 <__alt_data_end+0xf0006604>
    69c0:	b589883a 	add	r4,r22,r22
    69c4:	25ad803a 	cmpltu	r22,r4,r22
    69c8:	b739883a 	add	fp,r22,fp
    69cc:	40bfff84 	addi	r2,r8,-2
    69d0:	bf2f883a 	add	r23,r23,fp
    69d4:	202d883a 	mov	r22,r4
    69d8:	003f9306 	br	6828 <__alt_data_end+0xf0006828>
    69dc:	013ff844 	movi	r4,-31
    69e0:	2085c83a 	sub	r2,r4,r2
    69e4:	8888d83a 	srl	r4,r17,r2
    69e8:	00800804 	movi	r2,32
    69ec:	18802126 	beq	r3,r2,6a74 <__divdf3+0x8c4>
    69f0:	00801004 	movi	r2,64
    69f4:	10c5c83a 	sub	r2,r2,r3
    69f8:	8884983a 	sll	r2,r17,r2
    69fc:	1204b03a 	or	r2,r2,r8
    6a00:	1004c03a 	cmpne	r2,r2,zero
    6a04:	2084b03a 	or	r2,r4,r2
    6a08:	144001cc 	andi	r17,r2,7
    6a0c:	88000d1e 	bne	r17,zero,6a44 <__divdf3+0x894>
    6a10:	000b883a 	mov	r5,zero
    6a14:	1024d0fa 	srli	r18,r2,3
    6a18:	98c0004c 	andi	r3,r19,1
    6a1c:	0005883a 	mov	r2,zero
    6a20:	9464b03a 	or	r18,r18,r17
    6a24:	003e4106 	br	632c <__alt_data_end+0xf000632c>
    6a28:	1007883a 	mov	r3,r2
    6a2c:	0023883a 	mov	r17,zero
    6a30:	880a927a 	slli	r5,r17,9
    6a34:	1805883a 	mov	r2,r3
    6a38:	8822977a 	slli	r17,r17,29
    6a3c:	280ad33a 	srli	r5,r5,12
    6a40:	003ff406 	br	6a14 <__alt_data_end+0xf0006a14>
    6a44:	10c003cc 	andi	r3,r2,15
    6a48:	01000104 	movi	r4,4
    6a4c:	193ff626 	beq	r3,r4,6a28 <__alt_data_end+0xf0006a28>
    6a50:	0023883a 	mov	r17,zero
    6a54:	003fca06 	br	6980 <__alt_data_end+0xf0006980>
    6a58:	813fd336 	bltu	r16,r4,69a8 <__alt_data_end+0xf00069a8>
    6a5c:	1023883a 	mov	r17,r2
    6a60:	003fa806 	br	6904 <__alt_data_end+0xf0006904>
    6a64:	b0ffd636 	bltu	r22,r3,69c0 <__alt_data_end+0xf00069c0>
    6a68:	1011883a 	mov	r8,r2
    6a6c:	b0ff341e 	bne	r22,r3,6740 <__alt_data_end+0xf0006740>
    6a70:	003f3406 	br	6744 <__alt_data_end+0xf0006744>
    6a74:	0005883a 	mov	r2,zero
    6a78:	003fe006 	br	69fc <__alt_data_end+0xf00069fc>
    6a7c:	00800434 	movhi	r2,16
    6a80:	89400234 	orhi	r5,r17,8
    6a84:	10bfffc4 	addi	r2,r2,-1
    6a88:	b807883a 	mov	r3,r23
    6a8c:	288a703a 	and	r5,r5,r2
    6a90:	4025883a 	mov	r18,r8
    6a94:	003e8206 	br	64a0 <__alt_data_end+0xf00064a0>

00006a98 <__floatsidf>:
    6a98:	defffd04 	addi	sp,sp,-12
    6a9c:	dfc00215 	stw	ra,8(sp)
    6aa0:	dc400115 	stw	r17,4(sp)
    6aa4:	dc000015 	stw	r16,0(sp)
    6aa8:	20002b26 	beq	r4,zero,6b58 <__floatsidf+0xc0>
    6aac:	2023883a 	mov	r17,r4
    6ab0:	2020d7fa 	srli	r16,r4,31
    6ab4:	20002d16 	blt	r4,zero,6b6c <__floatsidf+0xd4>
    6ab8:	8809883a 	mov	r4,r17
    6abc:	0006d1c0 	call	6d1c <__clzsi2>
    6ac0:	01410784 	movi	r5,1054
    6ac4:	288bc83a 	sub	r5,r5,r2
    6ac8:	01010cc4 	movi	r4,1075
    6acc:	2149c83a 	sub	r4,r4,r5
    6ad0:	00c007c4 	movi	r3,31
    6ad4:	1900160e 	bge	r3,r4,6b30 <__floatsidf+0x98>
    6ad8:	00c104c4 	movi	r3,1043
    6adc:	1947c83a 	sub	r3,r3,r5
    6ae0:	88c6983a 	sll	r3,r17,r3
    6ae4:	00800434 	movhi	r2,16
    6ae8:	10bfffc4 	addi	r2,r2,-1
    6aec:	1886703a 	and	r3,r3,r2
    6af0:	2941ffcc 	andi	r5,r5,2047
    6af4:	800d883a 	mov	r6,r16
    6af8:	0005883a 	mov	r2,zero
    6afc:	280a953a 	slli	r5,r5,20
    6b00:	31803fcc 	andi	r6,r6,255
    6b04:	01000434 	movhi	r4,16
    6b08:	300c97fa 	slli	r6,r6,31
    6b0c:	213fffc4 	addi	r4,r4,-1
    6b10:	1906703a 	and	r3,r3,r4
    6b14:	1946b03a 	or	r3,r3,r5
    6b18:	1986b03a 	or	r3,r3,r6
    6b1c:	dfc00217 	ldw	ra,8(sp)
    6b20:	dc400117 	ldw	r17,4(sp)
    6b24:	dc000017 	ldw	r16,0(sp)
    6b28:	dec00304 	addi	sp,sp,12
    6b2c:	f800283a 	ret
    6b30:	00c002c4 	movi	r3,11
    6b34:	1887c83a 	sub	r3,r3,r2
    6b38:	88c6d83a 	srl	r3,r17,r3
    6b3c:	8904983a 	sll	r2,r17,r4
    6b40:	01000434 	movhi	r4,16
    6b44:	213fffc4 	addi	r4,r4,-1
    6b48:	2941ffcc 	andi	r5,r5,2047
    6b4c:	1906703a 	and	r3,r3,r4
    6b50:	800d883a 	mov	r6,r16
    6b54:	003fe906 	br	6afc <__alt_data_end+0xf0006afc>
    6b58:	000d883a 	mov	r6,zero
    6b5c:	000b883a 	mov	r5,zero
    6b60:	0007883a 	mov	r3,zero
    6b64:	0005883a 	mov	r2,zero
    6b68:	003fe406 	br	6afc <__alt_data_end+0xf0006afc>
    6b6c:	0123c83a 	sub	r17,zero,r4
    6b70:	003fd106 	br	6ab8 <__alt_data_end+0xf0006ab8>

00006b74 <__truncdfsf2>:
    6b74:	2810d53a 	srli	r8,r5,20
    6b78:	01c00434 	movhi	r7,16
    6b7c:	39ffffc4 	addi	r7,r7,-1
    6b80:	29ce703a 	and	r7,r5,r7
    6b84:	4201ffcc 	andi	r8,r8,2047
    6b88:	380e90fa 	slli	r7,r7,3
    6b8c:	200cd77a 	srli	r6,r4,29
    6b90:	42400044 	addi	r9,r8,1
    6b94:	4a41ffcc 	andi	r9,r9,2047
    6b98:	00c00044 	movi	r3,1
    6b9c:	280ad7fa 	srli	r5,r5,31
    6ba0:	31ceb03a 	or	r7,r6,r7
    6ba4:	200490fa 	slli	r2,r4,3
    6ba8:	1a40230e 	bge	r3,r9,6c38 <__truncdfsf2+0xc4>
    6bac:	40ff2004 	addi	r3,r8,-896
    6bb0:	01803f84 	movi	r6,254
    6bb4:	30c01516 	blt	r6,r3,6c0c <__truncdfsf2+0x98>
    6bb8:	00c0380e 	bge	zero,r3,6c9c <__truncdfsf2+0x128>
    6bbc:	200c91ba 	slli	r6,r4,6
    6bc0:	380e90fa 	slli	r7,r7,3
    6bc4:	1004d77a 	srli	r2,r2,29
    6bc8:	300cc03a 	cmpne	r6,r6,zero
    6bcc:	31ccb03a 	or	r6,r6,r7
    6bd0:	308cb03a 	or	r6,r6,r2
    6bd4:	308001cc 	andi	r2,r6,7
    6bd8:	10000426 	beq	r2,zero,6bec <__truncdfsf2+0x78>
    6bdc:	308003cc 	andi	r2,r6,15
    6be0:	01000104 	movi	r4,4
    6be4:	11000126 	beq	r2,r4,6bec <__truncdfsf2+0x78>
    6be8:	31800104 	addi	r6,r6,4
    6bec:	3081002c 	andhi	r2,r6,1024
    6bf0:	10001626 	beq	r2,zero,6c4c <__truncdfsf2+0xd8>
    6bf4:	18c00044 	addi	r3,r3,1
    6bf8:	00803fc4 	movi	r2,255
    6bfc:	18800326 	beq	r3,r2,6c0c <__truncdfsf2+0x98>
    6c00:	300c91ba 	slli	r6,r6,6
    6c04:	300cd27a 	srli	r6,r6,9
    6c08:	00000206 	br	6c14 <__truncdfsf2+0xa0>
    6c0c:	00ffffc4 	movi	r3,-1
    6c10:	000d883a 	mov	r6,zero
    6c14:	18c03fcc 	andi	r3,r3,255
    6c18:	180895fa 	slli	r4,r3,23
    6c1c:	00c02034 	movhi	r3,128
    6c20:	280a97fa 	slli	r5,r5,31
    6c24:	18ffffc4 	addi	r3,r3,-1
    6c28:	30c6703a 	and	r3,r6,r3
    6c2c:	1906b03a 	or	r3,r3,r4
    6c30:	1944b03a 	or	r2,r3,r5
    6c34:	f800283a 	ret
    6c38:	40000b1e 	bne	r8,zero,6c68 <__truncdfsf2+0xf4>
    6c3c:	388cb03a 	or	r6,r7,r2
    6c40:	0007883a 	mov	r3,zero
    6c44:	30000426 	beq	r6,zero,6c58 <__truncdfsf2+0xe4>
    6c48:	01800144 	movi	r6,5
    6c4c:	00803fc4 	movi	r2,255
    6c50:	300cd0fa 	srli	r6,r6,3
    6c54:	18800a26 	beq	r3,r2,6c80 <__truncdfsf2+0x10c>
    6c58:	00802034 	movhi	r2,128
    6c5c:	10bfffc4 	addi	r2,r2,-1
    6c60:	308c703a 	and	r6,r6,r2
    6c64:	003feb06 	br	6c14 <__alt_data_end+0xf0006c14>
    6c68:	3888b03a 	or	r4,r7,r2
    6c6c:	203fe726 	beq	r4,zero,6c0c <__alt_data_end+0xf0006c0c>
    6c70:	380c90fa 	slli	r6,r7,3
    6c74:	00c03fc4 	movi	r3,255
    6c78:	31808034 	orhi	r6,r6,512
    6c7c:	003fd506 	br	6bd4 <__alt_data_end+0xf0006bd4>
    6c80:	303fe226 	beq	r6,zero,6c0c <__alt_data_end+0xf0006c0c>
    6c84:	00802034 	movhi	r2,128
    6c88:	31801034 	orhi	r6,r6,64
    6c8c:	10bfffc4 	addi	r2,r2,-1
    6c90:	00ffffc4 	movi	r3,-1
    6c94:	308c703a 	and	r6,r6,r2
    6c98:	003fde06 	br	6c14 <__alt_data_end+0xf0006c14>
    6c9c:	013ffa44 	movi	r4,-23
    6ca0:	19000e16 	blt	r3,r4,6cdc <__truncdfsf2+0x168>
    6ca4:	01000784 	movi	r4,30
    6ca8:	20c9c83a 	sub	r4,r4,r3
    6cac:	018007c4 	movi	r6,31
    6cb0:	39c02034 	orhi	r7,r7,128
    6cb4:	31000b16 	blt	r6,r4,6ce4 <__truncdfsf2+0x170>
    6cb8:	423f2084 	addi	r8,r8,-894
    6cbc:	120c983a 	sll	r6,r2,r8
    6cc0:	3a0e983a 	sll	r7,r7,r8
    6cc4:	1104d83a 	srl	r2,r2,r4
    6cc8:	300cc03a 	cmpne	r6,r6,zero
    6ccc:	31ceb03a 	or	r7,r6,r7
    6cd0:	388cb03a 	or	r6,r7,r2
    6cd4:	0007883a 	mov	r3,zero
    6cd8:	003fbe06 	br	6bd4 <__alt_data_end+0xf0006bd4>
    6cdc:	0007883a 	mov	r3,zero
    6ce0:	003fd906 	br	6c48 <__alt_data_end+0xf0006c48>
    6ce4:	01bfff84 	movi	r6,-2
    6ce8:	30cdc83a 	sub	r6,r6,r3
    6cec:	00c00804 	movi	r3,32
    6cf0:	398cd83a 	srl	r6,r7,r6
    6cf4:	20c00726 	beq	r4,r3,6d14 <__truncdfsf2+0x1a0>
    6cf8:	423f2884 	addi	r8,r8,-862
    6cfc:	3a0e983a 	sll	r7,r7,r8
    6d00:	3884b03a 	or	r2,r7,r2
    6d04:	1004c03a 	cmpne	r2,r2,zero
    6d08:	118cb03a 	or	r6,r2,r6
    6d0c:	0007883a 	mov	r3,zero
    6d10:	003fb006 	br	6bd4 <__alt_data_end+0xf0006bd4>
    6d14:	000f883a 	mov	r7,zero
    6d18:	003ff906 	br	6d00 <__alt_data_end+0xf0006d00>

00006d1c <__clzsi2>:
    6d1c:	00bfffd4 	movui	r2,65535
    6d20:	11000536 	bltu	r2,r4,6d38 <__clzsi2+0x1c>
    6d24:	00803fc4 	movi	r2,255
    6d28:	11000f36 	bltu	r2,r4,6d68 <__clzsi2+0x4c>
    6d2c:	00800804 	movi	r2,32
    6d30:	0007883a 	mov	r3,zero
    6d34:	00000506 	br	6d4c <__clzsi2+0x30>
    6d38:	00804034 	movhi	r2,256
    6d3c:	10bfffc4 	addi	r2,r2,-1
    6d40:	11000c2e 	bgeu	r2,r4,6d74 <__clzsi2+0x58>
    6d44:	00800204 	movi	r2,8
    6d48:	00c00604 	movi	r3,24
    6d4c:	20c8d83a 	srl	r4,r4,r3
    6d50:	00c20034 	movhi	r3,2048
    6d54:	18c055c4 	addi	r3,r3,343
    6d58:	1909883a 	add	r4,r3,r4
    6d5c:	20c00003 	ldbu	r3,0(r4)
    6d60:	10c5c83a 	sub	r2,r2,r3
    6d64:	f800283a 	ret
    6d68:	00800604 	movi	r2,24
    6d6c:	00c00204 	movi	r3,8
    6d70:	003ff606 	br	6d4c <__alt_data_end+0xf0006d4c>
    6d74:	00800404 	movi	r2,16
    6d78:	1007883a 	mov	r3,r2
    6d7c:	003ff306 	br	6d4c <__alt_data_end+0xf0006d4c>

00006d80 <__divsi3>:
    6d80:	20001b16 	blt	r4,zero,6df0 <__divsi3+0x70>
    6d84:	000f883a 	mov	r7,zero
    6d88:	28001616 	blt	r5,zero,6de4 <__divsi3+0x64>
    6d8c:	200d883a 	mov	r6,r4
    6d90:	29001a2e 	bgeu	r5,r4,6dfc <__divsi3+0x7c>
    6d94:	00800804 	movi	r2,32
    6d98:	00c00044 	movi	r3,1
    6d9c:	00000106 	br	6da4 <__divsi3+0x24>
    6da0:	10000d26 	beq	r2,zero,6dd8 <__divsi3+0x58>
    6da4:	294b883a 	add	r5,r5,r5
    6da8:	10bfffc4 	addi	r2,r2,-1
    6dac:	18c7883a 	add	r3,r3,r3
    6db0:	293ffb36 	bltu	r5,r4,6da0 <__alt_data_end+0xf0006da0>
    6db4:	0005883a 	mov	r2,zero
    6db8:	18000726 	beq	r3,zero,6dd8 <__divsi3+0x58>
    6dbc:	0005883a 	mov	r2,zero
    6dc0:	31400236 	bltu	r6,r5,6dcc <__divsi3+0x4c>
    6dc4:	314dc83a 	sub	r6,r6,r5
    6dc8:	10c4b03a 	or	r2,r2,r3
    6dcc:	1806d07a 	srli	r3,r3,1
    6dd0:	280ad07a 	srli	r5,r5,1
    6dd4:	183ffa1e 	bne	r3,zero,6dc0 <__alt_data_end+0xf0006dc0>
    6dd8:	38000126 	beq	r7,zero,6de0 <__divsi3+0x60>
    6ddc:	0085c83a 	sub	r2,zero,r2
    6de0:	f800283a 	ret
    6de4:	014bc83a 	sub	r5,zero,r5
    6de8:	39c0005c 	xori	r7,r7,1
    6dec:	003fe706 	br	6d8c <__alt_data_end+0xf0006d8c>
    6df0:	0109c83a 	sub	r4,zero,r4
    6df4:	01c00044 	movi	r7,1
    6df8:	003fe306 	br	6d88 <__alt_data_end+0xf0006d88>
    6dfc:	00c00044 	movi	r3,1
    6e00:	003fee06 	br	6dbc <__alt_data_end+0xf0006dbc>

00006e04 <__modsi3>:
    6e04:	20001716 	blt	r4,zero,6e64 <__modsi3+0x60>
    6e08:	000f883a 	mov	r7,zero
    6e0c:	2005883a 	mov	r2,r4
    6e10:	28001216 	blt	r5,zero,6e5c <__modsi3+0x58>
    6e14:	2900162e 	bgeu	r5,r4,6e70 <__modsi3+0x6c>
    6e18:	01800804 	movi	r6,32
    6e1c:	00c00044 	movi	r3,1
    6e20:	00000106 	br	6e28 <__modsi3+0x24>
    6e24:	30000a26 	beq	r6,zero,6e50 <__modsi3+0x4c>
    6e28:	294b883a 	add	r5,r5,r5
    6e2c:	31bfffc4 	addi	r6,r6,-1
    6e30:	18c7883a 	add	r3,r3,r3
    6e34:	293ffb36 	bltu	r5,r4,6e24 <__alt_data_end+0xf0006e24>
    6e38:	18000526 	beq	r3,zero,6e50 <__modsi3+0x4c>
    6e3c:	1806d07a 	srli	r3,r3,1
    6e40:	11400136 	bltu	r2,r5,6e48 <__modsi3+0x44>
    6e44:	1145c83a 	sub	r2,r2,r5
    6e48:	280ad07a 	srli	r5,r5,1
    6e4c:	183ffb1e 	bne	r3,zero,6e3c <__alt_data_end+0xf0006e3c>
    6e50:	38000126 	beq	r7,zero,6e58 <__modsi3+0x54>
    6e54:	0085c83a 	sub	r2,zero,r2
    6e58:	f800283a 	ret
    6e5c:	014bc83a 	sub	r5,zero,r5
    6e60:	003fec06 	br	6e14 <__alt_data_end+0xf0006e14>
    6e64:	0109c83a 	sub	r4,zero,r4
    6e68:	01c00044 	movi	r7,1
    6e6c:	003fe706 	br	6e0c <__alt_data_end+0xf0006e0c>
    6e70:	00c00044 	movi	r3,1
    6e74:	003ff106 	br	6e3c <__alt_data_end+0xf0006e3c>

00006e78 <__udivsi3>:
    6e78:	200d883a 	mov	r6,r4
    6e7c:	2900152e 	bgeu	r5,r4,6ed4 <__udivsi3+0x5c>
    6e80:	28001416 	blt	r5,zero,6ed4 <__udivsi3+0x5c>
    6e84:	00800804 	movi	r2,32
    6e88:	00c00044 	movi	r3,1
    6e8c:	00000206 	br	6e98 <__udivsi3+0x20>
    6e90:	10000e26 	beq	r2,zero,6ecc <__udivsi3+0x54>
    6e94:	28000516 	blt	r5,zero,6eac <__udivsi3+0x34>
    6e98:	294b883a 	add	r5,r5,r5
    6e9c:	10bfffc4 	addi	r2,r2,-1
    6ea0:	18c7883a 	add	r3,r3,r3
    6ea4:	293ffa36 	bltu	r5,r4,6e90 <__alt_data_end+0xf0006e90>
    6ea8:	18000826 	beq	r3,zero,6ecc <__udivsi3+0x54>
    6eac:	0005883a 	mov	r2,zero
    6eb0:	31400236 	bltu	r6,r5,6ebc <__udivsi3+0x44>
    6eb4:	314dc83a 	sub	r6,r6,r5
    6eb8:	10c4b03a 	or	r2,r2,r3
    6ebc:	1806d07a 	srli	r3,r3,1
    6ec0:	280ad07a 	srli	r5,r5,1
    6ec4:	183ffa1e 	bne	r3,zero,6eb0 <__alt_data_end+0xf0006eb0>
    6ec8:	f800283a 	ret
    6ecc:	0005883a 	mov	r2,zero
    6ed0:	f800283a 	ret
    6ed4:	00c00044 	movi	r3,1
    6ed8:	003ff406 	br	6eac <__alt_data_end+0xf0006eac>

00006edc <__umodsi3>:
    6edc:	2005883a 	mov	r2,r4
    6ee0:	2900122e 	bgeu	r5,r4,6f2c <__umodsi3+0x50>
    6ee4:	28001116 	blt	r5,zero,6f2c <__umodsi3+0x50>
    6ee8:	01800804 	movi	r6,32
    6eec:	00c00044 	movi	r3,1
    6ef0:	00000206 	br	6efc <__umodsi3+0x20>
    6ef4:	30000c26 	beq	r6,zero,6f28 <__umodsi3+0x4c>
    6ef8:	28000516 	blt	r5,zero,6f10 <__umodsi3+0x34>
    6efc:	294b883a 	add	r5,r5,r5
    6f00:	31bfffc4 	addi	r6,r6,-1
    6f04:	18c7883a 	add	r3,r3,r3
    6f08:	293ffa36 	bltu	r5,r4,6ef4 <__alt_data_end+0xf0006ef4>
    6f0c:	18000626 	beq	r3,zero,6f28 <__umodsi3+0x4c>
    6f10:	1806d07a 	srli	r3,r3,1
    6f14:	11400136 	bltu	r2,r5,6f1c <__umodsi3+0x40>
    6f18:	1145c83a 	sub	r2,r2,r5
    6f1c:	280ad07a 	srli	r5,r5,1
    6f20:	183ffb1e 	bne	r3,zero,6f10 <__alt_data_end+0xf0006f10>
    6f24:	f800283a 	ret
    6f28:	f800283a 	ret
    6f2c:	00c00044 	movi	r3,1
    6f30:	003ff706 	br	6f10 <__alt_data_end+0xf0006f10>

00006f34 <memcmp>:
    6f34:	01c000c4 	movi	r7,3
    6f38:	3980192e 	bgeu	r7,r6,6fa0 <memcmp+0x6c>
    6f3c:	2144b03a 	or	r2,r4,r5
    6f40:	11c4703a 	and	r2,r2,r7
    6f44:	10000f26 	beq	r2,zero,6f84 <memcmp+0x50>
    6f48:	20800003 	ldbu	r2,0(r4)
    6f4c:	28c00003 	ldbu	r3,0(r5)
    6f50:	10c0151e 	bne	r2,r3,6fa8 <memcmp+0x74>
    6f54:	31bfff84 	addi	r6,r6,-2
    6f58:	01ffffc4 	movi	r7,-1
    6f5c:	00000406 	br	6f70 <memcmp+0x3c>
    6f60:	20800003 	ldbu	r2,0(r4)
    6f64:	28c00003 	ldbu	r3,0(r5)
    6f68:	31bfffc4 	addi	r6,r6,-1
    6f6c:	10c00e1e 	bne	r2,r3,6fa8 <memcmp+0x74>
    6f70:	21000044 	addi	r4,r4,1
    6f74:	29400044 	addi	r5,r5,1
    6f78:	31fff91e 	bne	r6,r7,6f60 <__alt_data_end+0xf0006f60>
    6f7c:	0005883a 	mov	r2,zero
    6f80:	f800283a 	ret
    6f84:	20c00017 	ldw	r3,0(r4)
    6f88:	28800017 	ldw	r2,0(r5)
    6f8c:	18bfee1e 	bne	r3,r2,6f48 <__alt_data_end+0xf0006f48>
    6f90:	31bfff04 	addi	r6,r6,-4
    6f94:	21000104 	addi	r4,r4,4
    6f98:	29400104 	addi	r5,r5,4
    6f9c:	39bff936 	bltu	r7,r6,6f84 <__alt_data_end+0xf0006f84>
    6fa0:	303fe91e 	bne	r6,zero,6f48 <__alt_data_end+0xf0006f48>
    6fa4:	003ff506 	br	6f7c <__alt_data_end+0xf0006f7c>
    6fa8:	10c5c83a 	sub	r2,r2,r3
    6fac:	f800283a 	ret

00006fb0 <memcpy>:
    6fb0:	defffd04 	addi	sp,sp,-12
    6fb4:	dfc00215 	stw	ra,8(sp)
    6fb8:	dc400115 	stw	r17,4(sp)
    6fbc:	dc000015 	stw	r16,0(sp)
    6fc0:	00c003c4 	movi	r3,15
    6fc4:	2005883a 	mov	r2,r4
    6fc8:	1980452e 	bgeu	r3,r6,70e0 <memcpy+0x130>
    6fcc:	2906b03a 	or	r3,r5,r4
    6fd0:	18c000cc 	andi	r3,r3,3
    6fd4:	1800441e 	bne	r3,zero,70e8 <memcpy+0x138>
    6fd8:	347ffc04 	addi	r17,r6,-16
    6fdc:	8822d13a 	srli	r17,r17,4
    6fe0:	28c00104 	addi	r3,r5,4
    6fe4:	23400104 	addi	r13,r4,4
    6fe8:	8820913a 	slli	r16,r17,4
    6fec:	2b000204 	addi	r12,r5,8
    6ff0:	22c00204 	addi	r11,r4,8
    6ff4:	84000504 	addi	r16,r16,20
    6ff8:	2a800304 	addi	r10,r5,12
    6ffc:	22400304 	addi	r9,r4,12
    7000:	2c21883a 	add	r16,r5,r16
    7004:	2811883a 	mov	r8,r5
    7008:	200f883a 	mov	r7,r4
    700c:	41000017 	ldw	r4,0(r8)
    7010:	1fc00017 	ldw	ra,0(r3)
    7014:	63c00017 	ldw	r15,0(r12)
    7018:	39000015 	stw	r4,0(r7)
    701c:	53800017 	ldw	r14,0(r10)
    7020:	6fc00015 	stw	ra,0(r13)
    7024:	5bc00015 	stw	r15,0(r11)
    7028:	4b800015 	stw	r14,0(r9)
    702c:	18c00404 	addi	r3,r3,16
    7030:	39c00404 	addi	r7,r7,16
    7034:	42000404 	addi	r8,r8,16
    7038:	6b400404 	addi	r13,r13,16
    703c:	63000404 	addi	r12,r12,16
    7040:	5ac00404 	addi	r11,r11,16
    7044:	52800404 	addi	r10,r10,16
    7048:	4a400404 	addi	r9,r9,16
    704c:	1c3fef1e 	bne	r3,r16,700c <__alt_data_end+0xf000700c>
    7050:	89c00044 	addi	r7,r17,1
    7054:	380e913a 	slli	r7,r7,4
    7058:	310003cc 	andi	r4,r6,15
    705c:	02c000c4 	movi	r11,3
    7060:	11c7883a 	add	r3,r2,r7
    7064:	29cb883a 	add	r5,r5,r7
    7068:	5900212e 	bgeu	r11,r4,70f0 <memcpy+0x140>
    706c:	1813883a 	mov	r9,r3
    7070:	2811883a 	mov	r8,r5
    7074:	200f883a 	mov	r7,r4
    7078:	42800017 	ldw	r10,0(r8)
    707c:	4a400104 	addi	r9,r9,4
    7080:	39ffff04 	addi	r7,r7,-4
    7084:	4abfff15 	stw	r10,-4(r9)
    7088:	42000104 	addi	r8,r8,4
    708c:	59fffa36 	bltu	r11,r7,7078 <__alt_data_end+0xf0007078>
    7090:	213fff04 	addi	r4,r4,-4
    7094:	2008d0ba 	srli	r4,r4,2
    7098:	318000cc 	andi	r6,r6,3
    709c:	21000044 	addi	r4,r4,1
    70a0:	2109883a 	add	r4,r4,r4
    70a4:	2109883a 	add	r4,r4,r4
    70a8:	1907883a 	add	r3,r3,r4
    70ac:	290b883a 	add	r5,r5,r4
    70b0:	30000626 	beq	r6,zero,70cc <memcpy+0x11c>
    70b4:	198d883a 	add	r6,r3,r6
    70b8:	29c00003 	ldbu	r7,0(r5)
    70bc:	18c00044 	addi	r3,r3,1
    70c0:	29400044 	addi	r5,r5,1
    70c4:	19ffffc5 	stb	r7,-1(r3)
    70c8:	19bffb1e 	bne	r3,r6,70b8 <__alt_data_end+0xf00070b8>
    70cc:	dfc00217 	ldw	ra,8(sp)
    70d0:	dc400117 	ldw	r17,4(sp)
    70d4:	dc000017 	ldw	r16,0(sp)
    70d8:	dec00304 	addi	sp,sp,12
    70dc:	f800283a 	ret
    70e0:	2007883a 	mov	r3,r4
    70e4:	003ff206 	br	70b0 <__alt_data_end+0xf00070b0>
    70e8:	2007883a 	mov	r3,r4
    70ec:	003ff106 	br	70b4 <__alt_data_end+0xf00070b4>
    70f0:	200d883a 	mov	r6,r4
    70f4:	003fee06 	br	70b0 <__alt_data_end+0xf00070b0>

000070f8 <memset>:
    70f8:	20c000cc 	andi	r3,r4,3
    70fc:	2005883a 	mov	r2,r4
    7100:	18004426 	beq	r3,zero,7214 <memset+0x11c>
    7104:	31ffffc4 	addi	r7,r6,-1
    7108:	30004026 	beq	r6,zero,720c <memset+0x114>
    710c:	2813883a 	mov	r9,r5
    7110:	200d883a 	mov	r6,r4
    7114:	2007883a 	mov	r3,r4
    7118:	00000406 	br	712c <memset+0x34>
    711c:	3a3fffc4 	addi	r8,r7,-1
    7120:	31800044 	addi	r6,r6,1
    7124:	38003926 	beq	r7,zero,720c <memset+0x114>
    7128:	400f883a 	mov	r7,r8
    712c:	18c00044 	addi	r3,r3,1
    7130:	32400005 	stb	r9,0(r6)
    7134:	1a0000cc 	andi	r8,r3,3
    7138:	403ff81e 	bne	r8,zero,711c <__alt_data_end+0xf000711c>
    713c:	010000c4 	movi	r4,3
    7140:	21c02d2e 	bgeu	r4,r7,71f8 <memset+0x100>
    7144:	29003fcc 	andi	r4,r5,255
    7148:	200c923a 	slli	r6,r4,8
    714c:	3108b03a 	or	r4,r6,r4
    7150:	200c943a 	slli	r6,r4,16
    7154:	218cb03a 	or	r6,r4,r6
    7158:	010003c4 	movi	r4,15
    715c:	21c0182e 	bgeu	r4,r7,71c0 <memset+0xc8>
    7160:	3b3ffc04 	addi	r12,r7,-16
    7164:	6018d13a 	srli	r12,r12,4
    7168:	1a000104 	addi	r8,r3,4
    716c:	1ac00204 	addi	r11,r3,8
    7170:	6008913a 	slli	r4,r12,4
    7174:	1a800304 	addi	r10,r3,12
    7178:	1813883a 	mov	r9,r3
    717c:	21000504 	addi	r4,r4,20
    7180:	1909883a 	add	r4,r3,r4
    7184:	49800015 	stw	r6,0(r9)
    7188:	41800015 	stw	r6,0(r8)
    718c:	59800015 	stw	r6,0(r11)
    7190:	51800015 	stw	r6,0(r10)
    7194:	42000404 	addi	r8,r8,16
    7198:	4a400404 	addi	r9,r9,16
    719c:	5ac00404 	addi	r11,r11,16
    71a0:	52800404 	addi	r10,r10,16
    71a4:	413ff71e 	bne	r8,r4,7184 <__alt_data_end+0xf0007184>
    71a8:	63000044 	addi	r12,r12,1
    71ac:	6018913a 	slli	r12,r12,4
    71b0:	39c003cc 	andi	r7,r7,15
    71b4:	010000c4 	movi	r4,3
    71b8:	1b07883a 	add	r3,r3,r12
    71bc:	21c00e2e 	bgeu	r4,r7,71f8 <memset+0x100>
    71c0:	1813883a 	mov	r9,r3
    71c4:	3811883a 	mov	r8,r7
    71c8:	010000c4 	movi	r4,3
    71cc:	49800015 	stw	r6,0(r9)
    71d0:	423fff04 	addi	r8,r8,-4
    71d4:	4a400104 	addi	r9,r9,4
    71d8:	223ffc36 	bltu	r4,r8,71cc <__alt_data_end+0xf00071cc>
    71dc:	393fff04 	addi	r4,r7,-4
    71e0:	2008d0ba 	srli	r4,r4,2
    71e4:	39c000cc 	andi	r7,r7,3
    71e8:	21000044 	addi	r4,r4,1
    71ec:	2109883a 	add	r4,r4,r4
    71f0:	2109883a 	add	r4,r4,r4
    71f4:	1907883a 	add	r3,r3,r4
    71f8:	38000526 	beq	r7,zero,7210 <memset+0x118>
    71fc:	19cf883a 	add	r7,r3,r7
    7200:	19400005 	stb	r5,0(r3)
    7204:	18c00044 	addi	r3,r3,1
    7208:	38fffd1e 	bne	r7,r3,7200 <__alt_data_end+0xf0007200>
    720c:	f800283a 	ret
    7210:	f800283a 	ret
    7214:	2007883a 	mov	r3,r4
    7218:	300f883a 	mov	r7,r6
    721c:	003fc706 	br	713c <__alt_data_end+0xf000713c>

00007220 <_printf_r>:
    7220:	defffd04 	addi	sp,sp,-12
    7224:	2805883a 	mov	r2,r5
    7228:	dfc00015 	stw	ra,0(sp)
    722c:	d9800115 	stw	r6,4(sp)
    7230:	d9c00215 	stw	r7,8(sp)
    7234:	21400217 	ldw	r5,8(r4)
    7238:	d9c00104 	addi	r7,sp,4
    723c:	100d883a 	mov	r6,r2
    7240:	00073f80 	call	73f8 <___vfprintf_internal_r>
    7244:	dfc00017 	ldw	ra,0(sp)
    7248:	dec00304 	addi	sp,sp,12
    724c:	f800283a 	ret

00007250 <printf>:
    7250:	defffc04 	addi	sp,sp,-16
    7254:	dfc00015 	stw	ra,0(sp)
    7258:	d9400115 	stw	r5,4(sp)
    725c:	d9800215 	stw	r6,8(sp)
    7260:	d9c00315 	stw	r7,12(sp)
    7264:	00820034 	movhi	r2,2048
    7268:	10897c04 	addi	r2,r2,9712
    726c:	10800017 	ldw	r2,0(r2)
    7270:	200b883a 	mov	r5,r4
    7274:	d9800104 	addi	r6,sp,4
    7278:	11000217 	ldw	r4,8(r2)
    727c:	00095f00 	call	95f0 <__vfprintf_internal>
    7280:	dfc00017 	ldw	ra,0(sp)
    7284:	dec00404 	addi	sp,sp,16
    7288:	f800283a 	ret

0000728c <_puts_r>:
    728c:	defff604 	addi	sp,sp,-40
    7290:	dc000715 	stw	r16,28(sp)
    7294:	2021883a 	mov	r16,r4
    7298:	2809883a 	mov	r4,r5
    729c:	dc400815 	stw	r17,32(sp)
    72a0:	dfc00915 	stw	ra,36(sp)
    72a4:	2823883a 	mov	r17,r5
    72a8:	00073600 	call	7360 <strlen>
    72ac:	10c00044 	addi	r3,r2,1
    72b0:	d8800115 	stw	r2,4(sp)
    72b4:	00820034 	movhi	r2,2048
    72b8:	10809604 	addi	r2,r2,600
    72bc:	d8800215 	stw	r2,8(sp)
    72c0:	00800044 	movi	r2,1
    72c4:	d8800315 	stw	r2,12(sp)
    72c8:	00800084 	movi	r2,2
    72cc:	dc400015 	stw	r17,0(sp)
    72d0:	d8c00615 	stw	r3,24(sp)
    72d4:	dec00415 	stw	sp,16(sp)
    72d8:	d8800515 	stw	r2,20(sp)
    72dc:	80000226 	beq	r16,zero,72e8 <_puts_r+0x5c>
    72e0:	80800e17 	ldw	r2,56(r16)
    72e4:	10001426 	beq	r2,zero,7338 <_puts_r+0xac>
    72e8:	81400217 	ldw	r5,8(r16)
    72ec:	2880030b 	ldhu	r2,12(r5)
    72f0:	10c8000c 	andi	r3,r2,8192
    72f4:	1800061e 	bne	r3,zero,7310 <_puts_r+0x84>
    72f8:	29001917 	ldw	r4,100(r5)
    72fc:	00f7ffc4 	movi	r3,-8193
    7300:	10880014 	ori	r2,r2,8192
    7304:	20c6703a 	and	r3,r4,r3
    7308:	2880030d 	sth	r2,12(r5)
    730c:	28c01915 	stw	r3,100(r5)
    7310:	d9800404 	addi	r6,sp,16
    7314:	8009883a 	mov	r4,r16
    7318:	000bb200 	call	bb20 <__sfvwrite_r>
    731c:	1000091e 	bne	r2,zero,7344 <_puts_r+0xb8>
    7320:	00800284 	movi	r2,10
    7324:	dfc00917 	ldw	ra,36(sp)
    7328:	dc400817 	ldw	r17,32(sp)
    732c:	dc000717 	ldw	r16,28(sp)
    7330:	dec00a04 	addi	sp,sp,40
    7334:	f800283a 	ret
    7338:	8009883a 	mov	r4,r16
    733c:	000b69c0 	call	b69c <__sinit>
    7340:	003fe906 	br	72e8 <__alt_data_end+0xf00072e8>
    7344:	00bfffc4 	movi	r2,-1
    7348:	003ff606 	br	7324 <__alt_data_end+0xf0007324>

0000734c <puts>:
    734c:	00820034 	movhi	r2,2048
    7350:	10897c04 	addi	r2,r2,9712
    7354:	200b883a 	mov	r5,r4
    7358:	11000017 	ldw	r4,0(r2)
    735c:	000728c1 	jmpi	728c <_puts_r>

00007360 <strlen>:
    7360:	208000cc 	andi	r2,r4,3
    7364:	10002026 	beq	r2,zero,73e8 <strlen+0x88>
    7368:	20800007 	ldb	r2,0(r4)
    736c:	10002026 	beq	r2,zero,73f0 <strlen+0x90>
    7370:	2005883a 	mov	r2,r4
    7374:	00000206 	br	7380 <strlen+0x20>
    7378:	10c00007 	ldb	r3,0(r2)
    737c:	18001826 	beq	r3,zero,73e0 <strlen+0x80>
    7380:	10800044 	addi	r2,r2,1
    7384:	10c000cc 	andi	r3,r2,3
    7388:	183ffb1e 	bne	r3,zero,7378 <__alt_data_end+0xf0007378>
    738c:	10c00017 	ldw	r3,0(r2)
    7390:	01ffbff4 	movhi	r7,65279
    7394:	39ffbfc4 	addi	r7,r7,-257
    7398:	00ca303a 	nor	r5,zero,r3
    739c:	01a02074 	movhi	r6,32897
    73a0:	19c7883a 	add	r3,r3,r7
    73a4:	31a02004 	addi	r6,r6,-32640
    73a8:	1946703a 	and	r3,r3,r5
    73ac:	1986703a 	and	r3,r3,r6
    73b0:	1800091e 	bne	r3,zero,73d8 <strlen+0x78>
    73b4:	10800104 	addi	r2,r2,4
    73b8:	10c00017 	ldw	r3,0(r2)
    73bc:	19cb883a 	add	r5,r3,r7
    73c0:	00c6303a 	nor	r3,zero,r3
    73c4:	28c6703a 	and	r3,r5,r3
    73c8:	1986703a 	and	r3,r3,r6
    73cc:	183ff926 	beq	r3,zero,73b4 <__alt_data_end+0xf00073b4>
    73d0:	00000106 	br	73d8 <strlen+0x78>
    73d4:	10800044 	addi	r2,r2,1
    73d8:	10c00007 	ldb	r3,0(r2)
    73dc:	183ffd1e 	bne	r3,zero,73d4 <__alt_data_end+0xf00073d4>
    73e0:	1105c83a 	sub	r2,r2,r4
    73e4:	f800283a 	ret
    73e8:	2005883a 	mov	r2,r4
    73ec:	003fe706 	br	738c <__alt_data_end+0xf000738c>
    73f0:	0005883a 	mov	r2,zero
    73f4:	f800283a 	ret

000073f8 <___vfprintf_internal_r>:
    73f8:	deffb804 	addi	sp,sp,-288
    73fc:	dfc04715 	stw	ra,284(sp)
    7400:	ddc04515 	stw	r23,276(sp)
    7404:	dd404315 	stw	r21,268(sp)
    7408:	d9002c15 	stw	r4,176(sp)
    740c:	282f883a 	mov	r23,r5
    7410:	302b883a 	mov	r21,r6
    7414:	d9c02d15 	stw	r7,180(sp)
    7418:	df004615 	stw	fp,280(sp)
    741c:	dd804415 	stw	r22,272(sp)
    7420:	dd004215 	stw	r20,264(sp)
    7424:	dcc04115 	stw	r19,260(sp)
    7428:	dc804015 	stw	r18,256(sp)
    742c:	dc403f15 	stw	r17,252(sp)
    7430:	dc003e15 	stw	r16,248(sp)
    7434:	000c2100 	call	c210 <_localeconv_r>
    7438:	10800017 	ldw	r2,0(r2)
    743c:	1009883a 	mov	r4,r2
    7440:	d8803415 	stw	r2,208(sp)
    7444:	00073600 	call	7360 <strlen>
    7448:	d8803715 	stw	r2,220(sp)
    744c:	d8802c17 	ldw	r2,176(sp)
    7450:	10000226 	beq	r2,zero,745c <___vfprintf_internal_r+0x64>
    7454:	10800e17 	ldw	r2,56(r2)
    7458:	1000f926 	beq	r2,zero,7840 <___vfprintf_internal_r+0x448>
    745c:	b880030b 	ldhu	r2,12(r23)
    7460:	10c8000c 	andi	r3,r2,8192
    7464:	1800061e 	bne	r3,zero,7480 <___vfprintf_internal_r+0x88>
    7468:	b9001917 	ldw	r4,100(r23)
    746c:	00f7ffc4 	movi	r3,-8193
    7470:	10880014 	ori	r2,r2,8192
    7474:	20c6703a 	and	r3,r4,r3
    7478:	b880030d 	sth	r2,12(r23)
    747c:	b8c01915 	stw	r3,100(r23)
    7480:	10c0020c 	andi	r3,r2,8
    7484:	1800c126 	beq	r3,zero,778c <___vfprintf_internal_r+0x394>
    7488:	b8c00417 	ldw	r3,16(r23)
    748c:	1800bf26 	beq	r3,zero,778c <___vfprintf_internal_r+0x394>
    7490:	1080068c 	andi	r2,r2,26
    7494:	00c00284 	movi	r3,10
    7498:	10c0c426 	beq	r2,r3,77ac <___vfprintf_internal_r+0x3b4>
    749c:	d8c00404 	addi	r3,sp,16
    74a0:	05020034 	movhi	r20,2048
    74a4:	d9001e04 	addi	r4,sp,120
    74a8:	a500a784 	addi	r20,r20,670
    74ac:	d8c01e15 	stw	r3,120(sp)
    74b0:	d8002015 	stw	zero,128(sp)
    74b4:	d8001f15 	stw	zero,124(sp)
    74b8:	d8003315 	stw	zero,204(sp)
    74bc:	d8003615 	stw	zero,216(sp)
    74c0:	d8003815 	stw	zero,224(sp)
    74c4:	1811883a 	mov	r8,r3
    74c8:	d8003915 	stw	zero,228(sp)
    74cc:	d8003a15 	stw	zero,232(sp)
    74d0:	d8002f15 	stw	zero,188(sp)
    74d4:	d9002815 	stw	r4,160(sp)
    74d8:	a8800007 	ldb	r2,0(r21)
    74dc:	10027b26 	beq	r2,zero,7ecc <___vfprintf_internal_r+0xad4>
    74e0:	00c00944 	movi	r3,37
    74e4:	a821883a 	mov	r16,r21
    74e8:	10c0021e 	bne	r2,r3,74f4 <___vfprintf_internal_r+0xfc>
    74ec:	00001406 	br	7540 <___vfprintf_internal_r+0x148>
    74f0:	10c00326 	beq	r2,r3,7500 <___vfprintf_internal_r+0x108>
    74f4:	84000044 	addi	r16,r16,1
    74f8:	80800007 	ldb	r2,0(r16)
    74fc:	103ffc1e 	bne	r2,zero,74f0 <__alt_data_end+0xf00074f0>
    7500:	8563c83a 	sub	r17,r16,r21
    7504:	88000e26 	beq	r17,zero,7540 <___vfprintf_internal_r+0x148>
    7508:	d8c02017 	ldw	r3,128(sp)
    750c:	d8801f17 	ldw	r2,124(sp)
    7510:	45400015 	stw	r21,0(r8)
    7514:	1c47883a 	add	r3,r3,r17
    7518:	10800044 	addi	r2,r2,1
    751c:	d8c02015 	stw	r3,128(sp)
    7520:	44400115 	stw	r17,4(r8)
    7524:	d8801f15 	stw	r2,124(sp)
    7528:	00c001c4 	movi	r3,7
    752c:	1880a716 	blt	r3,r2,77cc <___vfprintf_internal_r+0x3d4>
    7530:	42000204 	addi	r8,r8,8
    7534:	d9402f17 	ldw	r5,188(sp)
    7538:	2c4b883a 	add	r5,r5,r17
    753c:	d9402f15 	stw	r5,188(sp)
    7540:	80800007 	ldb	r2,0(r16)
    7544:	1000a826 	beq	r2,zero,77e8 <___vfprintf_internal_r+0x3f0>
    7548:	84400047 	ldb	r17,1(r16)
    754c:	00bfffc4 	movi	r2,-1
    7550:	85400044 	addi	r21,r16,1
    7554:	d8002785 	stb	zero,158(sp)
    7558:	0007883a 	mov	r3,zero
    755c:	000f883a 	mov	r7,zero
    7560:	d8802915 	stw	r2,164(sp)
    7564:	d8003115 	stw	zero,196(sp)
    7568:	0025883a 	mov	r18,zero
    756c:	01401604 	movi	r5,88
    7570:	01800244 	movi	r6,9
    7574:	02800a84 	movi	r10,42
    7578:	02401b04 	movi	r9,108
    757c:	ad400044 	addi	r21,r21,1
    7580:	88bff804 	addi	r2,r17,-32
    7584:	28830436 	bltu	r5,r2,8198 <___vfprintf_internal_r+0xda0>
    7588:	100490ba 	slli	r2,r2,2
    758c:	01000034 	movhi	r4,0
    7590:	211d6804 	addi	r4,r4,30112
    7594:	1105883a 	add	r2,r2,r4
    7598:	10800017 	ldw	r2,0(r2)
    759c:	1000683a 	jmp	r2
    75a0:	000080b8 	rdprs	zero,zero,514
    75a4:	00008198 	cmpnei	zero,zero,518
    75a8:	00008198 	cmpnei	zero,zero,518
    75ac:	000080d8 	cmpnei	zero,zero,515
    75b0:	00008198 	cmpnei	zero,zero,518
    75b4:	00008198 	cmpnei	zero,zero,518
    75b8:	00008198 	cmpnei	zero,zero,518
    75bc:	00008198 	cmpnei	zero,zero,518
    75c0:	00008198 	cmpnei	zero,zero,518
    75c4:	00008198 	cmpnei	zero,zero,518
    75c8:	0000784c 	andi	zero,zero,481
    75cc:	00007ff4 	movhi	zero,511
    75d0:	00008198 	cmpnei	zero,zero,518
    75d4:	00007714 	movui	zero,476
    75d8:	00007874 	movhi	zero,481
    75dc:	00008198 	cmpnei	zero,zero,518
    75e0:	000078b4 	movhi	zero,482
    75e4:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75e8:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75ec:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75f0:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75f4:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75f8:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    75fc:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    7600:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    7604:	000078c0 	call	78c <vCoRoutineSchedule+0xbc>
    7608:	00008198 	cmpnei	zero,zero,518
    760c:	00008198 	cmpnei	zero,zero,518
    7610:	00008198 	cmpnei	zero,zero,518
    7614:	00008198 	cmpnei	zero,zero,518
    7618:	00008198 	cmpnei	zero,zero,518
    761c:	00008198 	cmpnei	zero,zero,518
    7620:	00008198 	cmpnei	zero,zero,518
    7624:	00008198 	cmpnei	zero,zero,518
    7628:	00008198 	cmpnei	zero,zero,518
    762c:	00008198 	cmpnei	zero,zero,518
    7630:	000078f4 	movhi	zero,483
    7634:	000079b0 	cmpltui	zero,zero,486
    7638:	00008198 	cmpnei	zero,zero,518
    763c:	000079b0 	cmpltui	zero,zero,486
    7640:	00008198 	cmpnei	zero,zero,518
    7644:	00008198 	cmpnei	zero,zero,518
    7648:	00008198 	cmpnei	zero,zero,518
    764c:	00008198 	cmpnei	zero,zero,518
    7650:	00007a50 	cmplti	zero,zero,489
    7654:	00008198 	cmpnei	zero,zero,518
    7658:	00008198 	cmpnei	zero,zero,518
    765c:	00007a5c 	xori	zero,zero,489
    7660:	00008198 	cmpnei	zero,zero,518
    7664:	00008198 	cmpnei	zero,zero,518
    7668:	00008198 	cmpnei	zero,zero,518
    766c:	00008198 	cmpnei	zero,zero,518
    7670:	00008198 	cmpnei	zero,zero,518
    7674:	00007ed4 	movui	zero,507
    7678:	00008198 	cmpnei	zero,zero,518
    767c:	00008198 	cmpnei	zero,zero,518
    7680:	00007f34 	movhi	zero,508
    7684:	00008198 	cmpnei	zero,zero,518
    7688:	00008198 	cmpnei	zero,zero,518
    768c:	00008198 	cmpnei	zero,zero,518
    7690:	00008198 	cmpnei	zero,zero,518
    7694:	00008198 	cmpnei	zero,zero,518
    7698:	00008198 	cmpnei	zero,zero,518
    769c:	00008198 	cmpnei	zero,zero,518
    76a0:	00008198 	cmpnei	zero,zero,518
    76a4:	00008198 	cmpnei	zero,zero,518
    76a8:	00008198 	cmpnei	zero,zero,518
    76ac:	00008144 	movi	zero,517
    76b0:	000080e4 	muli	zero,zero,515
    76b4:	000079b0 	cmpltui	zero,zero,486
    76b8:	000079b0 	cmpltui	zero,zero,486
    76bc:	000079b0 	cmpltui	zero,zero,486
    76c0:	000080f4 	movhi	zero,515
    76c4:	000080e4 	muli	zero,zero,515
    76c8:	00008198 	cmpnei	zero,zero,518
    76cc:	00008198 	cmpnei	zero,zero,518
    76d0:	00008100 	call	810 <prvInitialiseCoRoutineLists+0x54>
    76d4:	00008198 	cmpnei	zero,zero,518
    76d8:	00008110 	cmplti	zero,zero,516
    76dc:	00007fe4 	muli	zero,zero,511
    76e0:	00007720 	cmpeqi	zero,zero,476
    76e4:	00008004 	movi	zero,512
    76e8:	00008198 	cmpnei	zero,zero,518
    76ec:	00008010 	cmplti	zero,zero,512
    76f0:	00008198 	cmpnei	zero,zero,518
    76f4:	0000806c 	andhi	zero,zero,513
    76f8:	00008198 	cmpnei	zero,zero,518
    76fc:	00008198 	cmpnei	zero,zero,518
    7700:	0000807c 	xorhi	zero,zero,513
    7704:	d9003117 	ldw	r4,196(sp)
    7708:	d8802d15 	stw	r2,180(sp)
    770c:	0109c83a 	sub	r4,zero,r4
    7710:	d9003115 	stw	r4,196(sp)
    7714:	94800114 	ori	r18,r18,4
    7718:	ac400007 	ldb	r17,0(r21)
    771c:	003f9706 	br	757c <__alt_data_end+0xf000757c>
    7720:	00800c04 	movi	r2,48
    7724:	d9002d17 	ldw	r4,180(sp)
    7728:	d9402917 	ldw	r5,164(sp)
    772c:	d8802705 	stb	r2,156(sp)
    7730:	00801e04 	movi	r2,120
    7734:	d8802745 	stb	r2,157(sp)
    7738:	d8002785 	stb	zero,158(sp)
    773c:	20c00104 	addi	r3,r4,4
    7740:	24c00017 	ldw	r19,0(r4)
    7744:	002d883a 	mov	r22,zero
    7748:	90800094 	ori	r2,r18,2
    774c:	28029a16 	blt	r5,zero,81b8 <___vfprintf_internal_r+0xdc0>
    7750:	00bfdfc4 	movi	r2,-129
    7754:	90a4703a 	and	r18,r18,r2
    7758:	d8c02d15 	stw	r3,180(sp)
    775c:	94800094 	ori	r18,r18,2
    7760:	9802871e 	bne	r19,zero,8180 <___vfprintf_internal_r+0xd88>
    7764:	00820034 	movhi	r2,2048
    7768:	1080a004 	addi	r2,r2,640
    776c:	d8803915 	stw	r2,228(sp)
    7770:	04401e04 	movi	r17,120
    7774:	d8802917 	ldw	r2,164(sp)
    7778:	0039883a 	mov	fp,zero
    777c:	1001e926 	beq	r2,zero,7f24 <___vfprintf_internal_r+0xb2c>
    7780:	0027883a 	mov	r19,zero
    7784:	002d883a 	mov	r22,zero
    7788:	00020506 	br	7fa0 <___vfprintf_internal_r+0xba8>
    778c:	d9002c17 	ldw	r4,176(sp)
    7790:	b80b883a 	mov	r5,r23
    7794:	00096c80 	call	96c8 <__swsetup_r>
    7798:	1005ac1e 	bne	r2,zero,8e4c <___vfprintf_internal_r+0x1a54>
    779c:	b880030b 	ldhu	r2,12(r23)
    77a0:	00c00284 	movi	r3,10
    77a4:	1080068c 	andi	r2,r2,26
    77a8:	10ff3c1e 	bne	r2,r3,749c <__alt_data_end+0xf000749c>
    77ac:	b880038f 	ldh	r2,14(r23)
    77b0:	103f3a16 	blt	r2,zero,749c <__alt_data_end+0xf000749c>
    77b4:	d9c02d17 	ldw	r7,180(sp)
    77b8:	d9002c17 	ldw	r4,176(sp)
    77bc:	a80d883a 	mov	r6,r21
    77c0:	b80b883a 	mov	r5,r23
    77c4:	000960c0 	call	960c <__sbprintf>
    77c8:	00001106 	br	7810 <___vfprintf_internal_r+0x418>
    77cc:	d9002c17 	ldw	r4,176(sp)
    77d0:	d9801e04 	addi	r6,sp,120
    77d4:	b80b883a 	mov	r5,r23
    77d8:	000e7840 	call	e784 <__sprint_r>
    77dc:	1000081e 	bne	r2,zero,7800 <___vfprintf_internal_r+0x408>
    77e0:	da000404 	addi	r8,sp,16
    77e4:	003f5306 	br	7534 <__alt_data_end+0xf0007534>
    77e8:	d8802017 	ldw	r2,128(sp)
    77ec:	10000426 	beq	r2,zero,7800 <___vfprintf_internal_r+0x408>
    77f0:	d9002c17 	ldw	r4,176(sp)
    77f4:	d9801e04 	addi	r6,sp,120
    77f8:	b80b883a 	mov	r5,r23
    77fc:	000e7840 	call	e784 <__sprint_r>
    7800:	b880030b 	ldhu	r2,12(r23)
    7804:	1080100c 	andi	r2,r2,64
    7808:	1005901e 	bne	r2,zero,8e4c <___vfprintf_internal_r+0x1a54>
    780c:	d8802f17 	ldw	r2,188(sp)
    7810:	dfc04717 	ldw	ra,284(sp)
    7814:	df004617 	ldw	fp,280(sp)
    7818:	ddc04517 	ldw	r23,276(sp)
    781c:	dd804417 	ldw	r22,272(sp)
    7820:	dd404317 	ldw	r21,268(sp)
    7824:	dd004217 	ldw	r20,264(sp)
    7828:	dcc04117 	ldw	r19,260(sp)
    782c:	dc804017 	ldw	r18,256(sp)
    7830:	dc403f17 	ldw	r17,252(sp)
    7834:	dc003e17 	ldw	r16,248(sp)
    7838:	dec04804 	addi	sp,sp,288
    783c:	f800283a 	ret
    7840:	d9002c17 	ldw	r4,176(sp)
    7844:	000b69c0 	call	b69c <__sinit>
    7848:	003f0406 	br	745c <__alt_data_end+0xf000745c>
    784c:	d8802d17 	ldw	r2,180(sp)
    7850:	d9002d17 	ldw	r4,180(sp)
    7854:	10800017 	ldw	r2,0(r2)
    7858:	d8803115 	stw	r2,196(sp)
    785c:	20800104 	addi	r2,r4,4
    7860:	d9003117 	ldw	r4,196(sp)
    7864:	203fa716 	blt	r4,zero,7704 <__alt_data_end+0xf0007704>
    7868:	d8802d15 	stw	r2,180(sp)
    786c:	ac400007 	ldb	r17,0(r21)
    7870:	003f4206 	br	757c <__alt_data_end+0xf000757c>
    7874:	ac400007 	ldb	r17,0(r21)
    7878:	aac00044 	addi	r11,r21,1
    787c:	8a872826 	beq	r17,r10,9520 <___vfprintf_internal_r+0x2128>
    7880:	88bff404 	addi	r2,r17,-48
    7884:	0009883a 	mov	r4,zero
    7888:	30867d36 	bltu	r6,r2,9280 <___vfprintf_internal_r+0x1e88>
    788c:	5c400007 	ldb	r17,0(r11)
    7890:	210002a4 	muli	r4,r4,10
    7894:	5d400044 	addi	r21,r11,1
    7898:	a817883a 	mov	r11,r21
    789c:	2089883a 	add	r4,r4,r2
    78a0:	88bff404 	addi	r2,r17,-48
    78a4:	30bff92e 	bgeu	r6,r2,788c <__alt_data_end+0xf000788c>
    78a8:	2005c916 	blt	r4,zero,8fd0 <___vfprintf_internal_r+0x1bd8>
    78ac:	d9002915 	stw	r4,164(sp)
    78b0:	003f3306 	br	7580 <__alt_data_end+0xf0007580>
    78b4:	94802014 	ori	r18,r18,128
    78b8:	ac400007 	ldb	r17,0(r21)
    78bc:	003f2f06 	br	757c <__alt_data_end+0xf000757c>
    78c0:	a809883a 	mov	r4,r21
    78c4:	d8003115 	stw	zero,196(sp)
    78c8:	88bff404 	addi	r2,r17,-48
    78cc:	0017883a 	mov	r11,zero
    78d0:	24400007 	ldb	r17,0(r4)
    78d4:	5ac002a4 	muli	r11,r11,10
    78d8:	ad400044 	addi	r21,r21,1
    78dc:	a809883a 	mov	r4,r21
    78e0:	12d7883a 	add	r11,r2,r11
    78e4:	88bff404 	addi	r2,r17,-48
    78e8:	30bff92e 	bgeu	r6,r2,78d0 <__alt_data_end+0xf00078d0>
    78ec:	dac03115 	stw	r11,196(sp)
    78f0:	003f2306 	br	7580 <__alt_data_end+0xf0007580>
    78f4:	18c03fcc 	andi	r3,r3,255
    78f8:	18072b1e 	bne	r3,zero,95a8 <___vfprintf_internal_r+0x21b0>
    78fc:	94800414 	ori	r18,r18,16
    7900:	9080080c 	andi	r2,r18,32
    7904:	10037b26 	beq	r2,zero,86f4 <___vfprintf_internal_r+0x12fc>
    7908:	d9402d17 	ldw	r5,180(sp)
    790c:	28800117 	ldw	r2,4(r5)
    7910:	2cc00017 	ldw	r19,0(r5)
    7914:	29400204 	addi	r5,r5,8
    7918:	d9402d15 	stw	r5,180(sp)
    791c:	102d883a 	mov	r22,r2
    7920:	10044b16 	blt	r2,zero,8a50 <___vfprintf_internal_r+0x1658>
    7924:	d9402917 	ldw	r5,164(sp)
    7928:	df002783 	ldbu	fp,158(sp)
    792c:	2803bc16 	blt	r5,zero,8820 <___vfprintf_internal_r+0x1428>
    7930:	00ffdfc4 	movi	r3,-129
    7934:	9d84b03a 	or	r2,r19,r22
    7938:	90e4703a 	and	r18,r18,r3
    793c:	10017726 	beq	r2,zero,7f1c <___vfprintf_internal_r+0xb24>
    7940:	b0038326 	beq	r22,zero,8750 <___vfprintf_internal_r+0x1358>
    7944:	dc402a15 	stw	r17,168(sp)
    7948:	dc001e04 	addi	r16,sp,120
    794c:	b023883a 	mov	r17,r22
    7950:	402d883a 	mov	r22,r8
    7954:	9809883a 	mov	r4,r19
    7958:	880b883a 	mov	r5,r17
    795c:	01800284 	movi	r6,10
    7960:	000f883a 	mov	r7,zero
    7964:	0010b7c0 	call	10b7c <__umoddi3>
    7968:	10800c04 	addi	r2,r2,48
    796c:	843fffc4 	addi	r16,r16,-1
    7970:	9809883a 	mov	r4,r19
    7974:	880b883a 	mov	r5,r17
    7978:	80800005 	stb	r2,0(r16)
    797c:	01800284 	movi	r6,10
    7980:	000f883a 	mov	r7,zero
    7984:	00106040 	call	10604 <__udivdi3>
    7988:	1027883a 	mov	r19,r2
    798c:	10c4b03a 	or	r2,r2,r3
    7990:	1823883a 	mov	r17,r3
    7994:	103fef1e 	bne	r2,zero,7954 <__alt_data_end+0xf0007954>
    7998:	d8c02817 	ldw	r3,160(sp)
    799c:	dc402a17 	ldw	r17,168(sp)
    79a0:	b011883a 	mov	r8,r22
    79a4:	1c07c83a 	sub	r3,r3,r16
    79a8:	d8c02e15 	stw	r3,184(sp)
    79ac:	00005906 	br	7b14 <___vfprintf_internal_r+0x71c>
    79b0:	18c03fcc 	andi	r3,r3,255
    79b4:	1806fa1e 	bne	r3,zero,95a0 <___vfprintf_internal_r+0x21a8>
    79b8:	9080020c 	andi	r2,r18,8
    79bc:	10048a26 	beq	r2,zero,8be8 <___vfprintf_internal_r+0x17f0>
    79c0:	d8c02d17 	ldw	r3,180(sp)
    79c4:	d9002d17 	ldw	r4,180(sp)
    79c8:	d9402d17 	ldw	r5,180(sp)
    79cc:	18c00017 	ldw	r3,0(r3)
    79d0:	21000117 	ldw	r4,4(r4)
    79d4:	29400204 	addi	r5,r5,8
    79d8:	d8c03615 	stw	r3,216(sp)
    79dc:	d9003815 	stw	r4,224(sp)
    79e0:	d9402d15 	stw	r5,180(sp)
    79e4:	d9003617 	ldw	r4,216(sp)
    79e8:	d9403817 	ldw	r5,224(sp)
    79ec:	da003d15 	stw	r8,244(sp)
    79f0:	04000044 	movi	r16,1
    79f4:	000e3a80 	call	e3a8 <__fpclassifyd>
    79f8:	da003d17 	ldw	r8,244(sp)
    79fc:	14041f1e 	bne	r2,r16,8a7c <___vfprintf_internal_r+0x1684>
    7a00:	d9003617 	ldw	r4,216(sp)
    7a04:	d9403817 	ldw	r5,224(sp)
    7a08:	000d883a 	mov	r6,zero
    7a0c:	000f883a 	mov	r7,zero
    7a10:	0011ac40 	call	11ac4 <__ledf2>
    7a14:	da003d17 	ldw	r8,244(sp)
    7a18:	1005be16 	blt	r2,zero,9114 <___vfprintf_internal_r+0x1d1c>
    7a1c:	df002783 	ldbu	fp,158(sp)
    7a20:	008011c4 	movi	r2,71
    7a24:	1445330e 	bge	r2,r17,8ef4 <___vfprintf_internal_r+0x1afc>
    7a28:	04020034 	movhi	r16,2048
    7a2c:	84009804 	addi	r16,r16,608
    7a30:	00c000c4 	movi	r3,3
    7a34:	00bfdfc4 	movi	r2,-129
    7a38:	d8c02a15 	stw	r3,168(sp)
    7a3c:	90a4703a 	and	r18,r18,r2
    7a40:	d8c02e15 	stw	r3,184(sp)
    7a44:	d8002915 	stw	zero,164(sp)
    7a48:	d8003215 	stw	zero,200(sp)
    7a4c:	00003706 	br	7b2c <___vfprintf_internal_r+0x734>
    7a50:	94800214 	ori	r18,r18,8
    7a54:	ac400007 	ldb	r17,0(r21)
    7a58:	003ec806 	br	757c <__alt_data_end+0xf000757c>
    7a5c:	18c03fcc 	andi	r3,r3,255
    7a60:	1806db1e 	bne	r3,zero,95d0 <___vfprintf_internal_r+0x21d8>
    7a64:	94800414 	ori	r18,r18,16
    7a68:	9080080c 	andi	r2,r18,32
    7a6c:	1002d826 	beq	r2,zero,85d0 <___vfprintf_internal_r+0x11d8>
    7a70:	d9402d17 	ldw	r5,180(sp)
    7a74:	d8c02917 	ldw	r3,164(sp)
    7a78:	d8002785 	stb	zero,158(sp)
    7a7c:	28800204 	addi	r2,r5,8
    7a80:	2cc00017 	ldw	r19,0(r5)
    7a84:	2d800117 	ldw	r22,4(r5)
    7a88:	18048f16 	blt	r3,zero,8cc8 <___vfprintf_internal_r+0x18d0>
    7a8c:	013fdfc4 	movi	r4,-129
    7a90:	9d86b03a 	or	r3,r19,r22
    7a94:	d8802d15 	stw	r2,180(sp)
    7a98:	9124703a 	and	r18,r18,r4
    7a9c:	1802d91e 	bne	r3,zero,8604 <___vfprintf_internal_r+0x120c>
    7aa0:	d8c02917 	ldw	r3,164(sp)
    7aa4:	0039883a 	mov	fp,zero
    7aa8:	1805c326 	beq	r3,zero,91b8 <___vfprintf_internal_r+0x1dc0>
    7aac:	0027883a 	mov	r19,zero
    7ab0:	002d883a 	mov	r22,zero
    7ab4:	dc001e04 	addi	r16,sp,120
    7ab8:	9806d0fa 	srli	r3,r19,3
    7abc:	b008977a 	slli	r4,r22,29
    7ac0:	b02cd0fa 	srli	r22,r22,3
    7ac4:	9cc001cc 	andi	r19,r19,7
    7ac8:	98800c04 	addi	r2,r19,48
    7acc:	843fffc4 	addi	r16,r16,-1
    7ad0:	20e6b03a 	or	r19,r4,r3
    7ad4:	80800005 	stb	r2,0(r16)
    7ad8:	9d86b03a 	or	r3,r19,r22
    7adc:	183ff61e 	bne	r3,zero,7ab8 <__alt_data_end+0xf0007ab8>
    7ae0:	90c0004c 	andi	r3,r18,1
    7ae4:	18013b26 	beq	r3,zero,7fd4 <___vfprintf_internal_r+0xbdc>
    7ae8:	10803fcc 	andi	r2,r2,255
    7aec:	1080201c 	xori	r2,r2,128
    7af0:	10bfe004 	addi	r2,r2,-128
    7af4:	00c00c04 	movi	r3,48
    7af8:	10c13626 	beq	r2,r3,7fd4 <___vfprintf_internal_r+0xbdc>
    7afc:	80ffffc5 	stb	r3,-1(r16)
    7b00:	d8c02817 	ldw	r3,160(sp)
    7b04:	80bfffc4 	addi	r2,r16,-1
    7b08:	1021883a 	mov	r16,r2
    7b0c:	1887c83a 	sub	r3,r3,r2
    7b10:	d8c02e15 	stw	r3,184(sp)
    7b14:	d8802e17 	ldw	r2,184(sp)
    7b18:	d9002917 	ldw	r4,164(sp)
    7b1c:	1100010e 	bge	r2,r4,7b24 <___vfprintf_internal_r+0x72c>
    7b20:	2005883a 	mov	r2,r4
    7b24:	d8802a15 	stw	r2,168(sp)
    7b28:	d8003215 	stw	zero,200(sp)
    7b2c:	e7003fcc 	andi	fp,fp,255
    7b30:	e700201c 	xori	fp,fp,128
    7b34:	e73fe004 	addi	fp,fp,-128
    7b38:	e0000326 	beq	fp,zero,7b48 <___vfprintf_internal_r+0x750>
    7b3c:	d8c02a17 	ldw	r3,168(sp)
    7b40:	18c00044 	addi	r3,r3,1
    7b44:	d8c02a15 	stw	r3,168(sp)
    7b48:	90c0008c 	andi	r3,r18,2
    7b4c:	d8c02b15 	stw	r3,172(sp)
    7b50:	18000326 	beq	r3,zero,7b60 <___vfprintf_internal_r+0x768>
    7b54:	d8c02a17 	ldw	r3,168(sp)
    7b58:	18c00084 	addi	r3,r3,2
    7b5c:	d8c02a15 	stw	r3,168(sp)
    7b60:	90c0210c 	andi	r3,r18,132
    7b64:	d8c03015 	stw	r3,192(sp)
    7b68:	1801a31e 	bne	r3,zero,81f8 <___vfprintf_internal_r+0xe00>
    7b6c:	d9003117 	ldw	r4,196(sp)
    7b70:	d8c02a17 	ldw	r3,168(sp)
    7b74:	20e7c83a 	sub	r19,r4,r3
    7b78:	04c19f0e 	bge	zero,r19,81f8 <___vfprintf_internal_r+0xe00>
    7b7c:	02400404 	movi	r9,16
    7b80:	d8c02017 	ldw	r3,128(sp)
    7b84:	d8801f17 	ldw	r2,124(sp)
    7b88:	4cc50d0e 	bge	r9,r19,8fc0 <___vfprintf_internal_r+0x1bc8>
    7b8c:	01420034 	movhi	r5,2048
    7b90:	2940ab84 	addi	r5,r5,686
    7b94:	dc403b15 	stw	r17,236(sp)
    7b98:	d9403515 	stw	r5,212(sp)
    7b9c:	9823883a 	mov	r17,r19
    7ba0:	482d883a 	mov	r22,r9
    7ba4:	9027883a 	mov	r19,r18
    7ba8:	070001c4 	movi	fp,7
    7bac:	8025883a 	mov	r18,r16
    7bb0:	dc002c17 	ldw	r16,176(sp)
    7bb4:	00000306 	br	7bc4 <___vfprintf_internal_r+0x7cc>
    7bb8:	8c7ffc04 	addi	r17,r17,-16
    7bbc:	42000204 	addi	r8,r8,8
    7bc0:	b440130e 	bge	r22,r17,7c10 <___vfprintf_internal_r+0x818>
    7bc4:	01020034 	movhi	r4,2048
    7bc8:	18c00404 	addi	r3,r3,16
    7bcc:	10800044 	addi	r2,r2,1
    7bd0:	2100ab84 	addi	r4,r4,686
    7bd4:	41000015 	stw	r4,0(r8)
    7bd8:	45800115 	stw	r22,4(r8)
    7bdc:	d8c02015 	stw	r3,128(sp)
    7be0:	d8801f15 	stw	r2,124(sp)
    7be4:	e0bff40e 	bge	fp,r2,7bb8 <__alt_data_end+0xf0007bb8>
    7be8:	d9801e04 	addi	r6,sp,120
    7bec:	b80b883a 	mov	r5,r23
    7bf0:	8009883a 	mov	r4,r16
    7bf4:	000e7840 	call	e784 <__sprint_r>
    7bf8:	103f011e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    7bfc:	8c7ffc04 	addi	r17,r17,-16
    7c00:	d8c02017 	ldw	r3,128(sp)
    7c04:	d8801f17 	ldw	r2,124(sp)
    7c08:	da000404 	addi	r8,sp,16
    7c0c:	b47fed16 	blt	r22,r17,7bc4 <__alt_data_end+0xf0007bc4>
    7c10:	9021883a 	mov	r16,r18
    7c14:	9825883a 	mov	r18,r19
    7c18:	8827883a 	mov	r19,r17
    7c1c:	dc403b17 	ldw	r17,236(sp)
    7c20:	d9403517 	ldw	r5,212(sp)
    7c24:	98c7883a 	add	r3,r19,r3
    7c28:	10800044 	addi	r2,r2,1
    7c2c:	41400015 	stw	r5,0(r8)
    7c30:	44c00115 	stw	r19,4(r8)
    7c34:	d8c02015 	stw	r3,128(sp)
    7c38:	d8801f15 	stw	r2,124(sp)
    7c3c:	010001c4 	movi	r4,7
    7c40:	2082a316 	blt	r4,r2,86d0 <___vfprintf_internal_r+0x12d8>
    7c44:	df002787 	ldb	fp,158(sp)
    7c48:	42000204 	addi	r8,r8,8
    7c4c:	e0000c26 	beq	fp,zero,7c80 <___vfprintf_internal_r+0x888>
    7c50:	d8801f17 	ldw	r2,124(sp)
    7c54:	d9002784 	addi	r4,sp,158
    7c58:	18c00044 	addi	r3,r3,1
    7c5c:	10800044 	addi	r2,r2,1
    7c60:	41000015 	stw	r4,0(r8)
    7c64:	01000044 	movi	r4,1
    7c68:	41000115 	stw	r4,4(r8)
    7c6c:	d8c02015 	stw	r3,128(sp)
    7c70:	d8801f15 	stw	r2,124(sp)
    7c74:	010001c4 	movi	r4,7
    7c78:	20823c16 	blt	r4,r2,856c <___vfprintf_internal_r+0x1174>
    7c7c:	42000204 	addi	r8,r8,8
    7c80:	d8802b17 	ldw	r2,172(sp)
    7c84:	10000c26 	beq	r2,zero,7cb8 <___vfprintf_internal_r+0x8c0>
    7c88:	d8801f17 	ldw	r2,124(sp)
    7c8c:	d9002704 	addi	r4,sp,156
    7c90:	18c00084 	addi	r3,r3,2
    7c94:	10800044 	addi	r2,r2,1
    7c98:	41000015 	stw	r4,0(r8)
    7c9c:	01000084 	movi	r4,2
    7ca0:	41000115 	stw	r4,4(r8)
    7ca4:	d8c02015 	stw	r3,128(sp)
    7ca8:	d8801f15 	stw	r2,124(sp)
    7cac:	010001c4 	movi	r4,7
    7cb0:	20823616 	blt	r4,r2,858c <___vfprintf_internal_r+0x1194>
    7cb4:	42000204 	addi	r8,r8,8
    7cb8:	d9003017 	ldw	r4,192(sp)
    7cbc:	00802004 	movi	r2,128
    7cc0:	20819926 	beq	r4,r2,8328 <___vfprintf_internal_r+0xf30>
    7cc4:	d9402917 	ldw	r5,164(sp)
    7cc8:	d8802e17 	ldw	r2,184(sp)
    7ccc:	28adc83a 	sub	r22,r5,r2
    7cd0:	0580310e 	bge	zero,r22,7d98 <___vfprintf_internal_r+0x9a0>
    7cd4:	07000404 	movi	fp,16
    7cd8:	d8801f17 	ldw	r2,124(sp)
    7cdc:	e584140e 	bge	fp,r22,8d30 <___vfprintf_internal_r+0x1938>
    7ce0:	01420034 	movhi	r5,2048
    7ce4:	2940a784 	addi	r5,r5,670
    7ce8:	dc402915 	stw	r17,164(sp)
    7cec:	d9402b15 	stw	r5,172(sp)
    7cf0:	b023883a 	mov	r17,r22
    7cf4:	04c001c4 	movi	r19,7
    7cf8:	a82d883a 	mov	r22,r21
    7cfc:	902b883a 	mov	r21,r18
    7d00:	8025883a 	mov	r18,r16
    7d04:	dc002c17 	ldw	r16,176(sp)
    7d08:	00000306 	br	7d18 <___vfprintf_internal_r+0x920>
    7d0c:	8c7ffc04 	addi	r17,r17,-16
    7d10:	42000204 	addi	r8,r8,8
    7d14:	e440110e 	bge	fp,r17,7d5c <___vfprintf_internal_r+0x964>
    7d18:	18c00404 	addi	r3,r3,16
    7d1c:	10800044 	addi	r2,r2,1
    7d20:	45000015 	stw	r20,0(r8)
    7d24:	47000115 	stw	fp,4(r8)
    7d28:	d8c02015 	stw	r3,128(sp)
    7d2c:	d8801f15 	stw	r2,124(sp)
    7d30:	98bff60e 	bge	r19,r2,7d0c <__alt_data_end+0xf0007d0c>
    7d34:	d9801e04 	addi	r6,sp,120
    7d38:	b80b883a 	mov	r5,r23
    7d3c:	8009883a 	mov	r4,r16
    7d40:	000e7840 	call	e784 <__sprint_r>
    7d44:	103eae1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    7d48:	8c7ffc04 	addi	r17,r17,-16
    7d4c:	d8c02017 	ldw	r3,128(sp)
    7d50:	d8801f17 	ldw	r2,124(sp)
    7d54:	da000404 	addi	r8,sp,16
    7d58:	e47fef16 	blt	fp,r17,7d18 <__alt_data_end+0xf0007d18>
    7d5c:	9021883a 	mov	r16,r18
    7d60:	a825883a 	mov	r18,r21
    7d64:	b02b883a 	mov	r21,r22
    7d68:	882d883a 	mov	r22,r17
    7d6c:	dc402917 	ldw	r17,164(sp)
    7d70:	d9002b17 	ldw	r4,172(sp)
    7d74:	1d87883a 	add	r3,r3,r22
    7d78:	10800044 	addi	r2,r2,1
    7d7c:	41000015 	stw	r4,0(r8)
    7d80:	45800115 	stw	r22,4(r8)
    7d84:	d8c02015 	stw	r3,128(sp)
    7d88:	d8801f15 	stw	r2,124(sp)
    7d8c:	010001c4 	movi	r4,7
    7d90:	2081ee16 	blt	r4,r2,854c <___vfprintf_internal_r+0x1154>
    7d94:	42000204 	addi	r8,r8,8
    7d98:	9080400c 	andi	r2,r18,256
    7d9c:	1001181e 	bne	r2,zero,8200 <___vfprintf_internal_r+0xe08>
    7da0:	d9402e17 	ldw	r5,184(sp)
    7da4:	d8801f17 	ldw	r2,124(sp)
    7da8:	44000015 	stw	r16,0(r8)
    7dac:	1947883a 	add	r3,r3,r5
    7db0:	10800044 	addi	r2,r2,1
    7db4:	41400115 	stw	r5,4(r8)
    7db8:	d8c02015 	stw	r3,128(sp)
    7dbc:	d8801f15 	stw	r2,124(sp)
    7dc0:	010001c4 	movi	r4,7
    7dc4:	2081d316 	blt	r4,r2,8514 <___vfprintf_internal_r+0x111c>
    7dc8:	42000204 	addi	r8,r8,8
    7dcc:	9480010c 	andi	r18,r18,4
    7dd0:	90003226 	beq	r18,zero,7e9c <___vfprintf_internal_r+0xaa4>
    7dd4:	d9403117 	ldw	r5,196(sp)
    7dd8:	d8802a17 	ldw	r2,168(sp)
    7ddc:	28a1c83a 	sub	r16,r5,r2
    7de0:	04002e0e 	bge	zero,r16,7e9c <___vfprintf_internal_r+0xaa4>
    7de4:	04400404 	movi	r17,16
    7de8:	d8801f17 	ldw	r2,124(sp)
    7dec:	8c04a20e 	bge	r17,r16,9078 <___vfprintf_internal_r+0x1c80>
    7df0:	01420034 	movhi	r5,2048
    7df4:	2940ab84 	addi	r5,r5,686
    7df8:	d9403515 	stw	r5,212(sp)
    7dfc:	048001c4 	movi	r18,7
    7e00:	dcc02c17 	ldw	r19,176(sp)
    7e04:	00000306 	br	7e14 <___vfprintf_internal_r+0xa1c>
    7e08:	843ffc04 	addi	r16,r16,-16
    7e0c:	42000204 	addi	r8,r8,8
    7e10:	8c00130e 	bge	r17,r16,7e60 <___vfprintf_internal_r+0xa68>
    7e14:	01020034 	movhi	r4,2048
    7e18:	18c00404 	addi	r3,r3,16
    7e1c:	10800044 	addi	r2,r2,1
    7e20:	2100ab84 	addi	r4,r4,686
    7e24:	41000015 	stw	r4,0(r8)
    7e28:	44400115 	stw	r17,4(r8)
    7e2c:	d8c02015 	stw	r3,128(sp)
    7e30:	d8801f15 	stw	r2,124(sp)
    7e34:	90bff40e 	bge	r18,r2,7e08 <__alt_data_end+0xf0007e08>
    7e38:	d9801e04 	addi	r6,sp,120
    7e3c:	b80b883a 	mov	r5,r23
    7e40:	9809883a 	mov	r4,r19
    7e44:	000e7840 	call	e784 <__sprint_r>
    7e48:	103e6d1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    7e4c:	843ffc04 	addi	r16,r16,-16
    7e50:	d8c02017 	ldw	r3,128(sp)
    7e54:	d8801f17 	ldw	r2,124(sp)
    7e58:	da000404 	addi	r8,sp,16
    7e5c:	8c3fed16 	blt	r17,r16,7e14 <__alt_data_end+0xf0007e14>
    7e60:	d9403517 	ldw	r5,212(sp)
    7e64:	1c07883a 	add	r3,r3,r16
    7e68:	10800044 	addi	r2,r2,1
    7e6c:	41400015 	stw	r5,0(r8)
    7e70:	44000115 	stw	r16,4(r8)
    7e74:	d8c02015 	stw	r3,128(sp)
    7e78:	d8801f15 	stw	r2,124(sp)
    7e7c:	010001c4 	movi	r4,7
    7e80:	2080060e 	bge	r4,r2,7e9c <___vfprintf_internal_r+0xaa4>
    7e84:	d9002c17 	ldw	r4,176(sp)
    7e88:	d9801e04 	addi	r6,sp,120
    7e8c:	b80b883a 	mov	r5,r23
    7e90:	000e7840 	call	e784 <__sprint_r>
    7e94:	103e5a1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    7e98:	d8c02017 	ldw	r3,128(sp)
    7e9c:	d8803117 	ldw	r2,196(sp)
    7ea0:	d9002a17 	ldw	r4,168(sp)
    7ea4:	1100010e 	bge	r2,r4,7eac <___vfprintf_internal_r+0xab4>
    7ea8:	2005883a 	mov	r2,r4
    7eac:	d9402f17 	ldw	r5,188(sp)
    7eb0:	288b883a 	add	r5,r5,r2
    7eb4:	d9402f15 	stw	r5,188(sp)
    7eb8:	18019e1e 	bne	r3,zero,8534 <___vfprintf_internal_r+0x113c>
    7ebc:	a8800007 	ldb	r2,0(r21)
    7ec0:	d8001f15 	stw	zero,124(sp)
    7ec4:	da000404 	addi	r8,sp,16
    7ec8:	103d851e 	bne	r2,zero,74e0 <__alt_data_end+0xf00074e0>
    7ecc:	a821883a 	mov	r16,r21
    7ed0:	003d9b06 	br	7540 <__alt_data_end+0xf0007540>
    7ed4:	18c03fcc 	andi	r3,r3,255
    7ed8:	1805c11e 	bne	r3,zero,95e0 <___vfprintf_internal_r+0x21e8>
    7edc:	94800414 	ori	r18,r18,16
    7ee0:	9080080c 	andi	r2,r18,32
    7ee4:	10020c26 	beq	r2,zero,8718 <___vfprintf_internal_r+0x1320>
    7ee8:	d8802d17 	ldw	r2,180(sp)
    7eec:	d9002917 	ldw	r4,164(sp)
    7ef0:	d8002785 	stb	zero,158(sp)
    7ef4:	10c00204 	addi	r3,r2,8
    7ef8:	14c00017 	ldw	r19,0(r2)
    7efc:	15800117 	ldw	r22,4(r2)
    7f00:	20040f16 	blt	r4,zero,8f40 <___vfprintf_internal_r+0x1b48>
    7f04:	013fdfc4 	movi	r4,-129
    7f08:	9d84b03a 	or	r2,r19,r22
    7f0c:	d8c02d15 	stw	r3,180(sp)
    7f10:	9124703a 	and	r18,r18,r4
    7f14:	0039883a 	mov	fp,zero
    7f18:	103e891e 	bne	r2,zero,7940 <__alt_data_end+0xf0007940>
    7f1c:	d9002917 	ldw	r4,164(sp)
    7f20:	2002c11e 	bne	r4,zero,8a28 <___vfprintf_internal_r+0x1630>
    7f24:	d8002915 	stw	zero,164(sp)
    7f28:	d8002e15 	stw	zero,184(sp)
    7f2c:	dc001e04 	addi	r16,sp,120
    7f30:	003ef806 	br	7b14 <__alt_data_end+0xf0007b14>
    7f34:	18c03fcc 	andi	r3,r3,255
    7f38:	18059d1e 	bne	r3,zero,95b0 <___vfprintf_internal_r+0x21b8>
    7f3c:	01420034 	movhi	r5,2048
    7f40:	29409b04 	addi	r5,r5,620
    7f44:	d9403915 	stw	r5,228(sp)
    7f48:	9080080c 	andi	r2,r18,32
    7f4c:	10005226 	beq	r2,zero,8098 <___vfprintf_internal_r+0xca0>
    7f50:	d8802d17 	ldw	r2,180(sp)
    7f54:	14c00017 	ldw	r19,0(r2)
    7f58:	15800117 	ldw	r22,4(r2)
    7f5c:	10800204 	addi	r2,r2,8
    7f60:	d8802d15 	stw	r2,180(sp)
    7f64:	9080004c 	andi	r2,r18,1
    7f68:	10019026 	beq	r2,zero,85ac <___vfprintf_internal_r+0x11b4>
    7f6c:	9d84b03a 	or	r2,r19,r22
    7f70:	10036926 	beq	r2,zero,8d18 <___vfprintf_internal_r+0x1920>
    7f74:	d8c02917 	ldw	r3,164(sp)
    7f78:	00800c04 	movi	r2,48
    7f7c:	d8802705 	stb	r2,156(sp)
    7f80:	dc402745 	stb	r17,157(sp)
    7f84:	d8002785 	stb	zero,158(sp)
    7f88:	90800094 	ori	r2,r18,2
    7f8c:	18045d16 	blt	r3,zero,9104 <___vfprintf_internal_r+0x1d0c>
    7f90:	00bfdfc4 	movi	r2,-129
    7f94:	90a4703a 	and	r18,r18,r2
    7f98:	94800094 	ori	r18,r18,2
    7f9c:	0039883a 	mov	fp,zero
    7fa0:	d9003917 	ldw	r4,228(sp)
    7fa4:	dc001e04 	addi	r16,sp,120
    7fa8:	988003cc 	andi	r2,r19,15
    7fac:	b006973a 	slli	r3,r22,28
    7fb0:	2085883a 	add	r2,r4,r2
    7fb4:	9826d13a 	srli	r19,r19,4
    7fb8:	10800003 	ldbu	r2,0(r2)
    7fbc:	b02cd13a 	srli	r22,r22,4
    7fc0:	843fffc4 	addi	r16,r16,-1
    7fc4:	1ce6b03a 	or	r19,r3,r19
    7fc8:	80800005 	stb	r2,0(r16)
    7fcc:	9d84b03a 	or	r2,r19,r22
    7fd0:	103ff51e 	bne	r2,zero,7fa8 <__alt_data_end+0xf0007fa8>
    7fd4:	d8c02817 	ldw	r3,160(sp)
    7fd8:	1c07c83a 	sub	r3,r3,r16
    7fdc:	d8c02e15 	stw	r3,184(sp)
    7fe0:	003ecc06 	br	7b14 <__alt_data_end+0xf0007b14>
    7fe4:	18c03fcc 	andi	r3,r3,255
    7fe8:	183e9f26 	beq	r3,zero,7a68 <__alt_data_end+0xf0007a68>
    7fec:	d9c02785 	stb	r7,158(sp)
    7ff0:	003e9d06 	br	7a68 <__alt_data_end+0xf0007a68>
    7ff4:	00c00044 	movi	r3,1
    7ff8:	01c00ac4 	movi	r7,43
    7ffc:	ac400007 	ldb	r17,0(r21)
    8000:	003d5e06 	br	757c <__alt_data_end+0xf000757c>
    8004:	94800814 	ori	r18,r18,32
    8008:	ac400007 	ldb	r17,0(r21)
    800c:	003d5b06 	br	757c <__alt_data_end+0xf000757c>
    8010:	d8c02d17 	ldw	r3,180(sp)
    8014:	d8002785 	stb	zero,158(sp)
    8018:	1c000017 	ldw	r16,0(r3)
    801c:	1cc00104 	addi	r19,r3,4
    8020:	80041926 	beq	r16,zero,9088 <___vfprintf_internal_r+0x1c90>
    8024:	d9002917 	ldw	r4,164(sp)
    8028:	2003d016 	blt	r4,zero,8f6c <___vfprintf_internal_r+0x1b74>
    802c:	200d883a 	mov	r6,r4
    8030:	000b883a 	mov	r5,zero
    8034:	8009883a 	mov	r4,r16
    8038:	da003d15 	stw	r8,244(sp)
    803c:	000cc080 	call	cc08 <memchr>
    8040:	da003d17 	ldw	r8,244(sp)
    8044:	10045426 	beq	r2,zero,9198 <___vfprintf_internal_r+0x1da0>
    8048:	1405c83a 	sub	r2,r2,r16
    804c:	d8802e15 	stw	r2,184(sp)
    8050:	1003cc16 	blt	r2,zero,8f84 <___vfprintf_internal_r+0x1b8c>
    8054:	df002783 	ldbu	fp,158(sp)
    8058:	d8802a15 	stw	r2,168(sp)
    805c:	dcc02d15 	stw	r19,180(sp)
    8060:	d8002915 	stw	zero,164(sp)
    8064:	d8003215 	stw	zero,200(sp)
    8068:	003eb006 	br	7b2c <__alt_data_end+0xf0007b2c>
    806c:	18c03fcc 	andi	r3,r3,255
    8070:	183f9b26 	beq	r3,zero,7ee0 <__alt_data_end+0xf0007ee0>
    8074:	d9c02785 	stb	r7,158(sp)
    8078:	003f9906 	br	7ee0 <__alt_data_end+0xf0007ee0>
    807c:	18c03fcc 	andi	r3,r3,255
    8080:	1805551e 	bne	r3,zero,95d8 <___vfprintf_internal_r+0x21e0>
    8084:	01420034 	movhi	r5,2048
    8088:	2940a004 	addi	r5,r5,640
    808c:	d9403915 	stw	r5,228(sp)
    8090:	9080080c 	andi	r2,r18,32
    8094:	103fae1e 	bne	r2,zero,7f50 <__alt_data_end+0xf0007f50>
    8098:	9080040c 	andi	r2,r18,16
    809c:	1002de26 	beq	r2,zero,8c18 <___vfprintf_internal_r+0x1820>
    80a0:	d8c02d17 	ldw	r3,180(sp)
    80a4:	002d883a 	mov	r22,zero
    80a8:	1cc00017 	ldw	r19,0(r3)
    80ac:	18c00104 	addi	r3,r3,4
    80b0:	d8c02d15 	stw	r3,180(sp)
    80b4:	003fab06 	br	7f64 <__alt_data_end+0xf0007f64>
    80b8:	38803fcc 	andi	r2,r7,255
    80bc:	1080201c 	xori	r2,r2,128
    80c0:	10bfe004 	addi	r2,r2,-128
    80c4:	1002d21e 	bne	r2,zero,8c10 <___vfprintf_internal_r+0x1818>
    80c8:	00c00044 	movi	r3,1
    80cc:	01c00804 	movi	r7,32
    80d0:	ac400007 	ldb	r17,0(r21)
    80d4:	003d2906 	br	757c <__alt_data_end+0xf000757c>
    80d8:	94800054 	ori	r18,r18,1
    80dc:	ac400007 	ldb	r17,0(r21)
    80e0:	003d2606 	br	757c <__alt_data_end+0xf000757c>
    80e4:	18c03fcc 	andi	r3,r3,255
    80e8:	183e0526 	beq	r3,zero,7900 <__alt_data_end+0xf0007900>
    80ec:	d9c02785 	stb	r7,158(sp)
    80f0:	003e0306 	br	7900 <__alt_data_end+0xf0007900>
    80f4:	94801014 	ori	r18,r18,64
    80f8:	ac400007 	ldb	r17,0(r21)
    80fc:	003d1f06 	br	757c <__alt_data_end+0xf000757c>
    8100:	ac400007 	ldb	r17,0(r21)
    8104:	8a438726 	beq	r17,r9,8f24 <___vfprintf_internal_r+0x1b2c>
    8108:	94800414 	ori	r18,r18,16
    810c:	003d1b06 	br	757c <__alt_data_end+0xf000757c>
    8110:	18c03fcc 	andi	r3,r3,255
    8114:	1805341e 	bne	r3,zero,95e8 <___vfprintf_internal_r+0x21f0>
    8118:	9080080c 	andi	r2,r18,32
    811c:	1002cd26 	beq	r2,zero,8c54 <___vfprintf_internal_r+0x185c>
    8120:	d9402d17 	ldw	r5,180(sp)
    8124:	d9002f17 	ldw	r4,188(sp)
    8128:	28800017 	ldw	r2,0(r5)
    812c:	2007d7fa 	srai	r3,r4,31
    8130:	29400104 	addi	r5,r5,4
    8134:	d9402d15 	stw	r5,180(sp)
    8138:	11000015 	stw	r4,0(r2)
    813c:	10c00115 	stw	r3,4(r2)
    8140:	003ce506 	br	74d8 <__alt_data_end+0xf00074d8>
    8144:	d8c02d17 	ldw	r3,180(sp)
    8148:	d9002d17 	ldw	r4,180(sp)
    814c:	d8002785 	stb	zero,158(sp)
    8150:	18800017 	ldw	r2,0(r3)
    8154:	21000104 	addi	r4,r4,4
    8158:	00c00044 	movi	r3,1
    815c:	d8c02a15 	stw	r3,168(sp)
    8160:	d8801405 	stb	r2,80(sp)
    8164:	d9002d15 	stw	r4,180(sp)
    8168:	d8c02e15 	stw	r3,184(sp)
    816c:	d8002915 	stw	zero,164(sp)
    8170:	d8003215 	stw	zero,200(sp)
    8174:	dc001404 	addi	r16,sp,80
    8178:	0039883a 	mov	fp,zero
    817c:	003e7206 	br	7b48 <__alt_data_end+0xf0007b48>
    8180:	01020034 	movhi	r4,2048
    8184:	2100a004 	addi	r4,r4,640
    8188:	0039883a 	mov	fp,zero
    818c:	d9003915 	stw	r4,228(sp)
    8190:	04401e04 	movi	r17,120
    8194:	003f8206 	br	7fa0 <__alt_data_end+0xf0007fa0>
    8198:	18c03fcc 	andi	r3,r3,255
    819c:	1805061e 	bne	r3,zero,95b8 <___vfprintf_internal_r+0x21c0>
    81a0:	883d9126 	beq	r17,zero,77e8 <__alt_data_end+0xf00077e8>
    81a4:	00c00044 	movi	r3,1
    81a8:	d8c02a15 	stw	r3,168(sp)
    81ac:	dc401405 	stb	r17,80(sp)
    81b0:	d8002785 	stb	zero,158(sp)
    81b4:	003fec06 	br	8168 <__alt_data_end+0xf0008168>
    81b8:	01420034 	movhi	r5,2048
    81bc:	2940a004 	addi	r5,r5,640
    81c0:	d9403915 	stw	r5,228(sp)
    81c4:	d8c02d15 	stw	r3,180(sp)
    81c8:	1025883a 	mov	r18,r2
    81cc:	04401e04 	movi	r17,120
    81d0:	9d84b03a 	or	r2,r19,r22
    81d4:	1000fc1e 	bne	r2,zero,85c8 <___vfprintf_internal_r+0x11d0>
    81d8:	0039883a 	mov	fp,zero
    81dc:	00800084 	movi	r2,2
    81e0:	10803fcc 	andi	r2,r2,255
    81e4:	00c00044 	movi	r3,1
    81e8:	10c20f26 	beq	r2,r3,8a28 <___vfprintf_internal_r+0x1630>
    81ec:	00c00084 	movi	r3,2
    81f0:	10fd6326 	beq	r2,r3,7780 <__alt_data_end+0xf0007780>
    81f4:	003e2d06 	br	7aac <__alt_data_end+0xf0007aac>
    81f8:	d8c02017 	ldw	r3,128(sp)
    81fc:	003e9306 	br	7c4c <__alt_data_end+0xf0007c4c>
    8200:	00801944 	movi	r2,101
    8204:	14407e0e 	bge	r2,r17,8400 <___vfprintf_internal_r+0x1008>
    8208:	d9003617 	ldw	r4,216(sp)
    820c:	d9403817 	ldw	r5,224(sp)
    8210:	000d883a 	mov	r6,zero
    8214:	000f883a 	mov	r7,zero
    8218:	d8c03c15 	stw	r3,240(sp)
    821c:	da003d15 	stw	r8,244(sp)
    8220:	00119600 	call	11960 <__eqdf2>
    8224:	d8c03c17 	ldw	r3,240(sp)
    8228:	da003d17 	ldw	r8,244(sp)
    822c:	1000f71e 	bne	r2,zero,860c <___vfprintf_internal_r+0x1214>
    8230:	d8801f17 	ldw	r2,124(sp)
    8234:	01020034 	movhi	r4,2048
    8238:	2100a704 	addi	r4,r4,668
    823c:	18c00044 	addi	r3,r3,1
    8240:	10800044 	addi	r2,r2,1
    8244:	41000015 	stw	r4,0(r8)
    8248:	01000044 	movi	r4,1
    824c:	41000115 	stw	r4,4(r8)
    8250:	d8c02015 	stw	r3,128(sp)
    8254:	d8801f15 	stw	r2,124(sp)
    8258:	010001c4 	movi	r4,7
    825c:	2082b816 	blt	r4,r2,8d40 <___vfprintf_internal_r+0x1948>
    8260:	42000204 	addi	r8,r8,8
    8264:	d8802617 	ldw	r2,152(sp)
    8268:	d9403317 	ldw	r5,204(sp)
    826c:	11400216 	blt	r2,r5,8278 <___vfprintf_internal_r+0xe80>
    8270:	9080004c 	andi	r2,r18,1
    8274:	103ed526 	beq	r2,zero,7dcc <__alt_data_end+0xf0007dcc>
    8278:	d8803717 	ldw	r2,220(sp)
    827c:	d9003417 	ldw	r4,208(sp)
    8280:	d9403717 	ldw	r5,220(sp)
    8284:	1887883a 	add	r3,r3,r2
    8288:	d8801f17 	ldw	r2,124(sp)
    828c:	41000015 	stw	r4,0(r8)
    8290:	41400115 	stw	r5,4(r8)
    8294:	10800044 	addi	r2,r2,1
    8298:	d8c02015 	stw	r3,128(sp)
    829c:	d8801f15 	stw	r2,124(sp)
    82a0:	010001c4 	movi	r4,7
    82a4:	20832916 	blt	r4,r2,8f4c <___vfprintf_internal_r+0x1b54>
    82a8:	42000204 	addi	r8,r8,8
    82ac:	d8803317 	ldw	r2,204(sp)
    82b0:	143fffc4 	addi	r16,r2,-1
    82b4:	043ec50e 	bge	zero,r16,7dcc <__alt_data_end+0xf0007dcc>
    82b8:	04400404 	movi	r17,16
    82bc:	d8801f17 	ldw	r2,124(sp)
    82c0:	8c00880e 	bge	r17,r16,84e4 <___vfprintf_internal_r+0x10ec>
    82c4:	01420034 	movhi	r5,2048
    82c8:	2940a784 	addi	r5,r5,670
    82cc:	d9402b15 	stw	r5,172(sp)
    82d0:	058001c4 	movi	r22,7
    82d4:	dcc02c17 	ldw	r19,176(sp)
    82d8:	00000306 	br	82e8 <___vfprintf_internal_r+0xef0>
    82dc:	42000204 	addi	r8,r8,8
    82e0:	843ffc04 	addi	r16,r16,-16
    82e4:	8c00820e 	bge	r17,r16,84f0 <___vfprintf_internal_r+0x10f8>
    82e8:	18c00404 	addi	r3,r3,16
    82ec:	10800044 	addi	r2,r2,1
    82f0:	45000015 	stw	r20,0(r8)
    82f4:	44400115 	stw	r17,4(r8)
    82f8:	d8c02015 	stw	r3,128(sp)
    82fc:	d8801f15 	stw	r2,124(sp)
    8300:	b0bff60e 	bge	r22,r2,82dc <__alt_data_end+0xf00082dc>
    8304:	d9801e04 	addi	r6,sp,120
    8308:	b80b883a 	mov	r5,r23
    830c:	9809883a 	mov	r4,r19
    8310:	000e7840 	call	e784 <__sprint_r>
    8314:	103d3a1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8318:	d8c02017 	ldw	r3,128(sp)
    831c:	d8801f17 	ldw	r2,124(sp)
    8320:	da000404 	addi	r8,sp,16
    8324:	003fee06 	br	82e0 <__alt_data_end+0xf00082e0>
    8328:	d9403117 	ldw	r5,196(sp)
    832c:	d8802a17 	ldw	r2,168(sp)
    8330:	28adc83a 	sub	r22,r5,r2
    8334:	05be630e 	bge	zero,r22,7cc4 <__alt_data_end+0xf0007cc4>
    8338:	07000404 	movi	fp,16
    833c:	d8801f17 	ldw	r2,124(sp)
    8340:	e5838f0e 	bge	fp,r22,9180 <___vfprintf_internal_r+0x1d88>
    8344:	01420034 	movhi	r5,2048
    8348:	2940a784 	addi	r5,r5,670
    834c:	dc403015 	stw	r17,192(sp)
    8350:	d9402b15 	stw	r5,172(sp)
    8354:	b023883a 	mov	r17,r22
    8358:	04c001c4 	movi	r19,7
    835c:	a82d883a 	mov	r22,r21
    8360:	902b883a 	mov	r21,r18
    8364:	8025883a 	mov	r18,r16
    8368:	dc002c17 	ldw	r16,176(sp)
    836c:	00000306 	br	837c <___vfprintf_internal_r+0xf84>
    8370:	8c7ffc04 	addi	r17,r17,-16
    8374:	42000204 	addi	r8,r8,8
    8378:	e440110e 	bge	fp,r17,83c0 <___vfprintf_internal_r+0xfc8>
    837c:	18c00404 	addi	r3,r3,16
    8380:	10800044 	addi	r2,r2,1
    8384:	45000015 	stw	r20,0(r8)
    8388:	47000115 	stw	fp,4(r8)
    838c:	d8c02015 	stw	r3,128(sp)
    8390:	d8801f15 	stw	r2,124(sp)
    8394:	98bff60e 	bge	r19,r2,8370 <__alt_data_end+0xf0008370>
    8398:	d9801e04 	addi	r6,sp,120
    839c:	b80b883a 	mov	r5,r23
    83a0:	8009883a 	mov	r4,r16
    83a4:	000e7840 	call	e784 <__sprint_r>
    83a8:	103d151e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    83ac:	8c7ffc04 	addi	r17,r17,-16
    83b0:	d8c02017 	ldw	r3,128(sp)
    83b4:	d8801f17 	ldw	r2,124(sp)
    83b8:	da000404 	addi	r8,sp,16
    83bc:	e47fef16 	blt	fp,r17,837c <__alt_data_end+0xf000837c>
    83c0:	9021883a 	mov	r16,r18
    83c4:	a825883a 	mov	r18,r21
    83c8:	b02b883a 	mov	r21,r22
    83cc:	882d883a 	mov	r22,r17
    83d0:	dc403017 	ldw	r17,192(sp)
    83d4:	d9002b17 	ldw	r4,172(sp)
    83d8:	1d87883a 	add	r3,r3,r22
    83dc:	10800044 	addi	r2,r2,1
    83e0:	41000015 	stw	r4,0(r8)
    83e4:	45800115 	stw	r22,4(r8)
    83e8:	d8c02015 	stw	r3,128(sp)
    83ec:	d8801f15 	stw	r2,124(sp)
    83f0:	010001c4 	movi	r4,7
    83f4:	20818e16 	blt	r4,r2,8a30 <___vfprintf_internal_r+0x1638>
    83f8:	42000204 	addi	r8,r8,8
    83fc:	003e3106 	br	7cc4 <__alt_data_end+0xf0007cc4>
    8400:	d9403317 	ldw	r5,204(sp)
    8404:	00800044 	movi	r2,1
    8408:	18c00044 	addi	r3,r3,1
    840c:	1141530e 	bge	r2,r5,895c <___vfprintf_internal_r+0x1564>
    8410:	dc401f17 	ldw	r17,124(sp)
    8414:	00800044 	movi	r2,1
    8418:	40800115 	stw	r2,4(r8)
    841c:	8c400044 	addi	r17,r17,1
    8420:	44000015 	stw	r16,0(r8)
    8424:	d8c02015 	stw	r3,128(sp)
    8428:	dc401f15 	stw	r17,124(sp)
    842c:	008001c4 	movi	r2,7
    8430:	14416b16 	blt	r2,r17,89e0 <___vfprintf_internal_r+0x15e8>
    8434:	42000204 	addi	r8,r8,8
    8438:	d8803717 	ldw	r2,220(sp)
    843c:	d9003417 	ldw	r4,208(sp)
    8440:	8c400044 	addi	r17,r17,1
    8444:	10c7883a 	add	r3,r2,r3
    8448:	40800115 	stw	r2,4(r8)
    844c:	41000015 	stw	r4,0(r8)
    8450:	d8c02015 	stw	r3,128(sp)
    8454:	dc401f15 	stw	r17,124(sp)
    8458:	008001c4 	movi	r2,7
    845c:	14416916 	blt	r2,r17,8a04 <___vfprintf_internal_r+0x160c>
    8460:	45800204 	addi	r22,r8,8
    8464:	d9003617 	ldw	r4,216(sp)
    8468:	d9403817 	ldw	r5,224(sp)
    846c:	000d883a 	mov	r6,zero
    8470:	000f883a 	mov	r7,zero
    8474:	d8c03c15 	stw	r3,240(sp)
    8478:	00119600 	call	11960 <__eqdf2>
    847c:	d8c03c17 	ldw	r3,240(sp)
    8480:	1000bc26 	beq	r2,zero,8774 <___vfprintf_internal_r+0x137c>
    8484:	d9403317 	ldw	r5,204(sp)
    8488:	84000044 	addi	r16,r16,1
    848c:	8c400044 	addi	r17,r17,1
    8490:	28bfffc4 	addi	r2,r5,-1
    8494:	1887883a 	add	r3,r3,r2
    8498:	b0800115 	stw	r2,4(r22)
    849c:	b4000015 	stw	r16,0(r22)
    84a0:	d8c02015 	stw	r3,128(sp)
    84a4:	dc401f15 	stw	r17,124(sp)
    84a8:	008001c4 	movi	r2,7
    84ac:	14414316 	blt	r2,r17,89bc <___vfprintf_internal_r+0x15c4>
    84b0:	b5800204 	addi	r22,r22,8
    84b4:	d9003a17 	ldw	r4,232(sp)
    84b8:	df0022c4 	addi	fp,sp,139
    84bc:	8c400044 	addi	r17,r17,1
    84c0:	20c7883a 	add	r3,r4,r3
    84c4:	b7000015 	stw	fp,0(r22)
    84c8:	b1000115 	stw	r4,4(r22)
    84cc:	d8c02015 	stw	r3,128(sp)
    84d0:	dc401f15 	stw	r17,124(sp)
    84d4:	008001c4 	movi	r2,7
    84d8:	14400e16 	blt	r2,r17,8514 <___vfprintf_internal_r+0x111c>
    84dc:	b2000204 	addi	r8,r22,8
    84e0:	003e3a06 	br	7dcc <__alt_data_end+0xf0007dcc>
    84e4:	01020034 	movhi	r4,2048
    84e8:	2100a784 	addi	r4,r4,670
    84ec:	d9002b15 	stw	r4,172(sp)
    84f0:	d9002b17 	ldw	r4,172(sp)
    84f4:	1c07883a 	add	r3,r3,r16
    84f8:	44000115 	stw	r16,4(r8)
    84fc:	41000015 	stw	r4,0(r8)
    8500:	10800044 	addi	r2,r2,1
    8504:	d8c02015 	stw	r3,128(sp)
    8508:	d8801f15 	stw	r2,124(sp)
    850c:	010001c4 	movi	r4,7
    8510:	20be2d0e 	bge	r4,r2,7dc8 <__alt_data_end+0xf0007dc8>
    8514:	d9002c17 	ldw	r4,176(sp)
    8518:	d9801e04 	addi	r6,sp,120
    851c:	b80b883a 	mov	r5,r23
    8520:	000e7840 	call	e784 <__sprint_r>
    8524:	103cb61e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8528:	d8c02017 	ldw	r3,128(sp)
    852c:	da000404 	addi	r8,sp,16
    8530:	003e2606 	br	7dcc <__alt_data_end+0xf0007dcc>
    8534:	d9002c17 	ldw	r4,176(sp)
    8538:	d9801e04 	addi	r6,sp,120
    853c:	b80b883a 	mov	r5,r23
    8540:	000e7840 	call	e784 <__sprint_r>
    8544:	103e5d26 	beq	r2,zero,7ebc <__alt_data_end+0xf0007ebc>
    8548:	003cad06 	br	7800 <__alt_data_end+0xf0007800>
    854c:	d9002c17 	ldw	r4,176(sp)
    8550:	d9801e04 	addi	r6,sp,120
    8554:	b80b883a 	mov	r5,r23
    8558:	000e7840 	call	e784 <__sprint_r>
    855c:	103ca81e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8560:	d8c02017 	ldw	r3,128(sp)
    8564:	da000404 	addi	r8,sp,16
    8568:	003e0b06 	br	7d98 <__alt_data_end+0xf0007d98>
    856c:	d9002c17 	ldw	r4,176(sp)
    8570:	d9801e04 	addi	r6,sp,120
    8574:	b80b883a 	mov	r5,r23
    8578:	000e7840 	call	e784 <__sprint_r>
    857c:	103ca01e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8580:	d8c02017 	ldw	r3,128(sp)
    8584:	da000404 	addi	r8,sp,16
    8588:	003dbd06 	br	7c80 <__alt_data_end+0xf0007c80>
    858c:	d9002c17 	ldw	r4,176(sp)
    8590:	d9801e04 	addi	r6,sp,120
    8594:	b80b883a 	mov	r5,r23
    8598:	000e7840 	call	e784 <__sprint_r>
    859c:	103c981e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    85a0:	d8c02017 	ldw	r3,128(sp)
    85a4:	da000404 	addi	r8,sp,16
    85a8:	003dc306 	br	7cb8 <__alt_data_end+0xf0007cb8>
    85ac:	d8802917 	ldw	r2,164(sp)
    85b0:	d8002785 	stb	zero,158(sp)
    85b4:	103f0616 	blt	r2,zero,81d0 <__alt_data_end+0xf00081d0>
    85b8:	00ffdfc4 	movi	r3,-129
    85bc:	9d84b03a 	or	r2,r19,r22
    85c0:	90e4703a 	and	r18,r18,r3
    85c4:	103c6b26 	beq	r2,zero,7774 <__alt_data_end+0xf0007774>
    85c8:	0039883a 	mov	fp,zero
    85cc:	003e7406 	br	7fa0 <__alt_data_end+0xf0007fa0>
    85d0:	9080040c 	andi	r2,r18,16
    85d4:	1001b326 	beq	r2,zero,8ca4 <___vfprintf_internal_r+0x18ac>
    85d8:	d9002d17 	ldw	r4,180(sp)
    85dc:	d9402917 	ldw	r5,164(sp)
    85e0:	d8002785 	stb	zero,158(sp)
    85e4:	20800104 	addi	r2,r4,4
    85e8:	24c00017 	ldw	r19,0(r4)
    85ec:	002d883a 	mov	r22,zero
    85f0:	2801b516 	blt	r5,zero,8cc8 <___vfprintf_internal_r+0x18d0>
    85f4:	00ffdfc4 	movi	r3,-129
    85f8:	d8802d15 	stw	r2,180(sp)
    85fc:	90e4703a 	and	r18,r18,r3
    8600:	983d2726 	beq	r19,zero,7aa0 <__alt_data_end+0xf0007aa0>
    8604:	0039883a 	mov	fp,zero
    8608:	003d2a06 	br	7ab4 <__alt_data_end+0xf0007ab4>
    860c:	dc402617 	ldw	r17,152(sp)
    8610:	0441d30e 	bge	zero,r17,8d60 <___vfprintf_internal_r+0x1968>
    8614:	dc403217 	ldw	r17,200(sp)
    8618:	d8803317 	ldw	r2,204(sp)
    861c:	1440010e 	bge	r2,r17,8624 <___vfprintf_internal_r+0x122c>
    8620:	1023883a 	mov	r17,r2
    8624:	04400a0e 	bge	zero,r17,8650 <___vfprintf_internal_r+0x1258>
    8628:	d8801f17 	ldw	r2,124(sp)
    862c:	1c47883a 	add	r3,r3,r17
    8630:	44000015 	stw	r16,0(r8)
    8634:	10800044 	addi	r2,r2,1
    8638:	44400115 	stw	r17,4(r8)
    863c:	d8c02015 	stw	r3,128(sp)
    8640:	d8801f15 	stw	r2,124(sp)
    8644:	010001c4 	movi	r4,7
    8648:	20826516 	blt	r4,r2,8fe0 <___vfprintf_internal_r+0x1be8>
    864c:	42000204 	addi	r8,r8,8
    8650:	88026116 	blt	r17,zero,8fd8 <___vfprintf_internal_r+0x1be0>
    8654:	d9003217 	ldw	r4,200(sp)
    8658:	2463c83a 	sub	r17,r4,r17
    865c:	04407b0e 	bge	zero,r17,884c <___vfprintf_internal_r+0x1454>
    8660:	05800404 	movi	r22,16
    8664:	d8801f17 	ldw	r2,124(sp)
    8668:	b4419d0e 	bge	r22,r17,8ce0 <___vfprintf_internal_r+0x18e8>
    866c:	01020034 	movhi	r4,2048
    8670:	2100a784 	addi	r4,r4,670
    8674:	d9002b15 	stw	r4,172(sp)
    8678:	070001c4 	movi	fp,7
    867c:	dcc02c17 	ldw	r19,176(sp)
    8680:	00000306 	br	8690 <___vfprintf_internal_r+0x1298>
    8684:	42000204 	addi	r8,r8,8
    8688:	8c7ffc04 	addi	r17,r17,-16
    868c:	b441970e 	bge	r22,r17,8cec <___vfprintf_internal_r+0x18f4>
    8690:	18c00404 	addi	r3,r3,16
    8694:	10800044 	addi	r2,r2,1
    8698:	45000015 	stw	r20,0(r8)
    869c:	45800115 	stw	r22,4(r8)
    86a0:	d8c02015 	stw	r3,128(sp)
    86a4:	d8801f15 	stw	r2,124(sp)
    86a8:	e0bff60e 	bge	fp,r2,8684 <__alt_data_end+0xf0008684>
    86ac:	d9801e04 	addi	r6,sp,120
    86b0:	b80b883a 	mov	r5,r23
    86b4:	9809883a 	mov	r4,r19
    86b8:	000e7840 	call	e784 <__sprint_r>
    86bc:	103c501e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    86c0:	d8c02017 	ldw	r3,128(sp)
    86c4:	d8801f17 	ldw	r2,124(sp)
    86c8:	da000404 	addi	r8,sp,16
    86cc:	003fee06 	br	8688 <__alt_data_end+0xf0008688>
    86d0:	d9002c17 	ldw	r4,176(sp)
    86d4:	d9801e04 	addi	r6,sp,120
    86d8:	b80b883a 	mov	r5,r23
    86dc:	000e7840 	call	e784 <__sprint_r>
    86e0:	103c471e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    86e4:	d8c02017 	ldw	r3,128(sp)
    86e8:	df002787 	ldb	fp,158(sp)
    86ec:	da000404 	addi	r8,sp,16
    86f0:	003d5606 	br	7c4c <__alt_data_end+0xf0007c4c>
    86f4:	9080040c 	andi	r2,r18,16
    86f8:	10016126 	beq	r2,zero,8c80 <___vfprintf_internal_r+0x1888>
    86fc:	d8802d17 	ldw	r2,180(sp)
    8700:	14c00017 	ldw	r19,0(r2)
    8704:	10800104 	addi	r2,r2,4
    8708:	d8802d15 	stw	r2,180(sp)
    870c:	982dd7fa 	srai	r22,r19,31
    8710:	b005883a 	mov	r2,r22
    8714:	003c8206 	br	7920 <__alt_data_end+0xf0007920>
    8718:	9080040c 	andi	r2,r18,16
    871c:	10003526 	beq	r2,zero,87f4 <___vfprintf_internal_r+0x13fc>
    8720:	d9402d17 	ldw	r5,180(sp)
    8724:	d8c02917 	ldw	r3,164(sp)
    8728:	d8002785 	stb	zero,158(sp)
    872c:	28800104 	addi	r2,r5,4
    8730:	2cc00017 	ldw	r19,0(r5)
    8734:	002d883a 	mov	r22,zero
    8738:	18003716 	blt	r3,zero,8818 <___vfprintf_internal_r+0x1420>
    873c:	00ffdfc4 	movi	r3,-129
    8740:	d8802d15 	stw	r2,180(sp)
    8744:	90e4703a 	and	r18,r18,r3
    8748:	0039883a 	mov	fp,zero
    874c:	983df326 	beq	r19,zero,7f1c <__alt_data_end+0xf0007f1c>
    8750:	00800244 	movi	r2,9
    8754:	14fc7b36 	bltu	r2,r19,7944 <__alt_data_end+0xf0007944>
    8758:	d8c02817 	ldw	r3,160(sp)
    875c:	dc001dc4 	addi	r16,sp,119
    8760:	9cc00c04 	addi	r19,r19,48
    8764:	1c07c83a 	sub	r3,r3,r16
    8768:	dcc01dc5 	stb	r19,119(sp)
    876c:	d8c02e15 	stw	r3,184(sp)
    8770:	003ce806 	br	7b14 <__alt_data_end+0xf0007b14>
    8774:	d8803317 	ldw	r2,204(sp)
    8778:	143fffc4 	addi	r16,r2,-1
    877c:	043f4d0e 	bge	zero,r16,84b4 <__alt_data_end+0xf00084b4>
    8780:	07000404 	movi	fp,16
    8784:	e400810e 	bge	fp,r16,898c <___vfprintf_internal_r+0x1594>
    8788:	01420034 	movhi	r5,2048
    878c:	2940a784 	addi	r5,r5,670
    8790:	d9402b15 	stw	r5,172(sp)
    8794:	01c001c4 	movi	r7,7
    8798:	dcc02c17 	ldw	r19,176(sp)
    879c:	00000306 	br	87ac <___vfprintf_internal_r+0x13b4>
    87a0:	b5800204 	addi	r22,r22,8
    87a4:	843ffc04 	addi	r16,r16,-16
    87a8:	e4007b0e 	bge	fp,r16,8998 <___vfprintf_internal_r+0x15a0>
    87ac:	18c00404 	addi	r3,r3,16
    87b0:	8c400044 	addi	r17,r17,1
    87b4:	b5000015 	stw	r20,0(r22)
    87b8:	b7000115 	stw	fp,4(r22)
    87bc:	d8c02015 	stw	r3,128(sp)
    87c0:	dc401f15 	stw	r17,124(sp)
    87c4:	3c7ff60e 	bge	r7,r17,87a0 <__alt_data_end+0xf00087a0>
    87c8:	d9801e04 	addi	r6,sp,120
    87cc:	b80b883a 	mov	r5,r23
    87d0:	9809883a 	mov	r4,r19
    87d4:	d9c03c15 	stw	r7,240(sp)
    87d8:	000e7840 	call	e784 <__sprint_r>
    87dc:	d9c03c17 	ldw	r7,240(sp)
    87e0:	103c071e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    87e4:	d8c02017 	ldw	r3,128(sp)
    87e8:	dc401f17 	ldw	r17,124(sp)
    87ec:	dd800404 	addi	r22,sp,16
    87f0:	003fec06 	br	87a4 <__alt_data_end+0xf00087a4>
    87f4:	9080100c 	andi	r2,r18,64
    87f8:	d8002785 	stb	zero,158(sp)
    87fc:	10010e26 	beq	r2,zero,8c38 <___vfprintf_internal_r+0x1840>
    8800:	d9002d17 	ldw	r4,180(sp)
    8804:	d9402917 	ldw	r5,164(sp)
    8808:	002d883a 	mov	r22,zero
    880c:	20800104 	addi	r2,r4,4
    8810:	24c0000b 	ldhu	r19,0(r4)
    8814:	283fc90e 	bge	r5,zero,873c <__alt_data_end+0xf000873c>
    8818:	d8802d15 	stw	r2,180(sp)
    881c:	0039883a 	mov	fp,zero
    8820:	9d84b03a 	or	r2,r19,r22
    8824:	103c461e 	bne	r2,zero,7940 <__alt_data_end+0xf0007940>
    8828:	00800044 	movi	r2,1
    882c:	003e6c06 	br	81e0 <__alt_data_end+0xf00081e0>
    8830:	d9002c17 	ldw	r4,176(sp)
    8834:	d9801e04 	addi	r6,sp,120
    8838:	b80b883a 	mov	r5,r23
    883c:	000e7840 	call	e784 <__sprint_r>
    8840:	103bef1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8844:	d8c02017 	ldw	r3,128(sp)
    8848:	da000404 	addi	r8,sp,16
    884c:	d9003217 	ldw	r4,200(sp)
    8850:	d8802617 	ldw	r2,152(sp)
    8854:	d9403317 	ldw	r5,204(sp)
    8858:	8123883a 	add	r17,r16,r4
    885c:	11400216 	blt	r2,r5,8868 <___vfprintf_internal_r+0x1470>
    8860:	9100004c 	andi	r4,r18,1
    8864:	20000d26 	beq	r4,zero,889c <___vfprintf_internal_r+0x14a4>
    8868:	d9003717 	ldw	r4,220(sp)
    886c:	d9403417 	ldw	r5,208(sp)
    8870:	1907883a 	add	r3,r3,r4
    8874:	d9001f17 	ldw	r4,124(sp)
    8878:	41400015 	stw	r5,0(r8)
    887c:	d9403717 	ldw	r5,220(sp)
    8880:	21000044 	addi	r4,r4,1
    8884:	d8c02015 	stw	r3,128(sp)
    8888:	41400115 	stw	r5,4(r8)
    888c:	d9001f15 	stw	r4,124(sp)
    8890:	014001c4 	movi	r5,7
    8894:	2901e816 	blt	r5,r4,9038 <___vfprintf_internal_r+0x1c40>
    8898:	42000204 	addi	r8,r8,8
    889c:	d9003317 	ldw	r4,204(sp)
    88a0:	8121883a 	add	r16,r16,r4
    88a4:	2085c83a 	sub	r2,r4,r2
    88a8:	8461c83a 	sub	r16,r16,r17
    88ac:	1400010e 	bge	r2,r16,88b4 <___vfprintf_internal_r+0x14bc>
    88b0:	1021883a 	mov	r16,r2
    88b4:	04000a0e 	bge	zero,r16,88e0 <___vfprintf_internal_r+0x14e8>
    88b8:	d9001f17 	ldw	r4,124(sp)
    88bc:	1c07883a 	add	r3,r3,r16
    88c0:	44400015 	stw	r17,0(r8)
    88c4:	21000044 	addi	r4,r4,1
    88c8:	44000115 	stw	r16,4(r8)
    88cc:	d8c02015 	stw	r3,128(sp)
    88d0:	d9001f15 	stw	r4,124(sp)
    88d4:	014001c4 	movi	r5,7
    88d8:	2901fb16 	blt	r5,r4,90c8 <___vfprintf_internal_r+0x1cd0>
    88dc:	42000204 	addi	r8,r8,8
    88e0:	8001f716 	blt	r16,zero,90c0 <___vfprintf_internal_r+0x1cc8>
    88e4:	1421c83a 	sub	r16,r2,r16
    88e8:	043d380e 	bge	zero,r16,7dcc <__alt_data_end+0xf0007dcc>
    88ec:	04400404 	movi	r17,16
    88f0:	d8801f17 	ldw	r2,124(sp)
    88f4:	8c3efb0e 	bge	r17,r16,84e4 <__alt_data_end+0xf00084e4>
    88f8:	01420034 	movhi	r5,2048
    88fc:	2940a784 	addi	r5,r5,670
    8900:	d9402b15 	stw	r5,172(sp)
    8904:	058001c4 	movi	r22,7
    8908:	dcc02c17 	ldw	r19,176(sp)
    890c:	00000306 	br	891c <___vfprintf_internal_r+0x1524>
    8910:	42000204 	addi	r8,r8,8
    8914:	843ffc04 	addi	r16,r16,-16
    8918:	8c3ef50e 	bge	r17,r16,84f0 <__alt_data_end+0xf00084f0>
    891c:	18c00404 	addi	r3,r3,16
    8920:	10800044 	addi	r2,r2,1
    8924:	45000015 	stw	r20,0(r8)
    8928:	44400115 	stw	r17,4(r8)
    892c:	d8c02015 	stw	r3,128(sp)
    8930:	d8801f15 	stw	r2,124(sp)
    8934:	b0bff60e 	bge	r22,r2,8910 <__alt_data_end+0xf0008910>
    8938:	d9801e04 	addi	r6,sp,120
    893c:	b80b883a 	mov	r5,r23
    8940:	9809883a 	mov	r4,r19
    8944:	000e7840 	call	e784 <__sprint_r>
    8948:	103bad1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    894c:	d8c02017 	ldw	r3,128(sp)
    8950:	d8801f17 	ldw	r2,124(sp)
    8954:	da000404 	addi	r8,sp,16
    8958:	003fee06 	br	8914 <__alt_data_end+0xf0008914>
    895c:	9088703a 	and	r4,r18,r2
    8960:	203eab1e 	bne	r4,zero,8410 <__alt_data_end+0xf0008410>
    8964:	dc401f17 	ldw	r17,124(sp)
    8968:	40800115 	stw	r2,4(r8)
    896c:	44000015 	stw	r16,0(r8)
    8970:	8c400044 	addi	r17,r17,1
    8974:	d8c02015 	stw	r3,128(sp)
    8978:	dc401f15 	stw	r17,124(sp)
    897c:	008001c4 	movi	r2,7
    8980:	14400e16 	blt	r2,r17,89bc <___vfprintf_internal_r+0x15c4>
    8984:	45800204 	addi	r22,r8,8
    8988:	003eca06 	br	84b4 <__alt_data_end+0xf00084b4>
    898c:	01020034 	movhi	r4,2048
    8990:	2100a784 	addi	r4,r4,670
    8994:	d9002b15 	stw	r4,172(sp)
    8998:	d8802b17 	ldw	r2,172(sp)
    899c:	1c07883a 	add	r3,r3,r16
    89a0:	8c400044 	addi	r17,r17,1
    89a4:	b0800015 	stw	r2,0(r22)
    89a8:	b4000115 	stw	r16,4(r22)
    89ac:	d8c02015 	stw	r3,128(sp)
    89b0:	dc401f15 	stw	r17,124(sp)
    89b4:	008001c4 	movi	r2,7
    89b8:	147ebd0e 	bge	r2,r17,84b0 <__alt_data_end+0xf00084b0>
    89bc:	d9002c17 	ldw	r4,176(sp)
    89c0:	d9801e04 	addi	r6,sp,120
    89c4:	b80b883a 	mov	r5,r23
    89c8:	000e7840 	call	e784 <__sprint_r>
    89cc:	103b8c1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    89d0:	d8c02017 	ldw	r3,128(sp)
    89d4:	dc401f17 	ldw	r17,124(sp)
    89d8:	dd800404 	addi	r22,sp,16
    89dc:	003eb506 	br	84b4 <__alt_data_end+0xf00084b4>
    89e0:	d9002c17 	ldw	r4,176(sp)
    89e4:	d9801e04 	addi	r6,sp,120
    89e8:	b80b883a 	mov	r5,r23
    89ec:	000e7840 	call	e784 <__sprint_r>
    89f0:	103b831e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    89f4:	d8c02017 	ldw	r3,128(sp)
    89f8:	dc401f17 	ldw	r17,124(sp)
    89fc:	da000404 	addi	r8,sp,16
    8a00:	003e8d06 	br	8438 <__alt_data_end+0xf0008438>
    8a04:	d9002c17 	ldw	r4,176(sp)
    8a08:	d9801e04 	addi	r6,sp,120
    8a0c:	b80b883a 	mov	r5,r23
    8a10:	000e7840 	call	e784 <__sprint_r>
    8a14:	103b7a1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8a18:	d8c02017 	ldw	r3,128(sp)
    8a1c:	dc401f17 	ldw	r17,124(sp)
    8a20:	dd800404 	addi	r22,sp,16
    8a24:	003e8f06 	br	8464 <__alt_data_end+0xf0008464>
    8a28:	0027883a 	mov	r19,zero
    8a2c:	003f4a06 	br	8758 <__alt_data_end+0xf0008758>
    8a30:	d9002c17 	ldw	r4,176(sp)
    8a34:	d9801e04 	addi	r6,sp,120
    8a38:	b80b883a 	mov	r5,r23
    8a3c:	000e7840 	call	e784 <__sprint_r>
    8a40:	103b6f1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8a44:	d8c02017 	ldw	r3,128(sp)
    8a48:	da000404 	addi	r8,sp,16
    8a4c:	003c9d06 	br	7cc4 <__alt_data_end+0xf0007cc4>
    8a50:	04e7c83a 	sub	r19,zero,r19
    8a54:	9804c03a 	cmpne	r2,r19,zero
    8a58:	05adc83a 	sub	r22,zero,r22
    8a5c:	b0adc83a 	sub	r22,r22,r2
    8a60:	d8802917 	ldw	r2,164(sp)
    8a64:	07000b44 	movi	fp,45
    8a68:	df002785 	stb	fp,158(sp)
    8a6c:	10017b16 	blt	r2,zero,905c <___vfprintf_internal_r+0x1c64>
    8a70:	00bfdfc4 	movi	r2,-129
    8a74:	90a4703a 	and	r18,r18,r2
    8a78:	003bb106 	br	7940 <__alt_data_end+0xf0007940>
    8a7c:	d9003617 	ldw	r4,216(sp)
    8a80:	d9403817 	ldw	r5,224(sp)
    8a84:	da003d15 	stw	r8,244(sp)
    8a88:	000e3a80 	call	e3a8 <__fpclassifyd>
    8a8c:	da003d17 	ldw	r8,244(sp)
    8a90:	1000f026 	beq	r2,zero,8e54 <___vfprintf_internal_r+0x1a5c>
    8a94:	d9002917 	ldw	r4,164(sp)
    8a98:	05bff7c4 	movi	r22,-33
    8a9c:	00bfffc4 	movi	r2,-1
    8aa0:	8dac703a 	and	r22,r17,r22
    8aa4:	20820026 	beq	r4,r2,92a8 <___vfprintf_internal_r+0x1eb0>
    8aa8:	008011c4 	movi	r2,71
    8aac:	b081f726 	beq	r22,r2,928c <___vfprintf_internal_r+0x1e94>
    8ab0:	d9003817 	ldw	r4,224(sp)
    8ab4:	90c04014 	ori	r3,r18,256
    8ab8:	d8c02b15 	stw	r3,172(sp)
    8abc:	20021516 	blt	r4,zero,9314 <___vfprintf_internal_r+0x1f1c>
    8ac0:	dcc03817 	ldw	r19,224(sp)
    8ac4:	d8002a05 	stb	zero,168(sp)
    8ac8:	00801984 	movi	r2,102
    8acc:	8881f926 	beq	r17,r2,92b4 <___vfprintf_internal_r+0x1ebc>
    8ad0:	00801184 	movi	r2,70
    8ad4:	88821c26 	beq	r17,r2,9348 <___vfprintf_internal_r+0x1f50>
    8ad8:	00801144 	movi	r2,69
    8adc:	b081ef26 	beq	r22,r2,929c <___vfprintf_internal_r+0x1ea4>
    8ae0:	d8c02917 	ldw	r3,164(sp)
    8ae4:	d8802104 	addi	r2,sp,132
    8ae8:	d8800315 	stw	r2,12(sp)
    8aec:	d9403617 	ldw	r5,216(sp)
    8af0:	d8802504 	addi	r2,sp,148
    8af4:	d9002c17 	ldw	r4,176(sp)
    8af8:	d8800215 	stw	r2,8(sp)
    8afc:	d8802604 	addi	r2,sp,152
    8b00:	d8c00015 	stw	r3,0(sp)
    8b04:	d8800115 	stw	r2,4(sp)
    8b08:	01c00084 	movi	r7,2
    8b0c:	980d883a 	mov	r6,r19
    8b10:	d8c03c15 	stw	r3,240(sp)
    8b14:	da003d15 	stw	r8,244(sp)
    8b18:	0009a1c0 	call	9a1c <_dtoa_r>
    8b1c:	1021883a 	mov	r16,r2
    8b20:	008019c4 	movi	r2,103
    8b24:	d8c03c17 	ldw	r3,240(sp)
    8b28:	da003d17 	ldw	r8,244(sp)
    8b2c:	88817126 	beq	r17,r2,90f4 <___vfprintf_internal_r+0x1cfc>
    8b30:	008011c4 	movi	r2,71
    8b34:	88829226 	beq	r17,r2,9580 <___vfprintf_internal_r+0x2188>
    8b38:	80f9883a 	add	fp,r16,r3
    8b3c:	d9003617 	ldw	r4,216(sp)
    8b40:	000d883a 	mov	r6,zero
    8b44:	000f883a 	mov	r7,zero
    8b48:	980b883a 	mov	r5,r19
    8b4c:	da003d15 	stw	r8,244(sp)
    8b50:	00119600 	call	11960 <__eqdf2>
    8b54:	da003d17 	ldw	r8,244(sp)
    8b58:	10018d26 	beq	r2,zero,9190 <___vfprintf_internal_r+0x1d98>
    8b5c:	d8802117 	ldw	r2,132(sp)
    8b60:	1700062e 	bgeu	r2,fp,8b7c <___vfprintf_internal_r+0x1784>
    8b64:	01000c04 	movi	r4,48
    8b68:	10c00044 	addi	r3,r2,1
    8b6c:	d8c02115 	stw	r3,132(sp)
    8b70:	11000005 	stb	r4,0(r2)
    8b74:	d8802117 	ldw	r2,132(sp)
    8b78:	173ffb36 	bltu	r2,fp,8b68 <__alt_data_end+0xf0008b68>
    8b7c:	1405c83a 	sub	r2,r2,r16
    8b80:	d8803315 	stw	r2,204(sp)
    8b84:	008011c4 	movi	r2,71
    8b88:	b0817626 	beq	r22,r2,9164 <___vfprintf_internal_r+0x1d6c>
    8b8c:	00801944 	movi	r2,101
    8b90:	1442810e 	bge	r2,r17,9598 <___vfprintf_internal_r+0x21a0>
    8b94:	d8c02617 	ldw	r3,152(sp)
    8b98:	00801984 	movi	r2,102
    8b9c:	d8c03215 	stw	r3,200(sp)
    8ba0:	8881fe26 	beq	r17,r2,939c <___vfprintf_internal_r+0x1fa4>
    8ba4:	d8c03217 	ldw	r3,200(sp)
    8ba8:	d9003317 	ldw	r4,204(sp)
    8bac:	1901dd16 	blt	r3,r4,9324 <___vfprintf_internal_r+0x1f2c>
    8bb0:	9480004c 	andi	r18,r18,1
    8bb4:	90022b1e 	bne	r18,zero,9464 <___vfprintf_internal_r+0x206c>
    8bb8:	1805883a 	mov	r2,r3
    8bbc:	18028016 	blt	r3,zero,95c0 <___vfprintf_internal_r+0x21c8>
    8bc0:	d8c03217 	ldw	r3,200(sp)
    8bc4:	044019c4 	movi	r17,103
    8bc8:	d8c02e15 	stw	r3,184(sp)
    8bcc:	df002a07 	ldb	fp,168(sp)
    8bd0:	e001531e 	bne	fp,zero,9120 <___vfprintf_internal_r+0x1d28>
    8bd4:	df002783 	ldbu	fp,158(sp)
    8bd8:	d8802a15 	stw	r2,168(sp)
    8bdc:	dc802b17 	ldw	r18,172(sp)
    8be0:	d8002915 	stw	zero,164(sp)
    8be4:	003bd106 	br	7b2c <__alt_data_end+0xf0007b2c>
    8be8:	d8802d17 	ldw	r2,180(sp)
    8bec:	d8c02d17 	ldw	r3,180(sp)
    8bf0:	d9002d17 	ldw	r4,180(sp)
    8bf4:	10800017 	ldw	r2,0(r2)
    8bf8:	18c00117 	ldw	r3,4(r3)
    8bfc:	21000204 	addi	r4,r4,8
    8c00:	d8803615 	stw	r2,216(sp)
    8c04:	d8c03815 	stw	r3,224(sp)
    8c08:	d9002d15 	stw	r4,180(sp)
    8c0c:	003b7506 	br	79e4 <__alt_data_end+0xf00079e4>
    8c10:	ac400007 	ldb	r17,0(r21)
    8c14:	003a5906 	br	757c <__alt_data_end+0xf000757c>
    8c18:	9080100c 	andi	r2,r18,64
    8c1c:	1000a826 	beq	r2,zero,8ec0 <___vfprintf_internal_r+0x1ac8>
    8c20:	d9002d17 	ldw	r4,180(sp)
    8c24:	002d883a 	mov	r22,zero
    8c28:	24c0000b 	ldhu	r19,0(r4)
    8c2c:	21000104 	addi	r4,r4,4
    8c30:	d9002d15 	stw	r4,180(sp)
    8c34:	003ccb06 	br	7f64 <__alt_data_end+0xf0007f64>
    8c38:	d8c02d17 	ldw	r3,180(sp)
    8c3c:	d9002917 	ldw	r4,164(sp)
    8c40:	002d883a 	mov	r22,zero
    8c44:	18800104 	addi	r2,r3,4
    8c48:	1cc00017 	ldw	r19,0(r3)
    8c4c:	203ebb0e 	bge	r4,zero,873c <__alt_data_end+0xf000873c>
    8c50:	003ef106 	br	8818 <__alt_data_end+0xf0008818>
    8c54:	9080040c 	andi	r2,r18,16
    8c58:	1000921e 	bne	r2,zero,8ea4 <___vfprintf_internal_r+0x1aac>
    8c5c:	9480100c 	andi	r18,r18,64
    8c60:	90013926 	beq	r18,zero,9148 <___vfprintf_internal_r+0x1d50>
    8c64:	d9002d17 	ldw	r4,180(sp)
    8c68:	d9402f17 	ldw	r5,188(sp)
    8c6c:	20800017 	ldw	r2,0(r4)
    8c70:	21000104 	addi	r4,r4,4
    8c74:	d9002d15 	stw	r4,180(sp)
    8c78:	1140000d 	sth	r5,0(r2)
    8c7c:	003a1606 	br	74d8 <__alt_data_end+0xf00074d8>
    8c80:	9080100c 	andi	r2,r18,64
    8c84:	10008026 	beq	r2,zero,8e88 <___vfprintf_internal_r+0x1a90>
    8c88:	d8c02d17 	ldw	r3,180(sp)
    8c8c:	1cc0000f 	ldh	r19,0(r3)
    8c90:	18c00104 	addi	r3,r3,4
    8c94:	d8c02d15 	stw	r3,180(sp)
    8c98:	982dd7fa 	srai	r22,r19,31
    8c9c:	b005883a 	mov	r2,r22
    8ca0:	003b1f06 	br	7920 <__alt_data_end+0xf0007920>
    8ca4:	9080100c 	andi	r2,r18,64
    8ca8:	d8002785 	stb	zero,158(sp)
    8cac:	10008a1e 	bne	r2,zero,8ed8 <___vfprintf_internal_r+0x1ae0>
    8cb0:	d9402d17 	ldw	r5,180(sp)
    8cb4:	d8c02917 	ldw	r3,164(sp)
    8cb8:	002d883a 	mov	r22,zero
    8cbc:	28800104 	addi	r2,r5,4
    8cc0:	2cc00017 	ldw	r19,0(r5)
    8cc4:	183e4b0e 	bge	r3,zero,85f4 <__alt_data_end+0xf00085f4>
    8cc8:	9d86b03a 	or	r3,r19,r22
    8ccc:	d8802d15 	stw	r2,180(sp)
    8cd0:	183e4c1e 	bne	r3,zero,8604 <__alt_data_end+0xf0008604>
    8cd4:	0039883a 	mov	fp,zero
    8cd8:	0005883a 	mov	r2,zero
    8cdc:	003d4006 	br	81e0 <__alt_data_end+0xf00081e0>
    8ce0:	01420034 	movhi	r5,2048
    8ce4:	2940a784 	addi	r5,r5,670
    8ce8:	d9402b15 	stw	r5,172(sp)
    8cec:	d9402b17 	ldw	r5,172(sp)
    8cf0:	1c47883a 	add	r3,r3,r17
    8cf4:	10800044 	addi	r2,r2,1
    8cf8:	41400015 	stw	r5,0(r8)
    8cfc:	44400115 	stw	r17,4(r8)
    8d00:	d8c02015 	stw	r3,128(sp)
    8d04:	d8801f15 	stw	r2,124(sp)
    8d08:	010001c4 	movi	r4,7
    8d0c:	20bec816 	blt	r4,r2,8830 <__alt_data_end+0xf0008830>
    8d10:	42000204 	addi	r8,r8,8
    8d14:	003ecd06 	br	884c <__alt_data_end+0xf000884c>
    8d18:	d9002917 	ldw	r4,164(sp)
    8d1c:	d8002785 	stb	zero,158(sp)
    8d20:	203d2d16 	blt	r4,zero,81d8 <__alt_data_end+0xf00081d8>
    8d24:	00bfdfc4 	movi	r2,-129
    8d28:	90a4703a 	and	r18,r18,r2
    8d2c:	003a9106 	br	7774 <__alt_data_end+0xf0007774>
    8d30:	01020034 	movhi	r4,2048
    8d34:	2100a784 	addi	r4,r4,670
    8d38:	d9002b15 	stw	r4,172(sp)
    8d3c:	003c0c06 	br	7d70 <__alt_data_end+0xf0007d70>
    8d40:	d9002c17 	ldw	r4,176(sp)
    8d44:	d9801e04 	addi	r6,sp,120
    8d48:	b80b883a 	mov	r5,r23
    8d4c:	000e7840 	call	e784 <__sprint_r>
    8d50:	103aab1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8d54:	d8c02017 	ldw	r3,128(sp)
    8d58:	da000404 	addi	r8,sp,16
    8d5c:	003d4106 	br	8264 <__alt_data_end+0xf0008264>
    8d60:	d8801f17 	ldw	r2,124(sp)
    8d64:	01420034 	movhi	r5,2048
    8d68:	01000044 	movi	r4,1
    8d6c:	18c00044 	addi	r3,r3,1
    8d70:	10800044 	addi	r2,r2,1
    8d74:	2940a704 	addi	r5,r5,668
    8d78:	41000115 	stw	r4,4(r8)
    8d7c:	41400015 	stw	r5,0(r8)
    8d80:	d8c02015 	stw	r3,128(sp)
    8d84:	d8801f15 	stw	r2,124(sp)
    8d88:	010001c4 	movi	r4,7
    8d8c:	20805c16 	blt	r4,r2,8f00 <___vfprintf_internal_r+0x1b08>
    8d90:	42000204 	addi	r8,r8,8
    8d94:	8800041e 	bne	r17,zero,8da8 <___vfprintf_internal_r+0x19b0>
    8d98:	d8803317 	ldw	r2,204(sp)
    8d9c:	1000021e 	bne	r2,zero,8da8 <___vfprintf_internal_r+0x19b0>
    8da0:	9080004c 	andi	r2,r18,1
    8da4:	103c0926 	beq	r2,zero,7dcc <__alt_data_end+0xf0007dcc>
    8da8:	d9003717 	ldw	r4,220(sp)
    8dac:	d8801f17 	ldw	r2,124(sp)
    8db0:	d9403417 	ldw	r5,208(sp)
    8db4:	20c7883a 	add	r3,r4,r3
    8db8:	10800044 	addi	r2,r2,1
    8dbc:	41000115 	stw	r4,4(r8)
    8dc0:	41400015 	stw	r5,0(r8)
    8dc4:	d8c02015 	stw	r3,128(sp)
    8dc8:	d8801f15 	stw	r2,124(sp)
    8dcc:	010001c4 	movi	r4,7
    8dd0:	20812116 	blt	r4,r2,9258 <___vfprintf_internal_r+0x1e60>
    8dd4:	42000204 	addi	r8,r8,8
    8dd8:	0463c83a 	sub	r17,zero,r17
    8ddc:	0440730e 	bge	zero,r17,8fac <___vfprintf_internal_r+0x1bb4>
    8de0:	05800404 	movi	r22,16
    8de4:	b440860e 	bge	r22,r17,9000 <___vfprintf_internal_r+0x1c08>
    8de8:	01420034 	movhi	r5,2048
    8dec:	2940a784 	addi	r5,r5,670
    8df0:	d9402b15 	stw	r5,172(sp)
    8df4:	070001c4 	movi	fp,7
    8df8:	dcc02c17 	ldw	r19,176(sp)
    8dfc:	00000306 	br	8e0c <___vfprintf_internal_r+0x1a14>
    8e00:	42000204 	addi	r8,r8,8
    8e04:	8c7ffc04 	addi	r17,r17,-16
    8e08:	b440800e 	bge	r22,r17,900c <___vfprintf_internal_r+0x1c14>
    8e0c:	18c00404 	addi	r3,r3,16
    8e10:	10800044 	addi	r2,r2,1
    8e14:	45000015 	stw	r20,0(r8)
    8e18:	45800115 	stw	r22,4(r8)
    8e1c:	d8c02015 	stw	r3,128(sp)
    8e20:	d8801f15 	stw	r2,124(sp)
    8e24:	e0bff60e 	bge	fp,r2,8e00 <__alt_data_end+0xf0008e00>
    8e28:	d9801e04 	addi	r6,sp,120
    8e2c:	b80b883a 	mov	r5,r23
    8e30:	9809883a 	mov	r4,r19
    8e34:	000e7840 	call	e784 <__sprint_r>
    8e38:	103a711e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8e3c:	d8c02017 	ldw	r3,128(sp)
    8e40:	d8801f17 	ldw	r2,124(sp)
    8e44:	da000404 	addi	r8,sp,16
    8e48:	003fee06 	br	8e04 <__alt_data_end+0xf0008e04>
    8e4c:	00bfffc4 	movi	r2,-1
    8e50:	003a6f06 	br	7810 <__alt_data_end+0xf0007810>
    8e54:	008011c4 	movi	r2,71
    8e58:	1440b816 	blt	r2,r17,913c <___vfprintf_internal_r+0x1d44>
    8e5c:	04020034 	movhi	r16,2048
    8e60:	84009904 	addi	r16,r16,612
    8e64:	00c000c4 	movi	r3,3
    8e68:	00bfdfc4 	movi	r2,-129
    8e6c:	d8c02a15 	stw	r3,168(sp)
    8e70:	90a4703a 	and	r18,r18,r2
    8e74:	df002783 	ldbu	fp,158(sp)
    8e78:	d8c02e15 	stw	r3,184(sp)
    8e7c:	d8002915 	stw	zero,164(sp)
    8e80:	d8003215 	stw	zero,200(sp)
    8e84:	003b2906 	br	7b2c <__alt_data_end+0xf0007b2c>
    8e88:	d9002d17 	ldw	r4,180(sp)
    8e8c:	24c00017 	ldw	r19,0(r4)
    8e90:	21000104 	addi	r4,r4,4
    8e94:	d9002d15 	stw	r4,180(sp)
    8e98:	982dd7fa 	srai	r22,r19,31
    8e9c:	b005883a 	mov	r2,r22
    8ea0:	003a9f06 	br	7920 <__alt_data_end+0xf0007920>
    8ea4:	d9402d17 	ldw	r5,180(sp)
    8ea8:	d8c02f17 	ldw	r3,188(sp)
    8eac:	28800017 	ldw	r2,0(r5)
    8eb0:	29400104 	addi	r5,r5,4
    8eb4:	d9402d15 	stw	r5,180(sp)
    8eb8:	10c00015 	stw	r3,0(r2)
    8ebc:	00398606 	br	74d8 <__alt_data_end+0xf00074d8>
    8ec0:	d9402d17 	ldw	r5,180(sp)
    8ec4:	002d883a 	mov	r22,zero
    8ec8:	2cc00017 	ldw	r19,0(r5)
    8ecc:	29400104 	addi	r5,r5,4
    8ed0:	d9402d15 	stw	r5,180(sp)
    8ed4:	003c2306 	br	7f64 <__alt_data_end+0xf0007f64>
    8ed8:	d8c02d17 	ldw	r3,180(sp)
    8edc:	d9002917 	ldw	r4,164(sp)
    8ee0:	002d883a 	mov	r22,zero
    8ee4:	18800104 	addi	r2,r3,4
    8ee8:	1cc0000b 	ldhu	r19,0(r3)
    8eec:	203dc10e 	bge	r4,zero,85f4 <__alt_data_end+0xf00085f4>
    8ef0:	003f7506 	br	8cc8 <__alt_data_end+0xf0008cc8>
    8ef4:	04020034 	movhi	r16,2048
    8ef8:	84009704 	addi	r16,r16,604
    8efc:	003acc06 	br	7a30 <__alt_data_end+0xf0007a30>
    8f00:	d9002c17 	ldw	r4,176(sp)
    8f04:	d9801e04 	addi	r6,sp,120
    8f08:	b80b883a 	mov	r5,r23
    8f0c:	000e7840 	call	e784 <__sprint_r>
    8f10:	103a3b1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8f14:	dc402617 	ldw	r17,152(sp)
    8f18:	d8c02017 	ldw	r3,128(sp)
    8f1c:	da000404 	addi	r8,sp,16
    8f20:	003f9c06 	br	8d94 <__alt_data_end+0xf0008d94>
    8f24:	ac400043 	ldbu	r17,1(r21)
    8f28:	94800814 	ori	r18,r18,32
    8f2c:	ad400044 	addi	r21,r21,1
    8f30:	8c403fcc 	andi	r17,r17,255
    8f34:	8c40201c 	xori	r17,r17,128
    8f38:	8c7fe004 	addi	r17,r17,-128
    8f3c:	00398f06 	br	757c <__alt_data_end+0xf000757c>
    8f40:	d8c02d15 	stw	r3,180(sp)
    8f44:	0039883a 	mov	fp,zero
    8f48:	003e3506 	br	8820 <__alt_data_end+0xf0008820>
    8f4c:	d9002c17 	ldw	r4,176(sp)
    8f50:	d9801e04 	addi	r6,sp,120
    8f54:	b80b883a 	mov	r5,r23
    8f58:	000e7840 	call	e784 <__sprint_r>
    8f5c:	103a281e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8f60:	d8c02017 	ldw	r3,128(sp)
    8f64:	da000404 	addi	r8,sp,16
    8f68:	003cd006 	br	82ac <__alt_data_end+0xf00082ac>
    8f6c:	8009883a 	mov	r4,r16
    8f70:	da003d15 	stw	r8,244(sp)
    8f74:	00073600 	call	7360 <strlen>
    8f78:	d8802e15 	stw	r2,184(sp)
    8f7c:	da003d17 	ldw	r8,244(sp)
    8f80:	103c340e 	bge	r2,zero,8054 <__alt_data_end+0xf0008054>
    8f84:	0005883a 	mov	r2,zero
    8f88:	003c3206 	br	8054 <__alt_data_end+0xf0008054>
    8f8c:	d9002c17 	ldw	r4,176(sp)
    8f90:	d9801e04 	addi	r6,sp,120
    8f94:	b80b883a 	mov	r5,r23
    8f98:	000e7840 	call	e784 <__sprint_r>
    8f9c:	103a181e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8fa0:	d8c02017 	ldw	r3,128(sp)
    8fa4:	d8801f17 	ldw	r2,124(sp)
    8fa8:	da000404 	addi	r8,sp,16
    8fac:	d9403317 	ldw	r5,204(sp)
    8fb0:	10800044 	addi	r2,r2,1
    8fb4:	44000015 	stw	r16,0(r8)
    8fb8:	28c7883a 	add	r3,r5,r3
    8fbc:	003b7d06 	br	7db4 <__alt_data_end+0xf0007db4>
    8fc0:	01020034 	movhi	r4,2048
    8fc4:	2100ab84 	addi	r4,r4,686
    8fc8:	d9003515 	stw	r4,212(sp)
    8fcc:	003b1406 	br	7c20 <__alt_data_end+0xf0007c20>
    8fd0:	013fffc4 	movi	r4,-1
    8fd4:	003a3506 	br	78ac <__alt_data_end+0xf00078ac>
    8fd8:	0023883a 	mov	r17,zero
    8fdc:	003d9d06 	br	8654 <__alt_data_end+0xf0008654>
    8fe0:	d9002c17 	ldw	r4,176(sp)
    8fe4:	d9801e04 	addi	r6,sp,120
    8fe8:	b80b883a 	mov	r5,r23
    8fec:	000e7840 	call	e784 <__sprint_r>
    8ff0:	103a031e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    8ff4:	d8c02017 	ldw	r3,128(sp)
    8ff8:	da000404 	addi	r8,sp,16
    8ffc:	003d9406 	br	8650 <__alt_data_end+0xf0008650>
    9000:	01020034 	movhi	r4,2048
    9004:	2100a784 	addi	r4,r4,670
    9008:	d9002b15 	stw	r4,172(sp)
    900c:	d9002b17 	ldw	r4,172(sp)
    9010:	1c47883a 	add	r3,r3,r17
    9014:	10800044 	addi	r2,r2,1
    9018:	41000015 	stw	r4,0(r8)
    901c:	44400115 	stw	r17,4(r8)
    9020:	d8c02015 	stw	r3,128(sp)
    9024:	d8801f15 	stw	r2,124(sp)
    9028:	010001c4 	movi	r4,7
    902c:	20bfd716 	blt	r4,r2,8f8c <__alt_data_end+0xf0008f8c>
    9030:	42000204 	addi	r8,r8,8
    9034:	003fdd06 	br	8fac <__alt_data_end+0xf0008fac>
    9038:	d9002c17 	ldw	r4,176(sp)
    903c:	d9801e04 	addi	r6,sp,120
    9040:	b80b883a 	mov	r5,r23
    9044:	000e7840 	call	e784 <__sprint_r>
    9048:	1039ed1e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    904c:	d8802617 	ldw	r2,152(sp)
    9050:	d8c02017 	ldw	r3,128(sp)
    9054:	da000404 	addi	r8,sp,16
    9058:	003e1006 	br	889c <__alt_data_end+0xf000889c>
    905c:	00800044 	movi	r2,1
    9060:	10803fcc 	andi	r2,r2,255
    9064:	00c00044 	movi	r3,1
    9068:	10fa3526 	beq	r2,r3,7940 <__alt_data_end+0xf0007940>
    906c:	00c00084 	movi	r3,2
    9070:	10fbcb26 	beq	r2,r3,7fa0 <__alt_data_end+0xf0007fa0>
    9074:	003a8f06 	br	7ab4 <__alt_data_end+0xf0007ab4>
    9078:	01020034 	movhi	r4,2048
    907c:	2100ab84 	addi	r4,r4,686
    9080:	d9003515 	stw	r4,212(sp)
    9084:	003b7606 	br	7e60 <__alt_data_end+0xf0007e60>
    9088:	d8802917 	ldw	r2,164(sp)
    908c:	00c00184 	movi	r3,6
    9090:	1880012e 	bgeu	r3,r2,9098 <___vfprintf_internal_r+0x1ca0>
    9094:	1805883a 	mov	r2,r3
    9098:	d8802e15 	stw	r2,184(sp)
    909c:	1000ef16 	blt	r2,zero,945c <___vfprintf_internal_r+0x2064>
    90a0:	04020034 	movhi	r16,2048
    90a4:	d8802a15 	stw	r2,168(sp)
    90a8:	dcc02d15 	stw	r19,180(sp)
    90ac:	d8002915 	stw	zero,164(sp)
    90b0:	d8003215 	stw	zero,200(sp)
    90b4:	8400a504 	addi	r16,r16,660
    90b8:	0039883a 	mov	fp,zero
    90bc:	003aa206 	br	7b48 <__alt_data_end+0xf0007b48>
    90c0:	0021883a 	mov	r16,zero
    90c4:	003e0706 	br	88e4 <__alt_data_end+0xf00088e4>
    90c8:	d9002c17 	ldw	r4,176(sp)
    90cc:	d9801e04 	addi	r6,sp,120
    90d0:	b80b883a 	mov	r5,r23
    90d4:	000e7840 	call	e784 <__sprint_r>
    90d8:	1039c91e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    90dc:	d8802617 	ldw	r2,152(sp)
    90e0:	d9403317 	ldw	r5,204(sp)
    90e4:	d8c02017 	ldw	r3,128(sp)
    90e8:	da000404 	addi	r8,sp,16
    90ec:	2885c83a 	sub	r2,r5,r2
    90f0:	003dfb06 	br	88e0 <__alt_data_end+0xf00088e0>
    90f4:	9080004c 	andi	r2,r18,1
    90f8:	103e8f1e 	bne	r2,zero,8b38 <__alt_data_end+0xf0008b38>
    90fc:	d8802117 	ldw	r2,132(sp)
    9100:	003e9e06 	br	8b7c <__alt_data_end+0xf0008b7c>
    9104:	1025883a 	mov	r18,r2
    9108:	0039883a 	mov	fp,zero
    910c:	00800084 	movi	r2,2
    9110:	003fd306 	br	9060 <__alt_data_end+0xf0009060>
    9114:	07000b44 	movi	fp,45
    9118:	df002785 	stb	fp,158(sp)
    911c:	003a4006 	br	7a20 <__alt_data_end+0xf0007a20>
    9120:	00c00b44 	movi	r3,45
    9124:	d8c02785 	stb	r3,158(sp)
    9128:	d8802a15 	stw	r2,168(sp)
    912c:	dc802b17 	ldw	r18,172(sp)
    9130:	d8002915 	stw	zero,164(sp)
    9134:	07000b44 	movi	fp,45
    9138:	003a8006 	br	7b3c <__alt_data_end+0xf0007b3c>
    913c:	04020034 	movhi	r16,2048
    9140:	84009a04 	addi	r16,r16,616
    9144:	003f4706 	br	8e64 <__alt_data_end+0xf0008e64>
    9148:	d8c02d17 	ldw	r3,180(sp)
    914c:	d9002f17 	ldw	r4,188(sp)
    9150:	18800017 	ldw	r2,0(r3)
    9154:	18c00104 	addi	r3,r3,4
    9158:	d8c02d15 	stw	r3,180(sp)
    915c:	11000015 	stw	r4,0(r2)
    9160:	0038dd06 	br	74d8 <__alt_data_end+0xf00074d8>
    9164:	dd802617 	ldw	r22,152(sp)
    9168:	00bfff44 	movi	r2,-3
    916c:	b0801c16 	blt	r22,r2,91e0 <___vfprintf_internal_r+0x1de8>
    9170:	d9402917 	ldw	r5,164(sp)
    9174:	2d801a16 	blt	r5,r22,91e0 <___vfprintf_internal_r+0x1de8>
    9178:	dd803215 	stw	r22,200(sp)
    917c:	003e8906 	br	8ba4 <__alt_data_end+0xf0008ba4>
    9180:	01020034 	movhi	r4,2048
    9184:	2100a784 	addi	r4,r4,670
    9188:	d9002b15 	stw	r4,172(sp)
    918c:	003c9106 	br	83d4 <__alt_data_end+0xf00083d4>
    9190:	e005883a 	mov	r2,fp
    9194:	003e7906 	br	8b7c <__alt_data_end+0xf0008b7c>
    9198:	d9402917 	ldw	r5,164(sp)
    919c:	df002783 	ldbu	fp,158(sp)
    91a0:	dcc02d15 	stw	r19,180(sp)
    91a4:	d9402a15 	stw	r5,168(sp)
    91a8:	d9402e15 	stw	r5,184(sp)
    91ac:	d8002915 	stw	zero,164(sp)
    91b0:	d8003215 	stw	zero,200(sp)
    91b4:	003a5d06 	br	7b2c <__alt_data_end+0xf0007b2c>
    91b8:	9080004c 	andi	r2,r18,1
    91bc:	0039883a 	mov	fp,zero
    91c0:	10000426 	beq	r2,zero,91d4 <___vfprintf_internal_r+0x1ddc>
    91c4:	00800c04 	movi	r2,48
    91c8:	dc001dc4 	addi	r16,sp,119
    91cc:	d8801dc5 	stb	r2,119(sp)
    91d0:	003b8006 	br	7fd4 <__alt_data_end+0xf0007fd4>
    91d4:	d8002e15 	stw	zero,184(sp)
    91d8:	dc001e04 	addi	r16,sp,120
    91dc:	003a4d06 	br	7b14 <__alt_data_end+0xf0007b14>
    91e0:	8c7fff84 	addi	r17,r17,-2
    91e4:	b5bfffc4 	addi	r22,r22,-1
    91e8:	dd802615 	stw	r22,152(sp)
    91ec:	dc4022c5 	stb	r17,139(sp)
    91f0:	b000bf16 	blt	r22,zero,94f0 <___vfprintf_internal_r+0x20f8>
    91f4:	00800ac4 	movi	r2,43
    91f8:	d8802305 	stb	r2,140(sp)
    91fc:	00800244 	movi	r2,9
    9200:	15807016 	blt	r2,r22,93c4 <___vfprintf_internal_r+0x1fcc>
    9204:	00800c04 	movi	r2,48
    9208:	b5800c04 	addi	r22,r22,48
    920c:	d8802345 	stb	r2,141(sp)
    9210:	dd802385 	stb	r22,142(sp)
    9214:	d88023c4 	addi	r2,sp,143
    9218:	df0022c4 	addi	fp,sp,139
    921c:	d8c03317 	ldw	r3,204(sp)
    9220:	1739c83a 	sub	fp,r2,fp
    9224:	d9003317 	ldw	r4,204(sp)
    9228:	e0c7883a 	add	r3,fp,r3
    922c:	df003a15 	stw	fp,232(sp)
    9230:	d8c02e15 	stw	r3,184(sp)
    9234:	00800044 	movi	r2,1
    9238:	1100b30e 	bge	r2,r4,9508 <___vfprintf_internal_r+0x2110>
    923c:	d8c02e17 	ldw	r3,184(sp)
    9240:	18c00044 	addi	r3,r3,1
    9244:	d8c02e15 	stw	r3,184(sp)
    9248:	1805883a 	mov	r2,r3
    924c:	1800ac16 	blt	r3,zero,9500 <___vfprintf_internal_r+0x2108>
    9250:	d8003215 	stw	zero,200(sp)
    9254:	003e5d06 	br	8bcc <__alt_data_end+0xf0008bcc>
    9258:	d9002c17 	ldw	r4,176(sp)
    925c:	d9801e04 	addi	r6,sp,120
    9260:	b80b883a 	mov	r5,r23
    9264:	000e7840 	call	e784 <__sprint_r>
    9268:	1039651e 	bne	r2,zero,7800 <__alt_data_end+0xf0007800>
    926c:	dc402617 	ldw	r17,152(sp)
    9270:	d8c02017 	ldw	r3,128(sp)
    9274:	d8801f17 	ldw	r2,124(sp)
    9278:	da000404 	addi	r8,sp,16
    927c:	003ed606 	br	8dd8 <__alt_data_end+0xf0008dd8>
    9280:	582b883a 	mov	r21,r11
    9284:	d8002915 	stw	zero,164(sp)
    9288:	0038bd06 	br	7580 <__alt_data_end+0xf0007580>
    928c:	d8802917 	ldw	r2,164(sp)
    9290:	103e071e 	bne	r2,zero,8ab0 <__alt_data_end+0xf0008ab0>
    9294:	dc002915 	stw	r16,164(sp)
    9298:	003e0506 	br	8ab0 <__alt_data_end+0xf0008ab0>
    929c:	d9002917 	ldw	r4,164(sp)
    92a0:	20c00044 	addi	r3,r4,1
    92a4:	003e0f06 	br	8ae4 <__alt_data_end+0xf0008ae4>
    92a8:	01400184 	movi	r5,6
    92ac:	d9402915 	stw	r5,164(sp)
    92b0:	003dff06 	br	8ab0 <__alt_data_end+0xf0008ab0>
    92b4:	d8802104 	addi	r2,sp,132
    92b8:	d8800315 	stw	r2,12(sp)
    92bc:	d8802504 	addi	r2,sp,148
    92c0:	d8800215 	stw	r2,8(sp)
    92c4:	d8802604 	addi	r2,sp,152
    92c8:	d8800115 	stw	r2,4(sp)
    92cc:	d8802917 	ldw	r2,164(sp)
    92d0:	d9403617 	ldw	r5,216(sp)
    92d4:	d9002c17 	ldw	r4,176(sp)
    92d8:	d8800015 	stw	r2,0(sp)
    92dc:	01c000c4 	movi	r7,3
    92e0:	980d883a 	mov	r6,r19
    92e4:	da003d15 	stw	r8,244(sp)
    92e8:	0009a1c0 	call	9a1c <_dtoa_r>
    92ec:	d8c02917 	ldw	r3,164(sp)
    92f0:	da003d17 	ldw	r8,244(sp)
    92f4:	1021883a 	mov	r16,r2
    92f8:	10f9883a 	add	fp,r2,r3
    92fc:	81000007 	ldb	r4,0(r16)
    9300:	00800c04 	movi	r2,48
    9304:	20805e26 	beq	r4,r2,9480 <___vfprintf_internal_r+0x2088>
    9308:	d8c02617 	ldw	r3,152(sp)
    930c:	e0f9883a 	add	fp,fp,r3
    9310:	003e0a06 	br	8b3c <__alt_data_end+0xf0008b3c>
    9314:	00c00b44 	movi	r3,45
    9318:	24e0003c 	xorhi	r19,r4,32768
    931c:	d8c02a05 	stb	r3,168(sp)
    9320:	003de906 	br	8ac8 <__alt_data_end+0xf0008ac8>
    9324:	d8c03217 	ldw	r3,200(sp)
    9328:	00c07a0e 	bge	zero,r3,9514 <___vfprintf_internal_r+0x211c>
    932c:	00800044 	movi	r2,1
    9330:	d9003317 	ldw	r4,204(sp)
    9334:	1105883a 	add	r2,r2,r4
    9338:	d8802e15 	stw	r2,184(sp)
    933c:	10004e16 	blt	r2,zero,9478 <___vfprintf_internal_r+0x2080>
    9340:	044019c4 	movi	r17,103
    9344:	003e2106 	br	8bcc <__alt_data_end+0xf0008bcc>
    9348:	d9002917 	ldw	r4,164(sp)
    934c:	d8802104 	addi	r2,sp,132
    9350:	d8800315 	stw	r2,12(sp)
    9354:	d9000015 	stw	r4,0(sp)
    9358:	d8802504 	addi	r2,sp,148
    935c:	d9403617 	ldw	r5,216(sp)
    9360:	d9002c17 	ldw	r4,176(sp)
    9364:	d8800215 	stw	r2,8(sp)
    9368:	d8802604 	addi	r2,sp,152
    936c:	d8800115 	stw	r2,4(sp)
    9370:	01c000c4 	movi	r7,3
    9374:	980d883a 	mov	r6,r19
    9378:	da003d15 	stw	r8,244(sp)
    937c:	0009a1c0 	call	9a1c <_dtoa_r>
    9380:	d8c02917 	ldw	r3,164(sp)
    9384:	da003d17 	ldw	r8,244(sp)
    9388:	1021883a 	mov	r16,r2
    938c:	00801184 	movi	r2,70
    9390:	80f9883a 	add	fp,r16,r3
    9394:	88bfd926 	beq	r17,r2,92fc <__alt_data_end+0xf00092fc>
    9398:	003de806 	br	8b3c <__alt_data_end+0xf0008b3c>
    939c:	d9002917 	ldw	r4,164(sp)
    93a0:	00c04d0e 	bge	zero,r3,94d8 <___vfprintf_internal_r+0x20e0>
    93a4:	2000441e 	bne	r4,zero,94b8 <___vfprintf_internal_r+0x20c0>
    93a8:	9480004c 	andi	r18,r18,1
    93ac:	9000421e 	bne	r18,zero,94b8 <___vfprintf_internal_r+0x20c0>
    93b0:	1805883a 	mov	r2,r3
    93b4:	18007016 	blt	r3,zero,9578 <___vfprintf_internal_r+0x2180>
    93b8:	d8c03217 	ldw	r3,200(sp)
    93bc:	d8c02e15 	stw	r3,184(sp)
    93c0:	003e0206 	br	8bcc <__alt_data_end+0xf0008bcc>
    93c4:	df0022c4 	addi	fp,sp,139
    93c8:	dc002915 	stw	r16,164(sp)
    93cc:	4027883a 	mov	r19,r8
    93d0:	e021883a 	mov	r16,fp
    93d4:	b009883a 	mov	r4,r22
    93d8:	01400284 	movi	r5,10
    93dc:	0006e040 	call	6e04 <__modsi3>
    93e0:	10800c04 	addi	r2,r2,48
    93e4:	843fffc4 	addi	r16,r16,-1
    93e8:	b009883a 	mov	r4,r22
    93ec:	01400284 	movi	r5,10
    93f0:	80800005 	stb	r2,0(r16)
    93f4:	0006d800 	call	6d80 <__divsi3>
    93f8:	102d883a 	mov	r22,r2
    93fc:	00800244 	movi	r2,9
    9400:	15bff416 	blt	r2,r22,93d4 <__alt_data_end+0xf00093d4>
    9404:	9811883a 	mov	r8,r19
    9408:	b0800c04 	addi	r2,r22,48
    940c:	8027883a 	mov	r19,r16
    9410:	997fffc4 	addi	r5,r19,-1
    9414:	98bfffc5 	stb	r2,-1(r19)
    9418:	dc002917 	ldw	r16,164(sp)
    941c:	2f006a2e 	bgeu	r5,fp,95c8 <___vfprintf_internal_r+0x21d0>
    9420:	d9c02384 	addi	r7,sp,142
    9424:	3ccfc83a 	sub	r7,r7,r19
    9428:	d9002344 	addi	r4,sp,141
    942c:	e1cf883a 	add	r7,fp,r7
    9430:	00000106 	br	9438 <___vfprintf_internal_r+0x2040>
    9434:	28800003 	ldbu	r2,0(r5)
    9438:	20800005 	stb	r2,0(r4)
    943c:	21000044 	addi	r4,r4,1
    9440:	29400044 	addi	r5,r5,1
    9444:	393ffb1e 	bne	r7,r4,9434 <__alt_data_end+0xf0009434>
    9448:	d8802304 	addi	r2,sp,140
    944c:	14c5c83a 	sub	r2,r2,r19
    9450:	d8c02344 	addi	r3,sp,141
    9454:	1885883a 	add	r2,r3,r2
    9458:	003f7006 	br	921c <__alt_data_end+0xf000921c>
    945c:	0005883a 	mov	r2,zero
    9460:	003f0f06 	br	90a0 <__alt_data_end+0xf00090a0>
    9464:	d8c03217 	ldw	r3,200(sp)
    9468:	18c00044 	addi	r3,r3,1
    946c:	d8c02e15 	stw	r3,184(sp)
    9470:	1805883a 	mov	r2,r3
    9474:	183fb20e 	bge	r3,zero,9340 <__alt_data_end+0xf0009340>
    9478:	0005883a 	mov	r2,zero
    947c:	003fb006 	br	9340 <__alt_data_end+0xf0009340>
    9480:	d9003617 	ldw	r4,216(sp)
    9484:	000d883a 	mov	r6,zero
    9488:	000f883a 	mov	r7,zero
    948c:	980b883a 	mov	r5,r19
    9490:	d8c03c15 	stw	r3,240(sp)
    9494:	da003d15 	stw	r8,244(sp)
    9498:	00119600 	call	11960 <__eqdf2>
    949c:	d8c03c17 	ldw	r3,240(sp)
    94a0:	da003d17 	ldw	r8,244(sp)
    94a4:	103f9826 	beq	r2,zero,9308 <__alt_data_end+0xf0009308>
    94a8:	00800044 	movi	r2,1
    94ac:	10c7c83a 	sub	r3,r2,r3
    94b0:	d8c02615 	stw	r3,152(sp)
    94b4:	003f9506 	br	930c <__alt_data_end+0xf000930c>
    94b8:	d9002917 	ldw	r4,164(sp)
    94bc:	d8c03217 	ldw	r3,200(sp)
    94c0:	20800044 	addi	r2,r4,1
    94c4:	1885883a 	add	r2,r3,r2
    94c8:	d8802e15 	stw	r2,184(sp)
    94cc:	103dbf0e 	bge	r2,zero,8bcc <__alt_data_end+0xf0008bcc>
    94d0:	0005883a 	mov	r2,zero
    94d4:	003dbd06 	br	8bcc <__alt_data_end+0xf0008bcc>
    94d8:	2000211e 	bne	r4,zero,9560 <___vfprintf_internal_r+0x2168>
    94dc:	9480004c 	andi	r18,r18,1
    94e0:	90001f1e 	bne	r18,zero,9560 <___vfprintf_internal_r+0x2168>
    94e4:	00800044 	movi	r2,1
    94e8:	d8802e15 	stw	r2,184(sp)
    94ec:	003db706 	br	8bcc <__alt_data_end+0xf0008bcc>
    94f0:	00800b44 	movi	r2,45
    94f4:	05adc83a 	sub	r22,zero,r22
    94f8:	d8802305 	stb	r2,140(sp)
    94fc:	003f3f06 	br	91fc <__alt_data_end+0xf00091fc>
    9500:	0005883a 	mov	r2,zero
    9504:	003f5206 	br	9250 <__alt_data_end+0xf0009250>
    9508:	90a4703a 	and	r18,r18,r2
    950c:	903f4e26 	beq	r18,zero,9248 <__alt_data_end+0xf0009248>
    9510:	003f4a06 	br	923c <__alt_data_end+0xf000923c>
    9514:	00800084 	movi	r2,2
    9518:	10c5c83a 	sub	r2,r2,r3
    951c:	003f8406 	br	9330 <__alt_data_end+0xf0009330>
    9520:	d8802d17 	ldw	r2,180(sp)
    9524:	d9002d17 	ldw	r4,180(sp)
    9528:	ac400043 	ldbu	r17,1(r21)
    952c:	10800017 	ldw	r2,0(r2)
    9530:	582b883a 	mov	r21,r11
    9534:	d8802915 	stw	r2,164(sp)
    9538:	20800104 	addi	r2,r4,4
    953c:	d9002917 	ldw	r4,164(sp)
    9540:	d8802d15 	stw	r2,180(sp)
    9544:	203e7a0e 	bge	r4,zero,8f30 <__alt_data_end+0xf0008f30>
    9548:	8c403fcc 	andi	r17,r17,255
    954c:	00bfffc4 	movi	r2,-1
    9550:	8c40201c 	xori	r17,r17,128
    9554:	d8802915 	stw	r2,164(sp)
    9558:	8c7fe004 	addi	r17,r17,-128
    955c:	00380706 	br	757c <__alt_data_end+0xf000757c>
    9560:	d8c02917 	ldw	r3,164(sp)
    9564:	18c00084 	addi	r3,r3,2
    9568:	d8c02e15 	stw	r3,184(sp)
    956c:	1805883a 	mov	r2,r3
    9570:	183d960e 	bge	r3,zero,8bcc <__alt_data_end+0xf0008bcc>
    9574:	003fd606 	br	94d0 <__alt_data_end+0xf00094d0>
    9578:	0005883a 	mov	r2,zero
    957c:	003f8e06 	br	93b8 <__alt_data_end+0xf00093b8>
    9580:	9080004c 	andi	r2,r18,1
    9584:	103f811e 	bne	r2,zero,938c <__alt_data_end+0xf000938c>
    9588:	d8802117 	ldw	r2,132(sp)
    958c:	1405c83a 	sub	r2,r2,r16
    9590:	d8803315 	stw	r2,204(sp)
    9594:	b47ef326 	beq	r22,r17,9164 <__alt_data_end+0xf0009164>
    9598:	dd802617 	ldw	r22,152(sp)
    959c:	003f1106 	br	91e4 <__alt_data_end+0xf00091e4>
    95a0:	d9c02785 	stb	r7,158(sp)
    95a4:	00390406 	br	79b8 <__alt_data_end+0xf00079b8>
    95a8:	d9c02785 	stb	r7,158(sp)
    95ac:	0038d306 	br	78fc <__alt_data_end+0xf00078fc>
    95b0:	d9c02785 	stb	r7,158(sp)
    95b4:	003a6106 	br	7f3c <__alt_data_end+0xf0007f3c>
    95b8:	d9c02785 	stb	r7,158(sp)
    95bc:	003af806 	br	81a0 <__alt_data_end+0xf00081a0>
    95c0:	0005883a 	mov	r2,zero
    95c4:	003d7e06 	br	8bc0 <__alt_data_end+0xf0008bc0>
    95c8:	d8802344 	addi	r2,sp,141
    95cc:	003f1306 	br	921c <__alt_data_end+0xf000921c>
    95d0:	d9c02785 	stb	r7,158(sp)
    95d4:	00392306 	br	7a64 <__alt_data_end+0xf0007a64>
    95d8:	d9c02785 	stb	r7,158(sp)
    95dc:	003aa906 	br	8084 <__alt_data_end+0xf0008084>
    95e0:	d9c02785 	stb	r7,158(sp)
    95e4:	003a3d06 	br	7edc <__alt_data_end+0xf0007edc>
    95e8:	d9c02785 	stb	r7,158(sp)
    95ec:	003aca06 	br	8118 <__alt_data_end+0xf0008118>

000095f0 <__vfprintf_internal>:
    95f0:	00820034 	movhi	r2,2048
    95f4:	10897c04 	addi	r2,r2,9712
    95f8:	300f883a 	mov	r7,r6
    95fc:	280d883a 	mov	r6,r5
    9600:	200b883a 	mov	r5,r4
    9604:	11000017 	ldw	r4,0(r2)
    9608:	00073f81 	jmpi	73f8 <___vfprintf_internal_r>

0000960c <__sbprintf>:
    960c:	2880030b 	ldhu	r2,12(r5)
    9610:	2ac01917 	ldw	r11,100(r5)
    9614:	2a80038b 	ldhu	r10,14(r5)
    9618:	2a400717 	ldw	r9,28(r5)
    961c:	2a000917 	ldw	r8,36(r5)
    9620:	defee204 	addi	sp,sp,-1144
    9624:	00c10004 	movi	r3,1024
    9628:	dc011a15 	stw	r16,1128(sp)
    962c:	10bfff4c 	andi	r2,r2,65533
    9630:	2821883a 	mov	r16,r5
    9634:	d8cb883a 	add	r5,sp,r3
    9638:	dc811c15 	stw	r18,1136(sp)
    963c:	dc411b15 	stw	r17,1132(sp)
    9640:	dfc11d15 	stw	ra,1140(sp)
    9644:	2025883a 	mov	r18,r4
    9648:	d881030d 	sth	r2,1036(sp)
    964c:	dac11915 	stw	r11,1124(sp)
    9650:	da81038d 	sth	r10,1038(sp)
    9654:	da410715 	stw	r9,1052(sp)
    9658:	da010915 	stw	r8,1060(sp)
    965c:	dec10015 	stw	sp,1024(sp)
    9660:	dec10415 	stw	sp,1040(sp)
    9664:	d8c10215 	stw	r3,1032(sp)
    9668:	d8c10515 	stw	r3,1044(sp)
    966c:	d8010615 	stw	zero,1048(sp)
    9670:	00073f80 	call	73f8 <___vfprintf_internal_r>
    9674:	1023883a 	mov	r17,r2
    9678:	10000416 	blt	r2,zero,968c <__sbprintf+0x80>
    967c:	d9410004 	addi	r5,sp,1024
    9680:	9009883a 	mov	r4,r18
    9684:	000b2c00 	call	b2c0 <_fflush_r>
    9688:	10000d1e 	bne	r2,zero,96c0 <__sbprintf+0xb4>
    968c:	d881030b 	ldhu	r2,1036(sp)
    9690:	1080100c 	andi	r2,r2,64
    9694:	10000326 	beq	r2,zero,96a4 <__sbprintf+0x98>
    9698:	8080030b 	ldhu	r2,12(r16)
    969c:	10801014 	ori	r2,r2,64
    96a0:	8080030d 	sth	r2,12(r16)
    96a4:	8805883a 	mov	r2,r17
    96a8:	dfc11d17 	ldw	ra,1140(sp)
    96ac:	dc811c17 	ldw	r18,1136(sp)
    96b0:	dc411b17 	ldw	r17,1132(sp)
    96b4:	dc011a17 	ldw	r16,1128(sp)
    96b8:	dec11e04 	addi	sp,sp,1144
    96bc:	f800283a 	ret
    96c0:	047fffc4 	movi	r17,-1
    96c4:	003ff106 	br	968c <__alt_data_end+0xf000968c>

000096c8 <__swsetup_r>:
    96c8:	00820034 	movhi	r2,2048
    96cc:	defffd04 	addi	sp,sp,-12
    96d0:	10897c04 	addi	r2,r2,9712
    96d4:	dc400115 	stw	r17,4(sp)
    96d8:	2023883a 	mov	r17,r4
    96dc:	11000017 	ldw	r4,0(r2)
    96e0:	dc000015 	stw	r16,0(sp)
    96e4:	dfc00215 	stw	ra,8(sp)
    96e8:	2821883a 	mov	r16,r5
    96ec:	20000226 	beq	r4,zero,96f8 <__swsetup_r+0x30>
    96f0:	20800e17 	ldw	r2,56(r4)
    96f4:	10003126 	beq	r2,zero,97bc <__swsetup_r+0xf4>
    96f8:	8080030b 	ldhu	r2,12(r16)
    96fc:	10c0020c 	andi	r3,r2,8
    9700:	1009883a 	mov	r4,r2
    9704:	18000f26 	beq	r3,zero,9744 <__swsetup_r+0x7c>
    9708:	80c00417 	ldw	r3,16(r16)
    970c:	18001526 	beq	r3,zero,9764 <__swsetup_r+0x9c>
    9710:	1100004c 	andi	r4,r2,1
    9714:	20001c1e 	bne	r4,zero,9788 <__swsetup_r+0xc0>
    9718:	1080008c 	andi	r2,r2,2
    971c:	1000291e 	bne	r2,zero,97c4 <__swsetup_r+0xfc>
    9720:	80800517 	ldw	r2,20(r16)
    9724:	80800215 	stw	r2,8(r16)
    9728:	18001c26 	beq	r3,zero,979c <__swsetup_r+0xd4>
    972c:	0005883a 	mov	r2,zero
    9730:	dfc00217 	ldw	ra,8(sp)
    9734:	dc400117 	ldw	r17,4(sp)
    9738:	dc000017 	ldw	r16,0(sp)
    973c:	dec00304 	addi	sp,sp,12
    9740:	f800283a 	ret
    9744:	2080040c 	andi	r2,r4,16
    9748:	10002e26 	beq	r2,zero,9804 <__swsetup_r+0x13c>
    974c:	2080010c 	andi	r2,r4,4
    9750:	10001e1e 	bne	r2,zero,97cc <__swsetup_r+0x104>
    9754:	80c00417 	ldw	r3,16(r16)
    9758:	20800214 	ori	r2,r4,8
    975c:	8080030d 	sth	r2,12(r16)
    9760:	183feb1e 	bne	r3,zero,9710 <__alt_data_end+0xf0009710>
    9764:	1100a00c 	andi	r4,r2,640
    9768:	01408004 	movi	r5,512
    976c:	217fe826 	beq	r4,r5,9710 <__alt_data_end+0xf0009710>
    9770:	800b883a 	mov	r5,r16
    9774:	8809883a 	mov	r4,r17
    9778:	000c2400 	call	c240 <__smakebuf_r>
    977c:	8080030b 	ldhu	r2,12(r16)
    9780:	80c00417 	ldw	r3,16(r16)
    9784:	003fe206 	br	9710 <__alt_data_end+0xf0009710>
    9788:	80800517 	ldw	r2,20(r16)
    978c:	80000215 	stw	zero,8(r16)
    9790:	0085c83a 	sub	r2,zero,r2
    9794:	80800615 	stw	r2,24(r16)
    9798:	183fe41e 	bne	r3,zero,972c <__alt_data_end+0xf000972c>
    979c:	80c0030b 	ldhu	r3,12(r16)
    97a0:	0005883a 	mov	r2,zero
    97a4:	1900200c 	andi	r4,r3,128
    97a8:	203fe126 	beq	r4,zero,9730 <__alt_data_end+0xf0009730>
    97ac:	18c01014 	ori	r3,r3,64
    97b0:	80c0030d 	sth	r3,12(r16)
    97b4:	00bfffc4 	movi	r2,-1
    97b8:	003fdd06 	br	9730 <__alt_data_end+0xf0009730>
    97bc:	000b69c0 	call	b69c <__sinit>
    97c0:	003fcd06 	br	96f8 <__alt_data_end+0xf00096f8>
    97c4:	0005883a 	mov	r2,zero
    97c8:	003fd606 	br	9724 <__alt_data_end+0xf0009724>
    97cc:	81400c17 	ldw	r5,48(r16)
    97d0:	28000626 	beq	r5,zero,97ec <__swsetup_r+0x124>
    97d4:	80801004 	addi	r2,r16,64
    97d8:	28800326 	beq	r5,r2,97e8 <__swsetup_r+0x120>
    97dc:	8809883a 	mov	r4,r17
    97e0:	000b8100 	call	b810 <_free_r>
    97e4:	8100030b 	ldhu	r4,12(r16)
    97e8:	80000c15 	stw	zero,48(r16)
    97ec:	80c00417 	ldw	r3,16(r16)
    97f0:	00bff6c4 	movi	r2,-37
    97f4:	1108703a 	and	r4,r2,r4
    97f8:	80000115 	stw	zero,4(r16)
    97fc:	80c00015 	stw	r3,0(r16)
    9800:	003fd506 	br	9758 <__alt_data_end+0xf0009758>
    9804:	00800244 	movi	r2,9
    9808:	88800015 	stw	r2,0(r17)
    980c:	20801014 	ori	r2,r4,64
    9810:	8080030d 	sth	r2,12(r16)
    9814:	00bfffc4 	movi	r2,-1
    9818:	003fc506 	br	9730 <__alt_data_end+0xf0009730>

0000981c <quorem>:
    981c:	defff704 	addi	sp,sp,-36
    9820:	dc800215 	stw	r18,8(sp)
    9824:	20800417 	ldw	r2,16(r4)
    9828:	2c800417 	ldw	r18,16(r5)
    982c:	dfc00815 	stw	ra,32(sp)
    9830:	ddc00715 	stw	r23,28(sp)
    9834:	dd800615 	stw	r22,24(sp)
    9838:	dd400515 	stw	r21,20(sp)
    983c:	dd000415 	stw	r20,16(sp)
    9840:	dcc00315 	stw	r19,12(sp)
    9844:	dc400115 	stw	r17,4(sp)
    9848:	dc000015 	stw	r16,0(sp)
    984c:	14807116 	blt	r2,r18,9a14 <quorem+0x1f8>
    9850:	94bfffc4 	addi	r18,r18,-1
    9854:	94ad883a 	add	r22,r18,r18
    9858:	b5ad883a 	add	r22,r22,r22
    985c:	2c400504 	addi	r17,r5,20
    9860:	8da9883a 	add	r20,r17,r22
    9864:	25400504 	addi	r21,r4,20
    9868:	282f883a 	mov	r23,r5
    986c:	adad883a 	add	r22,r21,r22
    9870:	a1400017 	ldw	r5,0(r20)
    9874:	2021883a 	mov	r16,r4
    9878:	b1000017 	ldw	r4,0(r22)
    987c:	29400044 	addi	r5,r5,1
    9880:	0006e780 	call	6e78 <__udivsi3>
    9884:	1027883a 	mov	r19,r2
    9888:	10002c26 	beq	r2,zero,993c <quorem+0x120>
    988c:	a813883a 	mov	r9,r21
    9890:	880b883a 	mov	r5,r17
    9894:	0009883a 	mov	r4,zero
    9898:	000d883a 	mov	r6,zero
    989c:	2a000017 	ldw	r8,0(r5)
    98a0:	49c00017 	ldw	r7,0(r9)
    98a4:	29400104 	addi	r5,r5,4
    98a8:	40bfffcc 	andi	r2,r8,65535
    98ac:	14c5383a 	mul	r2,r2,r19
    98b0:	4010d43a 	srli	r8,r8,16
    98b4:	38ffffcc 	andi	r3,r7,65535
    98b8:	1105883a 	add	r2,r2,r4
    98bc:	1008d43a 	srli	r4,r2,16
    98c0:	44d1383a 	mul	r8,r8,r19
    98c4:	198d883a 	add	r6,r3,r6
    98c8:	10ffffcc 	andi	r3,r2,65535
    98cc:	30c7c83a 	sub	r3,r6,r3
    98d0:	380ed43a 	srli	r7,r7,16
    98d4:	4105883a 	add	r2,r8,r4
    98d8:	180dd43a 	srai	r6,r3,16
    98dc:	113fffcc 	andi	r4,r2,65535
    98e0:	390fc83a 	sub	r7,r7,r4
    98e4:	398d883a 	add	r6,r7,r6
    98e8:	300e943a 	slli	r7,r6,16
    98ec:	18ffffcc 	andi	r3,r3,65535
    98f0:	1008d43a 	srli	r4,r2,16
    98f4:	38ceb03a 	or	r7,r7,r3
    98f8:	49c00015 	stw	r7,0(r9)
    98fc:	300dd43a 	srai	r6,r6,16
    9900:	4a400104 	addi	r9,r9,4
    9904:	a17fe52e 	bgeu	r20,r5,989c <__alt_data_end+0xf000989c>
    9908:	b0800017 	ldw	r2,0(r22)
    990c:	10000b1e 	bne	r2,zero,993c <quorem+0x120>
    9910:	b0bfff04 	addi	r2,r22,-4
    9914:	a880082e 	bgeu	r21,r2,9938 <quorem+0x11c>
    9918:	b0ffff17 	ldw	r3,-4(r22)
    991c:	18000326 	beq	r3,zero,992c <quorem+0x110>
    9920:	00000506 	br	9938 <quorem+0x11c>
    9924:	10c00017 	ldw	r3,0(r2)
    9928:	1800031e 	bne	r3,zero,9938 <quorem+0x11c>
    992c:	10bfff04 	addi	r2,r2,-4
    9930:	94bfffc4 	addi	r18,r18,-1
    9934:	a8bffb36 	bltu	r21,r2,9924 <__alt_data_end+0xf0009924>
    9938:	84800415 	stw	r18,16(r16)
    993c:	b80b883a 	mov	r5,r23
    9940:	8009883a 	mov	r4,r16
    9944:	000d7100 	call	d710 <__mcmp>
    9948:	10002616 	blt	r2,zero,99e4 <quorem+0x1c8>
    994c:	9cc00044 	addi	r19,r19,1
    9950:	a805883a 	mov	r2,r21
    9954:	000b883a 	mov	r5,zero
    9958:	11000017 	ldw	r4,0(r2)
    995c:	89800017 	ldw	r6,0(r17)
    9960:	10800104 	addi	r2,r2,4
    9964:	20ffffcc 	andi	r3,r4,65535
    9968:	194b883a 	add	r5,r3,r5
    996c:	30ffffcc 	andi	r3,r6,65535
    9970:	28c7c83a 	sub	r3,r5,r3
    9974:	300cd43a 	srli	r6,r6,16
    9978:	2008d43a 	srli	r4,r4,16
    997c:	180bd43a 	srai	r5,r3,16
    9980:	18ffffcc 	andi	r3,r3,65535
    9984:	2189c83a 	sub	r4,r4,r6
    9988:	2149883a 	add	r4,r4,r5
    998c:	200c943a 	slli	r6,r4,16
    9990:	8c400104 	addi	r17,r17,4
    9994:	200bd43a 	srai	r5,r4,16
    9998:	30c6b03a 	or	r3,r6,r3
    999c:	10ffff15 	stw	r3,-4(r2)
    99a0:	a47fed2e 	bgeu	r20,r17,9958 <__alt_data_end+0xf0009958>
    99a4:	9485883a 	add	r2,r18,r18
    99a8:	1085883a 	add	r2,r2,r2
    99ac:	a887883a 	add	r3,r21,r2
    99b0:	18800017 	ldw	r2,0(r3)
    99b4:	10000b1e 	bne	r2,zero,99e4 <quorem+0x1c8>
    99b8:	18bfff04 	addi	r2,r3,-4
    99bc:	a880082e 	bgeu	r21,r2,99e0 <quorem+0x1c4>
    99c0:	18ffff17 	ldw	r3,-4(r3)
    99c4:	18000326 	beq	r3,zero,99d4 <quorem+0x1b8>
    99c8:	00000506 	br	99e0 <quorem+0x1c4>
    99cc:	10c00017 	ldw	r3,0(r2)
    99d0:	1800031e 	bne	r3,zero,99e0 <quorem+0x1c4>
    99d4:	10bfff04 	addi	r2,r2,-4
    99d8:	94bfffc4 	addi	r18,r18,-1
    99dc:	a8bffb36 	bltu	r21,r2,99cc <__alt_data_end+0xf00099cc>
    99e0:	84800415 	stw	r18,16(r16)
    99e4:	9805883a 	mov	r2,r19
    99e8:	dfc00817 	ldw	ra,32(sp)
    99ec:	ddc00717 	ldw	r23,28(sp)
    99f0:	dd800617 	ldw	r22,24(sp)
    99f4:	dd400517 	ldw	r21,20(sp)
    99f8:	dd000417 	ldw	r20,16(sp)
    99fc:	dcc00317 	ldw	r19,12(sp)
    9a00:	dc800217 	ldw	r18,8(sp)
    9a04:	dc400117 	ldw	r17,4(sp)
    9a08:	dc000017 	ldw	r16,0(sp)
    9a0c:	dec00904 	addi	sp,sp,36
    9a10:	f800283a 	ret
    9a14:	0005883a 	mov	r2,zero
    9a18:	003ff306 	br	99e8 <__alt_data_end+0xf00099e8>

00009a1c <_dtoa_r>:
    9a1c:	20801017 	ldw	r2,64(r4)
    9a20:	deffde04 	addi	sp,sp,-136
    9a24:	df002015 	stw	fp,128(sp)
    9a28:	dcc01b15 	stw	r19,108(sp)
    9a2c:	dc801a15 	stw	r18,104(sp)
    9a30:	dc401915 	stw	r17,100(sp)
    9a34:	dc001815 	stw	r16,96(sp)
    9a38:	dfc02115 	stw	ra,132(sp)
    9a3c:	ddc01f15 	stw	r23,124(sp)
    9a40:	dd801e15 	stw	r22,120(sp)
    9a44:	dd401d15 	stw	r21,116(sp)
    9a48:	dd001c15 	stw	r20,112(sp)
    9a4c:	d9c00315 	stw	r7,12(sp)
    9a50:	2039883a 	mov	fp,r4
    9a54:	3023883a 	mov	r17,r6
    9a58:	2825883a 	mov	r18,r5
    9a5c:	dc002417 	ldw	r16,144(sp)
    9a60:	3027883a 	mov	r19,r6
    9a64:	10000826 	beq	r2,zero,9a88 <_dtoa_r+0x6c>
    9a68:	21801117 	ldw	r6,68(r4)
    9a6c:	00c00044 	movi	r3,1
    9a70:	100b883a 	mov	r5,r2
    9a74:	1986983a 	sll	r3,r3,r6
    9a78:	11800115 	stw	r6,4(r2)
    9a7c:	10c00215 	stw	r3,8(r2)
    9a80:	000cef00 	call	cef0 <_Bfree>
    9a84:	e0001015 	stw	zero,64(fp)
    9a88:	88002e16 	blt	r17,zero,9b44 <_dtoa_r+0x128>
    9a8c:	80000015 	stw	zero,0(r16)
    9a90:	889ffc2c 	andhi	r2,r17,32752
    9a94:	00dffc34 	movhi	r3,32752
    9a98:	10c01c26 	beq	r2,r3,9b0c <_dtoa_r+0xf0>
    9a9c:	000d883a 	mov	r6,zero
    9aa0:	000f883a 	mov	r7,zero
    9aa4:	9009883a 	mov	r4,r18
    9aa8:	980b883a 	mov	r5,r19
    9aac:	00119600 	call	11960 <__eqdf2>
    9ab0:	10002b1e 	bne	r2,zero,9b60 <_dtoa_r+0x144>
    9ab4:	d9c02317 	ldw	r7,140(sp)
    9ab8:	00800044 	movi	r2,1
    9abc:	38800015 	stw	r2,0(r7)
    9ac0:	d8802517 	ldw	r2,148(sp)
    9ac4:	10019e26 	beq	r2,zero,a140 <_dtoa_r+0x724>
    9ac8:	d8c02517 	ldw	r3,148(sp)
    9acc:	00820034 	movhi	r2,2048
    9ad0:	1080a744 	addi	r2,r2,669
    9ad4:	18800015 	stw	r2,0(r3)
    9ad8:	10bfffc4 	addi	r2,r2,-1
    9adc:	dfc02117 	ldw	ra,132(sp)
    9ae0:	df002017 	ldw	fp,128(sp)
    9ae4:	ddc01f17 	ldw	r23,124(sp)
    9ae8:	dd801e17 	ldw	r22,120(sp)
    9aec:	dd401d17 	ldw	r21,116(sp)
    9af0:	dd001c17 	ldw	r20,112(sp)
    9af4:	dcc01b17 	ldw	r19,108(sp)
    9af8:	dc801a17 	ldw	r18,104(sp)
    9afc:	dc401917 	ldw	r17,100(sp)
    9b00:	dc001817 	ldw	r16,96(sp)
    9b04:	dec02204 	addi	sp,sp,136
    9b08:	f800283a 	ret
    9b0c:	d8c02317 	ldw	r3,140(sp)
    9b10:	0089c3c4 	movi	r2,9999
    9b14:	18800015 	stw	r2,0(r3)
    9b18:	90017726 	beq	r18,zero,a0f8 <_dtoa_r+0x6dc>
    9b1c:	00820034 	movhi	r2,2048
    9b20:	1080b304 	addi	r2,r2,716
    9b24:	d9002517 	ldw	r4,148(sp)
    9b28:	203fec26 	beq	r4,zero,9adc <__alt_data_end+0xf0009adc>
    9b2c:	10c000c7 	ldb	r3,3(r2)
    9b30:	1801781e 	bne	r3,zero,a114 <_dtoa_r+0x6f8>
    9b34:	10c000c4 	addi	r3,r2,3
    9b38:	d9802517 	ldw	r6,148(sp)
    9b3c:	30c00015 	stw	r3,0(r6)
    9b40:	003fe606 	br	9adc <__alt_data_end+0xf0009adc>
    9b44:	04e00034 	movhi	r19,32768
    9b48:	9cffffc4 	addi	r19,r19,-1
    9b4c:	00800044 	movi	r2,1
    9b50:	8ce6703a 	and	r19,r17,r19
    9b54:	80800015 	stw	r2,0(r16)
    9b58:	9823883a 	mov	r17,r19
    9b5c:	003fcc06 	br	9a90 <__alt_data_end+0xf0009a90>
    9b60:	d8800204 	addi	r2,sp,8
    9b64:	d8800015 	stw	r2,0(sp)
    9b68:	d9c00104 	addi	r7,sp,4
    9b6c:	900b883a 	mov	r5,r18
    9b70:	980d883a 	mov	r6,r19
    9b74:	e009883a 	mov	r4,fp
    9b78:	8820d53a 	srli	r16,r17,20
    9b7c:	000dadc0 	call	dadc <__d2b>
    9b80:	d8800915 	stw	r2,36(sp)
    9b84:	8001651e 	bne	r16,zero,a11c <_dtoa_r+0x700>
    9b88:	dd800217 	ldw	r22,8(sp)
    9b8c:	dc000117 	ldw	r16,4(sp)
    9b90:	00800804 	movi	r2,32
    9b94:	b421883a 	add	r16,r22,r16
    9b98:	80c10c84 	addi	r3,r16,1074
    9b9c:	10c2d10e 	bge	r2,r3,a6e4 <_dtoa_r+0xcc8>
    9ba0:	00801004 	movi	r2,64
    9ba4:	81010484 	addi	r4,r16,1042
    9ba8:	10c7c83a 	sub	r3,r2,r3
    9bac:	9108d83a 	srl	r4,r18,r4
    9bb0:	88e2983a 	sll	r17,r17,r3
    9bb4:	2448b03a 	or	r4,r4,r17
    9bb8:	0012c4c0 	call	12c4c <__floatunsidf>
    9bbc:	017f8434 	movhi	r5,65040
    9bc0:	01800044 	movi	r6,1
    9bc4:	1009883a 	mov	r4,r2
    9bc8:	194b883a 	add	r5,r3,r5
    9bcc:	843fffc4 	addi	r16,r16,-1
    9bd0:	d9801115 	stw	r6,68(sp)
    9bd4:	000d883a 	mov	r6,zero
    9bd8:	01cffe34 	movhi	r7,16376
    9bdc:	00122d00 	call	122d0 <__subdf3>
    9be0:	0198dbf4 	movhi	r6,25455
    9be4:	01cff4f4 	movhi	r7,16339
    9be8:	3190d844 	addi	r6,r6,17249
    9bec:	39e1e9c4 	addi	r7,r7,-30809
    9bf0:	1009883a 	mov	r4,r2
    9bf4:	180b883a 	mov	r5,r3
    9bf8:	0011bb80 	call	11bb8 <__muldf3>
    9bfc:	01a2d874 	movhi	r6,35681
    9c00:	01cff1f4 	movhi	r7,16327
    9c04:	31b22cc4 	addi	r6,r6,-14157
    9c08:	39e28a04 	addi	r7,r7,-30168
    9c0c:	180b883a 	mov	r5,r3
    9c10:	1009883a 	mov	r4,r2
    9c14:	00110b40 	call	110b4 <__adddf3>
    9c18:	8009883a 	mov	r4,r16
    9c1c:	1029883a 	mov	r20,r2
    9c20:	1823883a 	mov	r17,r3
    9c24:	0006a980 	call	6a98 <__floatsidf>
    9c28:	019427f4 	movhi	r6,20639
    9c2c:	01cff4f4 	movhi	r7,16339
    9c30:	319e7ec4 	addi	r6,r6,31227
    9c34:	39d104c4 	addi	r7,r7,17427
    9c38:	1009883a 	mov	r4,r2
    9c3c:	180b883a 	mov	r5,r3
    9c40:	0011bb80 	call	11bb8 <__muldf3>
    9c44:	100d883a 	mov	r6,r2
    9c48:	180f883a 	mov	r7,r3
    9c4c:	a009883a 	mov	r4,r20
    9c50:	880b883a 	mov	r5,r17
    9c54:	00110b40 	call	110b4 <__adddf3>
    9c58:	1009883a 	mov	r4,r2
    9c5c:	180b883a 	mov	r5,r3
    9c60:	1029883a 	mov	r20,r2
    9c64:	1823883a 	mov	r17,r3
    9c68:	0012bcc0 	call	12bcc <__fixdfsi>
    9c6c:	000d883a 	mov	r6,zero
    9c70:	000f883a 	mov	r7,zero
    9c74:	a009883a 	mov	r4,r20
    9c78:	880b883a 	mov	r5,r17
    9c7c:	d8800515 	stw	r2,20(sp)
    9c80:	0011ac40 	call	11ac4 <__ledf2>
    9c84:	10028716 	blt	r2,zero,a6a4 <_dtoa_r+0xc88>
    9c88:	d8c00517 	ldw	r3,20(sp)
    9c8c:	00800584 	movi	r2,22
    9c90:	10c27536 	bltu	r2,r3,a668 <_dtoa_r+0xc4c>
    9c94:	180490fa 	slli	r2,r3,3
    9c98:	00c20034 	movhi	r3,2048
    9c9c:	18c0cf04 	addi	r3,r3,828
    9ca0:	1885883a 	add	r2,r3,r2
    9ca4:	11000017 	ldw	r4,0(r2)
    9ca8:	11400117 	ldw	r5,4(r2)
    9cac:	900d883a 	mov	r6,r18
    9cb0:	980f883a 	mov	r7,r19
    9cb4:	00119e80 	call	119e8 <__gedf2>
    9cb8:	00828d0e 	bge	zero,r2,a6f0 <_dtoa_r+0xcd4>
    9cbc:	d9000517 	ldw	r4,20(sp)
    9cc0:	d8000e15 	stw	zero,56(sp)
    9cc4:	213fffc4 	addi	r4,r4,-1
    9cc8:	d9000515 	stw	r4,20(sp)
    9ccc:	b42dc83a 	sub	r22,r22,r16
    9cd0:	b5bfffc4 	addi	r22,r22,-1
    9cd4:	b0026f16 	blt	r22,zero,a694 <_dtoa_r+0xc78>
    9cd8:	d8000815 	stw	zero,32(sp)
    9cdc:	d9c00517 	ldw	r7,20(sp)
    9ce0:	38026416 	blt	r7,zero,a674 <_dtoa_r+0xc58>
    9ce4:	b1ed883a 	add	r22,r22,r7
    9ce8:	d9c00d15 	stw	r7,52(sp)
    9cec:	d8000a15 	stw	zero,40(sp)
    9cf0:	d9800317 	ldw	r6,12(sp)
    9cf4:	00800244 	movi	r2,9
    9cf8:	11811436 	bltu	r2,r6,a14c <_dtoa_r+0x730>
    9cfc:	00800144 	movi	r2,5
    9d00:	1184e10e 	bge	r2,r6,b088 <_dtoa_r+0x166c>
    9d04:	31bfff04 	addi	r6,r6,-4
    9d08:	d9800315 	stw	r6,12(sp)
    9d0c:	0023883a 	mov	r17,zero
    9d10:	d9800317 	ldw	r6,12(sp)
    9d14:	008000c4 	movi	r2,3
    9d18:	30836726 	beq	r6,r2,aab8 <_dtoa_r+0x109c>
    9d1c:	1183410e 	bge	r2,r6,aa24 <_dtoa_r+0x1008>
    9d20:	d9c00317 	ldw	r7,12(sp)
    9d24:	00800104 	movi	r2,4
    9d28:	38827c26 	beq	r7,r2,a71c <_dtoa_r+0xd00>
    9d2c:	00800144 	movi	r2,5
    9d30:	3884c41e 	bne	r7,r2,b044 <_dtoa_r+0x1628>
    9d34:	00800044 	movi	r2,1
    9d38:	d8800b15 	stw	r2,44(sp)
    9d3c:	d8c00517 	ldw	r3,20(sp)
    9d40:	d9002217 	ldw	r4,136(sp)
    9d44:	1907883a 	add	r3,r3,r4
    9d48:	19800044 	addi	r6,r3,1
    9d4c:	d8c00c15 	stw	r3,48(sp)
    9d50:	d9800615 	stw	r6,24(sp)
    9d54:	0183a40e 	bge	zero,r6,abe8 <_dtoa_r+0x11cc>
    9d58:	d9800617 	ldw	r6,24(sp)
    9d5c:	3021883a 	mov	r16,r6
    9d60:	e0001115 	stw	zero,68(fp)
    9d64:	008005c4 	movi	r2,23
    9d68:	1184c92e 	bgeu	r2,r6,b090 <_dtoa_r+0x1674>
    9d6c:	00c00044 	movi	r3,1
    9d70:	00800104 	movi	r2,4
    9d74:	1085883a 	add	r2,r2,r2
    9d78:	11000504 	addi	r4,r2,20
    9d7c:	180b883a 	mov	r5,r3
    9d80:	18c00044 	addi	r3,r3,1
    9d84:	313ffb2e 	bgeu	r6,r4,9d74 <__alt_data_end+0xf0009d74>
    9d88:	e1401115 	stw	r5,68(fp)
    9d8c:	e009883a 	mov	r4,fp
    9d90:	000ce480 	call	ce48 <_Balloc>
    9d94:	d8800715 	stw	r2,28(sp)
    9d98:	e0801015 	stw	r2,64(fp)
    9d9c:	00800384 	movi	r2,14
    9da0:	1400f736 	bltu	r2,r16,a180 <_dtoa_r+0x764>
    9da4:	8800f626 	beq	r17,zero,a180 <_dtoa_r+0x764>
    9da8:	d9c00517 	ldw	r7,20(sp)
    9dac:	01c39a0e 	bge	zero,r7,ac18 <_dtoa_r+0x11fc>
    9db0:	388003cc 	andi	r2,r7,15
    9db4:	100490fa 	slli	r2,r2,3
    9db8:	382bd13a 	srai	r21,r7,4
    9dbc:	00c20034 	movhi	r3,2048
    9dc0:	18c0cf04 	addi	r3,r3,828
    9dc4:	1885883a 	add	r2,r3,r2
    9dc8:	a8c0040c 	andi	r3,r21,16
    9dcc:	12400017 	ldw	r9,0(r2)
    9dd0:	12000117 	ldw	r8,4(r2)
    9dd4:	18037926 	beq	r3,zero,abbc <_dtoa_r+0x11a0>
    9dd8:	00820034 	movhi	r2,2048
    9ddc:	1080c504 	addi	r2,r2,788
    9de0:	11800817 	ldw	r6,32(r2)
    9de4:	11c00917 	ldw	r7,36(r2)
    9de8:	9009883a 	mov	r4,r18
    9dec:	980b883a 	mov	r5,r19
    9df0:	da001715 	stw	r8,92(sp)
    9df4:	da401615 	stw	r9,88(sp)
    9df8:	00061b00 	call	61b0 <__divdf3>
    9dfc:	da001717 	ldw	r8,92(sp)
    9e00:	da401617 	ldw	r9,88(sp)
    9e04:	ad4003cc 	andi	r21,r21,15
    9e08:	040000c4 	movi	r16,3
    9e0c:	1023883a 	mov	r17,r2
    9e10:	1829883a 	mov	r20,r3
    9e14:	a8001126 	beq	r21,zero,9e5c <_dtoa_r+0x440>
    9e18:	05c20034 	movhi	r23,2048
    9e1c:	bdc0c504 	addi	r23,r23,788
    9e20:	4805883a 	mov	r2,r9
    9e24:	4007883a 	mov	r3,r8
    9e28:	a980004c 	andi	r6,r21,1
    9e2c:	1009883a 	mov	r4,r2
    9e30:	a82bd07a 	srai	r21,r21,1
    9e34:	180b883a 	mov	r5,r3
    9e38:	30000426 	beq	r6,zero,9e4c <_dtoa_r+0x430>
    9e3c:	b9800017 	ldw	r6,0(r23)
    9e40:	b9c00117 	ldw	r7,4(r23)
    9e44:	84000044 	addi	r16,r16,1
    9e48:	0011bb80 	call	11bb8 <__muldf3>
    9e4c:	bdc00204 	addi	r23,r23,8
    9e50:	a83ff51e 	bne	r21,zero,9e28 <__alt_data_end+0xf0009e28>
    9e54:	1013883a 	mov	r9,r2
    9e58:	1811883a 	mov	r8,r3
    9e5c:	480d883a 	mov	r6,r9
    9e60:	400f883a 	mov	r7,r8
    9e64:	8809883a 	mov	r4,r17
    9e68:	a00b883a 	mov	r5,r20
    9e6c:	00061b00 	call	61b0 <__divdf3>
    9e70:	d8800f15 	stw	r2,60(sp)
    9e74:	d8c01015 	stw	r3,64(sp)
    9e78:	d8c00e17 	ldw	r3,56(sp)
    9e7c:	18000626 	beq	r3,zero,9e98 <_dtoa_r+0x47c>
    9e80:	d9000f17 	ldw	r4,60(sp)
    9e84:	d9401017 	ldw	r5,64(sp)
    9e88:	000d883a 	mov	r6,zero
    9e8c:	01cffc34 	movhi	r7,16368
    9e90:	0011ac40 	call	11ac4 <__ledf2>
    9e94:	10040b16 	blt	r2,zero,aec4 <_dtoa_r+0x14a8>
    9e98:	8009883a 	mov	r4,r16
    9e9c:	0006a980 	call	6a98 <__floatsidf>
    9ea0:	d9800f17 	ldw	r6,60(sp)
    9ea4:	d9c01017 	ldw	r7,64(sp)
    9ea8:	1009883a 	mov	r4,r2
    9eac:	180b883a 	mov	r5,r3
    9eb0:	0011bb80 	call	11bb8 <__muldf3>
    9eb4:	000d883a 	mov	r6,zero
    9eb8:	01d00734 	movhi	r7,16412
    9ebc:	1009883a 	mov	r4,r2
    9ec0:	180b883a 	mov	r5,r3
    9ec4:	00110b40 	call	110b4 <__adddf3>
    9ec8:	1021883a 	mov	r16,r2
    9ecc:	d8800617 	ldw	r2,24(sp)
    9ed0:	047f3034 	movhi	r17,64704
    9ed4:	1c63883a 	add	r17,r3,r17
    9ed8:	10031826 	beq	r2,zero,ab3c <_dtoa_r+0x1120>
    9edc:	d8c00517 	ldw	r3,20(sp)
    9ee0:	db000617 	ldw	r12,24(sp)
    9ee4:	d8c01315 	stw	r3,76(sp)
    9ee8:	d9000b17 	ldw	r4,44(sp)
    9eec:	20038f26 	beq	r4,zero,ad2c <_dtoa_r+0x1310>
    9ef0:	60bfffc4 	addi	r2,r12,-1
    9ef4:	100490fa 	slli	r2,r2,3
    9ef8:	00c20034 	movhi	r3,2048
    9efc:	18c0cf04 	addi	r3,r3,828
    9f00:	1885883a 	add	r2,r3,r2
    9f04:	11800017 	ldw	r6,0(r2)
    9f08:	11c00117 	ldw	r7,4(r2)
    9f0c:	d8800717 	ldw	r2,28(sp)
    9f10:	0009883a 	mov	r4,zero
    9f14:	014ff834 	movhi	r5,16352
    9f18:	db001615 	stw	r12,88(sp)
    9f1c:	15c00044 	addi	r23,r2,1
    9f20:	00061b00 	call	61b0 <__divdf3>
    9f24:	800d883a 	mov	r6,r16
    9f28:	880f883a 	mov	r7,r17
    9f2c:	1009883a 	mov	r4,r2
    9f30:	180b883a 	mov	r5,r3
    9f34:	00122d00 	call	122d0 <__subdf3>
    9f38:	d9401017 	ldw	r5,64(sp)
    9f3c:	d9000f17 	ldw	r4,60(sp)
    9f40:	102b883a 	mov	r21,r2
    9f44:	d8c01215 	stw	r3,72(sp)
    9f48:	0012bcc0 	call	12bcc <__fixdfsi>
    9f4c:	1009883a 	mov	r4,r2
    9f50:	1029883a 	mov	r20,r2
    9f54:	0006a980 	call	6a98 <__floatsidf>
    9f58:	d9000f17 	ldw	r4,60(sp)
    9f5c:	d9401017 	ldw	r5,64(sp)
    9f60:	100d883a 	mov	r6,r2
    9f64:	180f883a 	mov	r7,r3
    9f68:	00122d00 	call	122d0 <__subdf3>
    9f6c:	1823883a 	mov	r17,r3
    9f70:	d8c00717 	ldw	r3,28(sp)
    9f74:	d9401217 	ldw	r5,72(sp)
    9f78:	a2000c04 	addi	r8,r20,48
    9f7c:	1021883a 	mov	r16,r2
    9f80:	1a000005 	stb	r8,0(r3)
    9f84:	800d883a 	mov	r6,r16
    9f88:	880f883a 	mov	r7,r17
    9f8c:	a809883a 	mov	r4,r21
    9f90:	4029883a 	mov	r20,r8
    9f94:	00119e80 	call	119e8 <__gedf2>
    9f98:	00841d16 	blt	zero,r2,b010 <_dtoa_r+0x15f4>
    9f9c:	800d883a 	mov	r6,r16
    9fa0:	880f883a 	mov	r7,r17
    9fa4:	0009883a 	mov	r4,zero
    9fa8:	014ffc34 	movhi	r5,16368
    9fac:	00122d00 	call	122d0 <__subdf3>
    9fb0:	d9401217 	ldw	r5,72(sp)
    9fb4:	100d883a 	mov	r6,r2
    9fb8:	180f883a 	mov	r7,r3
    9fbc:	a809883a 	mov	r4,r21
    9fc0:	00119e80 	call	119e8 <__gedf2>
    9fc4:	db001617 	ldw	r12,88(sp)
    9fc8:	00840e16 	blt	zero,r2,b004 <_dtoa_r+0x15e8>
    9fcc:	00800044 	movi	r2,1
    9fd0:	13006b0e 	bge	r2,r12,a180 <_dtoa_r+0x764>
    9fd4:	d9000717 	ldw	r4,28(sp)
    9fd8:	dd800f15 	stw	r22,60(sp)
    9fdc:	dcc01015 	stw	r19,64(sp)
    9fe0:	2319883a 	add	r12,r4,r12
    9fe4:	dcc01217 	ldw	r19,72(sp)
    9fe8:	602d883a 	mov	r22,r12
    9fec:	dc801215 	stw	r18,72(sp)
    9ff0:	b825883a 	mov	r18,r23
    9ff4:	00000906 	br	a01c <_dtoa_r+0x600>
    9ff8:	00122d00 	call	122d0 <__subdf3>
    9ffc:	a80d883a 	mov	r6,r21
    a000:	980f883a 	mov	r7,r19
    a004:	1009883a 	mov	r4,r2
    a008:	180b883a 	mov	r5,r3
    a00c:	0011ac40 	call	11ac4 <__ledf2>
    a010:	1003e816 	blt	r2,zero,afb4 <_dtoa_r+0x1598>
    a014:	b825883a 	mov	r18,r23
    a018:	bd83e926 	beq	r23,r22,afc0 <_dtoa_r+0x15a4>
    a01c:	a809883a 	mov	r4,r21
    a020:	980b883a 	mov	r5,r19
    a024:	000d883a 	mov	r6,zero
    a028:	01d00934 	movhi	r7,16420
    a02c:	0011bb80 	call	11bb8 <__muldf3>
    a030:	000d883a 	mov	r6,zero
    a034:	01d00934 	movhi	r7,16420
    a038:	8009883a 	mov	r4,r16
    a03c:	880b883a 	mov	r5,r17
    a040:	102b883a 	mov	r21,r2
    a044:	1827883a 	mov	r19,r3
    a048:	0011bb80 	call	11bb8 <__muldf3>
    a04c:	180b883a 	mov	r5,r3
    a050:	1009883a 	mov	r4,r2
    a054:	1821883a 	mov	r16,r3
    a058:	1023883a 	mov	r17,r2
    a05c:	0012bcc0 	call	12bcc <__fixdfsi>
    a060:	1009883a 	mov	r4,r2
    a064:	1029883a 	mov	r20,r2
    a068:	0006a980 	call	6a98 <__floatsidf>
    a06c:	8809883a 	mov	r4,r17
    a070:	800b883a 	mov	r5,r16
    a074:	100d883a 	mov	r6,r2
    a078:	180f883a 	mov	r7,r3
    a07c:	00122d00 	call	122d0 <__subdf3>
    a080:	a5000c04 	addi	r20,r20,48
    a084:	a80d883a 	mov	r6,r21
    a088:	980f883a 	mov	r7,r19
    a08c:	1009883a 	mov	r4,r2
    a090:	180b883a 	mov	r5,r3
    a094:	95000005 	stb	r20,0(r18)
    a098:	1021883a 	mov	r16,r2
    a09c:	1823883a 	mov	r17,r3
    a0a0:	0011ac40 	call	11ac4 <__ledf2>
    a0a4:	bdc00044 	addi	r23,r23,1
    a0a8:	800d883a 	mov	r6,r16
    a0ac:	880f883a 	mov	r7,r17
    a0b0:	0009883a 	mov	r4,zero
    a0b4:	014ffc34 	movhi	r5,16368
    a0b8:	103fcf0e 	bge	r2,zero,9ff8 <__alt_data_end+0xf0009ff8>
    a0bc:	d8c01317 	ldw	r3,76(sp)
    a0c0:	d8c00515 	stw	r3,20(sp)
    a0c4:	d9400917 	ldw	r5,36(sp)
    a0c8:	e009883a 	mov	r4,fp
    a0cc:	000cef00 	call	cef0 <_Bfree>
    a0d0:	d9000517 	ldw	r4,20(sp)
    a0d4:	d9802317 	ldw	r6,140(sp)
    a0d8:	d9c02517 	ldw	r7,148(sp)
    a0dc:	b8000005 	stb	zero,0(r23)
    a0e0:	20800044 	addi	r2,r4,1
    a0e4:	30800015 	stw	r2,0(r6)
    a0e8:	3802aa26 	beq	r7,zero,ab94 <_dtoa_r+0x1178>
    a0ec:	3dc00015 	stw	r23,0(r7)
    a0f0:	d8800717 	ldw	r2,28(sp)
    a0f4:	003e7906 	br	9adc <__alt_data_end+0xf0009adc>
    a0f8:	00800434 	movhi	r2,16
    a0fc:	10bfffc4 	addi	r2,r2,-1
    a100:	88a2703a 	and	r17,r17,r2
    a104:	883e851e 	bne	r17,zero,9b1c <__alt_data_end+0xf0009b1c>
    a108:	00820034 	movhi	r2,2048
    a10c:	1080b004 	addi	r2,r2,704
    a110:	003e8406 	br	9b24 <__alt_data_end+0xf0009b24>
    a114:	10c00204 	addi	r3,r2,8
    a118:	003e8706 	br	9b38 <__alt_data_end+0xf0009b38>
    a11c:	01400434 	movhi	r5,16
    a120:	297fffc4 	addi	r5,r5,-1
    a124:	994a703a 	and	r5,r19,r5
    a128:	9009883a 	mov	r4,r18
    a12c:	843f0044 	addi	r16,r16,-1023
    a130:	294ffc34 	orhi	r5,r5,16368
    a134:	dd800217 	ldw	r22,8(sp)
    a138:	d8001115 	stw	zero,68(sp)
    a13c:	003ea506 	br	9bd4 <__alt_data_end+0xf0009bd4>
    a140:	00820034 	movhi	r2,2048
    a144:	1080a704 	addi	r2,r2,668
    a148:	003e6406 	br	9adc <__alt_data_end+0xf0009adc>
    a14c:	e0001115 	stw	zero,68(fp)
    a150:	000b883a 	mov	r5,zero
    a154:	e009883a 	mov	r4,fp
    a158:	000ce480 	call	ce48 <_Balloc>
    a15c:	01bfffc4 	movi	r6,-1
    a160:	01c00044 	movi	r7,1
    a164:	d8800715 	stw	r2,28(sp)
    a168:	d9800c15 	stw	r6,48(sp)
    a16c:	e0801015 	stw	r2,64(fp)
    a170:	d8000315 	stw	zero,12(sp)
    a174:	d9c00b15 	stw	r7,44(sp)
    a178:	d9800615 	stw	r6,24(sp)
    a17c:	d8002215 	stw	zero,136(sp)
    a180:	d8800117 	ldw	r2,4(sp)
    a184:	10008916 	blt	r2,zero,a3ac <_dtoa_r+0x990>
    a188:	d9000517 	ldw	r4,20(sp)
    a18c:	00c00384 	movi	r3,14
    a190:	19008616 	blt	r3,r4,a3ac <_dtoa_r+0x990>
    a194:	200490fa 	slli	r2,r4,3
    a198:	00c20034 	movhi	r3,2048
    a19c:	d9802217 	ldw	r6,136(sp)
    a1a0:	18c0cf04 	addi	r3,r3,828
    a1a4:	1885883a 	add	r2,r3,r2
    a1a8:	14000017 	ldw	r16,0(r2)
    a1ac:	14400117 	ldw	r17,4(r2)
    a1b0:	30016316 	blt	r6,zero,a740 <_dtoa_r+0xd24>
    a1b4:	800d883a 	mov	r6,r16
    a1b8:	880f883a 	mov	r7,r17
    a1bc:	9009883a 	mov	r4,r18
    a1c0:	980b883a 	mov	r5,r19
    a1c4:	00061b00 	call	61b0 <__divdf3>
    a1c8:	180b883a 	mov	r5,r3
    a1cc:	1009883a 	mov	r4,r2
    a1d0:	0012bcc0 	call	12bcc <__fixdfsi>
    a1d4:	1009883a 	mov	r4,r2
    a1d8:	102b883a 	mov	r21,r2
    a1dc:	0006a980 	call	6a98 <__floatsidf>
    a1e0:	800d883a 	mov	r6,r16
    a1e4:	880f883a 	mov	r7,r17
    a1e8:	1009883a 	mov	r4,r2
    a1ec:	180b883a 	mov	r5,r3
    a1f0:	0011bb80 	call	11bb8 <__muldf3>
    a1f4:	100d883a 	mov	r6,r2
    a1f8:	180f883a 	mov	r7,r3
    a1fc:	9009883a 	mov	r4,r18
    a200:	980b883a 	mov	r5,r19
    a204:	00122d00 	call	122d0 <__subdf3>
    a208:	d9c00717 	ldw	r7,28(sp)
    a20c:	1009883a 	mov	r4,r2
    a210:	a8800c04 	addi	r2,r21,48
    a214:	38800005 	stb	r2,0(r7)
    a218:	3dc00044 	addi	r23,r7,1
    a21c:	d9c00617 	ldw	r7,24(sp)
    a220:	01800044 	movi	r6,1
    a224:	180b883a 	mov	r5,r3
    a228:	2005883a 	mov	r2,r4
    a22c:	39803826 	beq	r7,r6,a310 <_dtoa_r+0x8f4>
    a230:	000d883a 	mov	r6,zero
    a234:	01d00934 	movhi	r7,16420
    a238:	0011bb80 	call	11bb8 <__muldf3>
    a23c:	000d883a 	mov	r6,zero
    a240:	000f883a 	mov	r7,zero
    a244:	1009883a 	mov	r4,r2
    a248:	180b883a 	mov	r5,r3
    a24c:	1025883a 	mov	r18,r2
    a250:	1827883a 	mov	r19,r3
    a254:	00119600 	call	11960 <__eqdf2>
    a258:	103f9a26 	beq	r2,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a25c:	d9c00617 	ldw	r7,24(sp)
    a260:	d8c00717 	ldw	r3,28(sp)
    a264:	b829883a 	mov	r20,r23
    a268:	38bfffc4 	addi	r2,r7,-1
    a26c:	18ad883a 	add	r22,r3,r2
    a270:	00000a06 	br	a29c <_dtoa_r+0x880>
    a274:	0011bb80 	call	11bb8 <__muldf3>
    a278:	000d883a 	mov	r6,zero
    a27c:	000f883a 	mov	r7,zero
    a280:	1009883a 	mov	r4,r2
    a284:	180b883a 	mov	r5,r3
    a288:	1025883a 	mov	r18,r2
    a28c:	1827883a 	mov	r19,r3
    a290:	b829883a 	mov	r20,r23
    a294:	00119600 	call	11960 <__eqdf2>
    a298:	103f8a26 	beq	r2,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a29c:	800d883a 	mov	r6,r16
    a2a0:	880f883a 	mov	r7,r17
    a2a4:	9009883a 	mov	r4,r18
    a2a8:	980b883a 	mov	r5,r19
    a2ac:	00061b00 	call	61b0 <__divdf3>
    a2b0:	180b883a 	mov	r5,r3
    a2b4:	1009883a 	mov	r4,r2
    a2b8:	0012bcc0 	call	12bcc <__fixdfsi>
    a2bc:	1009883a 	mov	r4,r2
    a2c0:	102b883a 	mov	r21,r2
    a2c4:	0006a980 	call	6a98 <__floatsidf>
    a2c8:	800d883a 	mov	r6,r16
    a2cc:	880f883a 	mov	r7,r17
    a2d0:	1009883a 	mov	r4,r2
    a2d4:	180b883a 	mov	r5,r3
    a2d8:	0011bb80 	call	11bb8 <__muldf3>
    a2dc:	100d883a 	mov	r6,r2
    a2e0:	180f883a 	mov	r7,r3
    a2e4:	9009883a 	mov	r4,r18
    a2e8:	980b883a 	mov	r5,r19
    a2ec:	00122d00 	call	122d0 <__subdf3>
    a2f0:	aa000c04 	addi	r8,r21,48
    a2f4:	a2000005 	stb	r8,0(r20)
    a2f8:	000d883a 	mov	r6,zero
    a2fc:	01d00934 	movhi	r7,16420
    a300:	1009883a 	mov	r4,r2
    a304:	180b883a 	mov	r5,r3
    a308:	a5c00044 	addi	r23,r20,1
    a30c:	b53fd91e 	bne	r22,r20,a274 <__alt_data_end+0xf000a274>
    a310:	100d883a 	mov	r6,r2
    a314:	180f883a 	mov	r7,r3
    a318:	1009883a 	mov	r4,r2
    a31c:	180b883a 	mov	r5,r3
    a320:	00110b40 	call	110b4 <__adddf3>
    a324:	100d883a 	mov	r6,r2
    a328:	180f883a 	mov	r7,r3
    a32c:	8009883a 	mov	r4,r16
    a330:	880b883a 	mov	r5,r17
    a334:	1027883a 	mov	r19,r2
    a338:	1825883a 	mov	r18,r3
    a33c:	0011ac40 	call	11ac4 <__ledf2>
    a340:	10000816 	blt	r2,zero,a364 <_dtoa_r+0x948>
    a344:	980d883a 	mov	r6,r19
    a348:	900f883a 	mov	r7,r18
    a34c:	8009883a 	mov	r4,r16
    a350:	880b883a 	mov	r5,r17
    a354:	00119600 	call	11960 <__eqdf2>
    a358:	103f5a1e 	bne	r2,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a35c:	ad40004c 	andi	r21,r21,1
    a360:	a83f5826 	beq	r21,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a364:	bd3fffc3 	ldbu	r20,-1(r23)
    a368:	b8bfffc4 	addi	r2,r23,-1
    a36c:	1007883a 	mov	r3,r2
    a370:	01400e44 	movi	r5,57
    a374:	d9800717 	ldw	r6,28(sp)
    a378:	00000506 	br	a390 <_dtoa_r+0x974>
    a37c:	18ffffc4 	addi	r3,r3,-1
    a380:	11824726 	beq	r2,r6,aca0 <_dtoa_r+0x1284>
    a384:	1d000003 	ldbu	r20,0(r3)
    a388:	102f883a 	mov	r23,r2
    a38c:	10bfffc4 	addi	r2,r2,-1
    a390:	a1003fcc 	andi	r4,r20,255
    a394:	2100201c 	xori	r4,r4,128
    a398:	213fe004 	addi	r4,r4,-128
    a39c:	217ff726 	beq	r4,r5,a37c <__alt_data_end+0xf000a37c>
    a3a0:	a2000044 	addi	r8,r20,1
    a3a4:	12000005 	stb	r8,0(r2)
    a3a8:	003f4606 	br	a0c4 <__alt_data_end+0xf000a0c4>
    a3ac:	d9000b17 	ldw	r4,44(sp)
    a3b0:	2000c826 	beq	r4,zero,a6d4 <_dtoa_r+0xcb8>
    a3b4:	d9800317 	ldw	r6,12(sp)
    a3b8:	00c00044 	movi	r3,1
    a3bc:	1980f90e 	bge	r3,r6,a7a4 <_dtoa_r+0xd88>
    a3c0:	d8800617 	ldw	r2,24(sp)
    a3c4:	d8c00a17 	ldw	r3,40(sp)
    a3c8:	157fffc4 	addi	r21,r2,-1
    a3cc:	1d41f316 	blt	r3,r21,ab9c <_dtoa_r+0x1180>
    a3d0:	1d6bc83a 	sub	r21,r3,r21
    a3d4:	d9c00617 	ldw	r7,24(sp)
    a3d8:	3802aa16 	blt	r7,zero,ae84 <_dtoa_r+0x1468>
    a3dc:	dd000817 	ldw	r20,32(sp)
    a3e0:	d8800617 	ldw	r2,24(sp)
    a3e4:	d8c00817 	ldw	r3,32(sp)
    a3e8:	01400044 	movi	r5,1
    a3ec:	e009883a 	mov	r4,fp
    a3f0:	1887883a 	add	r3,r3,r2
    a3f4:	d8c00815 	stw	r3,32(sp)
    a3f8:	b0ad883a 	add	r22,r22,r2
    a3fc:	000d2540 	call	d254 <__i2b>
    a400:	1023883a 	mov	r17,r2
    a404:	a0000826 	beq	r20,zero,a428 <_dtoa_r+0xa0c>
    a408:	0580070e 	bge	zero,r22,a428 <_dtoa_r+0xa0c>
    a40c:	a005883a 	mov	r2,r20
    a410:	b500b916 	blt	r22,r20,a6f8 <_dtoa_r+0xcdc>
    a414:	d9000817 	ldw	r4,32(sp)
    a418:	a0a9c83a 	sub	r20,r20,r2
    a41c:	b0adc83a 	sub	r22,r22,r2
    a420:	2089c83a 	sub	r4,r4,r2
    a424:	d9000815 	stw	r4,32(sp)
    a428:	d9800a17 	ldw	r6,40(sp)
    a42c:	0181810e 	bge	zero,r6,aa34 <_dtoa_r+0x1018>
    a430:	d9c00b17 	ldw	r7,44(sp)
    a434:	3800b326 	beq	r7,zero,a704 <_dtoa_r+0xce8>
    a438:	a800b226 	beq	r21,zero,a704 <_dtoa_r+0xce8>
    a43c:	880b883a 	mov	r5,r17
    a440:	a80d883a 	mov	r6,r21
    a444:	e009883a 	mov	r4,fp
    a448:	000d4880 	call	d488 <__pow5mult>
    a44c:	d9800917 	ldw	r6,36(sp)
    a450:	100b883a 	mov	r5,r2
    a454:	e009883a 	mov	r4,fp
    a458:	1023883a 	mov	r17,r2
    a45c:	000d2900 	call	d290 <__multiply>
    a460:	1021883a 	mov	r16,r2
    a464:	d8800a17 	ldw	r2,40(sp)
    a468:	d9400917 	ldw	r5,36(sp)
    a46c:	e009883a 	mov	r4,fp
    a470:	1545c83a 	sub	r2,r2,r21
    a474:	d8800a15 	stw	r2,40(sp)
    a478:	000cef00 	call	cef0 <_Bfree>
    a47c:	d8c00a17 	ldw	r3,40(sp)
    a480:	18009f1e 	bne	r3,zero,a700 <_dtoa_r+0xce4>
    a484:	05c00044 	movi	r23,1
    a488:	e009883a 	mov	r4,fp
    a48c:	b80b883a 	mov	r5,r23
    a490:	000d2540 	call	d254 <__i2b>
    a494:	d9000d17 	ldw	r4,52(sp)
    a498:	102b883a 	mov	r21,r2
    a49c:	2000ce26 	beq	r4,zero,a7d8 <_dtoa_r+0xdbc>
    a4a0:	200d883a 	mov	r6,r4
    a4a4:	100b883a 	mov	r5,r2
    a4a8:	e009883a 	mov	r4,fp
    a4ac:	000d4880 	call	d488 <__pow5mult>
    a4b0:	d9800317 	ldw	r6,12(sp)
    a4b4:	102b883a 	mov	r21,r2
    a4b8:	b981810e 	bge	r23,r6,aac0 <_dtoa_r+0x10a4>
    a4bc:	0027883a 	mov	r19,zero
    a4c0:	a8800417 	ldw	r2,16(r21)
    a4c4:	05c00804 	movi	r23,32
    a4c8:	10800104 	addi	r2,r2,4
    a4cc:	1085883a 	add	r2,r2,r2
    a4d0:	1085883a 	add	r2,r2,r2
    a4d4:	a885883a 	add	r2,r21,r2
    a4d8:	11000017 	ldw	r4,0(r2)
    a4dc:	000d13c0 	call	d13c <__hi0bits>
    a4e0:	b885c83a 	sub	r2,r23,r2
    a4e4:	1585883a 	add	r2,r2,r22
    a4e8:	108007cc 	andi	r2,r2,31
    a4ec:	1000b326 	beq	r2,zero,a7bc <_dtoa_r+0xda0>
    a4f0:	00c00804 	movi	r3,32
    a4f4:	1887c83a 	sub	r3,r3,r2
    a4f8:	01000104 	movi	r4,4
    a4fc:	20c2cd0e 	bge	r4,r3,b034 <_dtoa_r+0x1618>
    a500:	00c00704 	movi	r3,28
    a504:	1885c83a 	sub	r2,r3,r2
    a508:	d8c00817 	ldw	r3,32(sp)
    a50c:	a0a9883a 	add	r20,r20,r2
    a510:	b0ad883a 	add	r22,r22,r2
    a514:	1887883a 	add	r3,r3,r2
    a518:	d8c00815 	stw	r3,32(sp)
    a51c:	d9800817 	ldw	r6,32(sp)
    a520:	0180040e 	bge	zero,r6,a534 <_dtoa_r+0xb18>
    a524:	800b883a 	mov	r5,r16
    a528:	e009883a 	mov	r4,fp
    a52c:	000d5c80 	call	d5c8 <__lshift>
    a530:	1021883a 	mov	r16,r2
    a534:	0580050e 	bge	zero,r22,a54c <_dtoa_r+0xb30>
    a538:	a80b883a 	mov	r5,r21
    a53c:	b00d883a 	mov	r6,r22
    a540:	e009883a 	mov	r4,fp
    a544:	000d5c80 	call	d5c8 <__lshift>
    a548:	102b883a 	mov	r21,r2
    a54c:	d9c00e17 	ldw	r7,56(sp)
    a550:	3801211e 	bne	r7,zero,a9d8 <_dtoa_r+0xfbc>
    a554:	d9800617 	ldw	r6,24(sp)
    a558:	0181380e 	bge	zero,r6,aa3c <_dtoa_r+0x1020>
    a55c:	d8c00b17 	ldw	r3,44(sp)
    a560:	1800ab1e 	bne	r3,zero,a810 <_dtoa_r+0xdf4>
    a564:	dc800717 	ldw	r18,28(sp)
    a568:	dcc00617 	ldw	r19,24(sp)
    a56c:	9029883a 	mov	r20,r18
    a570:	00000206 	br	a57c <_dtoa_r+0xb60>
    a574:	000cf180 	call	cf18 <__multadd>
    a578:	1021883a 	mov	r16,r2
    a57c:	a80b883a 	mov	r5,r21
    a580:	8009883a 	mov	r4,r16
    a584:	000981c0 	call	981c <quorem>
    a588:	10800c04 	addi	r2,r2,48
    a58c:	90800005 	stb	r2,0(r18)
    a590:	94800044 	addi	r18,r18,1
    a594:	9507c83a 	sub	r3,r18,r20
    a598:	000f883a 	mov	r7,zero
    a59c:	01800284 	movi	r6,10
    a5a0:	800b883a 	mov	r5,r16
    a5a4:	e009883a 	mov	r4,fp
    a5a8:	1cfff216 	blt	r3,r19,a574 <__alt_data_end+0xf000a574>
    a5ac:	1011883a 	mov	r8,r2
    a5b0:	d8800617 	ldw	r2,24(sp)
    a5b4:	0082370e 	bge	zero,r2,ae94 <_dtoa_r+0x1478>
    a5b8:	d9000717 	ldw	r4,28(sp)
    a5bc:	0025883a 	mov	r18,zero
    a5c0:	20af883a 	add	r23,r4,r2
    a5c4:	01800044 	movi	r6,1
    a5c8:	800b883a 	mov	r5,r16
    a5cc:	e009883a 	mov	r4,fp
    a5d0:	da001715 	stw	r8,92(sp)
    a5d4:	000d5c80 	call	d5c8 <__lshift>
    a5d8:	a80b883a 	mov	r5,r21
    a5dc:	1009883a 	mov	r4,r2
    a5e0:	d8800915 	stw	r2,36(sp)
    a5e4:	000d7100 	call	d710 <__mcmp>
    a5e8:	da001717 	ldw	r8,92(sp)
    a5ec:	0081800e 	bge	zero,r2,abf0 <_dtoa_r+0x11d4>
    a5f0:	b93fffc3 	ldbu	r4,-1(r23)
    a5f4:	b8bfffc4 	addi	r2,r23,-1
    a5f8:	1007883a 	mov	r3,r2
    a5fc:	01800e44 	movi	r6,57
    a600:	d9c00717 	ldw	r7,28(sp)
    a604:	00000506 	br	a61c <_dtoa_r+0xc00>
    a608:	18ffffc4 	addi	r3,r3,-1
    a60c:	11c12326 	beq	r2,r7,aa9c <_dtoa_r+0x1080>
    a610:	19000003 	ldbu	r4,0(r3)
    a614:	102f883a 	mov	r23,r2
    a618:	10bfffc4 	addi	r2,r2,-1
    a61c:	21403fcc 	andi	r5,r4,255
    a620:	2940201c 	xori	r5,r5,128
    a624:	297fe004 	addi	r5,r5,-128
    a628:	29bff726 	beq	r5,r6,a608 <__alt_data_end+0xf000a608>
    a62c:	21000044 	addi	r4,r4,1
    a630:	11000005 	stb	r4,0(r2)
    a634:	a80b883a 	mov	r5,r21
    a638:	e009883a 	mov	r4,fp
    a63c:	000cef00 	call	cef0 <_Bfree>
    a640:	883ea026 	beq	r17,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a644:	90000426 	beq	r18,zero,a658 <_dtoa_r+0xc3c>
    a648:	94400326 	beq	r18,r17,a658 <_dtoa_r+0xc3c>
    a64c:	900b883a 	mov	r5,r18
    a650:	e009883a 	mov	r4,fp
    a654:	000cef00 	call	cef0 <_Bfree>
    a658:	880b883a 	mov	r5,r17
    a65c:	e009883a 	mov	r4,fp
    a660:	000cef00 	call	cef0 <_Bfree>
    a664:	003e9706 	br	a0c4 <__alt_data_end+0xf000a0c4>
    a668:	01800044 	movi	r6,1
    a66c:	d9800e15 	stw	r6,56(sp)
    a670:	003d9606 	br	9ccc <__alt_data_end+0xf0009ccc>
    a674:	d8800817 	ldw	r2,32(sp)
    a678:	d8c00517 	ldw	r3,20(sp)
    a67c:	d8000d15 	stw	zero,52(sp)
    a680:	10c5c83a 	sub	r2,r2,r3
    a684:	00c9c83a 	sub	r4,zero,r3
    a688:	d8800815 	stw	r2,32(sp)
    a68c:	d9000a15 	stw	r4,40(sp)
    a690:	003d9706 	br	9cf0 <__alt_data_end+0xf0009cf0>
    a694:	05adc83a 	sub	r22,zero,r22
    a698:	dd800815 	stw	r22,32(sp)
    a69c:	002d883a 	mov	r22,zero
    a6a0:	003d8e06 	br	9cdc <__alt_data_end+0xf0009cdc>
    a6a4:	d9000517 	ldw	r4,20(sp)
    a6a8:	0006a980 	call	6a98 <__floatsidf>
    a6ac:	100d883a 	mov	r6,r2
    a6b0:	180f883a 	mov	r7,r3
    a6b4:	a009883a 	mov	r4,r20
    a6b8:	880b883a 	mov	r5,r17
    a6bc:	00119600 	call	11960 <__eqdf2>
    a6c0:	103d7126 	beq	r2,zero,9c88 <__alt_data_end+0xf0009c88>
    a6c4:	d9c00517 	ldw	r7,20(sp)
    a6c8:	39ffffc4 	addi	r7,r7,-1
    a6cc:	d9c00515 	stw	r7,20(sp)
    a6d0:	003d6d06 	br	9c88 <__alt_data_end+0xf0009c88>
    a6d4:	dd400a17 	ldw	r21,40(sp)
    a6d8:	dd000817 	ldw	r20,32(sp)
    a6dc:	0023883a 	mov	r17,zero
    a6e0:	003f4806 	br	a404 <__alt_data_end+0xf000a404>
    a6e4:	10e3c83a 	sub	r17,r2,r3
    a6e8:	9448983a 	sll	r4,r18,r17
    a6ec:	003d3206 	br	9bb8 <__alt_data_end+0xf0009bb8>
    a6f0:	d8000e15 	stw	zero,56(sp)
    a6f4:	003d7506 	br	9ccc <__alt_data_end+0xf0009ccc>
    a6f8:	b005883a 	mov	r2,r22
    a6fc:	003f4506 	br	a414 <__alt_data_end+0xf000a414>
    a700:	dc000915 	stw	r16,36(sp)
    a704:	d9800a17 	ldw	r6,40(sp)
    a708:	d9400917 	ldw	r5,36(sp)
    a70c:	e009883a 	mov	r4,fp
    a710:	000d4880 	call	d488 <__pow5mult>
    a714:	1021883a 	mov	r16,r2
    a718:	003f5a06 	br	a484 <__alt_data_end+0xf000a484>
    a71c:	01c00044 	movi	r7,1
    a720:	d9c00b15 	stw	r7,44(sp)
    a724:	d8802217 	ldw	r2,136(sp)
    a728:	0081280e 	bge	zero,r2,abcc <_dtoa_r+0x11b0>
    a72c:	100d883a 	mov	r6,r2
    a730:	1021883a 	mov	r16,r2
    a734:	d8800c15 	stw	r2,48(sp)
    a738:	d8800615 	stw	r2,24(sp)
    a73c:	003d8806 	br	9d60 <__alt_data_end+0xf0009d60>
    a740:	d8800617 	ldw	r2,24(sp)
    a744:	00be9b16 	blt	zero,r2,a1b4 <__alt_data_end+0xf000a1b4>
    a748:	10010f1e 	bne	r2,zero,ab88 <_dtoa_r+0x116c>
    a74c:	880b883a 	mov	r5,r17
    a750:	000d883a 	mov	r6,zero
    a754:	01d00534 	movhi	r7,16404
    a758:	8009883a 	mov	r4,r16
    a75c:	0011bb80 	call	11bb8 <__muldf3>
    a760:	900d883a 	mov	r6,r18
    a764:	980f883a 	mov	r7,r19
    a768:	1009883a 	mov	r4,r2
    a76c:	180b883a 	mov	r5,r3
    a770:	00119e80 	call	119e8 <__gedf2>
    a774:	002b883a 	mov	r21,zero
    a778:	0023883a 	mov	r17,zero
    a77c:	1000bf16 	blt	r2,zero,aa7c <_dtoa_r+0x1060>
    a780:	d9802217 	ldw	r6,136(sp)
    a784:	ddc00717 	ldw	r23,28(sp)
    a788:	018c303a 	nor	r6,zero,r6
    a78c:	d9800515 	stw	r6,20(sp)
    a790:	a80b883a 	mov	r5,r21
    a794:	e009883a 	mov	r4,fp
    a798:	000cef00 	call	cef0 <_Bfree>
    a79c:	883e4926 	beq	r17,zero,a0c4 <__alt_data_end+0xf000a0c4>
    a7a0:	003fad06 	br	a658 <__alt_data_end+0xf000a658>
    a7a4:	d9c01117 	ldw	r7,68(sp)
    a7a8:	3801bc26 	beq	r7,zero,ae9c <_dtoa_r+0x1480>
    a7ac:	10810cc4 	addi	r2,r2,1075
    a7b0:	dd400a17 	ldw	r21,40(sp)
    a7b4:	dd000817 	ldw	r20,32(sp)
    a7b8:	003f0a06 	br	a3e4 <__alt_data_end+0xf000a3e4>
    a7bc:	00800704 	movi	r2,28
    a7c0:	d9000817 	ldw	r4,32(sp)
    a7c4:	a0a9883a 	add	r20,r20,r2
    a7c8:	b0ad883a 	add	r22,r22,r2
    a7cc:	2089883a 	add	r4,r4,r2
    a7d0:	d9000815 	stw	r4,32(sp)
    a7d4:	003f5106 	br	a51c <__alt_data_end+0xf000a51c>
    a7d8:	d8c00317 	ldw	r3,12(sp)
    a7dc:	b8c1fc0e 	bge	r23,r3,afd0 <_dtoa_r+0x15b4>
    a7e0:	0027883a 	mov	r19,zero
    a7e4:	b805883a 	mov	r2,r23
    a7e8:	003f3e06 	br	a4e4 <__alt_data_end+0xf000a4e4>
    a7ec:	880b883a 	mov	r5,r17
    a7f0:	e009883a 	mov	r4,fp
    a7f4:	000f883a 	mov	r7,zero
    a7f8:	01800284 	movi	r6,10
    a7fc:	000cf180 	call	cf18 <__multadd>
    a800:	d9000c17 	ldw	r4,48(sp)
    a804:	1023883a 	mov	r17,r2
    a808:	0102040e 	bge	zero,r4,b01c <_dtoa_r+0x1600>
    a80c:	d9000615 	stw	r4,24(sp)
    a810:	0500050e 	bge	zero,r20,a828 <_dtoa_r+0xe0c>
    a814:	880b883a 	mov	r5,r17
    a818:	a00d883a 	mov	r6,r20
    a81c:	e009883a 	mov	r4,fp
    a820:	000d5c80 	call	d5c8 <__lshift>
    a824:	1023883a 	mov	r17,r2
    a828:	9801241e 	bne	r19,zero,acbc <_dtoa_r+0x12a0>
    a82c:	8829883a 	mov	r20,r17
    a830:	d9000617 	ldw	r4,24(sp)
    a834:	dcc00717 	ldw	r19,28(sp)
    a838:	9480004c 	andi	r18,r18,1
    a83c:	20bfffc4 	addi	r2,r4,-1
    a840:	9885883a 	add	r2,r19,r2
    a844:	d8800415 	stw	r2,16(sp)
    a848:	dc800615 	stw	r18,24(sp)
    a84c:	a80b883a 	mov	r5,r21
    a850:	8009883a 	mov	r4,r16
    a854:	000981c0 	call	981c <quorem>
    a858:	880b883a 	mov	r5,r17
    a85c:	8009883a 	mov	r4,r16
    a860:	102f883a 	mov	r23,r2
    a864:	000d7100 	call	d710 <__mcmp>
    a868:	a80b883a 	mov	r5,r21
    a86c:	a00d883a 	mov	r6,r20
    a870:	e009883a 	mov	r4,fp
    a874:	102d883a 	mov	r22,r2
    a878:	000d7700 	call	d770 <__mdiff>
    a87c:	1007883a 	mov	r3,r2
    a880:	10800317 	ldw	r2,12(r2)
    a884:	bc800c04 	addi	r18,r23,48
    a888:	180b883a 	mov	r5,r3
    a88c:	10004e1e 	bne	r2,zero,a9c8 <_dtoa_r+0xfac>
    a890:	8009883a 	mov	r4,r16
    a894:	d8c01615 	stw	r3,88(sp)
    a898:	000d7100 	call	d710 <__mcmp>
    a89c:	d8c01617 	ldw	r3,88(sp)
    a8a0:	e009883a 	mov	r4,fp
    a8a4:	d8801615 	stw	r2,88(sp)
    a8a8:	180b883a 	mov	r5,r3
    a8ac:	000cef00 	call	cef0 <_Bfree>
    a8b0:	d8801617 	ldw	r2,88(sp)
    a8b4:	1000041e 	bne	r2,zero,a8c8 <_dtoa_r+0xeac>
    a8b8:	d9800317 	ldw	r6,12(sp)
    a8bc:	3000021e 	bne	r6,zero,a8c8 <_dtoa_r+0xeac>
    a8c0:	d8c00617 	ldw	r3,24(sp)
    a8c4:	18003726 	beq	r3,zero,a9a4 <_dtoa_r+0xf88>
    a8c8:	b0002016 	blt	r22,zero,a94c <_dtoa_r+0xf30>
    a8cc:	b000041e 	bne	r22,zero,a8e0 <_dtoa_r+0xec4>
    a8d0:	d9000317 	ldw	r4,12(sp)
    a8d4:	2000021e 	bne	r4,zero,a8e0 <_dtoa_r+0xec4>
    a8d8:	d8c00617 	ldw	r3,24(sp)
    a8dc:	18001b26 	beq	r3,zero,a94c <_dtoa_r+0xf30>
    a8e0:	00810716 	blt	zero,r2,ad00 <_dtoa_r+0x12e4>
    a8e4:	d8c00417 	ldw	r3,16(sp)
    a8e8:	9d800044 	addi	r22,r19,1
    a8ec:	9c800005 	stb	r18,0(r19)
    a8f0:	b02f883a 	mov	r23,r22
    a8f4:	98c10626 	beq	r19,r3,ad10 <_dtoa_r+0x12f4>
    a8f8:	800b883a 	mov	r5,r16
    a8fc:	000f883a 	mov	r7,zero
    a900:	01800284 	movi	r6,10
    a904:	e009883a 	mov	r4,fp
    a908:	000cf180 	call	cf18 <__multadd>
    a90c:	1021883a 	mov	r16,r2
    a910:	000f883a 	mov	r7,zero
    a914:	01800284 	movi	r6,10
    a918:	880b883a 	mov	r5,r17
    a91c:	e009883a 	mov	r4,fp
    a920:	8d002526 	beq	r17,r20,a9b8 <_dtoa_r+0xf9c>
    a924:	000cf180 	call	cf18 <__multadd>
    a928:	a00b883a 	mov	r5,r20
    a92c:	000f883a 	mov	r7,zero
    a930:	01800284 	movi	r6,10
    a934:	e009883a 	mov	r4,fp
    a938:	1023883a 	mov	r17,r2
    a93c:	000cf180 	call	cf18 <__multadd>
    a940:	1029883a 	mov	r20,r2
    a944:	b027883a 	mov	r19,r22
    a948:	003fc006 	br	a84c <__alt_data_end+0xf000a84c>
    a94c:	9011883a 	mov	r8,r18
    a950:	00800e0e 	bge	zero,r2,a98c <_dtoa_r+0xf70>
    a954:	800b883a 	mov	r5,r16
    a958:	01800044 	movi	r6,1
    a95c:	e009883a 	mov	r4,fp
    a960:	da001715 	stw	r8,92(sp)
    a964:	000d5c80 	call	d5c8 <__lshift>
    a968:	a80b883a 	mov	r5,r21
    a96c:	1009883a 	mov	r4,r2
    a970:	1021883a 	mov	r16,r2
    a974:	000d7100 	call	d710 <__mcmp>
    a978:	da001717 	ldw	r8,92(sp)
    a97c:	0081960e 	bge	zero,r2,afd8 <_dtoa_r+0x15bc>
    a980:	00800e44 	movi	r2,57
    a984:	40817026 	beq	r8,r2,af48 <_dtoa_r+0x152c>
    a988:	ba000c44 	addi	r8,r23,49
    a98c:	8825883a 	mov	r18,r17
    a990:	9dc00044 	addi	r23,r19,1
    a994:	9a000005 	stb	r8,0(r19)
    a998:	a023883a 	mov	r17,r20
    a99c:	dc000915 	stw	r16,36(sp)
    a9a0:	003f2406 	br	a634 <__alt_data_end+0xf000a634>
    a9a4:	00800e44 	movi	r2,57
    a9a8:	9011883a 	mov	r8,r18
    a9ac:	90816626 	beq	r18,r2,af48 <_dtoa_r+0x152c>
    a9b0:	05bff516 	blt	zero,r22,a988 <__alt_data_end+0xf000a988>
    a9b4:	003ff506 	br	a98c <__alt_data_end+0xf000a98c>
    a9b8:	000cf180 	call	cf18 <__multadd>
    a9bc:	1023883a 	mov	r17,r2
    a9c0:	1029883a 	mov	r20,r2
    a9c4:	003fdf06 	br	a944 <__alt_data_end+0xf000a944>
    a9c8:	e009883a 	mov	r4,fp
    a9cc:	000cef00 	call	cef0 <_Bfree>
    a9d0:	00800044 	movi	r2,1
    a9d4:	003fbc06 	br	a8c8 <__alt_data_end+0xf000a8c8>
    a9d8:	a80b883a 	mov	r5,r21
    a9dc:	8009883a 	mov	r4,r16
    a9e0:	000d7100 	call	d710 <__mcmp>
    a9e4:	103edb0e 	bge	r2,zero,a554 <__alt_data_end+0xf000a554>
    a9e8:	800b883a 	mov	r5,r16
    a9ec:	000f883a 	mov	r7,zero
    a9f0:	01800284 	movi	r6,10
    a9f4:	e009883a 	mov	r4,fp
    a9f8:	000cf180 	call	cf18 <__multadd>
    a9fc:	1021883a 	mov	r16,r2
    aa00:	d8800517 	ldw	r2,20(sp)
    aa04:	d8c00b17 	ldw	r3,44(sp)
    aa08:	10bfffc4 	addi	r2,r2,-1
    aa0c:	d8800515 	stw	r2,20(sp)
    aa10:	183f761e 	bne	r3,zero,a7ec <__alt_data_end+0xf000a7ec>
    aa14:	d9000c17 	ldw	r4,48(sp)
    aa18:	0101730e 	bge	zero,r4,afe8 <_dtoa_r+0x15cc>
    aa1c:	d9000615 	stw	r4,24(sp)
    aa20:	003ed006 	br	a564 <__alt_data_end+0xf000a564>
    aa24:	00800084 	movi	r2,2
    aa28:	3081861e 	bne	r6,r2,b044 <_dtoa_r+0x1628>
    aa2c:	d8000b15 	stw	zero,44(sp)
    aa30:	003f3c06 	br	a724 <__alt_data_end+0xf000a724>
    aa34:	dc000917 	ldw	r16,36(sp)
    aa38:	003e9206 	br	a484 <__alt_data_end+0xf000a484>
    aa3c:	d9c00317 	ldw	r7,12(sp)
    aa40:	00800084 	movi	r2,2
    aa44:	11fec50e 	bge	r2,r7,a55c <__alt_data_end+0xf000a55c>
    aa48:	d9000617 	ldw	r4,24(sp)
    aa4c:	20013c1e 	bne	r4,zero,af40 <_dtoa_r+0x1524>
    aa50:	a80b883a 	mov	r5,r21
    aa54:	000f883a 	mov	r7,zero
    aa58:	01800144 	movi	r6,5
    aa5c:	e009883a 	mov	r4,fp
    aa60:	000cf180 	call	cf18 <__multadd>
    aa64:	100b883a 	mov	r5,r2
    aa68:	8009883a 	mov	r4,r16
    aa6c:	102b883a 	mov	r21,r2
    aa70:	000d7100 	call	d710 <__mcmp>
    aa74:	dc000915 	stw	r16,36(sp)
    aa78:	00bf410e 	bge	zero,r2,a780 <__alt_data_end+0xf000a780>
    aa7c:	d9c00717 	ldw	r7,28(sp)
    aa80:	00800c44 	movi	r2,49
    aa84:	38800005 	stb	r2,0(r7)
    aa88:	d8800517 	ldw	r2,20(sp)
    aa8c:	3dc00044 	addi	r23,r7,1
    aa90:	10800044 	addi	r2,r2,1
    aa94:	d8800515 	stw	r2,20(sp)
    aa98:	003f3d06 	br	a790 <__alt_data_end+0xf000a790>
    aa9c:	d9800517 	ldw	r6,20(sp)
    aaa0:	d9c00717 	ldw	r7,28(sp)
    aaa4:	00800c44 	movi	r2,49
    aaa8:	31800044 	addi	r6,r6,1
    aaac:	d9800515 	stw	r6,20(sp)
    aab0:	38800005 	stb	r2,0(r7)
    aab4:	003edf06 	br	a634 <__alt_data_end+0xf000a634>
    aab8:	d8000b15 	stw	zero,44(sp)
    aabc:	003c9f06 	br	9d3c <__alt_data_end+0xf0009d3c>
    aac0:	903e7e1e 	bne	r18,zero,a4bc <__alt_data_end+0xf000a4bc>
    aac4:	00800434 	movhi	r2,16
    aac8:	10bfffc4 	addi	r2,r2,-1
    aacc:	9884703a 	and	r2,r19,r2
    aad0:	1000ea1e 	bne	r2,zero,ae7c <_dtoa_r+0x1460>
    aad4:	9cdffc2c 	andhi	r19,r19,32752
    aad8:	9800e826 	beq	r19,zero,ae7c <_dtoa_r+0x1460>
    aadc:	d9c00817 	ldw	r7,32(sp)
    aae0:	b5800044 	addi	r22,r22,1
    aae4:	04c00044 	movi	r19,1
    aae8:	39c00044 	addi	r7,r7,1
    aaec:	d9c00815 	stw	r7,32(sp)
    aaf0:	d8800d17 	ldw	r2,52(sp)
    aaf4:	103e721e 	bne	r2,zero,a4c0 <__alt_data_end+0xf000a4c0>
    aaf8:	00800044 	movi	r2,1
    aafc:	003e7906 	br	a4e4 <__alt_data_end+0xf000a4e4>
    ab00:	8009883a 	mov	r4,r16
    ab04:	0006a980 	call	6a98 <__floatsidf>
    ab08:	d9800f17 	ldw	r6,60(sp)
    ab0c:	d9c01017 	ldw	r7,64(sp)
    ab10:	1009883a 	mov	r4,r2
    ab14:	180b883a 	mov	r5,r3
    ab18:	0011bb80 	call	11bb8 <__muldf3>
    ab1c:	000d883a 	mov	r6,zero
    ab20:	01d00734 	movhi	r7,16412
    ab24:	1009883a 	mov	r4,r2
    ab28:	180b883a 	mov	r5,r3
    ab2c:	00110b40 	call	110b4 <__adddf3>
    ab30:	047f3034 	movhi	r17,64704
    ab34:	1021883a 	mov	r16,r2
    ab38:	1c63883a 	add	r17,r3,r17
    ab3c:	d9000f17 	ldw	r4,60(sp)
    ab40:	d9401017 	ldw	r5,64(sp)
    ab44:	000d883a 	mov	r6,zero
    ab48:	01d00534 	movhi	r7,16404
    ab4c:	00122d00 	call	122d0 <__subdf3>
    ab50:	800d883a 	mov	r6,r16
    ab54:	880f883a 	mov	r7,r17
    ab58:	1009883a 	mov	r4,r2
    ab5c:	180b883a 	mov	r5,r3
    ab60:	102b883a 	mov	r21,r2
    ab64:	1829883a 	mov	r20,r3
    ab68:	00119e80 	call	119e8 <__gedf2>
    ab6c:	00806c16 	blt	zero,r2,ad20 <_dtoa_r+0x1304>
    ab70:	89e0003c 	xorhi	r7,r17,32768
    ab74:	800d883a 	mov	r6,r16
    ab78:	a809883a 	mov	r4,r21
    ab7c:	a00b883a 	mov	r5,r20
    ab80:	0011ac40 	call	11ac4 <__ledf2>
    ab84:	103d7e0e 	bge	r2,zero,a180 <__alt_data_end+0xf000a180>
    ab88:	002b883a 	mov	r21,zero
    ab8c:	0023883a 	mov	r17,zero
    ab90:	003efb06 	br	a780 <__alt_data_end+0xf000a780>
    ab94:	d8800717 	ldw	r2,28(sp)
    ab98:	003bd006 	br	9adc <__alt_data_end+0xf0009adc>
    ab9c:	d9000a17 	ldw	r4,40(sp)
    aba0:	d9800d17 	ldw	r6,52(sp)
    aba4:	dd400a15 	stw	r21,40(sp)
    aba8:	a905c83a 	sub	r2,r21,r4
    abac:	308d883a 	add	r6,r6,r2
    abb0:	d9800d15 	stw	r6,52(sp)
    abb4:	002b883a 	mov	r21,zero
    abb8:	003e0606 	br	a3d4 <__alt_data_end+0xf000a3d4>
    abbc:	9023883a 	mov	r17,r18
    abc0:	9829883a 	mov	r20,r19
    abc4:	04000084 	movi	r16,2
    abc8:	003c9206 	br	9e14 <__alt_data_end+0xf0009e14>
    abcc:	04000044 	movi	r16,1
    abd0:	dc000c15 	stw	r16,48(sp)
    abd4:	dc000615 	stw	r16,24(sp)
    abd8:	dc002215 	stw	r16,136(sp)
    abdc:	e0001115 	stw	zero,68(fp)
    abe0:	000b883a 	mov	r5,zero
    abe4:	003c6906 	br	9d8c <__alt_data_end+0xf0009d8c>
    abe8:	3021883a 	mov	r16,r6
    abec:	003ffb06 	br	abdc <__alt_data_end+0xf000abdc>
    abf0:	1000021e 	bne	r2,zero,abfc <_dtoa_r+0x11e0>
    abf4:	4200004c 	andi	r8,r8,1
    abf8:	403e7d1e 	bne	r8,zero,a5f0 <__alt_data_end+0xf000a5f0>
    abfc:	01000c04 	movi	r4,48
    ac00:	00000106 	br	ac08 <_dtoa_r+0x11ec>
    ac04:	102f883a 	mov	r23,r2
    ac08:	b8bfffc4 	addi	r2,r23,-1
    ac0c:	10c00007 	ldb	r3,0(r2)
    ac10:	193ffc26 	beq	r3,r4,ac04 <__alt_data_end+0xf000ac04>
    ac14:	003e8706 	br	a634 <__alt_data_end+0xf000a634>
    ac18:	d8800517 	ldw	r2,20(sp)
    ac1c:	00a3c83a 	sub	r17,zero,r2
    ac20:	8800a426 	beq	r17,zero,aeb4 <_dtoa_r+0x1498>
    ac24:	888003cc 	andi	r2,r17,15
    ac28:	100490fa 	slli	r2,r2,3
    ac2c:	00c20034 	movhi	r3,2048
    ac30:	18c0cf04 	addi	r3,r3,828
    ac34:	1885883a 	add	r2,r3,r2
    ac38:	11800017 	ldw	r6,0(r2)
    ac3c:	11c00117 	ldw	r7,4(r2)
    ac40:	9009883a 	mov	r4,r18
    ac44:	980b883a 	mov	r5,r19
    ac48:	8823d13a 	srai	r17,r17,4
    ac4c:	0011bb80 	call	11bb8 <__muldf3>
    ac50:	d8800f15 	stw	r2,60(sp)
    ac54:	d8c01015 	stw	r3,64(sp)
    ac58:	8800e826 	beq	r17,zero,affc <_dtoa_r+0x15e0>
    ac5c:	05020034 	movhi	r20,2048
    ac60:	a500c504 	addi	r20,r20,788
    ac64:	04000084 	movi	r16,2
    ac68:	8980004c 	andi	r6,r17,1
    ac6c:	1009883a 	mov	r4,r2
    ac70:	8823d07a 	srai	r17,r17,1
    ac74:	180b883a 	mov	r5,r3
    ac78:	30000426 	beq	r6,zero,ac8c <_dtoa_r+0x1270>
    ac7c:	a1800017 	ldw	r6,0(r20)
    ac80:	a1c00117 	ldw	r7,4(r20)
    ac84:	84000044 	addi	r16,r16,1
    ac88:	0011bb80 	call	11bb8 <__muldf3>
    ac8c:	a5000204 	addi	r20,r20,8
    ac90:	883ff51e 	bne	r17,zero,ac68 <__alt_data_end+0xf000ac68>
    ac94:	d8800f15 	stw	r2,60(sp)
    ac98:	d8c01015 	stw	r3,64(sp)
    ac9c:	003c7606 	br	9e78 <__alt_data_end+0xf0009e78>
    aca0:	00c00c04 	movi	r3,48
    aca4:	10c00005 	stb	r3,0(r2)
    aca8:	d8c00517 	ldw	r3,20(sp)
    acac:	bd3fffc3 	ldbu	r20,-1(r23)
    acb0:	18c00044 	addi	r3,r3,1
    acb4:	d8c00515 	stw	r3,20(sp)
    acb8:	003db906 	br	a3a0 <__alt_data_end+0xf000a3a0>
    acbc:	89400117 	ldw	r5,4(r17)
    acc0:	e009883a 	mov	r4,fp
    acc4:	000ce480 	call	ce48 <_Balloc>
    acc8:	89800417 	ldw	r6,16(r17)
    accc:	89400304 	addi	r5,r17,12
    acd0:	11000304 	addi	r4,r2,12
    acd4:	31800084 	addi	r6,r6,2
    acd8:	318d883a 	add	r6,r6,r6
    acdc:	318d883a 	add	r6,r6,r6
    ace0:	1027883a 	mov	r19,r2
    ace4:	0006fb00 	call	6fb0 <memcpy>
    ace8:	01800044 	movi	r6,1
    acec:	980b883a 	mov	r5,r19
    acf0:	e009883a 	mov	r4,fp
    acf4:	000d5c80 	call	d5c8 <__lshift>
    acf8:	1029883a 	mov	r20,r2
    acfc:	003ecc06 	br	a830 <__alt_data_end+0xf000a830>
    ad00:	00800e44 	movi	r2,57
    ad04:	90809026 	beq	r18,r2,af48 <_dtoa_r+0x152c>
    ad08:	92000044 	addi	r8,r18,1
    ad0c:	003f1f06 	br	a98c <__alt_data_end+0xf000a98c>
    ad10:	9011883a 	mov	r8,r18
    ad14:	8825883a 	mov	r18,r17
    ad18:	a023883a 	mov	r17,r20
    ad1c:	003e2906 	br	a5c4 <__alt_data_end+0xf000a5c4>
    ad20:	002b883a 	mov	r21,zero
    ad24:	0023883a 	mov	r17,zero
    ad28:	003f5406 	br	aa7c <__alt_data_end+0xf000aa7c>
    ad2c:	61bfffc4 	addi	r6,r12,-1
    ad30:	300490fa 	slli	r2,r6,3
    ad34:	00c20034 	movhi	r3,2048
    ad38:	18c0cf04 	addi	r3,r3,828
    ad3c:	1885883a 	add	r2,r3,r2
    ad40:	11000017 	ldw	r4,0(r2)
    ad44:	11400117 	ldw	r5,4(r2)
    ad48:	d8800717 	ldw	r2,28(sp)
    ad4c:	880f883a 	mov	r7,r17
    ad50:	d9801215 	stw	r6,72(sp)
    ad54:	800d883a 	mov	r6,r16
    ad58:	db001615 	stw	r12,88(sp)
    ad5c:	15c00044 	addi	r23,r2,1
    ad60:	0011bb80 	call	11bb8 <__muldf3>
    ad64:	d9401017 	ldw	r5,64(sp)
    ad68:	d9000f17 	ldw	r4,60(sp)
    ad6c:	d8c01515 	stw	r3,84(sp)
    ad70:	d8801415 	stw	r2,80(sp)
    ad74:	0012bcc0 	call	12bcc <__fixdfsi>
    ad78:	1009883a 	mov	r4,r2
    ad7c:	1021883a 	mov	r16,r2
    ad80:	0006a980 	call	6a98 <__floatsidf>
    ad84:	d9000f17 	ldw	r4,60(sp)
    ad88:	d9401017 	ldw	r5,64(sp)
    ad8c:	100d883a 	mov	r6,r2
    ad90:	180f883a 	mov	r7,r3
    ad94:	00122d00 	call	122d0 <__subdf3>
    ad98:	1829883a 	mov	r20,r3
    ad9c:	d8c00717 	ldw	r3,28(sp)
    ada0:	84000c04 	addi	r16,r16,48
    ada4:	1023883a 	mov	r17,r2
    ada8:	1c000005 	stb	r16,0(r3)
    adac:	db001617 	ldw	r12,88(sp)
    adb0:	00800044 	movi	r2,1
    adb4:	60802226 	beq	r12,r2,ae40 <_dtoa_r+0x1424>
    adb8:	d9c00717 	ldw	r7,28(sp)
    adbc:	8805883a 	mov	r2,r17
    adc0:	b82b883a 	mov	r21,r23
    adc4:	3b19883a 	add	r12,r7,r12
    adc8:	6023883a 	mov	r17,r12
    adcc:	a007883a 	mov	r3,r20
    add0:	dc800f15 	stw	r18,60(sp)
    add4:	000d883a 	mov	r6,zero
    add8:	01d00934 	movhi	r7,16420
    addc:	1009883a 	mov	r4,r2
    ade0:	180b883a 	mov	r5,r3
    ade4:	0011bb80 	call	11bb8 <__muldf3>
    ade8:	180b883a 	mov	r5,r3
    adec:	1009883a 	mov	r4,r2
    adf0:	1829883a 	mov	r20,r3
    adf4:	1025883a 	mov	r18,r2
    adf8:	0012bcc0 	call	12bcc <__fixdfsi>
    adfc:	1009883a 	mov	r4,r2
    ae00:	1021883a 	mov	r16,r2
    ae04:	0006a980 	call	6a98 <__floatsidf>
    ae08:	100d883a 	mov	r6,r2
    ae0c:	180f883a 	mov	r7,r3
    ae10:	9009883a 	mov	r4,r18
    ae14:	a00b883a 	mov	r5,r20
    ae18:	84000c04 	addi	r16,r16,48
    ae1c:	00122d00 	call	122d0 <__subdf3>
    ae20:	ad400044 	addi	r21,r21,1
    ae24:	ac3fffc5 	stb	r16,-1(r21)
    ae28:	ac7fea1e 	bne	r21,r17,add4 <__alt_data_end+0xf000add4>
    ae2c:	1023883a 	mov	r17,r2
    ae30:	d8801217 	ldw	r2,72(sp)
    ae34:	dc800f17 	ldw	r18,60(sp)
    ae38:	1829883a 	mov	r20,r3
    ae3c:	b8af883a 	add	r23,r23,r2
    ae40:	d9001417 	ldw	r4,80(sp)
    ae44:	d9401517 	ldw	r5,84(sp)
    ae48:	000d883a 	mov	r6,zero
    ae4c:	01cff834 	movhi	r7,16352
    ae50:	00110b40 	call	110b4 <__adddf3>
    ae54:	880d883a 	mov	r6,r17
    ae58:	a00f883a 	mov	r7,r20
    ae5c:	1009883a 	mov	r4,r2
    ae60:	180b883a 	mov	r5,r3
    ae64:	0011ac40 	call	11ac4 <__ledf2>
    ae68:	10003e0e 	bge	r2,zero,af64 <_dtoa_r+0x1548>
    ae6c:	d9001317 	ldw	r4,76(sp)
    ae70:	bd3fffc3 	ldbu	r20,-1(r23)
    ae74:	d9000515 	stw	r4,20(sp)
    ae78:	003d3b06 	br	a368 <__alt_data_end+0xf000a368>
    ae7c:	0027883a 	mov	r19,zero
    ae80:	003f1b06 	br	aaf0 <__alt_data_end+0xf000aaf0>
    ae84:	d8800817 	ldw	r2,32(sp)
    ae88:	11e9c83a 	sub	r20,r2,r7
    ae8c:	0005883a 	mov	r2,zero
    ae90:	003d5406 	br	a3e4 <__alt_data_end+0xf000a3e4>
    ae94:	00800044 	movi	r2,1
    ae98:	003dc706 	br	a5b8 <__alt_data_end+0xf000a5b8>
    ae9c:	d8c00217 	ldw	r3,8(sp)
    aea0:	00800d84 	movi	r2,54
    aea4:	dd400a17 	ldw	r21,40(sp)
    aea8:	10c5c83a 	sub	r2,r2,r3
    aeac:	dd000817 	ldw	r20,32(sp)
    aeb0:	003d4c06 	br	a3e4 <__alt_data_end+0xf000a3e4>
    aeb4:	dc800f15 	stw	r18,60(sp)
    aeb8:	dcc01015 	stw	r19,64(sp)
    aebc:	04000084 	movi	r16,2
    aec0:	003bed06 	br	9e78 <__alt_data_end+0xf0009e78>
    aec4:	d9000617 	ldw	r4,24(sp)
    aec8:	203f0d26 	beq	r4,zero,ab00 <__alt_data_end+0xf000ab00>
    aecc:	d9800c17 	ldw	r6,48(sp)
    aed0:	01bcab0e 	bge	zero,r6,a180 <__alt_data_end+0xf000a180>
    aed4:	d9401017 	ldw	r5,64(sp)
    aed8:	d9000f17 	ldw	r4,60(sp)
    aedc:	000d883a 	mov	r6,zero
    aee0:	01d00934 	movhi	r7,16420
    aee4:	0011bb80 	call	11bb8 <__muldf3>
    aee8:	81000044 	addi	r4,r16,1
    aeec:	d8800f15 	stw	r2,60(sp)
    aef0:	d8c01015 	stw	r3,64(sp)
    aef4:	0006a980 	call	6a98 <__floatsidf>
    aef8:	d9800f17 	ldw	r6,60(sp)
    aefc:	d9c01017 	ldw	r7,64(sp)
    af00:	1009883a 	mov	r4,r2
    af04:	180b883a 	mov	r5,r3
    af08:	0011bb80 	call	11bb8 <__muldf3>
    af0c:	01d00734 	movhi	r7,16412
    af10:	000d883a 	mov	r6,zero
    af14:	1009883a 	mov	r4,r2
    af18:	180b883a 	mov	r5,r3
    af1c:	00110b40 	call	110b4 <__adddf3>
    af20:	d9c00517 	ldw	r7,20(sp)
    af24:	047f3034 	movhi	r17,64704
    af28:	1021883a 	mov	r16,r2
    af2c:	39ffffc4 	addi	r7,r7,-1
    af30:	d9c01315 	stw	r7,76(sp)
    af34:	1c63883a 	add	r17,r3,r17
    af38:	db000c17 	ldw	r12,48(sp)
    af3c:	003bea06 	br	9ee8 <__alt_data_end+0xf0009ee8>
    af40:	dc000915 	stw	r16,36(sp)
    af44:	003e0e06 	br	a780 <__alt_data_end+0xf000a780>
    af48:	01000e44 	movi	r4,57
    af4c:	8825883a 	mov	r18,r17
    af50:	9dc00044 	addi	r23,r19,1
    af54:	99000005 	stb	r4,0(r19)
    af58:	a023883a 	mov	r17,r20
    af5c:	dc000915 	stw	r16,36(sp)
    af60:	003da406 	br	a5f4 <__alt_data_end+0xf000a5f4>
    af64:	d9801417 	ldw	r6,80(sp)
    af68:	d9c01517 	ldw	r7,84(sp)
    af6c:	0009883a 	mov	r4,zero
    af70:	014ff834 	movhi	r5,16352
    af74:	00122d00 	call	122d0 <__subdf3>
    af78:	880d883a 	mov	r6,r17
    af7c:	a00f883a 	mov	r7,r20
    af80:	1009883a 	mov	r4,r2
    af84:	180b883a 	mov	r5,r3
    af88:	00119e80 	call	119e8 <__gedf2>
    af8c:	00bc7c0e 	bge	zero,r2,a180 <__alt_data_end+0xf000a180>
    af90:	01000c04 	movi	r4,48
    af94:	00000106 	br	af9c <_dtoa_r+0x1580>
    af98:	102f883a 	mov	r23,r2
    af9c:	b8bfffc4 	addi	r2,r23,-1
    afa0:	10c00007 	ldb	r3,0(r2)
    afa4:	193ffc26 	beq	r3,r4,af98 <__alt_data_end+0xf000af98>
    afa8:	d9801317 	ldw	r6,76(sp)
    afac:	d9800515 	stw	r6,20(sp)
    afb0:	003c4406 	br	a0c4 <__alt_data_end+0xf000a0c4>
    afb4:	d9801317 	ldw	r6,76(sp)
    afb8:	d9800515 	stw	r6,20(sp)
    afbc:	003cea06 	br	a368 <__alt_data_end+0xf000a368>
    afc0:	dd800f17 	ldw	r22,60(sp)
    afc4:	dcc01017 	ldw	r19,64(sp)
    afc8:	dc801217 	ldw	r18,72(sp)
    afcc:	003c6c06 	br	a180 <__alt_data_end+0xf000a180>
    afd0:	903e031e 	bne	r18,zero,a7e0 <__alt_data_end+0xf000a7e0>
    afd4:	003ebb06 	br	aac4 <__alt_data_end+0xf000aac4>
    afd8:	103e6c1e 	bne	r2,zero,a98c <__alt_data_end+0xf000a98c>
    afdc:	4080004c 	andi	r2,r8,1
    afe0:	103e6a26 	beq	r2,zero,a98c <__alt_data_end+0xf000a98c>
    afe4:	003e6606 	br	a980 <__alt_data_end+0xf000a980>
    afe8:	d8c00317 	ldw	r3,12(sp)
    afec:	00800084 	movi	r2,2
    aff0:	10c02916 	blt	r2,r3,b098 <_dtoa_r+0x167c>
    aff4:	d9000c17 	ldw	r4,48(sp)
    aff8:	003e8806 	br	aa1c <__alt_data_end+0xf000aa1c>
    affc:	04000084 	movi	r16,2
    b000:	003b9d06 	br	9e78 <__alt_data_end+0xf0009e78>
    b004:	d9001317 	ldw	r4,76(sp)
    b008:	d9000515 	stw	r4,20(sp)
    b00c:	003cd606 	br	a368 <__alt_data_end+0xf000a368>
    b010:	d8801317 	ldw	r2,76(sp)
    b014:	d8800515 	stw	r2,20(sp)
    b018:	003c2a06 	br	a0c4 <__alt_data_end+0xf000a0c4>
    b01c:	d9800317 	ldw	r6,12(sp)
    b020:	00800084 	movi	r2,2
    b024:	11801516 	blt	r2,r6,b07c <_dtoa_r+0x1660>
    b028:	d9c00c17 	ldw	r7,48(sp)
    b02c:	d9c00615 	stw	r7,24(sp)
    b030:	003df706 	br	a810 <__alt_data_end+0xf000a810>
    b034:	193d3926 	beq	r3,r4,a51c <__alt_data_end+0xf000a51c>
    b038:	00c00f04 	movi	r3,60
    b03c:	1885c83a 	sub	r2,r3,r2
    b040:	003ddf06 	br	a7c0 <__alt_data_end+0xf000a7c0>
    b044:	e009883a 	mov	r4,fp
    b048:	e0001115 	stw	zero,68(fp)
    b04c:	000b883a 	mov	r5,zero
    b050:	000ce480 	call	ce48 <_Balloc>
    b054:	d8800715 	stw	r2,28(sp)
    b058:	d8c00717 	ldw	r3,28(sp)
    b05c:	00bfffc4 	movi	r2,-1
    b060:	01000044 	movi	r4,1
    b064:	d8800c15 	stw	r2,48(sp)
    b068:	e0c01015 	stw	r3,64(fp)
    b06c:	d9000b15 	stw	r4,44(sp)
    b070:	d8800615 	stw	r2,24(sp)
    b074:	d8002215 	stw	zero,136(sp)
    b078:	003c4106 	br	a180 <__alt_data_end+0xf000a180>
    b07c:	d8c00c17 	ldw	r3,48(sp)
    b080:	d8c00615 	stw	r3,24(sp)
    b084:	003e7006 	br	aa48 <__alt_data_end+0xf000aa48>
    b088:	04400044 	movi	r17,1
    b08c:	003b2006 	br	9d10 <__alt_data_end+0xf0009d10>
    b090:	000b883a 	mov	r5,zero
    b094:	003b3d06 	br	9d8c <__alt_data_end+0xf0009d8c>
    b098:	d8800c17 	ldw	r2,48(sp)
    b09c:	d8800615 	stw	r2,24(sp)
    b0a0:	003e6906 	br	aa48 <__alt_data_end+0xf000aa48>

0000b0a4 <__sflush_r>:
    b0a4:	2880030b 	ldhu	r2,12(r5)
    b0a8:	defffb04 	addi	sp,sp,-20
    b0ac:	dcc00315 	stw	r19,12(sp)
    b0b0:	dc400115 	stw	r17,4(sp)
    b0b4:	dfc00415 	stw	ra,16(sp)
    b0b8:	dc800215 	stw	r18,8(sp)
    b0bc:	dc000015 	stw	r16,0(sp)
    b0c0:	10c0020c 	andi	r3,r2,8
    b0c4:	2823883a 	mov	r17,r5
    b0c8:	2027883a 	mov	r19,r4
    b0cc:	1800311e 	bne	r3,zero,b194 <__sflush_r+0xf0>
    b0d0:	28c00117 	ldw	r3,4(r5)
    b0d4:	10820014 	ori	r2,r2,2048
    b0d8:	2880030d 	sth	r2,12(r5)
    b0dc:	00c04b0e 	bge	zero,r3,b20c <__sflush_r+0x168>
    b0e0:	8a000a17 	ldw	r8,40(r17)
    b0e4:	40002326 	beq	r8,zero,b174 <__sflush_r+0xd0>
    b0e8:	9c000017 	ldw	r16,0(r19)
    b0ec:	10c4000c 	andi	r3,r2,4096
    b0f0:	98000015 	stw	zero,0(r19)
    b0f4:	18004826 	beq	r3,zero,b218 <__sflush_r+0x174>
    b0f8:	89801417 	ldw	r6,80(r17)
    b0fc:	10c0010c 	andi	r3,r2,4
    b100:	18000626 	beq	r3,zero,b11c <__sflush_r+0x78>
    b104:	88c00117 	ldw	r3,4(r17)
    b108:	88800c17 	ldw	r2,48(r17)
    b10c:	30cdc83a 	sub	r6,r6,r3
    b110:	10000226 	beq	r2,zero,b11c <__sflush_r+0x78>
    b114:	88800f17 	ldw	r2,60(r17)
    b118:	308dc83a 	sub	r6,r6,r2
    b11c:	89400717 	ldw	r5,28(r17)
    b120:	000f883a 	mov	r7,zero
    b124:	9809883a 	mov	r4,r19
    b128:	403ee83a 	callr	r8
    b12c:	00ffffc4 	movi	r3,-1
    b130:	10c04426 	beq	r2,r3,b244 <__sflush_r+0x1a0>
    b134:	88c0030b 	ldhu	r3,12(r17)
    b138:	89000417 	ldw	r4,16(r17)
    b13c:	88000115 	stw	zero,4(r17)
    b140:	197dffcc 	andi	r5,r3,63487
    b144:	8940030d 	sth	r5,12(r17)
    b148:	89000015 	stw	r4,0(r17)
    b14c:	18c4000c 	andi	r3,r3,4096
    b150:	18002c1e 	bne	r3,zero,b204 <__sflush_r+0x160>
    b154:	89400c17 	ldw	r5,48(r17)
    b158:	9c000015 	stw	r16,0(r19)
    b15c:	28000526 	beq	r5,zero,b174 <__sflush_r+0xd0>
    b160:	88801004 	addi	r2,r17,64
    b164:	28800226 	beq	r5,r2,b170 <__sflush_r+0xcc>
    b168:	9809883a 	mov	r4,r19
    b16c:	000b8100 	call	b810 <_free_r>
    b170:	88000c15 	stw	zero,48(r17)
    b174:	0005883a 	mov	r2,zero
    b178:	dfc00417 	ldw	ra,16(sp)
    b17c:	dcc00317 	ldw	r19,12(sp)
    b180:	dc800217 	ldw	r18,8(sp)
    b184:	dc400117 	ldw	r17,4(sp)
    b188:	dc000017 	ldw	r16,0(sp)
    b18c:	dec00504 	addi	sp,sp,20
    b190:	f800283a 	ret
    b194:	2c800417 	ldw	r18,16(r5)
    b198:	903ff626 	beq	r18,zero,b174 <__alt_data_end+0xf000b174>
    b19c:	2c000017 	ldw	r16,0(r5)
    b1a0:	108000cc 	andi	r2,r2,3
    b1a4:	2c800015 	stw	r18,0(r5)
    b1a8:	84a1c83a 	sub	r16,r16,r18
    b1ac:	1000131e 	bne	r2,zero,b1fc <__sflush_r+0x158>
    b1b0:	28800517 	ldw	r2,20(r5)
    b1b4:	88800215 	stw	r2,8(r17)
    b1b8:	04000316 	blt	zero,r16,b1c8 <__sflush_r+0x124>
    b1bc:	003fed06 	br	b174 <__alt_data_end+0xf000b174>
    b1c0:	90a5883a 	add	r18,r18,r2
    b1c4:	043feb0e 	bge	zero,r16,b174 <__alt_data_end+0xf000b174>
    b1c8:	88800917 	ldw	r2,36(r17)
    b1cc:	89400717 	ldw	r5,28(r17)
    b1d0:	800f883a 	mov	r7,r16
    b1d4:	900d883a 	mov	r6,r18
    b1d8:	9809883a 	mov	r4,r19
    b1dc:	103ee83a 	callr	r2
    b1e0:	80a1c83a 	sub	r16,r16,r2
    b1e4:	00bff616 	blt	zero,r2,b1c0 <__alt_data_end+0xf000b1c0>
    b1e8:	88c0030b 	ldhu	r3,12(r17)
    b1ec:	00bfffc4 	movi	r2,-1
    b1f0:	18c01014 	ori	r3,r3,64
    b1f4:	88c0030d 	sth	r3,12(r17)
    b1f8:	003fdf06 	br	b178 <__alt_data_end+0xf000b178>
    b1fc:	0005883a 	mov	r2,zero
    b200:	003fec06 	br	b1b4 <__alt_data_end+0xf000b1b4>
    b204:	88801415 	stw	r2,80(r17)
    b208:	003fd206 	br	b154 <__alt_data_end+0xf000b154>
    b20c:	28c00f17 	ldw	r3,60(r5)
    b210:	00ffb316 	blt	zero,r3,b0e0 <__alt_data_end+0xf000b0e0>
    b214:	003fd706 	br	b174 <__alt_data_end+0xf000b174>
    b218:	89400717 	ldw	r5,28(r17)
    b21c:	000d883a 	mov	r6,zero
    b220:	01c00044 	movi	r7,1
    b224:	9809883a 	mov	r4,r19
    b228:	403ee83a 	callr	r8
    b22c:	100d883a 	mov	r6,r2
    b230:	00bfffc4 	movi	r2,-1
    b234:	30801426 	beq	r6,r2,b288 <__sflush_r+0x1e4>
    b238:	8880030b 	ldhu	r2,12(r17)
    b23c:	8a000a17 	ldw	r8,40(r17)
    b240:	003fae06 	br	b0fc <__alt_data_end+0xf000b0fc>
    b244:	98c00017 	ldw	r3,0(r19)
    b248:	183fba26 	beq	r3,zero,b134 <__alt_data_end+0xf000b134>
    b24c:	01000744 	movi	r4,29
    b250:	19000626 	beq	r3,r4,b26c <__sflush_r+0x1c8>
    b254:	01000584 	movi	r4,22
    b258:	19000426 	beq	r3,r4,b26c <__sflush_r+0x1c8>
    b25c:	88c0030b 	ldhu	r3,12(r17)
    b260:	18c01014 	ori	r3,r3,64
    b264:	88c0030d 	sth	r3,12(r17)
    b268:	003fc306 	br	b178 <__alt_data_end+0xf000b178>
    b26c:	8880030b 	ldhu	r2,12(r17)
    b270:	88c00417 	ldw	r3,16(r17)
    b274:	88000115 	stw	zero,4(r17)
    b278:	10bdffcc 	andi	r2,r2,63487
    b27c:	8880030d 	sth	r2,12(r17)
    b280:	88c00015 	stw	r3,0(r17)
    b284:	003fb306 	br	b154 <__alt_data_end+0xf000b154>
    b288:	98800017 	ldw	r2,0(r19)
    b28c:	103fea26 	beq	r2,zero,b238 <__alt_data_end+0xf000b238>
    b290:	00c00744 	movi	r3,29
    b294:	10c00226 	beq	r2,r3,b2a0 <__sflush_r+0x1fc>
    b298:	00c00584 	movi	r3,22
    b29c:	10c0031e 	bne	r2,r3,b2ac <__sflush_r+0x208>
    b2a0:	9c000015 	stw	r16,0(r19)
    b2a4:	0005883a 	mov	r2,zero
    b2a8:	003fb306 	br	b178 <__alt_data_end+0xf000b178>
    b2ac:	88c0030b 	ldhu	r3,12(r17)
    b2b0:	3005883a 	mov	r2,r6
    b2b4:	18c01014 	ori	r3,r3,64
    b2b8:	88c0030d 	sth	r3,12(r17)
    b2bc:	003fae06 	br	b178 <__alt_data_end+0xf000b178>

0000b2c0 <_fflush_r>:
    b2c0:	defffd04 	addi	sp,sp,-12
    b2c4:	dc000115 	stw	r16,4(sp)
    b2c8:	dfc00215 	stw	ra,8(sp)
    b2cc:	2021883a 	mov	r16,r4
    b2d0:	20000226 	beq	r4,zero,b2dc <_fflush_r+0x1c>
    b2d4:	20800e17 	ldw	r2,56(r4)
    b2d8:	10000c26 	beq	r2,zero,b30c <_fflush_r+0x4c>
    b2dc:	2880030f 	ldh	r2,12(r5)
    b2e0:	1000051e 	bne	r2,zero,b2f8 <_fflush_r+0x38>
    b2e4:	0005883a 	mov	r2,zero
    b2e8:	dfc00217 	ldw	ra,8(sp)
    b2ec:	dc000117 	ldw	r16,4(sp)
    b2f0:	dec00304 	addi	sp,sp,12
    b2f4:	f800283a 	ret
    b2f8:	8009883a 	mov	r4,r16
    b2fc:	dfc00217 	ldw	ra,8(sp)
    b300:	dc000117 	ldw	r16,4(sp)
    b304:	dec00304 	addi	sp,sp,12
    b308:	000b0a41 	jmpi	b0a4 <__sflush_r>
    b30c:	d9400015 	stw	r5,0(sp)
    b310:	000b69c0 	call	b69c <__sinit>
    b314:	d9400017 	ldw	r5,0(sp)
    b318:	003ff006 	br	b2dc <__alt_data_end+0xf000b2dc>

0000b31c <fflush>:
    b31c:	20000526 	beq	r4,zero,b334 <fflush+0x18>
    b320:	00820034 	movhi	r2,2048
    b324:	10897c04 	addi	r2,r2,9712
    b328:	200b883a 	mov	r5,r4
    b32c:	11000017 	ldw	r4,0(r2)
    b330:	000b2c01 	jmpi	b2c0 <_fflush_r>
    b334:	00820034 	movhi	r2,2048
    b338:	10897b04 	addi	r2,r2,9708
    b33c:	11000017 	ldw	r4,0(r2)
    b340:	01400074 	movhi	r5,1
    b344:	296cb004 	addi	r5,r5,-19776
    b348:	000c0a01 	jmpi	c0a0 <_fwalk_reent>

0000b34c <__fp_unlock>:
    b34c:	0005883a 	mov	r2,zero
    b350:	f800283a 	ret

0000b354 <_cleanup_r>:
    b354:	01400074 	movhi	r5,1
    b358:	297f9204 	addi	r5,r5,-440
    b35c:	000c0a01 	jmpi	c0a0 <_fwalk_reent>

0000b360 <__sinit.part.1>:
    b360:	defff704 	addi	sp,sp,-36
    b364:	00c00074 	movhi	r3,1
    b368:	dfc00815 	stw	ra,32(sp)
    b36c:	ddc00715 	stw	r23,28(sp)
    b370:	dd800615 	stw	r22,24(sp)
    b374:	dd400515 	stw	r21,20(sp)
    b378:	dd000415 	stw	r20,16(sp)
    b37c:	dcc00315 	stw	r19,12(sp)
    b380:	dc800215 	stw	r18,8(sp)
    b384:	dc400115 	stw	r17,4(sp)
    b388:	dc000015 	stw	r16,0(sp)
    b38c:	18ecd504 	addi	r3,r3,-19628
    b390:	24000117 	ldw	r16,4(r4)
    b394:	20c00f15 	stw	r3,60(r4)
    b398:	2080bb04 	addi	r2,r4,748
    b39c:	00c000c4 	movi	r3,3
    b3a0:	20c0b915 	stw	r3,740(r4)
    b3a4:	2080ba15 	stw	r2,744(r4)
    b3a8:	2000b815 	stw	zero,736(r4)
    b3ac:	05c00204 	movi	r23,8
    b3b0:	00800104 	movi	r2,4
    b3b4:	2025883a 	mov	r18,r4
    b3b8:	b80d883a 	mov	r6,r23
    b3bc:	81001704 	addi	r4,r16,92
    b3c0:	000b883a 	mov	r5,zero
    b3c4:	80000015 	stw	zero,0(r16)
    b3c8:	80000115 	stw	zero,4(r16)
    b3cc:	80000215 	stw	zero,8(r16)
    b3d0:	8080030d 	sth	r2,12(r16)
    b3d4:	80001915 	stw	zero,100(r16)
    b3d8:	8000038d 	sth	zero,14(r16)
    b3dc:	80000415 	stw	zero,16(r16)
    b3e0:	80000515 	stw	zero,20(r16)
    b3e4:	80000615 	stw	zero,24(r16)
    b3e8:	00070f80 	call	70f8 <memset>
    b3ec:	05800074 	movhi	r22,1
    b3f0:	94400217 	ldw	r17,8(r18)
    b3f4:	05400074 	movhi	r21,1
    b3f8:	05000074 	movhi	r20,1
    b3fc:	04c00074 	movhi	r19,1
    b400:	b5b91c04 	addi	r22,r22,-7056
    b404:	ad793304 	addi	r21,r21,-6964
    b408:	a5395204 	addi	r20,r20,-6840
    b40c:	9cf96904 	addi	r19,r19,-6748
    b410:	85800815 	stw	r22,32(r16)
    b414:	85400915 	stw	r21,36(r16)
    b418:	85000a15 	stw	r20,40(r16)
    b41c:	84c00b15 	stw	r19,44(r16)
    b420:	84000715 	stw	r16,28(r16)
    b424:	00800284 	movi	r2,10
    b428:	8880030d 	sth	r2,12(r17)
    b42c:	00800044 	movi	r2,1
    b430:	b80d883a 	mov	r6,r23
    b434:	89001704 	addi	r4,r17,92
    b438:	000b883a 	mov	r5,zero
    b43c:	88000015 	stw	zero,0(r17)
    b440:	88000115 	stw	zero,4(r17)
    b444:	88000215 	stw	zero,8(r17)
    b448:	88001915 	stw	zero,100(r17)
    b44c:	8880038d 	sth	r2,14(r17)
    b450:	88000415 	stw	zero,16(r17)
    b454:	88000515 	stw	zero,20(r17)
    b458:	88000615 	stw	zero,24(r17)
    b45c:	00070f80 	call	70f8 <memset>
    b460:	94000317 	ldw	r16,12(r18)
    b464:	00800484 	movi	r2,18
    b468:	8c400715 	stw	r17,28(r17)
    b46c:	8d800815 	stw	r22,32(r17)
    b470:	8d400915 	stw	r21,36(r17)
    b474:	8d000a15 	stw	r20,40(r17)
    b478:	8cc00b15 	stw	r19,44(r17)
    b47c:	8080030d 	sth	r2,12(r16)
    b480:	00800084 	movi	r2,2
    b484:	80000015 	stw	zero,0(r16)
    b488:	80000115 	stw	zero,4(r16)
    b48c:	80000215 	stw	zero,8(r16)
    b490:	80001915 	stw	zero,100(r16)
    b494:	8080038d 	sth	r2,14(r16)
    b498:	80000415 	stw	zero,16(r16)
    b49c:	80000515 	stw	zero,20(r16)
    b4a0:	80000615 	stw	zero,24(r16)
    b4a4:	b80d883a 	mov	r6,r23
    b4a8:	000b883a 	mov	r5,zero
    b4ac:	81001704 	addi	r4,r16,92
    b4b0:	00070f80 	call	70f8 <memset>
    b4b4:	00800044 	movi	r2,1
    b4b8:	84000715 	stw	r16,28(r16)
    b4bc:	85800815 	stw	r22,32(r16)
    b4c0:	85400915 	stw	r21,36(r16)
    b4c4:	85000a15 	stw	r20,40(r16)
    b4c8:	84c00b15 	stw	r19,44(r16)
    b4cc:	90800e15 	stw	r2,56(r18)
    b4d0:	dfc00817 	ldw	ra,32(sp)
    b4d4:	ddc00717 	ldw	r23,28(sp)
    b4d8:	dd800617 	ldw	r22,24(sp)
    b4dc:	dd400517 	ldw	r21,20(sp)
    b4e0:	dd000417 	ldw	r20,16(sp)
    b4e4:	dcc00317 	ldw	r19,12(sp)
    b4e8:	dc800217 	ldw	r18,8(sp)
    b4ec:	dc400117 	ldw	r17,4(sp)
    b4f0:	dc000017 	ldw	r16,0(sp)
    b4f4:	dec00904 	addi	sp,sp,36
    b4f8:	f800283a 	ret

0000b4fc <__fp_lock>:
    b4fc:	0005883a 	mov	r2,zero
    b500:	f800283a 	ret

0000b504 <__sfmoreglue>:
    b504:	defffc04 	addi	sp,sp,-16
    b508:	dc400115 	stw	r17,4(sp)
    b50c:	2c7fffc4 	addi	r17,r5,-1
    b510:	8c401a24 	muli	r17,r17,104
    b514:	dc800215 	stw	r18,8(sp)
    b518:	2825883a 	mov	r18,r5
    b51c:	89401d04 	addi	r5,r17,116
    b520:	dc000015 	stw	r16,0(sp)
    b524:	dfc00315 	stw	ra,12(sp)
    b528:	000c3fc0 	call	c3fc <_malloc_r>
    b52c:	1021883a 	mov	r16,r2
    b530:	10000726 	beq	r2,zero,b550 <__sfmoreglue+0x4c>
    b534:	11000304 	addi	r4,r2,12
    b538:	10000015 	stw	zero,0(r2)
    b53c:	14800115 	stw	r18,4(r2)
    b540:	11000215 	stw	r4,8(r2)
    b544:	89801a04 	addi	r6,r17,104
    b548:	000b883a 	mov	r5,zero
    b54c:	00070f80 	call	70f8 <memset>
    b550:	8005883a 	mov	r2,r16
    b554:	dfc00317 	ldw	ra,12(sp)
    b558:	dc800217 	ldw	r18,8(sp)
    b55c:	dc400117 	ldw	r17,4(sp)
    b560:	dc000017 	ldw	r16,0(sp)
    b564:	dec00404 	addi	sp,sp,16
    b568:	f800283a 	ret

0000b56c <__sfp>:
    b56c:	defffb04 	addi	sp,sp,-20
    b570:	dc000015 	stw	r16,0(sp)
    b574:	04020034 	movhi	r16,2048
    b578:	84097b04 	addi	r16,r16,9708
    b57c:	dcc00315 	stw	r19,12(sp)
    b580:	2027883a 	mov	r19,r4
    b584:	81000017 	ldw	r4,0(r16)
    b588:	dfc00415 	stw	ra,16(sp)
    b58c:	dc800215 	stw	r18,8(sp)
    b590:	20800e17 	ldw	r2,56(r4)
    b594:	dc400115 	stw	r17,4(sp)
    b598:	1000021e 	bne	r2,zero,b5a4 <__sfp+0x38>
    b59c:	000b3600 	call	b360 <__sinit.part.1>
    b5a0:	81000017 	ldw	r4,0(r16)
    b5a4:	2480b804 	addi	r18,r4,736
    b5a8:	047fffc4 	movi	r17,-1
    b5ac:	91000117 	ldw	r4,4(r18)
    b5b0:	94000217 	ldw	r16,8(r18)
    b5b4:	213fffc4 	addi	r4,r4,-1
    b5b8:	20000a16 	blt	r4,zero,b5e4 <__sfp+0x78>
    b5bc:	8080030f 	ldh	r2,12(r16)
    b5c0:	10000c26 	beq	r2,zero,b5f4 <__sfp+0x88>
    b5c4:	80c01d04 	addi	r3,r16,116
    b5c8:	00000206 	br	b5d4 <__sfp+0x68>
    b5cc:	18bfe60f 	ldh	r2,-104(r3)
    b5d0:	10000826 	beq	r2,zero,b5f4 <__sfp+0x88>
    b5d4:	213fffc4 	addi	r4,r4,-1
    b5d8:	1c3ffd04 	addi	r16,r3,-12
    b5dc:	18c01a04 	addi	r3,r3,104
    b5e0:	247ffa1e 	bne	r4,r17,b5cc <__alt_data_end+0xf000b5cc>
    b5e4:	90800017 	ldw	r2,0(r18)
    b5e8:	10001d26 	beq	r2,zero,b660 <__sfp+0xf4>
    b5ec:	1025883a 	mov	r18,r2
    b5f0:	003fee06 	br	b5ac <__alt_data_end+0xf000b5ac>
    b5f4:	00bfffc4 	movi	r2,-1
    b5f8:	8080038d 	sth	r2,14(r16)
    b5fc:	00800044 	movi	r2,1
    b600:	8080030d 	sth	r2,12(r16)
    b604:	80001915 	stw	zero,100(r16)
    b608:	80000015 	stw	zero,0(r16)
    b60c:	80000215 	stw	zero,8(r16)
    b610:	80000115 	stw	zero,4(r16)
    b614:	80000415 	stw	zero,16(r16)
    b618:	80000515 	stw	zero,20(r16)
    b61c:	80000615 	stw	zero,24(r16)
    b620:	01800204 	movi	r6,8
    b624:	000b883a 	mov	r5,zero
    b628:	81001704 	addi	r4,r16,92
    b62c:	00070f80 	call	70f8 <memset>
    b630:	8005883a 	mov	r2,r16
    b634:	80000c15 	stw	zero,48(r16)
    b638:	80000d15 	stw	zero,52(r16)
    b63c:	80001115 	stw	zero,68(r16)
    b640:	80001215 	stw	zero,72(r16)
    b644:	dfc00417 	ldw	ra,16(sp)
    b648:	dcc00317 	ldw	r19,12(sp)
    b64c:	dc800217 	ldw	r18,8(sp)
    b650:	dc400117 	ldw	r17,4(sp)
    b654:	dc000017 	ldw	r16,0(sp)
    b658:	dec00504 	addi	sp,sp,20
    b65c:	f800283a 	ret
    b660:	01400104 	movi	r5,4
    b664:	9809883a 	mov	r4,r19
    b668:	000b5040 	call	b504 <__sfmoreglue>
    b66c:	90800015 	stw	r2,0(r18)
    b670:	103fde1e 	bne	r2,zero,b5ec <__alt_data_end+0xf000b5ec>
    b674:	00800304 	movi	r2,12
    b678:	98800015 	stw	r2,0(r19)
    b67c:	0005883a 	mov	r2,zero
    b680:	003ff006 	br	b644 <__alt_data_end+0xf000b644>

0000b684 <_cleanup>:
    b684:	00820034 	movhi	r2,2048
    b688:	10897b04 	addi	r2,r2,9708
    b68c:	11000017 	ldw	r4,0(r2)
    b690:	01400074 	movhi	r5,1
    b694:	297f9204 	addi	r5,r5,-440
    b698:	000c0a01 	jmpi	c0a0 <_fwalk_reent>

0000b69c <__sinit>:
    b69c:	20800e17 	ldw	r2,56(r4)
    b6a0:	10000126 	beq	r2,zero,b6a8 <__sinit+0xc>
    b6a4:	f800283a 	ret
    b6a8:	000b3601 	jmpi	b360 <__sinit.part.1>

0000b6ac <__sfp_lock_acquire>:
    b6ac:	f800283a 	ret

0000b6b0 <__sfp_lock_release>:
    b6b0:	f800283a 	ret

0000b6b4 <__sinit_lock_acquire>:
    b6b4:	f800283a 	ret

0000b6b8 <__sinit_lock_release>:
    b6b8:	f800283a 	ret

0000b6bc <__fp_lock_all>:
    b6bc:	00820034 	movhi	r2,2048
    b6c0:	10897c04 	addi	r2,r2,9712
    b6c4:	11000017 	ldw	r4,0(r2)
    b6c8:	01400074 	movhi	r5,1
    b6cc:	296d3f04 	addi	r5,r5,-19204
    b6d0:	000bfdc1 	jmpi	bfdc <_fwalk>

0000b6d4 <__fp_unlock_all>:
    b6d4:	00820034 	movhi	r2,2048
    b6d8:	10897c04 	addi	r2,r2,9712
    b6dc:	11000017 	ldw	r4,0(r2)
    b6e0:	01400074 	movhi	r5,1
    b6e4:	296cd304 	addi	r5,r5,-19636
    b6e8:	000bfdc1 	jmpi	bfdc <_fwalk>

0000b6ec <_malloc_trim_r>:
    b6ec:	defffb04 	addi	sp,sp,-20
    b6f0:	dcc00315 	stw	r19,12(sp)
    b6f4:	04c20034 	movhi	r19,2048
    b6f8:	dc800215 	stw	r18,8(sp)
    b6fc:	dc400115 	stw	r17,4(sp)
    b700:	dc000015 	stw	r16,0(sp)
    b704:	dfc00415 	stw	ra,16(sp)
    b708:	2821883a 	mov	r16,r5
    b70c:	9cc30a04 	addi	r19,r19,3112
    b710:	2025883a 	mov	r18,r4
    b714:	00131840 	call	13184 <__malloc_lock>
    b718:	98800217 	ldw	r2,8(r19)
    b71c:	14400117 	ldw	r17,4(r2)
    b720:	00bfff04 	movi	r2,-4
    b724:	88a2703a 	and	r17,r17,r2
    b728:	8c21c83a 	sub	r16,r17,r16
    b72c:	8403fbc4 	addi	r16,r16,4079
    b730:	8020d33a 	srli	r16,r16,12
    b734:	0083ffc4 	movi	r2,4095
    b738:	843fffc4 	addi	r16,r16,-1
    b73c:	8020933a 	slli	r16,r16,12
    b740:	1400060e 	bge	r2,r16,b75c <_malloc_trim_r+0x70>
    b744:	000b883a 	mov	r5,zero
    b748:	9009883a 	mov	r4,r18
    b74c:	000e41c0 	call	e41c <_sbrk_r>
    b750:	98c00217 	ldw	r3,8(r19)
    b754:	1c47883a 	add	r3,r3,r17
    b758:	10c00a26 	beq	r2,r3,b784 <_malloc_trim_r+0x98>
    b75c:	9009883a 	mov	r4,r18
    b760:	00131a80 	call	131a8 <__malloc_unlock>
    b764:	0005883a 	mov	r2,zero
    b768:	dfc00417 	ldw	ra,16(sp)
    b76c:	dcc00317 	ldw	r19,12(sp)
    b770:	dc800217 	ldw	r18,8(sp)
    b774:	dc400117 	ldw	r17,4(sp)
    b778:	dc000017 	ldw	r16,0(sp)
    b77c:	dec00504 	addi	sp,sp,20
    b780:	f800283a 	ret
    b784:	040bc83a 	sub	r5,zero,r16
    b788:	9009883a 	mov	r4,r18
    b78c:	000e41c0 	call	e41c <_sbrk_r>
    b790:	00ffffc4 	movi	r3,-1
    b794:	10c00d26 	beq	r2,r3,b7cc <_malloc_trim_r+0xe0>
    b798:	00c20234 	movhi	r3,2056
    b79c:	18fe3704 	addi	r3,r3,-1828
    b7a0:	18800017 	ldw	r2,0(r3)
    b7a4:	99000217 	ldw	r4,8(r19)
    b7a8:	8c23c83a 	sub	r17,r17,r16
    b7ac:	8c400054 	ori	r17,r17,1
    b7b0:	1421c83a 	sub	r16,r2,r16
    b7b4:	24400115 	stw	r17,4(r4)
    b7b8:	9009883a 	mov	r4,r18
    b7bc:	1c000015 	stw	r16,0(r3)
    b7c0:	00131a80 	call	131a8 <__malloc_unlock>
    b7c4:	00800044 	movi	r2,1
    b7c8:	003fe706 	br	b768 <__alt_data_end+0xf000b768>
    b7cc:	000b883a 	mov	r5,zero
    b7d0:	9009883a 	mov	r4,r18
    b7d4:	000e41c0 	call	e41c <_sbrk_r>
    b7d8:	99000217 	ldw	r4,8(r19)
    b7dc:	014003c4 	movi	r5,15
    b7e0:	1107c83a 	sub	r3,r2,r4
    b7e4:	28ffdd0e 	bge	r5,r3,b75c <__alt_data_end+0xf000b75c>
    b7e8:	01420034 	movhi	r5,2048
    b7ec:	29497e04 	addi	r5,r5,9720
    b7f0:	29400017 	ldw	r5,0(r5)
    b7f4:	18c00054 	ori	r3,r3,1
    b7f8:	20c00115 	stw	r3,4(r4)
    b7fc:	00c20234 	movhi	r3,2056
    b800:	1145c83a 	sub	r2,r2,r5
    b804:	18fe3704 	addi	r3,r3,-1828
    b808:	18800015 	stw	r2,0(r3)
    b80c:	003fd306 	br	b75c <__alt_data_end+0xf000b75c>

0000b810 <_free_r>:
    b810:	28004126 	beq	r5,zero,b918 <_free_r+0x108>
    b814:	defffd04 	addi	sp,sp,-12
    b818:	dc400115 	stw	r17,4(sp)
    b81c:	dc000015 	stw	r16,0(sp)
    b820:	2023883a 	mov	r17,r4
    b824:	2821883a 	mov	r16,r5
    b828:	dfc00215 	stw	ra,8(sp)
    b82c:	00131840 	call	13184 <__malloc_lock>
    b830:	81ffff17 	ldw	r7,-4(r16)
    b834:	00bfff84 	movi	r2,-2
    b838:	01020034 	movhi	r4,2048
    b83c:	81bffe04 	addi	r6,r16,-8
    b840:	3884703a 	and	r2,r7,r2
    b844:	21030a04 	addi	r4,r4,3112
    b848:	308b883a 	add	r5,r6,r2
    b84c:	2a400117 	ldw	r9,4(r5)
    b850:	22000217 	ldw	r8,8(r4)
    b854:	00ffff04 	movi	r3,-4
    b858:	48c6703a 	and	r3,r9,r3
    b85c:	2a005726 	beq	r5,r8,b9bc <_free_r+0x1ac>
    b860:	28c00115 	stw	r3,4(r5)
    b864:	39c0004c 	andi	r7,r7,1
    b868:	3800091e 	bne	r7,zero,b890 <_free_r+0x80>
    b86c:	823ffe17 	ldw	r8,-8(r16)
    b870:	22400204 	addi	r9,r4,8
    b874:	320dc83a 	sub	r6,r6,r8
    b878:	31c00217 	ldw	r7,8(r6)
    b87c:	1205883a 	add	r2,r2,r8
    b880:	3a406526 	beq	r7,r9,ba18 <_free_r+0x208>
    b884:	32000317 	ldw	r8,12(r6)
    b888:	3a000315 	stw	r8,12(r7)
    b88c:	41c00215 	stw	r7,8(r8)
    b890:	28cf883a 	add	r7,r5,r3
    b894:	39c00117 	ldw	r7,4(r7)
    b898:	39c0004c 	andi	r7,r7,1
    b89c:	38003a26 	beq	r7,zero,b988 <_free_r+0x178>
    b8a0:	10c00054 	ori	r3,r2,1
    b8a4:	30c00115 	stw	r3,4(r6)
    b8a8:	3087883a 	add	r3,r6,r2
    b8ac:	18800015 	stw	r2,0(r3)
    b8b0:	00c07fc4 	movi	r3,511
    b8b4:	18801936 	bltu	r3,r2,b91c <_free_r+0x10c>
    b8b8:	1004d0fa 	srli	r2,r2,3
    b8bc:	01c00044 	movi	r7,1
    b8c0:	21400117 	ldw	r5,4(r4)
    b8c4:	10c00044 	addi	r3,r2,1
    b8c8:	18c7883a 	add	r3,r3,r3
    b8cc:	1005d0ba 	srai	r2,r2,2
    b8d0:	18c7883a 	add	r3,r3,r3
    b8d4:	18c7883a 	add	r3,r3,r3
    b8d8:	1907883a 	add	r3,r3,r4
    b8dc:	3884983a 	sll	r2,r7,r2
    b8e0:	19c00017 	ldw	r7,0(r3)
    b8e4:	1a3ffe04 	addi	r8,r3,-8
    b8e8:	1144b03a 	or	r2,r2,r5
    b8ec:	32000315 	stw	r8,12(r6)
    b8f0:	31c00215 	stw	r7,8(r6)
    b8f4:	20800115 	stw	r2,4(r4)
    b8f8:	19800015 	stw	r6,0(r3)
    b8fc:	39800315 	stw	r6,12(r7)
    b900:	8809883a 	mov	r4,r17
    b904:	dfc00217 	ldw	ra,8(sp)
    b908:	dc400117 	ldw	r17,4(sp)
    b90c:	dc000017 	ldw	r16,0(sp)
    b910:	dec00304 	addi	sp,sp,12
    b914:	00131a81 	jmpi	131a8 <__malloc_unlock>
    b918:	f800283a 	ret
    b91c:	100ad27a 	srli	r5,r2,9
    b920:	00c00104 	movi	r3,4
    b924:	19404a36 	bltu	r3,r5,ba50 <_free_r+0x240>
    b928:	100ad1ba 	srli	r5,r2,6
    b92c:	28c00e44 	addi	r3,r5,57
    b930:	18c7883a 	add	r3,r3,r3
    b934:	29400e04 	addi	r5,r5,56
    b938:	18c7883a 	add	r3,r3,r3
    b93c:	18c7883a 	add	r3,r3,r3
    b940:	1909883a 	add	r4,r3,r4
    b944:	20c00017 	ldw	r3,0(r4)
    b948:	01c20034 	movhi	r7,2048
    b94c:	213ffe04 	addi	r4,r4,-8
    b950:	39c30a04 	addi	r7,r7,3112
    b954:	20c04426 	beq	r4,r3,ba68 <_free_r+0x258>
    b958:	01ffff04 	movi	r7,-4
    b95c:	19400117 	ldw	r5,4(r3)
    b960:	29ca703a 	and	r5,r5,r7
    b964:	1140022e 	bgeu	r2,r5,b970 <_free_r+0x160>
    b968:	18c00217 	ldw	r3,8(r3)
    b96c:	20fffb1e 	bne	r4,r3,b95c <__alt_data_end+0xf000b95c>
    b970:	19000317 	ldw	r4,12(r3)
    b974:	31000315 	stw	r4,12(r6)
    b978:	30c00215 	stw	r3,8(r6)
    b97c:	21800215 	stw	r6,8(r4)
    b980:	19800315 	stw	r6,12(r3)
    b984:	003fde06 	br	b900 <__alt_data_end+0xf000b900>
    b988:	29c00217 	ldw	r7,8(r5)
    b98c:	10c5883a 	add	r2,r2,r3
    b990:	00c20034 	movhi	r3,2048
    b994:	18c30c04 	addi	r3,r3,3120
    b998:	38c03b26 	beq	r7,r3,ba88 <_free_r+0x278>
    b99c:	2a000317 	ldw	r8,12(r5)
    b9a0:	11400054 	ori	r5,r2,1
    b9a4:	3087883a 	add	r3,r6,r2
    b9a8:	3a000315 	stw	r8,12(r7)
    b9ac:	41c00215 	stw	r7,8(r8)
    b9b0:	31400115 	stw	r5,4(r6)
    b9b4:	18800015 	stw	r2,0(r3)
    b9b8:	003fbd06 	br	b8b0 <__alt_data_end+0xf000b8b0>
    b9bc:	39c0004c 	andi	r7,r7,1
    b9c0:	10c5883a 	add	r2,r2,r3
    b9c4:	3800071e 	bne	r7,zero,b9e4 <_free_r+0x1d4>
    b9c8:	81fffe17 	ldw	r7,-8(r16)
    b9cc:	31cdc83a 	sub	r6,r6,r7
    b9d0:	30c00317 	ldw	r3,12(r6)
    b9d4:	31400217 	ldw	r5,8(r6)
    b9d8:	11c5883a 	add	r2,r2,r7
    b9dc:	28c00315 	stw	r3,12(r5)
    b9e0:	19400215 	stw	r5,8(r3)
    b9e4:	10c00054 	ori	r3,r2,1
    b9e8:	30c00115 	stw	r3,4(r6)
    b9ec:	00c20034 	movhi	r3,2048
    b9f0:	18c97f04 	addi	r3,r3,9724
    b9f4:	18c00017 	ldw	r3,0(r3)
    b9f8:	21800215 	stw	r6,8(r4)
    b9fc:	10ffc036 	bltu	r2,r3,b900 <__alt_data_end+0xf000b900>
    ba00:	00820034 	movhi	r2,2048
    ba04:	1089bc04 	addi	r2,r2,9968
    ba08:	11400017 	ldw	r5,0(r2)
    ba0c:	8809883a 	mov	r4,r17
    ba10:	000b6ec0 	call	b6ec <_malloc_trim_r>
    ba14:	003fba06 	br	b900 <__alt_data_end+0xf000b900>
    ba18:	28c9883a 	add	r4,r5,r3
    ba1c:	21000117 	ldw	r4,4(r4)
    ba20:	2100004c 	andi	r4,r4,1
    ba24:	2000391e 	bne	r4,zero,bb0c <_free_r+0x2fc>
    ba28:	29c00217 	ldw	r7,8(r5)
    ba2c:	29000317 	ldw	r4,12(r5)
    ba30:	1885883a 	add	r2,r3,r2
    ba34:	10c00054 	ori	r3,r2,1
    ba38:	39000315 	stw	r4,12(r7)
    ba3c:	21c00215 	stw	r7,8(r4)
    ba40:	30c00115 	stw	r3,4(r6)
    ba44:	308d883a 	add	r6,r6,r2
    ba48:	30800015 	stw	r2,0(r6)
    ba4c:	003fac06 	br	b900 <__alt_data_end+0xf000b900>
    ba50:	00c00504 	movi	r3,20
    ba54:	19401536 	bltu	r3,r5,baac <_free_r+0x29c>
    ba58:	28c01704 	addi	r3,r5,92
    ba5c:	18c7883a 	add	r3,r3,r3
    ba60:	294016c4 	addi	r5,r5,91
    ba64:	003fb406 	br	b938 <__alt_data_end+0xf000b938>
    ba68:	280bd0ba 	srai	r5,r5,2
    ba6c:	00c00044 	movi	r3,1
    ba70:	38800117 	ldw	r2,4(r7)
    ba74:	194a983a 	sll	r5,r3,r5
    ba78:	2007883a 	mov	r3,r4
    ba7c:	2884b03a 	or	r2,r5,r2
    ba80:	38800115 	stw	r2,4(r7)
    ba84:	003fbb06 	br	b974 <__alt_data_end+0xf000b974>
    ba88:	21800515 	stw	r6,20(r4)
    ba8c:	21800415 	stw	r6,16(r4)
    ba90:	10c00054 	ori	r3,r2,1
    ba94:	31c00315 	stw	r7,12(r6)
    ba98:	31c00215 	stw	r7,8(r6)
    ba9c:	30c00115 	stw	r3,4(r6)
    baa0:	308d883a 	add	r6,r6,r2
    baa4:	30800015 	stw	r2,0(r6)
    baa8:	003f9506 	br	b900 <__alt_data_end+0xf000b900>
    baac:	00c01504 	movi	r3,84
    bab0:	19400536 	bltu	r3,r5,bac8 <_free_r+0x2b8>
    bab4:	100ad33a 	srli	r5,r2,12
    bab8:	28c01bc4 	addi	r3,r5,111
    babc:	18c7883a 	add	r3,r3,r3
    bac0:	29401b84 	addi	r5,r5,110
    bac4:	003f9c06 	br	b938 <__alt_data_end+0xf000b938>
    bac8:	00c05504 	movi	r3,340
    bacc:	19400536 	bltu	r3,r5,bae4 <_free_r+0x2d4>
    bad0:	100ad3fa 	srli	r5,r2,15
    bad4:	28c01e04 	addi	r3,r5,120
    bad8:	18c7883a 	add	r3,r3,r3
    badc:	29401dc4 	addi	r5,r5,119
    bae0:	003f9506 	br	b938 <__alt_data_end+0xf000b938>
    bae4:	00c15504 	movi	r3,1364
    bae8:	19400536 	bltu	r3,r5,bb00 <_free_r+0x2f0>
    baec:	100ad4ba 	srli	r5,r2,18
    baf0:	28c01f44 	addi	r3,r5,125
    baf4:	18c7883a 	add	r3,r3,r3
    baf8:	29401f04 	addi	r5,r5,124
    bafc:	003f8e06 	br	b938 <__alt_data_end+0xf000b938>
    bb00:	00c03f84 	movi	r3,254
    bb04:	01401f84 	movi	r5,126
    bb08:	003f8b06 	br	b938 <__alt_data_end+0xf000b938>
    bb0c:	10c00054 	ori	r3,r2,1
    bb10:	30c00115 	stw	r3,4(r6)
    bb14:	308d883a 	add	r6,r6,r2
    bb18:	30800015 	stw	r2,0(r6)
    bb1c:	003f7806 	br	b900 <__alt_data_end+0xf000b900>

0000bb20 <__sfvwrite_r>:
    bb20:	30800217 	ldw	r2,8(r6)
    bb24:	10006726 	beq	r2,zero,bcc4 <__sfvwrite_r+0x1a4>
    bb28:	28c0030b 	ldhu	r3,12(r5)
    bb2c:	defff404 	addi	sp,sp,-48
    bb30:	dd400715 	stw	r21,28(sp)
    bb34:	dd000615 	stw	r20,24(sp)
    bb38:	dc000215 	stw	r16,8(sp)
    bb3c:	dfc00b15 	stw	ra,44(sp)
    bb40:	df000a15 	stw	fp,40(sp)
    bb44:	ddc00915 	stw	r23,36(sp)
    bb48:	dd800815 	stw	r22,32(sp)
    bb4c:	dcc00515 	stw	r19,20(sp)
    bb50:	dc800415 	stw	r18,16(sp)
    bb54:	dc400315 	stw	r17,12(sp)
    bb58:	1880020c 	andi	r2,r3,8
    bb5c:	2821883a 	mov	r16,r5
    bb60:	202b883a 	mov	r21,r4
    bb64:	3029883a 	mov	r20,r6
    bb68:	10002726 	beq	r2,zero,bc08 <__sfvwrite_r+0xe8>
    bb6c:	28800417 	ldw	r2,16(r5)
    bb70:	10002526 	beq	r2,zero,bc08 <__sfvwrite_r+0xe8>
    bb74:	1880008c 	andi	r2,r3,2
    bb78:	a4400017 	ldw	r17,0(r20)
    bb7c:	10002a26 	beq	r2,zero,bc28 <__sfvwrite_r+0x108>
    bb80:	05a00034 	movhi	r22,32768
    bb84:	0027883a 	mov	r19,zero
    bb88:	0025883a 	mov	r18,zero
    bb8c:	b5bf0004 	addi	r22,r22,-1024
    bb90:	980d883a 	mov	r6,r19
    bb94:	a809883a 	mov	r4,r21
    bb98:	90004626 	beq	r18,zero,bcb4 <__sfvwrite_r+0x194>
    bb9c:	900f883a 	mov	r7,r18
    bba0:	b480022e 	bgeu	r22,r18,bbac <__sfvwrite_r+0x8c>
    bba4:	01e00034 	movhi	r7,32768
    bba8:	39ff0004 	addi	r7,r7,-1024
    bbac:	80800917 	ldw	r2,36(r16)
    bbb0:	81400717 	ldw	r5,28(r16)
    bbb4:	103ee83a 	callr	r2
    bbb8:	0080570e 	bge	zero,r2,bd18 <__sfvwrite_r+0x1f8>
    bbbc:	a0c00217 	ldw	r3,8(r20)
    bbc0:	98a7883a 	add	r19,r19,r2
    bbc4:	90a5c83a 	sub	r18,r18,r2
    bbc8:	1885c83a 	sub	r2,r3,r2
    bbcc:	a0800215 	stw	r2,8(r20)
    bbd0:	103fef1e 	bne	r2,zero,bb90 <__alt_data_end+0xf000bb90>
    bbd4:	0005883a 	mov	r2,zero
    bbd8:	dfc00b17 	ldw	ra,44(sp)
    bbdc:	df000a17 	ldw	fp,40(sp)
    bbe0:	ddc00917 	ldw	r23,36(sp)
    bbe4:	dd800817 	ldw	r22,32(sp)
    bbe8:	dd400717 	ldw	r21,28(sp)
    bbec:	dd000617 	ldw	r20,24(sp)
    bbf0:	dcc00517 	ldw	r19,20(sp)
    bbf4:	dc800417 	ldw	r18,16(sp)
    bbf8:	dc400317 	ldw	r17,12(sp)
    bbfc:	dc000217 	ldw	r16,8(sp)
    bc00:	dec00c04 	addi	sp,sp,48
    bc04:	f800283a 	ret
    bc08:	800b883a 	mov	r5,r16
    bc0c:	a809883a 	mov	r4,r21
    bc10:	00096c80 	call	96c8 <__swsetup_r>
    bc14:	1000eb1e 	bne	r2,zero,bfc4 <__sfvwrite_r+0x4a4>
    bc18:	80c0030b 	ldhu	r3,12(r16)
    bc1c:	a4400017 	ldw	r17,0(r20)
    bc20:	1880008c 	andi	r2,r3,2
    bc24:	103fd61e 	bne	r2,zero,bb80 <__alt_data_end+0xf000bb80>
    bc28:	1880004c 	andi	r2,r3,1
    bc2c:	10003f1e 	bne	r2,zero,bd2c <__sfvwrite_r+0x20c>
    bc30:	0039883a 	mov	fp,zero
    bc34:	0025883a 	mov	r18,zero
    bc38:	90001a26 	beq	r18,zero,bca4 <__sfvwrite_r+0x184>
    bc3c:	1880800c 	andi	r2,r3,512
    bc40:	84c00217 	ldw	r19,8(r16)
    bc44:	10002126 	beq	r2,zero,bccc <__sfvwrite_r+0x1ac>
    bc48:	982f883a 	mov	r23,r19
    bc4c:	94c09336 	bltu	r18,r19,be9c <__sfvwrite_r+0x37c>
    bc50:	1881200c 	andi	r2,r3,1152
    bc54:	10009e1e 	bne	r2,zero,bed0 <__sfvwrite_r+0x3b0>
    bc58:	81000017 	ldw	r4,0(r16)
    bc5c:	b80d883a 	mov	r6,r23
    bc60:	e00b883a 	mov	r5,fp
    bc64:	000ccec0 	call	ccec <memmove>
    bc68:	80c00217 	ldw	r3,8(r16)
    bc6c:	81000017 	ldw	r4,0(r16)
    bc70:	9005883a 	mov	r2,r18
    bc74:	1ce7c83a 	sub	r19,r3,r19
    bc78:	25cf883a 	add	r7,r4,r23
    bc7c:	84c00215 	stw	r19,8(r16)
    bc80:	81c00015 	stw	r7,0(r16)
    bc84:	a0c00217 	ldw	r3,8(r20)
    bc88:	e0b9883a 	add	fp,fp,r2
    bc8c:	90a5c83a 	sub	r18,r18,r2
    bc90:	18a7c83a 	sub	r19,r3,r2
    bc94:	a4c00215 	stw	r19,8(r20)
    bc98:	983fce26 	beq	r19,zero,bbd4 <__alt_data_end+0xf000bbd4>
    bc9c:	80c0030b 	ldhu	r3,12(r16)
    bca0:	903fe61e 	bne	r18,zero,bc3c <__alt_data_end+0xf000bc3c>
    bca4:	8f000017 	ldw	fp,0(r17)
    bca8:	8c800117 	ldw	r18,4(r17)
    bcac:	8c400204 	addi	r17,r17,8
    bcb0:	003fe106 	br	bc38 <__alt_data_end+0xf000bc38>
    bcb4:	8cc00017 	ldw	r19,0(r17)
    bcb8:	8c800117 	ldw	r18,4(r17)
    bcbc:	8c400204 	addi	r17,r17,8
    bcc0:	003fb306 	br	bb90 <__alt_data_end+0xf000bb90>
    bcc4:	0005883a 	mov	r2,zero
    bcc8:	f800283a 	ret
    bccc:	81000017 	ldw	r4,0(r16)
    bcd0:	80800417 	ldw	r2,16(r16)
    bcd4:	11005736 	bltu	r2,r4,be34 <__sfvwrite_r+0x314>
    bcd8:	85c00517 	ldw	r23,20(r16)
    bcdc:	95c05536 	bltu	r18,r23,be34 <__sfvwrite_r+0x314>
    bce0:	00a00034 	movhi	r2,32768
    bce4:	10bfffc4 	addi	r2,r2,-1
    bce8:	9009883a 	mov	r4,r18
    bcec:	1480012e 	bgeu	r2,r18,bcf4 <__sfvwrite_r+0x1d4>
    bcf0:	1009883a 	mov	r4,r2
    bcf4:	b80b883a 	mov	r5,r23
    bcf8:	0006d800 	call	6d80 <__divsi3>
    bcfc:	15cf383a 	mul	r7,r2,r23
    bd00:	81400717 	ldw	r5,28(r16)
    bd04:	80800917 	ldw	r2,36(r16)
    bd08:	e00d883a 	mov	r6,fp
    bd0c:	a809883a 	mov	r4,r21
    bd10:	103ee83a 	callr	r2
    bd14:	00bfdb16 	blt	zero,r2,bc84 <__alt_data_end+0xf000bc84>
    bd18:	8080030b 	ldhu	r2,12(r16)
    bd1c:	10801014 	ori	r2,r2,64
    bd20:	8080030d 	sth	r2,12(r16)
    bd24:	00bfffc4 	movi	r2,-1
    bd28:	003fab06 	br	bbd8 <__alt_data_end+0xf000bbd8>
    bd2c:	0027883a 	mov	r19,zero
    bd30:	0011883a 	mov	r8,zero
    bd34:	0039883a 	mov	fp,zero
    bd38:	0025883a 	mov	r18,zero
    bd3c:	90001f26 	beq	r18,zero,bdbc <__sfvwrite_r+0x29c>
    bd40:	40005a26 	beq	r8,zero,beac <__sfvwrite_r+0x38c>
    bd44:	982d883a 	mov	r22,r19
    bd48:	94c0012e 	bgeu	r18,r19,bd50 <__sfvwrite_r+0x230>
    bd4c:	902d883a 	mov	r22,r18
    bd50:	81000017 	ldw	r4,0(r16)
    bd54:	80800417 	ldw	r2,16(r16)
    bd58:	b02f883a 	mov	r23,r22
    bd5c:	81c00517 	ldw	r7,20(r16)
    bd60:	1100032e 	bgeu	r2,r4,bd70 <__sfvwrite_r+0x250>
    bd64:	80c00217 	ldw	r3,8(r16)
    bd68:	38c7883a 	add	r3,r7,r3
    bd6c:	1d801816 	blt	r3,r22,bdd0 <__sfvwrite_r+0x2b0>
    bd70:	b1c03e16 	blt	r22,r7,be6c <__sfvwrite_r+0x34c>
    bd74:	80800917 	ldw	r2,36(r16)
    bd78:	81400717 	ldw	r5,28(r16)
    bd7c:	e00d883a 	mov	r6,fp
    bd80:	da000115 	stw	r8,4(sp)
    bd84:	a809883a 	mov	r4,r21
    bd88:	103ee83a 	callr	r2
    bd8c:	102f883a 	mov	r23,r2
    bd90:	da000117 	ldw	r8,4(sp)
    bd94:	00bfe00e 	bge	zero,r2,bd18 <__alt_data_end+0xf000bd18>
    bd98:	9de7c83a 	sub	r19,r19,r23
    bd9c:	98001f26 	beq	r19,zero,be1c <__sfvwrite_r+0x2fc>
    bda0:	a0800217 	ldw	r2,8(r20)
    bda4:	e5f9883a 	add	fp,fp,r23
    bda8:	95e5c83a 	sub	r18,r18,r23
    bdac:	15efc83a 	sub	r23,r2,r23
    bdb0:	a5c00215 	stw	r23,8(r20)
    bdb4:	b83f8726 	beq	r23,zero,bbd4 <__alt_data_end+0xf000bbd4>
    bdb8:	903fe11e 	bne	r18,zero,bd40 <__alt_data_end+0xf000bd40>
    bdbc:	8f000017 	ldw	fp,0(r17)
    bdc0:	8c800117 	ldw	r18,4(r17)
    bdc4:	0011883a 	mov	r8,zero
    bdc8:	8c400204 	addi	r17,r17,8
    bdcc:	003fdb06 	br	bd3c <__alt_data_end+0xf000bd3c>
    bdd0:	180d883a 	mov	r6,r3
    bdd4:	e00b883a 	mov	r5,fp
    bdd8:	da000115 	stw	r8,4(sp)
    bddc:	d8c00015 	stw	r3,0(sp)
    bde0:	000ccec0 	call	ccec <memmove>
    bde4:	d8c00017 	ldw	r3,0(sp)
    bde8:	80800017 	ldw	r2,0(r16)
    bdec:	800b883a 	mov	r5,r16
    bdf0:	a809883a 	mov	r4,r21
    bdf4:	10c5883a 	add	r2,r2,r3
    bdf8:	80800015 	stw	r2,0(r16)
    bdfc:	d8c00015 	stw	r3,0(sp)
    be00:	000b2c00 	call	b2c0 <_fflush_r>
    be04:	d8c00017 	ldw	r3,0(sp)
    be08:	da000117 	ldw	r8,4(sp)
    be0c:	103fc21e 	bne	r2,zero,bd18 <__alt_data_end+0xf000bd18>
    be10:	182f883a 	mov	r23,r3
    be14:	9de7c83a 	sub	r19,r19,r23
    be18:	983fe11e 	bne	r19,zero,bda0 <__alt_data_end+0xf000bda0>
    be1c:	800b883a 	mov	r5,r16
    be20:	a809883a 	mov	r4,r21
    be24:	000b2c00 	call	b2c0 <_fflush_r>
    be28:	103fbb1e 	bne	r2,zero,bd18 <__alt_data_end+0xf000bd18>
    be2c:	0011883a 	mov	r8,zero
    be30:	003fdb06 	br	bda0 <__alt_data_end+0xf000bda0>
    be34:	94c0012e 	bgeu	r18,r19,be3c <__sfvwrite_r+0x31c>
    be38:	9027883a 	mov	r19,r18
    be3c:	980d883a 	mov	r6,r19
    be40:	e00b883a 	mov	r5,fp
    be44:	000ccec0 	call	ccec <memmove>
    be48:	80800217 	ldw	r2,8(r16)
    be4c:	80c00017 	ldw	r3,0(r16)
    be50:	14c5c83a 	sub	r2,r2,r19
    be54:	1cc7883a 	add	r3,r3,r19
    be58:	80800215 	stw	r2,8(r16)
    be5c:	80c00015 	stw	r3,0(r16)
    be60:	10004326 	beq	r2,zero,bf70 <__sfvwrite_r+0x450>
    be64:	9805883a 	mov	r2,r19
    be68:	003f8606 	br	bc84 <__alt_data_end+0xf000bc84>
    be6c:	b00d883a 	mov	r6,r22
    be70:	e00b883a 	mov	r5,fp
    be74:	da000115 	stw	r8,4(sp)
    be78:	000ccec0 	call	ccec <memmove>
    be7c:	80800217 	ldw	r2,8(r16)
    be80:	80c00017 	ldw	r3,0(r16)
    be84:	da000117 	ldw	r8,4(sp)
    be88:	1585c83a 	sub	r2,r2,r22
    be8c:	1dad883a 	add	r22,r3,r22
    be90:	80800215 	stw	r2,8(r16)
    be94:	85800015 	stw	r22,0(r16)
    be98:	003fbf06 	br	bd98 <__alt_data_end+0xf000bd98>
    be9c:	81000017 	ldw	r4,0(r16)
    bea0:	9027883a 	mov	r19,r18
    bea4:	902f883a 	mov	r23,r18
    bea8:	003f6c06 	br	bc5c <__alt_data_end+0xf000bc5c>
    beac:	900d883a 	mov	r6,r18
    beb0:	01400284 	movi	r5,10
    beb4:	e009883a 	mov	r4,fp
    beb8:	000cc080 	call	cc08 <memchr>
    bebc:	10003e26 	beq	r2,zero,bfb8 <__sfvwrite_r+0x498>
    bec0:	10800044 	addi	r2,r2,1
    bec4:	1727c83a 	sub	r19,r2,fp
    bec8:	02000044 	movi	r8,1
    becc:	003f9d06 	br	bd44 <__alt_data_end+0xf000bd44>
    bed0:	80800517 	ldw	r2,20(r16)
    bed4:	81400417 	ldw	r5,16(r16)
    bed8:	81c00017 	ldw	r7,0(r16)
    bedc:	10a7883a 	add	r19,r2,r2
    bee0:	9885883a 	add	r2,r19,r2
    bee4:	1026d7fa 	srli	r19,r2,31
    bee8:	396dc83a 	sub	r22,r7,r5
    beec:	b1000044 	addi	r4,r22,1
    bef0:	9885883a 	add	r2,r19,r2
    bef4:	1027d07a 	srai	r19,r2,1
    bef8:	2485883a 	add	r2,r4,r18
    befc:	980d883a 	mov	r6,r19
    bf00:	9880022e 	bgeu	r19,r2,bf0c <__sfvwrite_r+0x3ec>
    bf04:	1027883a 	mov	r19,r2
    bf08:	100d883a 	mov	r6,r2
    bf0c:	18c1000c 	andi	r3,r3,1024
    bf10:	18001c26 	beq	r3,zero,bf84 <__sfvwrite_r+0x464>
    bf14:	300b883a 	mov	r5,r6
    bf18:	a809883a 	mov	r4,r21
    bf1c:	000c3fc0 	call	c3fc <_malloc_r>
    bf20:	102f883a 	mov	r23,r2
    bf24:	10002926 	beq	r2,zero,bfcc <__sfvwrite_r+0x4ac>
    bf28:	81400417 	ldw	r5,16(r16)
    bf2c:	b00d883a 	mov	r6,r22
    bf30:	1009883a 	mov	r4,r2
    bf34:	0006fb00 	call	6fb0 <memcpy>
    bf38:	8080030b 	ldhu	r2,12(r16)
    bf3c:	00fedfc4 	movi	r3,-1153
    bf40:	10c4703a 	and	r2,r2,r3
    bf44:	10802014 	ori	r2,r2,128
    bf48:	8080030d 	sth	r2,12(r16)
    bf4c:	bd89883a 	add	r4,r23,r22
    bf50:	9d8fc83a 	sub	r7,r19,r22
    bf54:	85c00415 	stw	r23,16(r16)
    bf58:	84c00515 	stw	r19,20(r16)
    bf5c:	81000015 	stw	r4,0(r16)
    bf60:	9027883a 	mov	r19,r18
    bf64:	81c00215 	stw	r7,8(r16)
    bf68:	902f883a 	mov	r23,r18
    bf6c:	003f3b06 	br	bc5c <__alt_data_end+0xf000bc5c>
    bf70:	800b883a 	mov	r5,r16
    bf74:	a809883a 	mov	r4,r21
    bf78:	000b2c00 	call	b2c0 <_fflush_r>
    bf7c:	103fb926 	beq	r2,zero,be64 <__alt_data_end+0xf000be64>
    bf80:	003f6506 	br	bd18 <__alt_data_end+0xf000bd18>
    bf84:	a809883a 	mov	r4,r21
    bf88:	000de440 	call	de44 <_realloc_r>
    bf8c:	102f883a 	mov	r23,r2
    bf90:	103fee1e 	bne	r2,zero,bf4c <__alt_data_end+0xf000bf4c>
    bf94:	81400417 	ldw	r5,16(r16)
    bf98:	a809883a 	mov	r4,r21
    bf9c:	000b8100 	call	b810 <_free_r>
    bfa0:	8080030b 	ldhu	r2,12(r16)
    bfa4:	00ffdfc4 	movi	r3,-129
    bfa8:	1884703a 	and	r2,r3,r2
    bfac:	00c00304 	movi	r3,12
    bfb0:	a8c00015 	stw	r3,0(r21)
    bfb4:	003f5906 	br	bd1c <__alt_data_end+0xf000bd1c>
    bfb8:	94c00044 	addi	r19,r18,1
    bfbc:	02000044 	movi	r8,1
    bfc0:	003f6006 	br	bd44 <__alt_data_end+0xf000bd44>
    bfc4:	00bfffc4 	movi	r2,-1
    bfc8:	003f0306 	br	bbd8 <__alt_data_end+0xf000bbd8>
    bfcc:	00800304 	movi	r2,12
    bfd0:	a8800015 	stw	r2,0(r21)
    bfd4:	8080030b 	ldhu	r2,12(r16)
    bfd8:	003f5006 	br	bd1c <__alt_data_end+0xf000bd1c>

0000bfdc <_fwalk>:
    bfdc:	defff704 	addi	sp,sp,-36
    bfe0:	dd000415 	stw	r20,16(sp)
    bfe4:	dfc00815 	stw	ra,32(sp)
    bfe8:	ddc00715 	stw	r23,28(sp)
    bfec:	dd800615 	stw	r22,24(sp)
    bff0:	dd400515 	stw	r21,20(sp)
    bff4:	dcc00315 	stw	r19,12(sp)
    bff8:	dc800215 	stw	r18,8(sp)
    bffc:	dc400115 	stw	r17,4(sp)
    c000:	dc000015 	stw	r16,0(sp)
    c004:	2500b804 	addi	r20,r4,736
    c008:	a0002326 	beq	r20,zero,c098 <_fwalk+0xbc>
    c00c:	282b883a 	mov	r21,r5
    c010:	002f883a 	mov	r23,zero
    c014:	05800044 	movi	r22,1
    c018:	04ffffc4 	movi	r19,-1
    c01c:	a4400117 	ldw	r17,4(r20)
    c020:	a4800217 	ldw	r18,8(r20)
    c024:	8c7fffc4 	addi	r17,r17,-1
    c028:	88000d16 	blt	r17,zero,c060 <_fwalk+0x84>
    c02c:	94000304 	addi	r16,r18,12
    c030:	94800384 	addi	r18,r18,14
    c034:	8080000b 	ldhu	r2,0(r16)
    c038:	8c7fffc4 	addi	r17,r17,-1
    c03c:	813ffd04 	addi	r4,r16,-12
    c040:	b080042e 	bgeu	r22,r2,c054 <_fwalk+0x78>
    c044:	9080000f 	ldh	r2,0(r18)
    c048:	14c00226 	beq	r2,r19,c054 <_fwalk+0x78>
    c04c:	a83ee83a 	callr	r21
    c050:	b8aeb03a 	or	r23,r23,r2
    c054:	84001a04 	addi	r16,r16,104
    c058:	94801a04 	addi	r18,r18,104
    c05c:	8cfff51e 	bne	r17,r19,c034 <__alt_data_end+0xf000c034>
    c060:	a5000017 	ldw	r20,0(r20)
    c064:	a03fed1e 	bne	r20,zero,c01c <__alt_data_end+0xf000c01c>
    c068:	b805883a 	mov	r2,r23
    c06c:	dfc00817 	ldw	ra,32(sp)
    c070:	ddc00717 	ldw	r23,28(sp)
    c074:	dd800617 	ldw	r22,24(sp)
    c078:	dd400517 	ldw	r21,20(sp)
    c07c:	dd000417 	ldw	r20,16(sp)
    c080:	dcc00317 	ldw	r19,12(sp)
    c084:	dc800217 	ldw	r18,8(sp)
    c088:	dc400117 	ldw	r17,4(sp)
    c08c:	dc000017 	ldw	r16,0(sp)
    c090:	dec00904 	addi	sp,sp,36
    c094:	f800283a 	ret
    c098:	002f883a 	mov	r23,zero
    c09c:	003ff206 	br	c068 <__alt_data_end+0xf000c068>

0000c0a0 <_fwalk_reent>:
    c0a0:	defff704 	addi	sp,sp,-36
    c0a4:	dd000415 	stw	r20,16(sp)
    c0a8:	dfc00815 	stw	ra,32(sp)
    c0ac:	ddc00715 	stw	r23,28(sp)
    c0b0:	dd800615 	stw	r22,24(sp)
    c0b4:	dd400515 	stw	r21,20(sp)
    c0b8:	dcc00315 	stw	r19,12(sp)
    c0bc:	dc800215 	stw	r18,8(sp)
    c0c0:	dc400115 	stw	r17,4(sp)
    c0c4:	dc000015 	stw	r16,0(sp)
    c0c8:	2500b804 	addi	r20,r4,736
    c0cc:	a0002326 	beq	r20,zero,c15c <_fwalk_reent+0xbc>
    c0d0:	282b883a 	mov	r21,r5
    c0d4:	2027883a 	mov	r19,r4
    c0d8:	002f883a 	mov	r23,zero
    c0dc:	05800044 	movi	r22,1
    c0e0:	04bfffc4 	movi	r18,-1
    c0e4:	a4400117 	ldw	r17,4(r20)
    c0e8:	a4000217 	ldw	r16,8(r20)
    c0ec:	8c7fffc4 	addi	r17,r17,-1
    c0f0:	88000c16 	blt	r17,zero,c124 <_fwalk_reent+0x84>
    c0f4:	84000304 	addi	r16,r16,12
    c0f8:	8080000b 	ldhu	r2,0(r16)
    c0fc:	8c7fffc4 	addi	r17,r17,-1
    c100:	817ffd04 	addi	r5,r16,-12
    c104:	b080052e 	bgeu	r22,r2,c11c <_fwalk_reent+0x7c>
    c108:	8080008f 	ldh	r2,2(r16)
    c10c:	9809883a 	mov	r4,r19
    c110:	14800226 	beq	r2,r18,c11c <_fwalk_reent+0x7c>
    c114:	a83ee83a 	callr	r21
    c118:	b8aeb03a 	or	r23,r23,r2
    c11c:	84001a04 	addi	r16,r16,104
    c120:	8cbff51e 	bne	r17,r18,c0f8 <__alt_data_end+0xf000c0f8>
    c124:	a5000017 	ldw	r20,0(r20)
    c128:	a03fee1e 	bne	r20,zero,c0e4 <__alt_data_end+0xf000c0e4>
    c12c:	b805883a 	mov	r2,r23
    c130:	dfc00817 	ldw	ra,32(sp)
    c134:	ddc00717 	ldw	r23,28(sp)
    c138:	dd800617 	ldw	r22,24(sp)
    c13c:	dd400517 	ldw	r21,20(sp)
    c140:	dd000417 	ldw	r20,16(sp)
    c144:	dcc00317 	ldw	r19,12(sp)
    c148:	dc800217 	ldw	r18,8(sp)
    c14c:	dc400117 	ldw	r17,4(sp)
    c150:	dc000017 	ldw	r16,0(sp)
    c154:	dec00904 	addi	sp,sp,36
    c158:	f800283a 	ret
    c15c:	002f883a 	mov	r23,zero
    c160:	003ff206 	br	c12c <__alt_data_end+0xf000c12c>

0000c164 <_setlocale_r>:
    c164:	30001b26 	beq	r6,zero,c1d4 <_setlocale_r+0x70>
    c168:	01420034 	movhi	r5,2048
    c16c:	defffe04 	addi	sp,sp,-8
    c170:	2940b504 	addi	r5,r5,724
    c174:	3009883a 	mov	r4,r6
    c178:	dc000015 	stw	r16,0(sp)
    c17c:	dfc00115 	stw	ra,4(sp)
    c180:	3021883a 	mov	r16,r6
    c184:	000e5ac0 	call	e5ac <strcmp>
    c188:	1000061e 	bne	r2,zero,c1a4 <_setlocale_r+0x40>
    c18c:	00820034 	movhi	r2,2048
    c190:	1080b404 	addi	r2,r2,720
    c194:	dfc00117 	ldw	ra,4(sp)
    c198:	dc000017 	ldw	r16,0(sp)
    c19c:	dec00204 	addi	sp,sp,8
    c1a0:	f800283a 	ret
    c1a4:	01420034 	movhi	r5,2048
    c1a8:	2940b404 	addi	r5,r5,720
    c1ac:	8009883a 	mov	r4,r16
    c1b0:	000e5ac0 	call	e5ac <strcmp>
    c1b4:	103ff526 	beq	r2,zero,c18c <__alt_data_end+0xf000c18c>
    c1b8:	01420034 	movhi	r5,2048
    c1bc:	29409f04 	addi	r5,r5,636
    c1c0:	8009883a 	mov	r4,r16
    c1c4:	000e5ac0 	call	e5ac <strcmp>
    c1c8:	103ff026 	beq	r2,zero,c18c <__alt_data_end+0xf000c18c>
    c1cc:	0005883a 	mov	r2,zero
    c1d0:	003ff006 	br	c194 <__alt_data_end+0xf000c194>
    c1d4:	00820034 	movhi	r2,2048
    c1d8:	1080b404 	addi	r2,r2,720
    c1dc:	f800283a 	ret

0000c1e0 <__locale_charset>:
    c1e0:	00820034 	movhi	r2,2048
    c1e4:	1082f404 	addi	r2,r2,3024
    c1e8:	f800283a 	ret

0000c1ec <__locale_mb_cur_max>:
    c1ec:	00820034 	movhi	r2,2048
    c1f0:	10897d04 	addi	r2,r2,9716
    c1f4:	10800017 	ldw	r2,0(r2)
    c1f8:	f800283a 	ret

0000c1fc <__locale_msgcharset>:
    c1fc:	00820034 	movhi	r2,2048
    c200:	1082ec04 	addi	r2,r2,2992
    c204:	f800283a 	ret

0000c208 <__locale_cjk_lang>:
    c208:	0005883a 	mov	r2,zero
    c20c:	f800283a 	ret

0000c210 <_localeconv_r>:
    c210:	00820034 	movhi	r2,2048
    c214:	1082fc04 	addi	r2,r2,3056
    c218:	f800283a 	ret

0000c21c <setlocale>:
    c21c:	00820034 	movhi	r2,2048
    c220:	10897c04 	addi	r2,r2,9712
    c224:	280d883a 	mov	r6,r5
    c228:	200b883a 	mov	r5,r4
    c22c:	11000017 	ldw	r4,0(r2)
    c230:	000c1641 	jmpi	c164 <_setlocale_r>

0000c234 <localeconv>:
    c234:	00820034 	movhi	r2,2048
    c238:	1082fc04 	addi	r2,r2,3056
    c23c:	f800283a 	ret

0000c240 <__smakebuf_r>:
    c240:	2880030b 	ldhu	r2,12(r5)
    c244:	10c0008c 	andi	r3,r2,2
    c248:	1800411e 	bne	r3,zero,c350 <__smakebuf_r+0x110>
    c24c:	deffec04 	addi	sp,sp,-80
    c250:	dc000f15 	stw	r16,60(sp)
    c254:	2821883a 	mov	r16,r5
    c258:	2940038f 	ldh	r5,14(r5)
    c25c:	dc401015 	stw	r17,64(sp)
    c260:	dfc01315 	stw	ra,76(sp)
    c264:	dcc01215 	stw	r19,72(sp)
    c268:	dc801115 	stw	r18,68(sp)
    c26c:	2023883a 	mov	r17,r4
    c270:	28001c16 	blt	r5,zero,c2e4 <__smakebuf_r+0xa4>
    c274:	d80d883a 	mov	r6,sp
    c278:	00101540 	call	10154 <_fstat_r>
    c27c:	10001816 	blt	r2,zero,c2e0 <__smakebuf_r+0xa0>
    c280:	d8800117 	ldw	r2,4(sp)
    c284:	00e00014 	movui	r3,32768
    c288:	10bc000c 	andi	r2,r2,61440
    c28c:	14c80020 	cmpeqi	r19,r2,8192
    c290:	10c03726 	beq	r2,r3,c370 <__smakebuf_r+0x130>
    c294:	80c0030b 	ldhu	r3,12(r16)
    c298:	18c20014 	ori	r3,r3,2048
    c29c:	80c0030d 	sth	r3,12(r16)
    c2a0:	00c80004 	movi	r3,8192
    c2a4:	10c0521e 	bne	r2,r3,c3f0 <__smakebuf_r+0x1b0>
    c2a8:	8140038f 	ldh	r5,14(r16)
    c2ac:	8809883a 	mov	r4,r17
    c2b0:	00101b00 	call	101b0 <_isatty_r>
    c2b4:	10004c26 	beq	r2,zero,c3e8 <__smakebuf_r+0x1a8>
    c2b8:	8080030b 	ldhu	r2,12(r16)
    c2bc:	80c010c4 	addi	r3,r16,67
    c2c0:	80c00015 	stw	r3,0(r16)
    c2c4:	10800054 	ori	r2,r2,1
    c2c8:	8080030d 	sth	r2,12(r16)
    c2cc:	00800044 	movi	r2,1
    c2d0:	80c00415 	stw	r3,16(r16)
    c2d4:	80800515 	stw	r2,20(r16)
    c2d8:	04810004 	movi	r18,1024
    c2dc:	00000706 	br	c2fc <__smakebuf_r+0xbc>
    c2e0:	8080030b 	ldhu	r2,12(r16)
    c2e4:	10c0200c 	andi	r3,r2,128
    c2e8:	18001f1e 	bne	r3,zero,c368 <__smakebuf_r+0x128>
    c2ec:	04810004 	movi	r18,1024
    c2f0:	10820014 	ori	r2,r2,2048
    c2f4:	8080030d 	sth	r2,12(r16)
    c2f8:	0027883a 	mov	r19,zero
    c2fc:	900b883a 	mov	r5,r18
    c300:	8809883a 	mov	r4,r17
    c304:	000c3fc0 	call	c3fc <_malloc_r>
    c308:	10002c26 	beq	r2,zero,c3bc <__smakebuf_r+0x17c>
    c30c:	80c0030b 	ldhu	r3,12(r16)
    c310:	01000074 	movhi	r4,1
    c314:	212cd504 	addi	r4,r4,-19628
    c318:	89000f15 	stw	r4,60(r17)
    c31c:	18c02014 	ori	r3,r3,128
    c320:	80c0030d 	sth	r3,12(r16)
    c324:	80800015 	stw	r2,0(r16)
    c328:	80800415 	stw	r2,16(r16)
    c32c:	84800515 	stw	r18,20(r16)
    c330:	98001a1e 	bne	r19,zero,c39c <__smakebuf_r+0x15c>
    c334:	dfc01317 	ldw	ra,76(sp)
    c338:	dcc01217 	ldw	r19,72(sp)
    c33c:	dc801117 	ldw	r18,68(sp)
    c340:	dc401017 	ldw	r17,64(sp)
    c344:	dc000f17 	ldw	r16,60(sp)
    c348:	dec01404 	addi	sp,sp,80
    c34c:	f800283a 	ret
    c350:	288010c4 	addi	r2,r5,67
    c354:	28800015 	stw	r2,0(r5)
    c358:	28800415 	stw	r2,16(r5)
    c35c:	00800044 	movi	r2,1
    c360:	28800515 	stw	r2,20(r5)
    c364:	f800283a 	ret
    c368:	04801004 	movi	r18,64
    c36c:	003fe006 	br	c2f0 <__alt_data_end+0xf000c2f0>
    c370:	81000a17 	ldw	r4,40(r16)
    c374:	00c00074 	movhi	r3,1
    c378:	18f95204 	addi	r3,r3,-6840
    c37c:	20ffc51e 	bne	r4,r3,c294 <__alt_data_end+0xf000c294>
    c380:	8080030b 	ldhu	r2,12(r16)
    c384:	04810004 	movi	r18,1024
    c388:	84801315 	stw	r18,76(r16)
    c38c:	1484b03a 	or	r2,r2,r18
    c390:	8080030d 	sth	r2,12(r16)
    c394:	0027883a 	mov	r19,zero
    c398:	003fd806 	br	c2fc <__alt_data_end+0xf000c2fc>
    c39c:	8140038f 	ldh	r5,14(r16)
    c3a0:	8809883a 	mov	r4,r17
    c3a4:	00101b00 	call	101b0 <_isatty_r>
    c3a8:	103fe226 	beq	r2,zero,c334 <__alt_data_end+0xf000c334>
    c3ac:	8080030b 	ldhu	r2,12(r16)
    c3b0:	10800054 	ori	r2,r2,1
    c3b4:	8080030d 	sth	r2,12(r16)
    c3b8:	003fde06 	br	c334 <__alt_data_end+0xf000c334>
    c3bc:	8080030b 	ldhu	r2,12(r16)
    c3c0:	10c0800c 	andi	r3,r2,512
    c3c4:	183fdb1e 	bne	r3,zero,c334 <__alt_data_end+0xf000c334>
    c3c8:	10800094 	ori	r2,r2,2
    c3cc:	80c010c4 	addi	r3,r16,67
    c3d0:	8080030d 	sth	r2,12(r16)
    c3d4:	00800044 	movi	r2,1
    c3d8:	80c00015 	stw	r3,0(r16)
    c3dc:	80c00415 	stw	r3,16(r16)
    c3e0:	80800515 	stw	r2,20(r16)
    c3e4:	003fd306 	br	c334 <__alt_data_end+0xf000c334>
    c3e8:	04810004 	movi	r18,1024
    c3ec:	003fc306 	br	c2fc <__alt_data_end+0xf000c2fc>
    c3f0:	0027883a 	mov	r19,zero
    c3f4:	04810004 	movi	r18,1024
    c3f8:	003fc006 	br	c2fc <__alt_data_end+0xf000c2fc>

0000c3fc <_malloc_r>:
    c3fc:	defff504 	addi	sp,sp,-44
    c400:	dc800315 	stw	r18,12(sp)
    c404:	dfc00a15 	stw	ra,40(sp)
    c408:	df000915 	stw	fp,36(sp)
    c40c:	ddc00815 	stw	r23,32(sp)
    c410:	dd800715 	stw	r22,28(sp)
    c414:	dd400615 	stw	r21,24(sp)
    c418:	dd000515 	stw	r20,20(sp)
    c41c:	dcc00415 	stw	r19,16(sp)
    c420:	dc400215 	stw	r17,8(sp)
    c424:	dc000115 	stw	r16,4(sp)
    c428:	288002c4 	addi	r2,r5,11
    c42c:	00c00584 	movi	r3,22
    c430:	2025883a 	mov	r18,r4
    c434:	18807f2e 	bgeu	r3,r2,c634 <_malloc_r+0x238>
    c438:	047ffe04 	movi	r17,-8
    c43c:	1462703a 	and	r17,r2,r17
    c440:	8800a316 	blt	r17,zero,c6d0 <_malloc_r+0x2d4>
    c444:	8940a236 	bltu	r17,r5,c6d0 <_malloc_r+0x2d4>
    c448:	00131840 	call	13184 <__malloc_lock>
    c44c:	00807dc4 	movi	r2,503
    c450:	1441e92e 	bgeu	r2,r17,cbf8 <_malloc_r+0x7fc>
    c454:	8804d27a 	srli	r2,r17,9
    c458:	1000a126 	beq	r2,zero,c6e0 <_malloc_r+0x2e4>
    c45c:	00c00104 	movi	r3,4
    c460:	18811e36 	bltu	r3,r2,c8dc <_malloc_r+0x4e0>
    c464:	8804d1ba 	srli	r2,r17,6
    c468:	12000e44 	addi	r8,r2,57
    c46c:	11c00e04 	addi	r7,r2,56
    c470:	4209883a 	add	r4,r8,r8
    c474:	04c20034 	movhi	r19,2048
    c478:	2109883a 	add	r4,r4,r4
    c47c:	9cc30a04 	addi	r19,r19,3112
    c480:	2109883a 	add	r4,r4,r4
    c484:	9909883a 	add	r4,r19,r4
    c488:	24000117 	ldw	r16,4(r4)
    c48c:	213ffe04 	addi	r4,r4,-8
    c490:	24009726 	beq	r4,r16,c6f0 <_malloc_r+0x2f4>
    c494:	80800117 	ldw	r2,4(r16)
    c498:	01bfff04 	movi	r6,-4
    c49c:	014003c4 	movi	r5,15
    c4a0:	1184703a 	and	r2,r2,r6
    c4a4:	1447c83a 	sub	r3,r2,r17
    c4a8:	28c00716 	blt	r5,r3,c4c8 <_malloc_r+0xcc>
    c4ac:	1800920e 	bge	r3,zero,c6f8 <_malloc_r+0x2fc>
    c4b0:	84000317 	ldw	r16,12(r16)
    c4b4:	24008e26 	beq	r4,r16,c6f0 <_malloc_r+0x2f4>
    c4b8:	80800117 	ldw	r2,4(r16)
    c4bc:	1184703a 	and	r2,r2,r6
    c4c0:	1447c83a 	sub	r3,r2,r17
    c4c4:	28fff90e 	bge	r5,r3,c4ac <__alt_data_end+0xf000c4ac>
    c4c8:	3809883a 	mov	r4,r7
    c4cc:	01820034 	movhi	r6,2048
    c4d0:	9c000417 	ldw	r16,16(r19)
    c4d4:	31830a04 	addi	r6,r6,3112
    c4d8:	32000204 	addi	r8,r6,8
    c4dc:	82013426 	beq	r16,r8,c9b0 <_malloc_r+0x5b4>
    c4e0:	80c00117 	ldw	r3,4(r16)
    c4e4:	00bfff04 	movi	r2,-4
    c4e8:	188e703a 	and	r7,r3,r2
    c4ec:	3c45c83a 	sub	r2,r7,r17
    c4f0:	00c003c4 	movi	r3,15
    c4f4:	18811f16 	blt	r3,r2,c974 <_malloc_r+0x578>
    c4f8:	32000515 	stw	r8,20(r6)
    c4fc:	32000415 	stw	r8,16(r6)
    c500:	10007f0e 	bge	r2,zero,c700 <_malloc_r+0x304>
    c504:	00807fc4 	movi	r2,511
    c508:	11c0fd36 	bltu	r2,r7,c900 <_malloc_r+0x504>
    c50c:	3806d0fa 	srli	r3,r7,3
    c510:	01c00044 	movi	r7,1
    c514:	30800117 	ldw	r2,4(r6)
    c518:	19400044 	addi	r5,r3,1
    c51c:	294b883a 	add	r5,r5,r5
    c520:	1807d0ba 	srai	r3,r3,2
    c524:	294b883a 	add	r5,r5,r5
    c528:	294b883a 	add	r5,r5,r5
    c52c:	298b883a 	add	r5,r5,r6
    c530:	38c6983a 	sll	r3,r7,r3
    c534:	29c00017 	ldw	r7,0(r5)
    c538:	2a7ffe04 	addi	r9,r5,-8
    c53c:	1886b03a 	or	r3,r3,r2
    c540:	82400315 	stw	r9,12(r16)
    c544:	81c00215 	stw	r7,8(r16)
    c548:	30c00115 	stw	r3,4(r6)
    c54c:	2c000015 	stw	r16,0(r5)
    c550:	3c000315 	stw	r16,12(r7)
    c554:	2005d0ba 	srai	r2,r4,2
    c558:	01400044 	movi	r5,1
    c55c:	288a983a 	sll	r5,r5,r2
    c560:	19406f36 	bltu	r3,r5,c720 <_malloc_r+0x324>
    c564:	28c4703a 	and	r2,r5,r3
    c568:	10000a1e 	bne	r2,zero,c594 <_malloc_r+0x198>
    c56c:	00bfff04 	movi	r2,-4
    c570:	294b883a 	add	r5,r5,r5
    c574:	2088703a 	and	r4,r4,r2
    c578:	28c4703a 	and	r2,r5,r3
    c57c:	21000104 	addi	r4,r4,4
    c580:	1000041e 	bne	r2,zero,c594 <_malloc_r+0x198>
    c584:	294b883a 	add	r5,r5,r5
    c588:	28c4703a 	and	r2,r5,r3
    c58c:	21000104 	addi	r4,r4,4
    c590:	103ffc26 	beq	r2,zero,c584 <__alt_data_end+0xf000c584>
    c594:	02bfff04 	movi	r10,-4
    c598:	024003c4 	movi	r9,15
    c59c:	21800044 	addi	r6,r4,1
    c5a0:	318d883a 	add	r6,r6,r6
    c5a4:	318d883a 	add	r6,r6,r6
    c5a8:	318d883a 	add	r6,r6,r6
    c5ac:	998d883a 	add	r6,r19,r6
    c5b0:	333ffe04 	addi	r12,r6,-8
    c5b4:	2017883a 	mov	r11,r4
    c5b8:	31800104 	addi	r6,r6,4
    c5bc:	34000017 	ldw	r16,0(r6)
    c5c0:	31fffd04 	addi	r7,r6,-12
    c5c4:	81c0041e 	bne	r16,r7,c5d8 <_malloc_r+0x1dc>
    c5c8:	0000fb06 	br	c9b8 <_malloc_r+0x5bc>
    c5cc:	1801030e 	bge	r3,zero,c9dc <_malloc_r+0x5e0>
    c5d0:	84000317 	ldw	r16,12(r16)
    c5d4:	81c0f826 	beq	r16,r7,c9b8 <_malloc_r+0x5bc>
    c5d8:	80800117 	ldw	r2,4(r16)
    c5dc:	1284703a 	and	r2,r2,r10
    c5e0:	1447c83a 	sub	r3,r2,r17
    c5e4:	48fff90e 	bge	r9,r3,c5cc <__alt_data_end+0xf000c5cc>
    c5e8:	80800317 	ldw	r2,12(r16)
    c5ec:	81000217 	ldw	r4,8(r16)
    c5f0:	89400054 	ori	r5,r17,1
    c5f4:	81400115 	stw	r5,4(r16)
    c5f8:	20800315 	stw	r2,12(r4)
    c5fc:	11000215 	stw	r4,8(r2)
    c600:	8463883a 	add	r17,r16,r17
    c604:	9c400515 	stw	r17,20(r19)
    c608:	9c400415 	stw	r17,16(r19)
    c60c:	18800054 	ori	r2,r3,1
    c610:	88800115 	stw	r2,4(r17)
    c614:	8a000315 	stw	r8,12(r17)
    c618:	8a000215 	stw	r8,8(r17)
    c61c:	88e3883a 	add	r17,r17,r3
    c620:	88c00015 	stw	r3,0(r17)
    c624:	9009883a 	mov	r4,r18
    c628:	00131a80 	call	131a8 <__malloc_unlock>
    c62c:	80800204 	addi	r2,r16,8
    c630:	00001b06 	br	c6a0 <_malloc_r+0x2a4>
    c634:	04400404 	movi	r17,16
    c638:	89402536 	bltu	r17,r5,c6d0 <_malloc_r+0x2d4>
    c63c:	00131840 	call	13184 <__malloc_lock>
    c640:	00800184 	movi	r2,6
    c644:	01000084 	movi	r4,2
    c648:	04c20034 	movhi	r19,2048
    c64c:	1085883a 	add	r2,r2,r2
    c650:	9cc30a04 	addi	r19,r19,3112
    c654:	1085883a 	add	r2,r2,r2
    c658:	9885883a 	add	r2,r19,r2
    c65c:	14000117 	ldw	r16,4(r2)
    c660:	10fffe04 	addi	r3,r2,-8
    c664:	80c0d926 	beq	r16,r3,c9cc <_malloc_r+0x5d0>
    c668:	80c00117 	ldw	r3,4(r16)
    c66c:	81000317 	ldw	r4,12(r16)
    c670:	00bfff04 	movi	r2,-4
    c674:	1884703a 	and	r2,r3,r2
    c678:	81400217 	ldw	r5,8(r16)
    c67c:	8085883a 	add	r2,r16,r2
    c680:	10c00117 	ldw	r3,4(r2)
    c684:	29000315 	stw	r4,12(r5)
    c688:	21400215 	stw	r5,8(r4)
    c68c:	18c00054 	ori	r3,r3,1
    c690:	10c00115 	stw	r3,4(r2)
    c694:	9009883a 	mov	r4,r18
    c698:	00131a80 	call	131a8 <__malloc_unlock>
    c69c:	80800204 	addi	r2,r16,8
    c6a0:	dfc00a17 	ldw	ra,40(sp)
    c6a4:	df000917 	ldw	fp,36(sp)
    c6a8:	ddc00817 	ldw	r23,32(sp)
    c6ac:	dd800717 	ldw	r22,28(sp)
    c6b0:	dd400617 	ldw	r21,24(sp)
    c6b4:	dd000517 	ldw	r20,20(sp)
    c6b8:	dcc00417 	ldw	r19,16(sp)
    c6bc:	dc800317 	ldw	r18,12(sp)
    c6c0:	dc400217 	ldw	r17,8(sp)
    c6c4:	dc000117 	ldw	r16,4(sp)
    c6c8:	dec00b04 	addi	sp,sp,44
    c6cc:	f800283a 	ret
    c6d0:	00800304 	movi	r2,12
    c6d4:	90800015 	stw	r2,0(r18)
    c6d8:	0005883a 	mov	r2,zero
    c6dc:	003ff006 	br	c6a0 <__alt_data_end+0xf000c6a0>
    c6e0:	01002004 	movi	r4,128
    c6e4:	02001004 	movi	r8,64
    c6e8:	01c00fc4 	movi	r7,63
    c6ec:	003f6106 	br	c474 <__alt_data_end+0xf000c474>
    c6f0:	4009883a 	mov	r4,r8
    c6f4:	003f7506 	br	c4cc <__alt_data_end+0xf000c4cc>
    c6f8:	81000317 	ldw	r4,12(r16)
    c6fc:	003fde06 	br	c678 <__alt_data_end+0xf000c678>
    c700:	81c5883a 	add	r2,r16,r7
    c704:	11400117 	ldw	r5,4(r2)
    c708:	9009883a 	mov	r4,r18
    c70c:	29400054 	ori	r5,r5,1
    c710:	11400115 	stw	r5,4(r2)
    c714:	00131a80 	call	131a8 <__malloc_unlock>
    c718:	80800204 	addi	r2,r16,8
    c71c:	003fe006 	br	c6a0 <__alt_data_end+0xf000c6a0>
    c720:	9c000217 	ldw	r16,8(r19)
    c724:	00bfff04 	movi	r2,-4
    c728:	85800117 	ldw	r22,4(r16)
    c72c:	b0ac703a 	and	r22,r22,r2
    c730:	b4400336 	bltu	r22,r17,c740 <_malloc_r+0x344>
    c734:	b445c83a 	sub	r2,r22,r17
    c738:	00c003c4 	movi	r3,15
    c73c:	18805d16 	blt	r3,r2,c8b4 <_malloc_r+0x4b8>
    c740:	05c20034 	movhi	r23,2048
    c744:	00820034 	movhi	r2,2048
    c748:	1089bc04 	addi	r2,r2,9968
    c74c:	bdc97e04 	addi	r23,r23,9720
    c750:	15400017 	ldw	r21,0(r2)
    c754:	b8c00017 	ldw	r3,0(r23)
    c758:	00bfffc4 	movi	r2,-1
    c75c:	858d883a 	add	r6,r16,r22
    c760:	8d6b883a 	add	r21,r17,r21
    c764:	1880ea26 	beq	r3,r2,cb10 <_malloc_r+0x714>
    c768:	ad4403c4 	addi	r21,r21,4111
    c76c:	00bc0004 	movi	r2,-4096
    c770:	a8aa703a 	and	r21,r21,r2
    c774:	a80b883a 	mov	r5,r21
    c778:	9009883a 	mov	r4,r18
    c77c:	d9800015 	stw	r6,0(sp)
    c780:	000e41c0 	call	e41c <_sbrk_r>
    c784:	1029883a 	mov	r20,r2
    c788:	00bfffc4 	movi	r2,-1
    c78c:	d9800017 	ldw	r6,0(sp)
    c790:	a080e826 	beq	r20,r2,cb34 <_malloc_r+0x738>
    c794:	a180a636 	bltu	r20,r6,ca30 <_malloc_r+0x634>
    c798:	07020234 	movhi	fp,2056
    c79c:	e73e3704 	addi	fp,fp,-1828
    c7a0:	e0800017 	ldw	r2,0(fp)
    c7a4:	a887883a 	add	r3,r21,r2
    c7a8:	e0c00015 	stw	r3,0(fp)
    c7ac:	3500e626 	beq	r6,r20,cb48 <_malloc_r+0x74c>
    c7b0:	b9000017 	ldw	r4,0(r23)
    c7b4:	00bfffc4 	movi	r2,-1
    c7b8:	2080ee26 	beq	r4,r2,cb74 <_malloc_r+0x778>
    c7bc:	a185c83a 	sub	r2,r20,r6
    c7c0:	10c5883a 	add	r2,r2,r3
    c7c4:	e0800015 	stw	r2,0(fp)
    c7c8:	a0c001cc 	andi	r3,r20,7
    c7cc:	1800bc26 	beq	r3,zero,cac0 <_malloc_r+0x6c4>
    c7d0:	a0e9c83a 	sub	r20,r20,r3
    c7d4:	00840204 	movi	r2,4104
    c7d8:	a5000204 	addi	r20,r20,8
    c7dc:	10c7c83a 	sub	r3,r2,r3
    c7e0:	a545883a 	add	r2,r20,r21
    c7e4:	1083ffcc 	andi	r2,r2,4095
    c7e8:	18abc83a 	sub	r21,r3,r2
    c7ec:	a80b883a 	mov	r5,r21
    c7f0:	9009883a 	mov	r4,r18
    c7f4:	000e41c0 	call	e41c <_sbrk_r>
    c7f8:	00ffffc4 	movi	r3,-1
    c7fc:	10c0e126 	beq	r2,r3,cb84 <_malloc_r+0x788>
    c800:	1505c83a 	sub	r2,r2,r20
    c804:	1545883a 	add	r2,r2,r21
    c808:	10800054 	ori	r2,r2,1
    c80c:	e0c00017 	ldw	r3,0(fp)
    c810:	9d000215 	stw	r20,8(r19)
    c814:	a0800115 	stw	r2,4(r20)
    c818:	a8c7883a 	add	r3,r21,r3
    c81c:	e0c00015 	stw	r3,0(fp)
    c820:	84c00e26 	beq	r16,r19,c85c <_malloc_r+0x460>
    c824:	018003c4 	movi	r6,15
    c828:	3580a72e 	bgeu	r6,r22,cac8 <_malloc_r+0x6cc>
    c82c:	81400117 	ldw	r5,4(r16)
    c830:	013ffe04 	movi	r4,-8
    c834:	b0bffd04 	addi	r2,r22,-12
    c838:	1104703a 	and	r2,r2,r4
    c83c:	2900004c 	andi	r4,r5,1
    c840:	2088b03a 	or	r4,r4,r2
    c844:	81000115 	stw	r4,4(r16)
    c848:	01400144 	movi	r5,5
    c84c:	8089883a 	add	r4,r16,r2
    c850:	21400115 	stw	r5,4(r4)
    c854:	21400215 	stw	r5,8(r4)
    c858:	3080cd36 	bltu	r6,r2,cb90 <_malloc_r+0x794>
    c85c:	00820034 	movhi	r2,2048
    c860:	1089bb04 	addi	r2,r2,9964
    c864:	11000017 	ldw	r4,0(r2)
    c868:	20c0012e 	bgeu	r4,r3,c870 <_malloc_r+0x474>
    c86c:	10c00015 	stw	r3,0(r2)
    c870:	00820034 	movhi	r2,2048
    c874:	1089ba04 	addi	r2,r2,9960
    c878:	11000017 	ldw	r4,0(r2)
    c87c:	9c000217 	ldw	r16,8(r19)
    c880:	20c0012e 	bgeu	r4,r3,c888 <_malloc_r+0x48c>
    c884:	10c00015 	stw	r3,0(r2)
    c888:	80c00117 	ldw	r3,4(r16)
    c88c:	00bfff04 	movi	r2,-4
    c890:	1886703a 	and	r3,r3,r2
    c894:	1c45c83a 	sub	r2,r3,r17
    c898:	1c400236 	bltu	r3,r17,c8a4 <_malloc_r+0x4a8>
    c89c:	00c003c4 	movi	r3,15
    c8a0:	18800416 	blt	r3,r2,c8b4 <_malloc_r+0x4b8>
    c8a4:	9009883a 	mov	r4,r18
    c8a8:	00131a80 	call	131a8 <__malloc_unlock>
    c8ac:	0005883a 	mov	r2,zero
    c8b0:	003f7b06 	br	c6a0 <__alt_data_end+0xf000c6a0>
    c8b4:	88c00054 	ori	r3,r17,1
    c8b8:	80c00115 	stw	r3,4(r16)
    c8bc:	8463883a 	add	r17,r16,r17
    c8c0:	10800054 	ori	r2,r2,1
    c8c4:	9c400215 	stw	r17,8(r19)
    c8c8:	88800115 	stw	r2,4(r17)
    c8cc:	9009883a 	mov	r4,r18
    c8d0:	00131a80 	call	131a8 <__malloc_unlock>
    c8d4:	80800204 	addi	r2,r16,8
    c8d8:	003f7106 	br	c6a0 <__alt_data_end+0xf000c6a0>
    c8dc:	00c00504 	movi	r3,20
    c8e0:	18804a2e 	bgeu	r3,r2,ca0c <_malloc_r+0x610>
    c8e4:	00c01504 	movi	r3,84
    c8e8:	18806e36 	bltu	r3,r2,caa4 <_malloc_r+0x6a8>
    c8ec:	8804d33a 	srli	r2,r17,12
    c8f0:	12001bc4 	addi	r8,r2,111
    c8f4:	11c01b84 	addi	r7,r2,110
    c8f8:	4209883a 	add	r4,r8,r8
    c8fc:	003edd06 	br	c474 <__alt_data_end+0xf000c474>
    c900:	3804d27a 	srli	r2,r7,9
    c904:	00c00104 	movi	r3,4
    c908:	1880442e 	bgeu	r3,r2,ca1c <_malloc_r+0x620>
    c90c:	00c00504 	movi	r3,20
    c910:	18808136 	bltu	r3,r2,cb18 <_malloc_r+0x71c>
    c914:	11401704 	addi	r5,r2,92
    c918:	10c016c4 	addi	r3,r2,91
    c91c:	294b883a 	add	r5,r5,r5
    c920:	294b883a 	add	r5,r5,r5
    c924:	294b883a 	add	r5,r5,r5
    c928:	994b883a 	add	r5,r19,r5
    c92c:	28800017 	ldw	r2,0(r5)
    c930:	01820034 	movhi	r6,2048
    c934:	297ffe04 	addi	r5,r5,-8
    c938:	31830a04 	addi	r6,r6,3112
    c93c:	28806526 	beq	r5,r2,cad4 <_malloc_r+0x6d8>
    c940:	01bfff04 	movi	r6,-4
    c944:	10c00117 	ldw	r3,4(r2)
    c948:	1986703a 	and	r3,r3,r6
    c94c:	38c0022e 	bgeu	r7,r3,c958 <_malloc_r+0x55c>
    c950:	10800217 	ldw	r2,8(r2)
    c954:	28bffb1e 	bne	r5,r2,c944 <__alt_data_end+0xf000c944>
    c958:	11400317 	ldw	r5,12(r2)
    c95c:	98c00117 	ldw	r3,4(r19)
    c960:	81400315 	stw	r5,12(r16)
    c964:	80800215 	stw	r2,8(r16)
    c968:	2c000215 	stw	r16,8(r5)
    c96c:	14000315 	stw	r16,12(r2)
    c970:	003ef806 	br	c554 <__alt_data_end+0xf000c554>
    c974:	88c00054 	ori	r3,r17,1
    c978:	80c00115 	stw	r3,4(r16)
    c97c:	8463883a 	add	r17,r16,r17
    c980:	34400515 	stw	r17,20(r6)
    c984:	34400415 	stw	r17,16(r6)
    c988:	10c00054 	ori	r3,r2,1
    c98c:	8a000315 	stw	r8,12(r17)
    c990:	8a000215 	stw	r8,8(r17)
    c994:	88c00115 	stw	r3,4(r17)
    c998:	88a3883a 	add	r17,r17,r2
    c99c:	88800015 	stw	r2,0(r17)
    c9a0:	9009883a 	mov	r4,r18
    c9a4:	00131a80 	call	131a8 <__malloc_unlock>
    c9a8:	80800204 	addi	r2,r16,8
    c9ac:	003f3c06 	br	c6a0 <__alt_data_end+0xf000c6a0>
    c9b0:	30c00117 	ldw	r3,4(r6)
    c9b4:	003ee706 	br	c554 <__alt_data_end+0xf000c554>
    c9b8:	5ac00044 	addi	r11,r11,1
    c9bc:	588000cc 	andi	r2,r11,3
    c9c0:	31800204 	addi	r6,r6,8
    c9c4:	103efd1e 	bne	r2,zero,c5bc <__alt_data_end+0xf000c5bc>
    c9c8:	00002406 	br	ca5c <_malloc_r+0x660>
    c9cc:	14000317 	ldw	r16,12(r2)
    c9d0:	143f251e 	bne	r2,r16,c668 <__alt_data_end+0xf000c668>
    c9d4:	21000084 	addi	r4,r4,2
    c9d8:	003ebc06 	br	c4cc <__alt_data_end+0xf000c4cc>
    c9dc:	8085883a 	add	r2,r16,r2
    c9e0:	10c00117 	ldw	r3,4(r2)
    c9e4:	81000317 	ldw	r4,12(r16)
    c9e8:	81400217 	ldw	r5,8(r16)
    c9ec:	18c00054 	ori	r3,r3,1
    c9f0:	10c00115 	stw	r3,4(r2)
    c9f4:	29000315 	stw	r4,12(r5)
    c9f8:	21400215 	stw	r5,8(r4)
    c9fc:	9009883a 	mov	r4,r18
    ca00:	00131a80 	call	131a8 <__malloc_unlock>
    ca04:	80800204 	addi	r2,r16,8
    ca08:	003f2506 	br	c6a0 <__alt_data_end+0xf000c6a0>
    ca0c:	12001704 	addi	r8,r2,92
    ca10:	11c016c4 	addi	r7,r2,91
    ca14:	4209883a 	add	r4,r8,r8
    ca18:	003e9606 	br	c474 <__alt_data_end+0xf000c474>
    ca1c:	3804d1ba 	srli	r2,r7,6
    ca20:	11400e44 	addi	r5,r2,57
    ca24:	10c00e04 	addi	r3,r2,56
    ca28:	294b883a 	add	r5,r5,r5
    ca2c:	003fbc06 	br	c920 <__alt_data_end+0xf000c920>
    ca30:	84ff5926 	beq	r16,r19,c798 <__alt_data_end+0xf000c798>
    ca34:	00820034 	movhi	r2,2048
    ca38:	10830a04 	addi	r2,r2,3112
    ca3c:	14000217 	ldw	r16,8(r2)
    ca40:	00bfff04 	movi	r2,-4
    ca44:	80c00117 	ldw	r3,4(r16)
    ca48:	1886703a 	and	r3,r3,r2
    ca4c:	003f9106 	br	c894 <__alt_data_end+0xf000c894>
    ca50:	60800217 	ldw	r2,8(r12)
    ca54:	213fffc4 	addi	r4,r4,-1
    ca58:	1300651e 	bne	r2,r12,cbf0 <_malloc_r+0x7f4>
    ca5c:	208000cc 	andi	r2,r4,3
    ca60:	633ffe04 	addi	r12,r12,-8
    ca64:	103ffa1e 	bne	r2,zero,ca50 <__alt_data_end+0xf000ca50>
    ca68:	98800117 	ldw	r2,4(r19)
    ca6c:	0146303a 	nor	r3,zero,r5
    ca70:	1884703a 	and	r2,r3,r2
    ca74:	98800115 	stw	r2,4(r19)
    ca78:	294b883a 	add	r5,r5,r5
    ca7c:	117f2836 	bltu	r2,r5,c720 <__alt_data_end+0xf000c720>
    ca80:	283f2726 	beq	r5,zero,c720 <__alt_data_end+0xf000c720>
    ca84:	2886703a 	and	r3,r5,r2
    ca88:	5809883a 	mov	r4,r11
    ca8c:	183ec31e 	bne	r3,zero,c59c <__alt_data_end+0xf000c59c>
    ca90:	294b883a 	add	r5,r5,r5
    ca94:	2886703a 	and	r3,r5,r2
    ca98:	21000104 	addi	r4,r4,4
    ca9c:	183ffc26 	beq	r3,zero,ca90 <__alt_data_end+0xf000ca90>
    caa0:	003ebe06 	br	c59c <__alt_data_end+0xf000c59c>
    caa4:	00c05504 	movi	r3,340
    caa8:	18801236 	bltu	r3,r2,caf4 <_malloc_r+0x6f8>
    caac:	8804d3fa 	srli	r2,r17,15
    cab0:	12001e04 	addi	r8,r2,120
    cab4:	11c01dc4 	addi	r7,r2,119
    cab8:	4209883a 	add	r4,r8,r8
    cabc:	003e6d06 	br	c474 <__alt_data_end+0xf000c474>
    cac0:	00c40004 	movi	r3,4096
    cac4:	003f4606 	br	c7e0 <__alt_data_end+0xf000c7e0>
    cac8:	00800044 	movi	r2,1
    cacc:	a0800115 	stw	r2,4(r20)
    cad0:	003f7406 	br	c8a4 <__alt_data_end+0xf000c8a4>
    cad4:	1805d0ba 	srai	r2,r3,2
    cad8:	01c00044 	movi	r7,1
    cadc:	30c00117 	ldw	r3,4(r6)
    cae0:	388e983a 	sll	r7,r7,r2
    cae4:	2805883a 	mov	r2,r5
    cae8:	38c6b03a 	or	r3,r7,r3
    caec:	30c00115 	stw	r3,4(r6)
    caf0:	003f9b06 	br	c960 <__alt_data_end+0xf000c960>
    caf4:	00c15504 	movi	r3,1364
    caf8:	18801a36 	bltu	r3,r2,cb64 <_malloc_r+0x768>
    cafc:	8804d4ba 	srli	r2,r17,18
    cb00:	12001f44 	addi	r8,r2,125
    cb04:	11c01f04 	addi	r7,r2,124
    cb08:	4209883a 	add	r4,r8,r8
    cb0c:	003e5906 	br	c474 <__alt_data_end+0xf000c474>
    cb10:	ad400404 	addi	r21,r21,16
    cb14:	003f1706 	br	c774 <__alt_data_end+0xf000c774>
    cb18:	00c01504 	movi	r3,84
    cb1c:	18802336 	bltu	r3,r2,cbac <_malloc_r+0x7b0>
    cb20:	3804d33a 	srli	r2,r7,12
    cb24:	11401bc4 	addi	r5,r2,111
    cb28:	10c01b84 	addi	r3,r2,110
    cb2c:	294b883a 	add	r5,r5,r5
    cb30:	003f7b06 	br	c920 <__alt_data_end+0xf000c920>
    cb34:	9c000217 	ldw	r16,8(r19)
    cb38:	00bfff04 	movi	r2,-4
    cb3c:	80c00117 	ldw	r3,4(r16)
    cb40:	1886703a 	and	r3,r3,r2
    cb44:	003f5306 	br	c894 <__alt_data_end+0xf000c894>
    cb48:	3083ffcc 	andi	r2,r6,4095
    cb4c:	103f181e 	bne	r2,zero,c7b0 <__alt_data_end+0xf000c7b0>
    cb50:	99000217 	ldw	r4,8(r19)
    cb54:	b545883a 	add	r2,r22,r21
    cb58:	10800054 	ori	r2,r2,1
    cb5c:	20800115 	stw	r2,4(r4)
    cb60:	003f3e06 	br	c85c <__alt_data_end+0xf000c85c>
    cb64:	01003f84 	movi	r4,254
    cb68:	02001fc4 	movi	r8,127
    cb6c:	01c01f84 	movi	r7,126
    cb70:	003e4006 	br	c474 <__alt_data_end+0xf000c474>
    cb74:	00820034 	movhi	r2,2048
    cb78:	10897e04 	addi	r2,r2,9720
    cb7c:	15000015 	stw	r20,0(r2)
    cb80:	003f1106 	br	c7c8 <__alt_data_end+0xf000c7c8>
    cb84:	00800044 	movi	r2,1
    cb88:	002b883a 	mov	r21,zero
    cb8c:	003f1f06 	br	c80c <__alt_data_end+0xf000c80c>
    cb90:	81400204 	addi	r5,r16,8
    cb94:	9009883a 	mov	r4,r18
    cb98:	000b8100 	call	b810 <_free_r>
    cb9c:	00820234 	movhi	r2,2056
    cba0:	10be3704 	addi	r2,r2,-1828
    cba4:	10c00017 	ldw	r3,0(r2)
    cba8:	003f2c06 	br	c85c <__alt_data_end+0xf000c85c>
    cbac:	00c05504 	movi	r3,340
    cbb0:	18800536 	bltu	r3,r2,cbc8 <_malloc_r+0x7cc>
    cbb4:	3804d3fa 	srli	r2,r7,15
    cbb8:	11401e04 	addi	r5,r2,120
    cbbc:	10c01dc4 	addi	r3,r2,119
    cbc0:	294b883a 	add	r5,r5,r5
    cbc4:	003f5606 	br	c920 <__alt_data_end+0xf000c920>
    cbc8:	00c15504 	movi	r3,1364
    cbcc:	18800536 	bltu	r3,r2,cbe4 <_malloc_r+0x7e8>
    cbd0:	3804d4ba 	srli	r2,r7,18
    cbd4:	11401f44 	addi	r5,r2,125
    cbd8:	10c01f04 	addi	r3,r2,124
    cbdc:	294b883a 	add	r5,r5,r5
    cbe0:	003f4f06 	br	c920 <__alt_data_end+0xf000c920>
    cbe4:	01403f84 	movi	r5,254
    cbe8:	00c01f84 	movi	r3,126
    cbec:	003f4c06 	br	c920 <__alt_data_end+0xf000c920>
    cbf0:	98800117 	ldw	r2,4(r19)
    cbf4:	003fa006 	br	ca78 <__alt_data_end+0xf000ca78>
    cbf8:	8808d0fa 	srli	r4,r17,3
    cbfc:	20800044 	addi	r2,r4,1
    cc00:	1085883a 	add	r2,r2,r2
    cc04:	003e9006 	br	c648 <__alt_data_end+0xf000c648>

0000cc08 <memchr>:
    cc08:	208000cc 	andi	r2,r4,3
    cc0c:	280f883a 	mov	r7,r5
    cc10:	10003426 	beq	r2,zero,cce4 <memchr+0xdc>
    cc14:	30bfffc4 	addi	r2,r6,-1
    cc18:	30001a26 	beq	r6,zero,cc84 <memchr+0x7c>
    cc1c:	20c00003 	ldbu	r3,0(r4)
    cc20:	29803fcc 	andi	r6,r5,255
    cc24:	30c0051e 	bne	r6,r3,cc3c <memchr+0x34>
    cc28:	00001806 	br	cc8c <memchr+0x84>
    cc2c:	10001526 	beq	r2,zero,cc84 <memchr+0x7c>
    cc30:	20c00003 	ldbu	r3,0(r4)
    cc34:	10bfffc4 	addi	r2,r2,-1
    cc38:	30c01426 	beq	r6,r3,cc8c <memchr+0x84>
    cc3c:	21000044 	addi	r4,r4,1
    cc40:	20c000cc 	andi	r3,r4,3
    cc44:	183ff91e 	bne	r3,zero,cc2c <__alt_data_end+0xf000cc2c>
    cc48:	020000c4 	movi	r8,3
    cc4c:	40801136 	bltu	r8,r2,cc94 <memchr+0x8c>
    cc50:	10000c26 	beq	r2,zero,cc84 <memchr+0x7c>
    cc54:	20c00003 	ldbu	r3,0(r4)
    cc58:	29403fcc 	andi	r5,r5,255
    cc5c:	28c00b26 	beq	r5,r3,cc8c <memchr+0x84>
    cc60:	20c00044 	addi	r3,r4,1
    cc64:	39803fcc 	andi	r6,r7,255
    cc68:	2089883a 	add	r4,r4,r2
    cc6c:	00000306 	br	cc7c <memchr+0x74>
    cc70:	18c00044 	addi	r3,r3,1
    cc74:	197fffc3 	ldbu	r5,-1(r3)
    cc78:	31400526 	beq	r6,r5,cc90 <memchr+0x88>
    cc7c:	1805883a 	mov	r2,r3
    cc80:	20fffb1e 	bne	r4,r3,cc70 <__alt_data_end+0xf000cc70>
    cc84:	0005883a 	mov	r2,zero
    cc88:	f800283a 	ret
    cc8c:	2005883a 	mov	r2,r4
    cc90:	f800283a 	ret
    cc94:	28c03fcc 	andi	r3,r5,255
    cc98:	1812923a 	slli	r9,r3,8
    cc9c:	02ffbff4 	movhi	r11,65279
    cca0:	02a02074 	movhi	r10,32897
    cca4:	48d2b03a 	or	r9,r9,r3
    cca8:	4806943a 	slli	r3,r9,16
    ccac:	5affbfc4 	addi	r11,r11,-257
    ccb0:	52a02004 	addi	r10,r10,-32640
    ccb4:	48d2b03a 	or	r9,r9,r3
    ccb8:	20c00017 	ldw	r3,0(r4)
    ccbc:	48c6f03a 	xor	r3,r9,r3
    ccc0:	1acd883a 	add	r6,r3,r11
    ccc4:	00c6303a 	nor	r3,zero,r3
    ccc8:	30c6703a 	and	r3,r6,r3
    cccc:	1a86703a 	and	r3,r3,r10
    ccd0:	183fe01e 	bne	r3,zero,cc54 <__alt_data_end+0xf000cc54>
    ccd4:	10bfff04 	addi	r2,r2,-4
    ccd8:	21000104 	addi	r4,r4,4
    ccdc:	40bff636 	bltu	r8,r2,ccb8 <__alt_data_end+0xf000ccb8>
    cce0:	003fdb06 	br	cc50 <__alt_data_end+0xf000cc50>
    cce4:	3005883a 	mov	r2,r6
    cce8:	003fd706 	br	cc48 <__alt_data_end+0xf000cc48>

0000ccec <memmove>:
    ccec:	2005883a 	mov	r2,r4
    ccf0:	29000b2e 	bgeu	r5,r4,cd20 <memmove+0x34>
    ccf4:	298f883a 	add	r7,r5,r6
    ccf8:	21c0092e 	bgeu	r4,r7,cd20 <memmove+0x34>
    ccfc:	2187883a 	add	r3,r4,r6
    cd00:	198bc83a 	sub	r5,r3,r6
    cd04:	30004826 	beq	r6,zero,ce28 <memmove+0x13c>
    cd08:	39ffffc4 	addi	r7,r7,-1
    cd0c:	39000003 	ldbu	r4,0(r7)
    cd10:	18ffffc4 	addi	r3,r3,-1
    cd14:	19000005 	stb	r4,0(r3)
    cd18:	28fffb1e 	bne	r5,r3,cd08 <__alt_data_end+0xf000cd08>
    cd1c:	f800283a 	ret
    cd20:	00c003c4 	movi	r3,15
    cd24:	1980412e 	bgeu	r3,r6,ce2c <memmove+0x140>
    cd28:	2886b03a 	or	r3,r5,r2
    cd2c:	18c000cc 	andi	r3,r3,3
    cd30:	1800401e 	bne	r3,zero,ce34 <memmove+0x148>
    cd34:	33fffc04 	addi	r15,r6,-16
    cd38:	781ed13a 	srli	r15,r15,4
    cd3c:	28c00104 	addi	r3,r5,4
    cd40:	13400104 	addi	r13,r2,4
    cd44:	781c913a 	slli	r14,r15,4
    cd48:	2b000204 	addi	r12,r5,8
    cd4c:	12c00204 	addi	r11,r2,8
    cd50:	73800504 	addi	r14,r14,20
    cd54:	2a800304 	addi	r10,r5,12
    cd58:	12400304 	addi	r9,r2,12
    cd5c:	2b9d883a 	add	r14,r5,r14
    cd60:	2811883a 	mov	r8,r5
    cd64:	100f883a 	mov	r7,r2
    cd68:	41000017 	ldw	r4,0(r8)
    cd6c:	39c00404 	addi	r7,r7,16
    cd70:	18c00404 	addi	r3,r3,16
    cd74:	393ffc15 	stw	r4,-16(r7)
    cd78:	193ffc17 	ldw	r4,-16(r3)
    cd7c:	6b400404 	addi	r13,r13,16
    cd80:	5ac00404 	addi	r11,r11,16
    cd84:	693ffc15 	stw	r4,-16(r13)
    cd88:	61000017 	ldw	r4,0(r12)
    cd8c:	4a400404 	addi	r9,r9,16
    cd90:	42000404 	addi	r8,r8,16
    cd94:	593ffc15 	stw	r4,-16(r11)
    cd98:	51000017 	ldw	r4,0(r10)
    cd9c:	63000404 	addi	r12,r12,16
    cda0:	52800404 	addi	r10,r10,16
    cda4:	493ffc15 	stw	r4,-16(r9)
    cda8:	1bbfef1e 	bne	r3,r14,cd68 <__alt_data_end+0xf000cd68>
    cdac:	79000044 	addi	r4,r15,1
    cdb0:	2008913a 	slli	r4,r4,4
    cdb4:	328003cc 	andi	r10,r6,15
    cdb8:	02c000c4 	movi	r11,3
    cdbc:	1107883a 	add	r3,r2,r4
    cdc0:	290b883a 	add	r5,r5,r4
    cdc4:	5a801e2e 	bgeu	r11,r10,ce40 <memmove+0x154>
    cdc8:	1813883a 	mov	r9,r3
    cdcc:	2811883a 	mov	r8,r5
    cdd0:	500f883a 	mov	r7,r10
    cdd4:	41000017 	ldw	r4,0(r8)
    cdd8:	4a400104 	addi	r9,r9,4
    cddc:	39ffff04 	addi	r7,r7,-4
    cde0:	493fff15 	stw	r4,-4(r9)
    cde4:	42000104 	addi	r8,r8,4
    cde8:	59fffa36 	bltu	r11,r7,cdd4 <__alt_data_end+0xf000cdd4>
    cdec:	513fff04 	addi	r4,r10,-4
    cdf0:	2008d0ba 	srli	r4,r4,2
    cdf4:	318000cc 	andi	r6,r6,3
    cdf8:	21000044 	addi	r4,r4,1
    cdfc:	2109883a 	add	r4,r4,r4
    ce00:	2109883a 	add	r4,r4,r4
    ce04:	1907883a 	add	r3,r3,r4
    ce08:	290b883a 	add	r5,r5,r4
    ce0c:	30000b26 	beq	r6,zero,ce3c <memmove+0x150>
    ce10:	198d883a 	add	r6,r3,r6
    ce14:	29c00003 	ldbu	r7,0(r5)
    ce18:	18c00044 	addi	r3,r3,1
    ce1c:	29400044 	addi	r5,r5,1
    ce20:	19ffffc5 	stb	r7,-1(r3)
    ce24:	19bffb1e 	bne	r3,r6,ce14 <__alt_data_end+0xf000ce14>
    ce28:	f800283a 	ret
    ce2c:	1007883a 	mov	r3,r2
    ce30:	003ff606 	br	ce0c <__alt_data_end+0xf000ce0c>
    ce34:	1007883a 	mov	r3,r2
    ce38:	003ff506 	br	ce10 <__alt_data_end+0xf000ce10>
    ce3c:	f800283a 	ret
    ce40:	500d883a 	mov	r6,r10
    ce44:	003ff106 	br	ce0c <__alt_data_end+0xf000ce0c>

0000ce48 <_Balloc>:
    ce48:	20801317 	ldw	r2,76(r4)
    ce4c:	defffc04 	addi	sp,sp,-16
    ce50:	dc400115 	stw	r17,4(sp)
    ce54:	dc000015 	stw	r16,0(sp)
    ce58:	dfc00315 	stw	ra,12(sp)
    ce5c:	dc800215 	stw	r18,8(sp)
    ce60:	2023883a 	mov	r17,r4
    ce64:	2821883a 	mov	r16,r5
    ce68:	10000f26 	beq	r2,zero,cea8 <_Balloc+0x60>
    ce6c:	8407883a 	add	r3,r16,r16
    ce70:	18c7883a 	add	r3,r3,r3
    ce74:	10c7883a 	add	r3,r2,r3
    ce78:	18800017 	ldw	r2,0(r3)
    ce7c:	10001126 	beq	r2,zero,cec4 <_Balloc+0x7c>
    ce80:	11000017 	ldw	r4,0(r2)
    ce84:	19000015 	stw	r4,0(r3)
    ce88:	10000415 	stw	zero,16(r2)
    ce8c:	10000315 	stw	zero,12(r2)
    ce90:	dfc00317 	ldw	ra,12(sp)
    ce94:	dc800217 	ldw	r18,8(sp)
    ce98:	dc400117 	ldw	r17,4(sp)
    ce9c:	dc000017 	ldw	r16,0(sp)
    cea0:	dec00404 	addi	sp,sp,16
    cea4:	f800283a 	ret
    cea8:	01800844 	movi	r6,33
    ceac:	01400104 	movi	r5,4
    ceb0:	000fd840 	call	fd84 <_calloc_r>
    ceb4:	88801315 	stw	r2,76(r17)
    ceb8:	103fec1e 	bne	r2,zero,ce6c <__alt_data_end+0xf000ce6c>
    cebc:	0005883a 	mov	r2,zero
    cec0:	003ff306 	br	ce90 <__alt_data_end+0xf000ce90>
    cec4:	01400044 	movi	r5,1
    cec8:	2c24983a 	sll	r18,r5,r16
    cecc:	8809883a 	mov	r4,r17
    ced0:	91800144 	addi	r6,r18,5
    ced4:	318d883a 	add	r6,r6,r6
    ced8:	318d883a 	add	r6,r6,r6
    cedc:	000fd840 	call	fd84 <_calloc_r>
    cee0:	103ff626 	beq	r2,zero,cebc <__alt_data_end+0xf000cebc>
    cee4:	14000115 	stw	r16,4(r2)
    cee8:	14800215 	stw	r18,8(r2)
    ceec:	003fe606 	br	ce88 <__alt_data_end+0xf000ce88>

0000cef0 <_Bfree>:
    cef0:	28000826 	beq	r5,zero,cf14 <_Bfree+0x24>
    cef4:	28c00117 	ldw	r3,4(r5)
    cef8:	20801317 	ldw	r2,76(r4)
    cefc:	18c7883a 	add	r3,r3,r3
    cf00:	18c7883a 	add	r3,r3,r3
    cf04:	10c5883a 	add	r2,r2,r3
    cf08:	10c00017 	ldw	r3,0(r2)
    cf0c:	28c00015 	stw	r3,0(r5)
    cf10:	11400015 	stw	r5,0(r2)
    cf14:	f800283a 	ret

0000cf18 <__multadd>:
    cf18:	defffa04 	addi	sp,sp,-24
    cf1c:	dc800315 	stw	r18,12(sp)
    cf20:	dc400215 	stw	r17,8(sp)
    cf24:	dc000115 	stw	r16,4(sp)
    cf28:	2823883a 	mov	r17,r5
    cf2c:	2c000417 	ldw	r16,16(r5)
    cf30:	dfc00515 	stw	ra,20(sp)
    cf34:	dcc00415 	stw	r19,16(sp)
    cf38:	2025883a 	mov	r18,r4
    cf3c:	29400504 	addi	r5,r5,20
    cf40:	0011883a 	mov	r8,zero
    cf44:	28c00017 	ldw	r3,0(r5)
    cf48:	29400104 	addi	r5,r5,4
    cf4c:	42000044 	addi	r8,r8,1
    cf50:	18bfffcc 	andi	r2,r3,65535
    cf54:	1185383a 	mul	r2,r2,r6
    cf58:	1806d43a 	srli	r3,r3,16
    cf5c:	11cf883a 	add	r7,r2,r7
    cf60:	3808d43a 	srli	r4,r7,16
    cf64:	1987383a 	mul	r3,r3,r6
    cf68:	38bfffcc 	andi	r2,r7,65535
    cf6c:	1907883a 	add	r3,r3,r4
    cf70:	1808943a 	slli	r4,r3,16
    cf74:	180ed43a 	srli	r7,r3,16
    cf78:	2085883a 	add	r2,r4,r2
    cf7c:	28bfff15 	stw	r2,-4(r5)
    cf80:	443ff016 	blt	r8,r16,cf44 <__alt_data_end+0xf000cf44>
    cf84:	38000926 	beq	r7,zero,cfac <__multadd+0x94>
    cf88:	88800217 	ldw	r2,8(r17)
    cf8c:	80800f0e 	bge	r16,r2,cfcc <__multadd+0xb4>
    cf90:	80800144 	addi	r2,r16,5
    cf94:	1085883a 	add	r2,r2,r2
    cf98:	1085883a 	add	r2,r2,r2
    cf9c:	8885883a 	add	r2,r17,r2
    cfa0:	11c00015 	stw	r7,0(r2)
    cfa4:	84000044 	addi	r16,r16,1
    cfa8:	8c000415 	stw	r16,16(r17)
    cfac:	8805883a 	mov	r2,r17
    cfb0:	dfc00517 	ldw	ra,20(sp)
    cfb4:	dcc00417 	ldw	r19,16(sp)
    cfb8:	dc800317 	ldw	r18,12(sp)
    cfbc:	dc400217 	ldw	r17,8(sp)
    cfc0:	dc000117 	ldw	r16,4(sp)
    cfc4:	dec00604 	addi	sp,sp,24
    cfc8:	f800283a 	ret
    cfcc:	89400117 	ldw	r5,4(r17)
    cfd0:	9009883a 	mov	r4,r18
    cfd4:	d9c00015 	stw	r7,0(sp)
    cfd8:	29400044 	addi	r5,r5,1
    cfdc:	000ce480 	call	ce48 <_Balloc>
    cfe0:	89800417 	ldw	r6,16(r17)
    cfe4:	89400304 	addi	r5,r17,12
    cfe8:	11000304 	addi	r4,r2,12
    cfec:	31800084 	addi	r6,r6,2
    cff0:	318d883a 	add	r6,r6,r6
    cff4:	318d883a 	add	r6,r6,r6
    cff8:	1027883a 	mov	r19,r2
    cffc:	0006fb00 	call	6fb0 <memcpy>
    d000:	d9c00017 	ldw	r7,0(sp)
    d004:	88000a26 	beq	r17,zero,d030 <__multadd+0x118>
    d008:	88c00117 	ldw	r3,4(r17)
    d00c:	90801317 	ldw	r2,76(r18)
    d010:	18c7883a 	add	r3,r3,r3
    d014:	18c7883a 	add	r3,r3,r3
    d018:	10c5883a 	add	r2,r2,r3
    d01c:	10c00017 	ldw	r3,0(r2)
    d020:	88c00015 	stw	r3,0(r17)
    d024:	14400015 	stw	r17,0(r2)
    d028:	9823883a 	mov	r17,r19
    d02c:	003fd806 	br	cf90 <__alt_data_end+0xf000cf90>
    d030:	9823883a 	mov	r17,r19
    d034:	003fd606 	br	cf90 <__alt_data_end+0xf000cf90>

0000d038 <__s2b>:
    d038:	defff904 	addi	sp,sp,-28
    d03c:	dc400115 	stw	r17,4(sp)
    d040:	dc000015 	stw	r16,0(sp)
    d044:	2023883a 	mov	r17,r4
    d048:	2821883a 	mov	r16,r5
    d04c:	39000204 	addi	r4,r7,8
    d050:	01400244 	movi	r5,9
    d054:	dcc00315 	stw	r19,12(sp)
    d058:	dc800215 	stw	r18,8(sp)
    d05c:	dfc00615 	stw	ra,24(sp)
    d060:	dd400515 	stw	r21,20(sp)
    d064:	dd000415 	stw	r20,16(sp)
    d068:	3825883a 	mov	r18,r7
    d06c:	3027883a 	mov	r19,r6
    d070:	0006d800 	call	6d80 <__divsi3>
    d074:	00c00044 	movi	r3,1
    d078:	000b883a 	mov	r5,zero
    d07c:	1880030e 	bge	r3,r2,d08c <__s2b+0x54>
    d080:	18c7883a 	add	r3,r3,r3
    d084:	29400044 	addi	r5,r5,1
    d088:	18bffd16 	blt	r3,r2,d080 <__alt_data_end+0xf000d080>
    d08c:	8809883a 	mov	r4,r17
    d090:	000ce480 	call	ce48 <_Balloc>
    d094:	d8c00717 	ldw	r3,28(sp)
    d098:	10c00515 	stw	r3,20(r2)
    d09c:	00c00044 	movi	r3,1
    d0a0:	10c00415 	stw	r3,16(r2)
    d0a4:	00c00244 	movi	r3,9
    d0a8:	1cc0210e 	bge	r3,r19,d130 <__s2b+0xf8>
    d0ac:	80eb883a 	add	r21,r16,r3
    d0b0:	a829883a 	mov	r20,r21
    d0b4:	84e1883a 	add	r16,r16,r19
    d0b8:	a1c00007 	ldb	r7,0(r20)
    d0bc:	01800284 	movi	r6,10
    d0c0:	a5000044 	addi	r20,r20,1
    d0c4:	100b883a 	mov	r5,r2
    d0c8:	39fff404 	addi	r7,r7,-48
    d0cc:	8809883a 	mov	r4,r17
    d0d0:	000cf180 	call	cf18 <__multadd>
    d0d4:	a43ff81e 	bne	r20,r16,d0b8 <__alt_data_end+0xf000d0b8>
    d0d8:	ace1883a 	add	r16,r21,r19
    d0dc:	843ffe04 	addi	r16,r16,-8
    d0e0:	9c800a0e 	bge	r19,r18,d10c <__s2b+0xd4>
    d0e4:	94e5c83a 	sub	r18,r18,r19
    d0e8:	84a5883a 	add	r18,r16,r18
    d0ec:	81c00007 	ldb	r7,0(r16)
    d0f0:	01800284 	movi	r6,10
    d0f4:	84000044 	addi	r16,r16,1
    d0f8:	100b883a 	mov	r5,r2
    d0fc:	39fff404 	addi	r7,r7,-48
    d100:	8809883a 	mov	r4,r17
    d104:	000cf180 	call	cf18 <__multadd>
    d108:	84bff81e 	bne	r16,r18,d0ec <__alt_data_end+0xf000d0ec>
    d10c:	dfc00617 	ldw	ra,24(sp)
    d110:	dd400517 	ldw	r21,20(sp)
    d114:	dd000417 	ldw	r20,16(sp)
    d118:	dcc00317 	ldw	r19,12(sp)
    d11c:	dc800217 	ldw	r18,8(sp)
    d120:	dc400117 	ldw	r17,4(sp)
    d124:	dc000017 	ldw	r16,0(sp)
    d128:	dec00704 	addi	sp,sp,28
    d12c:	f800283a 	ret
    d130:	84000284 	addi	r16,r16,10
    d134:	1827883a 	mov	r19,r3
    d138:	003fe906 	br	d0e0 <__alt_data_end+0xf000d0e0>

0000d13c <__hi0bits>:
    d13c:	20bfffec 	andhi	r2,r4,65535
    d140:	1000141e 	bne	r2,zero,d194 <__hi0bits+0x58>
    d144:	2008943a 	slli	r4,r4,16
    d148:	00800404 	movi	r2,16
    d14c:	20ffc02c 	andhi	r3,r4,65280
    d150:	1800021e 	bne	r3,zero,d15c <__hi0bits+0x20>
    d154:	2008923a 	slli	r4,r4,8
    d158:	10800204 	addi	r2,r2,8
    d15c:	20fc002c 	andhi	r3,r4,61440
    d160:	1800021e 	bne	r3,zero,d16c <__hi0bits+0x30>
    d164:	2008913a 	slli	r4,r4,4
    d168:	10800104 	addi	r2,r2,4
    d16c:	20f0002c 	andhi	r3,r4,49152
    d170:	1800031e 	bne	r3,zero,d180 <__hi0bits+0x44>
    d174:	2109883a 	add	r4,r4,r4
    d178:	10800084 	addi	r2,r2,2
    d17c:	2109883a 	add	r4,r4,r4
    d180:	20000316 	blt	r4,zero,d190 <__hi0bits+0x54>
    d184:	2110002c 	andhi	r4,r4,16384
    d188:	2000041e 	bne	r4,zero,d19c <__hi0bits+0x60>
    d18c:	00800804 	movi	r2,32
    d190:	f800283a 	ret
    d194:	0005883a 	mov	r2,zero
    d198:	003fec06 	br	d14c <__alt_data_end+0xf000d14c>
    d19c:	10800044 	addi	r2,r2,1
    d1a0:	f800283a 	ret

0000d1a4 <__lo0bits>:
    d1a4:	20c00017 	ldw	r3,0(r4)
    d1a8:	188001cc 	andi	r2,r3,7
    d1ac:	10000826 	beq	r2,zero,d1d0 <__lo0bits+0x2c>
    d1b0:	1880004c 	andi	r2,r3,1
    d1b4:	1000211e 	bne	r2,zero,d23c <__lo0bits+0x98>
    d1b8:	1880008c 	andi	r2,r3,2
    d1bc:	1000211e 	bne	r2,zero,d244 <__lo0bits+0xa0>
    d1c0:	1806d0ba 	srli	r3,r3,2
    d1c4:	00800084 	movi	r2,2
    d1c8:	20c00015 	stw	r3,0(r4)
    d1cc:	f800283a 	ret
    d1d0:	18bfffcc 	andi	r2,r3,65535
    d1d4:	10001326 	beq	r2,zero,d224 <__lo0bits+0x80>
    d1d8:	0005883a 	mov	r2,zero
    d1dc:	19403fcc 	andi	r5,r3,255
    d1e0:	2800021e 	bne	r5,zero,d1ec <__lo0bits+0x48>
    d1e4:	1806d23a 	srli	r3,r3,8
    d1e8:	10800204 	addi	r2,r2,8
    d1ec:	194003cc 	andi	r5,r3,15
    d1f0:	2800021e 	bne	r5,zero,d1fc <__lo0bits+0x58>
    d1f4:	1806d13a 	srli	r3,r3,4
    d1f8:	10800104 	addi	r2,r2,4
    d1fc:	194000cc 	andi	r5,r3,3
    d200:	2800021e 	bne	r5,zero,d20c <__lo0bits+0x68>
    d204:	1806d0ba 	srli	r3,r3,2
    d208:	10800084 	addi	r2,r2,2
    d20c:	1940004c 	andi	r5,r3,1
    d210:	2800081e 	bne	r5,zero,d234 <__lo0bits+0x90>
    d214:	1806d07a 	srli	r3,r3,1
    d218:	1800051e 	bne	r3,zero,d230 <__lo0bits+0x8c>
    d21c:	00800804 	movi	r2,32
    d220:	f800283a 	ret
    d224:	1806d43a 	srli	r3,r3,16
    d228:	00800404 	movi	r2,16
    d22c:	003feb06 	br	d1dc <__alt_data_end+0xf000d1dc>
    d230:	10800044 	addi	r2,r2,1
    d234:	20c00015 	stw	r3,0(r4)
    d238:	f800283a 	ret
    d23c:	0005883a 	mov	r2,zero
    d240:	f800283a 	ret
    d244:	1806d07a 	srli	r3,r3,1
    d248:	00800044 	movi	r2,1
    d24c:	20c00015 	stw	r3,0(r4)
    d250:	f800283a 	ret

0000d254 <__i2b>:
    d254:	defffd04 	addi	sp,sp,-12
    d258:	dc000015 	stw	r16,0(sp)
    d25c:	04000044 	movi	r16,1
    d260:	dc400115 	stw	r17,4(sp)
    d264:	2823883a 	mov	r17,r5
    d268:	800b883a 	mov	r5,r16
    d26c:	dfc00215 	stw	ra,8(sp)
    d270:	000ce480 	call	ce48 <_Balloc>
    d274:	14400515 	stw	r17,20(r2)
    d278:	14000415 	stw	r16,16(r2)
    d27c:	dfc00217 	ldw	ra,8(sp)
    d280:	dc400117 	ldw	r17,4(sp)
    d284:	dc000017 	ldw	r16,0(sp)
    d288:	dec00304 	addi	sp,sp,12
    d28c:	f800283a 	ret

0000d290 <__multiply>:
    d290:	defffa04 	addi	sp,sp,-24
    d294:	dcc00315 	stw	r19,12(sp)
    d298:	dc800215 	stw	r18,8(sp)
    d29c:	34c00417 	ldw	r19,16(r6)
    d2a0:	2c800417 	ldw	r18,16(r5)
    d2a4:	dd000415 	stw	r20,16(sp)
    d2a8:	dc400115 	stw	r17,4(sp)
    d2ac:	dfc00515 	stw	ra,20(sp)
    d2b0:	dc000015 	stw	r16,0(sp)
    d2b4:	2829883a 	mov	r20,r5
    d2b8:	3023883a 	mov	r17,r6
    d2bc:	94c0050e 	bge	r18,r19,d2d4 <__multiply+0x44>
    d2c0:	9007883a 	mov	r3,r18
    d2c4:	3029883a 	mov	r20,r6
    d2c8:	9825883a 	mov	r18,r19
    d2cc:	2823883a 	mov	r17,r5
    d2d0:	1827883a 	mov	r19,r3
    d2d4:	a0800217 	ldw	r2,8(r20)
    d2d8:	94e1883a 	add	r16,r18,r19
    d2dc:	a1400117 	ldw	r5,4(r20)
    d2e0:	1400010e 	bge	r2,r16,d2e8 <__multiply+0x58>
    d2e4:	29400044 	addi	r5,r5,1
    d2e8:	000ce480 	call	ce48 <_Balloc>
    d2ec:	8415883a 	add	r10,r16,r16
    d2f0:	12c00504 	addi	r11,r2,20
    d2f4:	5295883a 	add	r10,r10,r10
    d2f8:	5a95883a 	add	r10,r11,r10
    d2fc:	5807883a 	mov	r3,r11
    d300:	5a80032e 	bgeu	r11,r10,d310 <__multiply+0x80>
    d304:	18000015 	stw	zero,0(r3)
    d308:	18c00104 	addi	r3,r3,4
    d30c:	1abffd36 	bltu	r3,r10,d304 <__alt_data_end+0xf000d304>
    d310:	9ce7883a 	add	r19,r19,r19
    d314:	94a5883a 	add	r18,r18,r18
    d318:	89800504 	addi	r6,r17,20
    d31c:	9ce7883a 	add	r19,r19,r19
    d320:	a3400504 	addi	r13,r20,20
    d324:	94a5883a 	add	r18,r18,r18
    d328:	34d9883a 	add	r12,r6,r19
    d32c:	6c93883a 	add	r9,r13,r18
    d330:	3300422e 	bgeu	r6,r12,d43c <__multiply+0x1ac>
    d334:	37c00017 	ldw	ra,0(r6)
    d338:	fbffffcc 	andi	r15,ra,65535
    d33c:	78001b26 	beq	r15,zero,d3ac <__multiply+0x11c>
    d340:	5811883a 	mov	r8,r11
    d344:	681d883a 	mov	r14,r13
    d348:	000f883a 	mov	r7,zero
    d34c:	71000017 	ldw	r4,0(r14)
    d350:	40c00017 	ldw	r3,0(r8)
    d354:	73800104 	addi	r14,r14,4
    d358:	217fffcc 	andi	r5,r4,65535
    d35c:	2bcb383a 	mul	r5,r5,r15
    d360:	2008d43a 	srli	r4,r4,16
    d364:	1c7fffcc 	andi	r17,r3,65535
    d368:	2c4b883a 	add	r5,r5,r17
    d36c:	29cb883a 	add	r5,r5,r7
    d370:	23c9383a 	mul	r4,r4,r15
    d374:	1806d43a 	srli	r3,r3,16
    d378:	280ed43a 	srli	r7,r5,16
    d37c:	297fffcc 	andi	r5,r5,65535
    d380:	20c7883a 	add	r3,r4,r3
    d384:	19c7883a 	add	r3,r3,r7
    d388:	1808943a 	slli	r4,r3,16
    d38c:	4023883a 	mov	r17,r8
    d390:	180ed43a 	srli	r7,r3,16
    d394:	214ab03a 	or	r5,r4,r5
    d398:	41400015 	stw	r5,0(r8)
    d39c:	42000104 	addi	r8,r8,4
    d3a0:	727fea36 	bltu	r14,r9,d34c <__alt_data_end+0xf000d34c>
    d3a4:	89c00115 	stw	r7,4(r17)
    d3a8:	37c00017 	ldw	ra,0(r6)
    d3ac:	f83ed43a 	srli	ra,ra,16
    d3b0:	f8001f26 	beq	ra,zero,d430 <__multiply+0x1a0>
    d3b4:	58c00017 	ldw	r3,0(r11)
    d3b8:	681d883a 	mov	r14,r13
    d3bc:	581f883a 	mov	r15,r11
    d3c0:	1811883a 	mov	r8,r3
    d3c4:	5825883a 	mov	r18,r11
    d3c8:	000f883a 	mov	r7,zero
    d3cc:	00000106 	br	d3d4 <__multiply+0x144>
    d3d0:	8825883a 	mov	r18,r17
    d3d4:	7140000b 	ldhu	r5,0(r14)
    d3d8:	4010d43a 	srli	r8,r8,16
    d3dc:	193fffcc 	andi	r4,r3,65535
    d3e0:	2fcb383a 	mul	r5,r5,ra
    d3e4:	7bc00104 	addi	r15,r15,4
    d3e8:	73800104 	addi	r14,r14,4
    d3ec:	2a0b883a 	add	r5,r5,r8
    d3f0:	29cb883a 	add	r5,r5,r7
    d3f4:	2806943a 	slli	r3,r5,16
    d3f8:	94400104 	addi	r17,r18,4
    d3fc:	280ad43a 	srli	r5,r5,16
    d400:	1908b03a 	or	r4,r3,r4
    d404:	793fff15 	stw	r4,-4(r15)
    d408:	70ffff17 	ldw	r3,-4(r14)
    d40c:	8a000017 	ldw	r8,0(r17)
    d410:	1806d43a 	srli	r3,r3,16
    d414:	413fffcc 	andi	r4,r8,65535
    d418:	1fc7383a 	mul	r3,r3,ra
    d41c:	1907883a 	add	r3,r3,r4
    d420:	1947883a 	add	r3,r3,r5
    d424:	180ed43a 	srli	r7,r3,16
    d428:	727fe936 	bltu	r14,r9,d3d0 <__alt_data_end+0xf000d3d0>
    d42c:	90c00115 	stw	r3,4(r18)
    d430:	31800104 	addi	r6,r6,4
    d434:	5ac00104 	addi	r11,r11,4
    d438:	333fbe36 	bltu	r6,r12,d334 <__alt_data_end+0xf000d334>
    d43c:	0400090e 	bge	zero,r16,d464 <__multiply+0x1d4>
    d440:	50ffff17 	ldw	r3,-4(r10)
    d444:	52bfff04 	addi	r10,r10,-4
    d448:	18000326 	beq	r3,zero,d458 <__multiply+0x1c8>
    d44c:	00000506 	br	d464 <__multiply+0x1d4>
    d450:	50c00017 	ldw	r3,0(r10)
    d454:	1800031e 	bne	r3,zero,d464 <__multiply+0x1d4>
    d458:	843fffc4 	addi	r16,r16,-1
    d45c:	52bfff04 	addi	r10,r10,-4
    d460:	803ffb1e 	bne	r16,zero,d450 <__alt_data_end+0xf000d450>
    d464:	14000415 	stw	r16,16(r2)
    d468:	dfc00517 	ldw	ra,20(sp)
    d46c:	dd000417 	ldw	r20,16(sp)
    d470:	dcc00317 	ldw	r19,12(sp)
    d474:	dc800217 	ldw	r18,8(sp)
    d478:	dc400117 	ldw	r17,4(sp)
    d47c:	dc000017 	ldw	r16,0(sp)
    d480:	dec00604 	addi	sp,sp,24
    d484:	f800283a 	ret

0000d488 <__pow5mult>:
    d488:	defffa04 	addi	sp,sp,-24
    d48c:	dcc00315 	stw	r19,12(sp)
    d490:	dc000015 	stw	r16,0(sp)
    d494:	dfc00515 	stw	ra,20(sp)
    d498:	dd000415 	stw	r20,16(sp)
    d49c:	dc800215 	stw	r18,8(sp)
    d4a0:	dc400115 	stw	r17,4(sp)
    d4a4:	308000cc 	andi	r2,r6,3
    d4a8:	3021883a 	mov	r16,r6
    d4ac:	2027883a 	mov	r19,r4
    d4b0:	10002f1e 	bne	r2,zero,d570 <__pow5mult+0xe8>
    d4b4:	2825883a 	mov	r18,r5
    d4b8:	8021d0ba 	srai	r16,r16,2
    d4bc:	80001a26 	beq	r16,zero,d528 <__pow5mult+0xa0>
    d4c0:	9c401217 	ldw	r17,72(r19)
    d4c4:	8800061e 	bne	r17,zero,d4e0 <__pow5mult+0x58>
    d4c8:	00003406 	br	d59c <__pow5mult+0x114>
    d4cc:	8021d07a 	srai	r16,r16,1
    d4d0:	80001526 	beq	r16,zero,d528 <__pow5mult+0xa0>
    d4d4:	88800017 	ldw	r2,0(r17)
    d4d8:	10001c26 	beq	r2,zero,d54c <__pow5mult+0xc4>
    d4dc:	1023883a 	mov	r17,r2
    d4e0:	8080004c 	andi	r2,r16,1
    d4e4:	103ff926 	beq	r2,zero,d4cc <__alt_data_end+0xf000d4cc>
    d4e8:	880d883a 	mov	r6,r17
    d4ec:	900b883a 	mov	r5,r18
    d4f0:	9809883a 	mov	r4,r19
    d4f4:	000d2900 	call	d290 <__multiply>
    d4f8:	90001b26 	beq	r18,zero,d568 <__pow5mult+0xe0>
    d4fc:	91000117 	ldw	r4,4(r18)
    d500:	98c01317 	ldw	r3,76(r19)
    d504:	8021d07a 	srai	r16,r16,1
    d508:	2109883a 	add	r4,r4,r4
    d50c:	2109883a 	add	r4,r4,r4
    d510:	1907883a 	add	r3,r3,r4
    d514:	19000017 	ldw	r4,0(r3)
    d518:	91000015 	stw	r4,0(r18)
    d51c:	1c800015 	stw	r18,0(r3)
    d520:	1025883a 	mov	r18,r2
    d524:	803feb1e 	bne	r16,zero,d4d4 <__alt_data_end+0xf000d4d4>
    d528:	9005883a 	mov	r2,r18
    d52c:	dfc00517 	ldw	ra,20(sp)
    d530:	dd000417 	ldw	r20,16(sp)
    d534:	dcc00317 	ldw	r19,12(sp)
    d538:	dc800217 	ldw	r18,8(sp)
    d53c:	dc400117 	ldw	r17,4(sp)
    d540:	dc000017 	ldw	r16,0(sp)
    d544:	dec00604 	addi	sp,sp,24
    d548:	f800283a 	ret
    d54c:	880d883a 	mov	r6,r17
    d550:	880b883a 	mov	r5,r17
    d554:	9809883a 	mov	r4,r19
    d558:	000d2900 	call	d290 <__multiply>
    d55c:	88800015 	stw	r2,0(r17)
    d560:	10000015 	stw	zero,0(r2)
    d564:	003fdd06 	br	d4dc <__alt_data_end+0xf000d4dc>
    d568:	1025883a 	mov	r18,r2
    d56c:	003fd706 	br	d4cc <__alt_data_end+0xf000d4cc>
    d570:	10bfffc4 	addi	r2,r2,-1
    d574:	1085883a 	add	r2,r2,r2
    d578:	00c20034 	movhi	r3,2048
    d57c:	18c0b804 	addi	r3,r3,736
    d580:	1085883a 	add	r2,r2,r2
    d584:	1885883a 	add	r2,r3,r2
    d588:	11800017 	ldw	r6,0(r2)
    d58c:	000f883a 	mov	r7,zero
    d590:	000cf180 	call	cf18 <__multadd>
    d594:	1025883a 	mov	r18,r2
    d598:	003fc706 	br	d4b8 <__alt_data_end+0xf000d4b8>
    d59c:	05000044 	movi	r20,1
    d5a0:	a00b883a 	mov	r5,r20
    d5a4:	9809883a 	mov	r4,r19
    d5a8:	000ce480 	call	ce48 <_Balloc>
    d5ac:	1023883a 	mov	r17,r2
    d5b0:	00809c44 	movi	r2,625
    d5b4:	88800515 	stw	r2,20(r17)
    d5b8:	8d000415 	stw	r20,16(r17)
    d5bc:	9c401215 	stw	r17,72(r19)
    d5c0:	88000015 	stw	zero,0(r17)
    d5c4:	003fc606 	br	d4e0 <__alt_data_end+0xf000d4e0>

0000d5c8 <__lshift>:
    d5c8:	defff904 	addi	sp,sp,-28
    d5cc:	dd400515 	stw	r21,20(sp)
    d5d0:	dcc00315 	stw	r19,12(sp)
    d5d4:	302bd17a 	srai	r21,r6,5
    d5d8:	2cc00417 	ldw	r19,16(r5)
    d5dc:	28800217 	ldw	r2,8(r5)
    d5e0:	dd000415 	stw	r20,16(sp)
    d5e4:	ace7883a 	add	r19,r21,r19
    d5e8:	dc800215 	stw	r18,8(sp)
    d5ec:	dc400115 	stw	r17,4(sp)
    d5f0:	dc000015 	stw	r16,0(sp)
    d5f4:	dfc00615 	stw	ra,24(sp)
    d5f8:	9c000044 	addi	r16,r19,1
    d5fc:	2823883a 	mov	r17,r5
    d600:	3029883a 	mov	r20,r6
    d604:	2025883a 	mov	r18,r4
    d608:	29400117 	ldw	r5,4(r5)
    d60c:	1400030e 	bge	r2,r16,d61c <__lshift+0x54>
    d610:	1085883a 	add	r2,r2,r2
    d614:	29400044 	addi	r5,r5,1
    d618:	143ffd16 	blt	r2,r16,d610 <__alt_data_end+0xf000d610>
    d61c:	9009883a 	mov	r4,r18
    d620:	000ce480 	call	ce48 <_Balloc>
    d624:	10c00504 	addi	r3,r2,20
    d628:	0540070e 	bge	zero,r21,d648 <__lshift+0x80>
    d62c:	ad6b883a 	add	r21,r21,r21
    d630:	ad6b883a 	add	r21,r21,r21
    d634:	1809883a 	mov	r4,r3
    d638:	1d47883a 	add	r3,r3,r21
    d63c:	20000015 	stw	zero,0(r4)
    d640:	21000104 	addi	r4,r4,4
    d644:	193ffd1e 	bne	r3,r4,d63c <__alt_data_end+0xf000d63c>
    d648:	8a000417 	ldw	r8,16(r17)
    d64c:	89000504 	addi	r4,r17,20
    d650:	a18007cc 	andi	r6,r20,31
    d654:	4211883a 	add	r8,r8,r8
    d658:	4211883a 	add	r8,r8,r8
    d65c:	2211883a 	add	r8,r4,r8
    d660:	30002326 	beq	r6,zero,d6f0 <__lshift+0x128>
    d664:	02400804 	movi	r9,32
    d668:	4993c83a 	sub	r9,r9,r6
    d66c:	000b883a 	mov	r5,zero
    d670:	21c00017 	ldw	r7,0(r4)
    d674:	1815883a 	mov	r10,r3
    d678:	18c00104 	addi	r3,r3,4
    d67c:	398e983a 	sll	r7,r7,r6
    d680:	21000104 	addi	r4,r4,4
    d684:	394ab03a 	or	r5,r7,r5
    d688:	197fff15 	stw	r5,-4(r3)
    d68c:	217fff17 	ldw	r5,-4(r4)
    d690:	2a4ad83a 	srl	r5,r5,r9
    d694:	223ff636 	bltu	r4,r8,d670 <__alt_data_end+0xf000d670>
    d698:	51400115 	stw	r5,4(r10)
    d69c:	28001a1e 	bne	r5,zero,d708 <__lshift+0x140>
    d6a0:	843fffc4 	addi	r16,r16,-1
    d6a4:	14000415 	stw	r16,16(r2)
    d6a8:	88000826 	beq	r17,zero,d6cc <__lshift+0x104>
    d6ac:	89000117 	ldw	r4,4(r17)
    d6b0:	90c01317 	ldw	r3,76(r18)
    d6b4:	2109883a 	add	r4,r4,r4
    d6b8:	2109883a 	add	r4,r4,r4
    d6bc:	1907883a 	add	r3,r3,r4
    d6c0:	19000017 	ldw	r4,0(r3)
    d6c4:	89000015 	stw	r4,0(r17)
    d6c8:	1c400015 	stw	r17,0(r3)
    d6cc:	dfc00617 	ldw	ra,24(sp)
    d6d0:	dd400517 	ldw	r21,20(sp)
    d6d4:	dd000417 	ldw	r20,16(sp)
    d6d8:	dcc00317 	ldw	r19,12(sp)
    d6dc:	dc800217 	ldw	r18,8(sp)
    d6e0:	dc400117 	ldw	r17,4(sp)
    d6e4:	dc000017 	ldw	r16,0(sp)
    d6e8:	dec00704 	addi	sp,sp,28
    d6ec:	f800283a 	ret
    d6f0:	21400017 	ldw	r5,0(r4)
    d6f4:	18c00104 	addi	r3,r3,4
    d6f8:	21000104 	addi	r4,r4,4
    d6fc:	197fff15 	stw	r5,-4(r3)
    d700:	223ffb36 	bltu	r4,r8,d6f0 <__alt_data_end+0xf000d6f0>
    d704:	003fe606 	br	d6a0 <__alt_data_end+0xf000d6a0>
    d708:	9c000084 	addi	r16,r19,2
    d70c:	003fe406 	br	d6a0 <__alt_data_end+0xf000d6a0>

0000d710 <__mcmp>:
    d710:	20800417 	ldw	r2,16(r4)
    d714:	28c00417 	ldw	r3,16(r5)
    d718:	10c5c83a 	sub	r2,r2,r3
    d71c:	1000111e 	bne	r2,zero,d764 <__mcmp+0x54>
    d720:	18c7883a 	add	r3,r3,r3
    d724:	18c7883a 	add	r3,r3,r3
    d728:	21000504 	addi	r4,r4,20
    d72c:	29400504 	addi	r5,r5,20
    d730:	20c5883a 	add	r2,r4,r3
    d734:	28cb883a 	add	r5,r5,r3
    d738:	00000106 	br	d740 <__mcmp+0x30>
    d73c:	20800a2e 	bgeu	r4,r2,d768 <__mcmp+0x58>
    d740:	10bfff04 	addi	r2,r2,-4
    d744:	297fff04 	addi	r5,r5,-4
    d748:	11800017 	ldw	r6,0(r2)
    d74c:	28c00017 	ldw	r3,0(r5)
    d750:	30fffa26 	beq	r6,r3,d73c <__alt_data_end+0xf000d73c>
    d754:	30c00236 	bltu	r6,r3,d760 <__mcmp+0x50>
    d758:	00800044 	movi	r2,1
    d75c:	f800283a 	ret
    d760:	00bfffc4 	movi	r2,-1
    d764:	f800283a 	ret
    d768:	0005883a 	mov	r2,zero
    d76c:	f800283a 	ret

0000d770 <__mdiff>:
    d770:	28c00417 	ldw	r3,16(r5)
    d774:	30800417 	ldw	r2,16(r6)
    d778:	defffa04 	addi	sp,sp,-24
    d77c:	dcc00315 	stw	r19,12(sp)
    d780:	dc800215 	stw	r18,8(sp)
    d784:	dfc00515 	stw	ra,20(sp)
    d788:	dd000415 	stw	r20,16(sp)
    d78c:	dc400115 	stw	r17,4(sp)
    d790:	dc000015 	stw	r16,0(sp)
    d794:	1887c83a 	sub	r3,r3,r2
    d798:	2825883a 	mov	r18,r5
    d79c:	3027883a 	mov	r19,r6
    d7a0:	1800141e 	bne	r3,zero,d7f4 <__mdiff+0x84>
    d7a4:	1085883a 	add	r2,r2,r2
    d7a8:	1085883a 	add	r2,r2,r2
    d7ac:	2a000504 	addi	r8,r5,20
    d7b0:	34000504 	addi	r16,r6,20
    d7b4:	4087883a 	add	r3,r8,r2
    d7b8:	8085883a 	add	r2,r16,r2
    d7bc:	00000106 	br	d7c4 <__mdiff+0x54>
    d7c0:	40c0592e 	bgeu	r8,r3,d928 <__mdiff+0x1b8>
    d7c4:	18ffff04 	addi	r3,r3,-4
    d7c8:	10bfff04 	addi	r2,r2,-4
    d7cc:	19c00017 	ldw	r7,0(r3)
    d7d0:	11400017 	ldw	r5,0(r2)
    d7d4:	397ffa26 	beq	r7,r5,d7c0 <__alt_data_end+0xf000d7c0>
    d7d8:	3940592e 	bgeu	r7,r5,d940 <__mdiff+0x1d0>
    d7dc:	9005883a 	mov	r2,r18
    d7e0:	4023883a 	mov	r17,r8
    d7e4:	9825883a 	mov	r18,r19
    d7e8:	05000044 	movi	r20,1
    d7ec:	1027883a 	mov	r19,r2
    d7f0:	00000406 	br	d804 <__mdiff+0x94>
    d7f4:	18005616 	blt	r3,zero,d950 <__mdiff+0x1e0>
    d7f8:	34400504 	addi	r17,r6,20
    d7fc:	2c000504 	addi	r16,r5,20
    d800:	0029883a 	mov	r20,zero
    d804:	91400117 	ldw	r5,4(r18)
    d808:	000ce480 	call	ce48 <_Balloc>
    d80c:	92400417 	ldw	r9,16(r18)
    d810:	9b000417 	ldw	r12,16(r19)
    d814:	12c00504 	addi	r11,r2,20
    d818:	4a51883a 	add	r8,r9,r9
    d81c:	6319883a 	add	r12,r12,r12
    d820:	4211883a 	add	r8,r8,r8
    d824:	6319883a 	add	r12,r12,r12
    d828:	15000315 	stw	r20,12(r2)
    d82c:	8211883a 	add	r8,r16,r8
    d830:	8b19883a 	add	r12,r17,r12
    d834:	0007883a 	mov	r3,zero
    d838:	81400017 	ldw	r5,0(r16)
    d83c:	89c00017 	ldw	r7,0(r17)
    d840:	59800104 	addi	r6,r11,4
    d844:	293fffcc 	andi	r4,r5,65535
    d848:	20c7883a 	add	r3,r4,r3
    d84c:	393fffcc 	andi	r4,r7,65535
    d850:	1909c83a 	sub	r4,r3,r4
    d854:	280ad43a 	srli	r5,r5,16
    d858:	380ed43a 	srli	r7,r7,16
    d85c:	2007d43a 	srai	r3,r4,16
    d860:	213fffcc 	andi	r4,r4,65535
    d864:	29cbc83a 	sub	r5,r5,r7
    d868:	28c7883a 	add	r3,r5,r3
    d86c:	180a943a 	slli	r5,r3,16
    d870:	8c400104 	addi	r17,r17,4
    d874:	84000104 	addi	r16,r16,4
    d878:	2908b03a 	or	r4,r5,r4
    d87c:	59000015 	stw	r4,0(r11)
    d880:	1807d43a 	srai	r3,r3,16
    d884:	3015883a 	mov	r10,r6
    d888:	3017883a 	mov	r11,r6
    d88c:	8b3fea36 	bltu	r17,r12,d838 <__alt_data_end+0xf000d838>
    d890:	8200162e 	bgeu	r16,r8,d8ec <__mdiff+0x17c>
    d894:	8017883a 	mov	r11,r16
    d898:	59400017 	ldw	r5,0(r11)
    d89c:	31800104 	addi	r6,r6,4
    d8a0:	5ac00104 	addi	r11,r11,4
    d8a4:	293fffcc 	andi	r4,r5,65535
    d8a8:	20c7883a 	add	r3,r4,r3
    d8ac:	280ed43a 	srli	r7,r5,16
    d8b0:	180bd43a 	srai	r5,r3,16
    d8b4:	193fffcc 	andi	r4,r3,65535
    d8b8:	3947883a 	add	r3,r7,r5
    d8bc:	180a943a 	slli	r5,r3,16
    d8c0:	1807d43a 	srai	r3,r3,16
    d8c4:	2908b03a 	or	r4,r5,r4
    d8c8:	313fff15 	stw	r4,-4(r6)
    d8cc:	5a3ff236 	bltu	r11,r8,d898 <__alt_data_end+0xf000d898>
    d8d0:	0406303a 	nor	r3,zero,r16
    d8d4:	1a07883a 	add	r3,r3,r8
    d8d8:	1806d0ba 	srli	r3,r3,2
    d8dc:	18c00044 	addi	r3,r3,1
    d8e0:	18c7883a 	add	r3,r3,r3
    d8e4:	18c7883a 	add	r3,r3,r3
    d8e8:	50d5883a 	add	r10,r10,r3
    d8ec:	50ffff04 	addi	r3,r10,-4
    d8f0:	2000041e 	bne	r4,zero,d904 <__mdiff+0x194>
    d8f4:	18ffff04 	addi	r3,r3,-4
    d8f8:	19000017 	ldw	r4,0(r3)
    d8fc:	4a7fffc4 	addi	r9,r9,-1
    d900:	203ffc26 	beq	r4,zero,d8f4 <__alt_data_end+0xf000d8f4>
    d904:	12400415 	stw	r9,16(r2)
    d908:	dfc00517 	ldw	ra,20(sp)
    d90c:	dd000417 	ldw	r20,16(sp)
    d910:	dcc00317 	ldw	r19,12(sp)
    d914:	dc800217 	ldw	r18,8(sp)
    d918:	dc400117 	ldw	r17,4(sp)
    d91c:	dc000017 	ldw	r16,0(sp)
    d920:	dec00604 	addi	sp,sp,24
    d924:	f800283a 	ret
    d928:	000b883a 	mov	r5,zero
    d92c:	000ce480 	call	ce48 <_Balloc>
    d930:	00c00044 	movi	r3,1
    d934:	10c00415 	stw	r3,16(r2)
    d938:	10000515 	stw	zero,20(r2)
    d93c:	003ff206 	br	d908 <__alt_data_end+0xf000d908>
    d940:	8023883a 	mov	r17,r16
    d944:	0029883a 	mov	r20,zero
    d948:	4021883a 	mov	r16,r8
    d94c:	003fad06 	br	d804 <__alt_data_end+0xf000d804>
    d950:	9005883a 	mov	r2,r18
    d954:	94400504 	addi	r17,r18,20
    d958:	9c000504 	addi	r16,r19,20
    d95c:	9825883a 	mov	r18,r19
    d960:	05000044 	movi	r20,1
    d964:	1027883a 	mov	r19,r2
    d968:	003fa606 	br	d804 <__alt_data_end+0xf000d804>

0000d96c <__ulp>:
    d96c:	295ffc2c 	andhi	r5,r5,32752
    d970:	00bf3034 	movhi	r2,64704
    d974:	2887883a 	add	r3,r5,r2
    d978:	00c0020e 	bge	zero,r3,d984 <__ulp+0x18>
    d97c:	0005883a 	mov	r2,zero
    d980:	f800283a 	ret
    d984:	00c7c83a 	sub	r3,zero,r3
    d988:	1807d53a 	srai	r3,r3,20
    d98c:	008004c4 	movi	r2,19
    d990:	10c00b0e 	bge	r2,r3,d9c0 <__ulp+0x54>
    d994:	18bffb04 	addi	r2,r3,-20
    d998:	01000784 	movi	r4,30
    d99c:	0007883a 	mov	r3,zero
    d9a0:	20800516 	blt	r4,r2,d9b8 <__ulp+0x4c>
    d9a4:	010007c4 	movi	r4,31
    d9a8:	2089c83a 	sub	r4,r4,r2
    d9ac:	00800044 	movi	r2,1
    d9b0:	1104983a 	sll	r2,r2,r4
    d9b4:	f800283a 	ret
    d9b8:	00800044 	movi	r2,1
    d9bc:	f800283a 	ret
    d9c0:	01400234 	movhi	r5,8
    d9c4:	28c7d83a 	sra	r3,r5,r3
    d9c8:	0005883a 	mov	r2,zero
    d9cc:	f800283a 	ret

0000d9d0 <__b2d>:
    d9d0:	defffa04 	addi	sp,sp,-24
    d9d4:	dc000015 	stw	r16,0(sp)
    d9d8:	24000417 	ldw	r16,16(r4)
    d9dc:	dc400115 	stw	r17,4(sp)
    d9e0:	24400504 	addi	r17,r4,20
    d9e4:	8421883a 	add	r16,r16,r16
    d9e8:	8421883a 	add	r16,r16,r16
    d9ec:	8c21883a 	add	r16,r17,r16
    d9f0:	dc800215 	stw	r18,8(sp)
    d9f4:	84bfff17 	ldw	r18,-4(r16)
    d9f8:	dd000415 	stw	r20,16(sp)
    d9fc:	dcc00315 	stw	r19,12(sp)
    da00:	9009883a 	mov	r4,r18
    da04:	2829883a 	mov	r20,r5
    da08:	dfc00515 	stw	ra,20(sp)
    da0c:	000d13c0 	call	d13c <__hi0bits>
    da10:	00c00804 	movi	r3,32
    da14:	1889c83a 	sub	r4,r3,r2
    da18:	a1000015 	stw	r4,0(r20)
    da1c:	01000284 	movi	r4,10
    da20:	84ffff04 	addi	r19,r16,-4
    da24:	20801216 	blt	r4,r2,da70 <__b2d+0xa0>
    da28:	018002c4 	movi	r6,11
    da2c:	308dc83a 	sub	r6,r6,r2
    da30:	9186d83a 	srl	r3,r18,r6
    da34:	18cffc34 	orhi	r3,r3,16368
    da38:	8cc0212e 	bgeu	r17,r19,dac0 <__b2d+0xf0>
    da3c:	813ffe17 	ldw	r4,-8(r16)
    da40:	218cd83a 	srl	r6,r4,r6
    da44:	10800544 	addi	r2,r2,21
    da48:	9084983a 	sll	r2,r18,r2
    da4c:	1184b03a 	or	r2,r2,r6
    da50:	dfc00517 	ldw	ra,20(sp)
    da54:	dd000417 	ldw	r20,16(sp)
    da58:	dcc00317 	ldw	r19,12(sp)
    da5c:	dc800217 	ldw	r18,8(sp)
    da60:	dc400117 	ldw	r17,4(sp)
    da64:	dc000017 	ldw	r16,0(sp)
    da68:	dec00604 	addi	sp,sp,24
    da6c:	f800283a 	ret
    da70:	8cc00f2e 	bgeu	r17,r19,dab0 <__b2d+0xe0>
    da74:	117ffd44 	addi	r5,r2,-11
    da78:	80bffe17 	ldw	r2,-8(r16)
    da7c:	28000e26 	beq	r5,zero,dab8 <__b2d+0xe8>
    da80:	1949c83a 	sub	r4,r3,r5
    da84:	9164983a 	sll	r18,r18,r5
    da88:	1106d83a 	srl	r3,r2,r4
    da8c:	81bffe04 	addi	r6,r16,-8
    da90:	948ffc34 	orhi	r18,r18,16368
    da94:	90c6b03a 	or	r3,r18,r3
    da98:	89800e2e 	bgeu	r17,r6,dad4 <__b2d+0x104>
    da9c:	81bffd17 	ldw	r6,-12(r16)
    daa0:	1144983a 	sll	r2,r2,r5
    daa4:	310ad83a 	srl	r5,r6,r4
    daa8:	2884b03a 	or	r2,r5,r2
    daac:	003fe806 	br	da50 <__alt_data_end+0xf000da50>
    dab0:	10bffd44 	addi	r2,r2,-11
    dab4:	1000041e 	bne	r2,zero,dac8 <__b2d+0xf8>
    dab8:	90cffc34 	orhi	r3,r18,16368
    dabc:	003fe406 	br	da50 <__alt_data_end+0xf000da50>
    dac0:	000d883a 	mov	r6,zero
    dac4:	003fdf06 	br	da44 <__alt_data_end+0xf000da44>
    dac8:	90a4983a 	sll	r18,r18,r2
    dacc:	0005883a 	mov	r2,zero
    dad0:	003ff906 	br	dab8 <__alt_data_end+0xf000dab8>
    dad4:	1144983a 	sll	r2,r2,r5
    dad8:	003fdd06 	br	da50 <__alt_data_end+0xf000da50>

0000dadc <__d2b>:
    dadc:	defff804 	addi	sp,sp,-32
    dae0:	dc000215 	stw	r16,8(sp)
    dae4:	3021883a 	mov	r16,r6
    dae8:	dc400315 	stw	r17,12(sp)
    daec:	8022907a 	slli	r17,r16,1
    daf0:	dd000615 	stw	r20,24(sp)
    daf4:	2829883a 	mov	r20,r5
    daf8:	01400044 	movi	r5,1
    dafc:	dcc00515 	stw	r19,20(sp)
    db00:	dc800415 	stw	r18,16(sp)
    db04:	dfc00715 	stw	ra,28(sp)
    db08:	3825883a 	mov	r18,r7
    db0c:	8822d57a 	srli	r17,r17,21
    db10:	000ce480 	call	ce48 <_Balloc>
    db14:	1027883a 	mov	r19,r2
    db18:	00800434 	movhi	r2,16
    db1c:	10bfffc4 	addi	r2,r2,-1
    db20:	808c703a 	and	r6,r16,r2
    db24:	88000126 	beq	r17,zero,db2c <__d2b+0x50>
    db28:	31800434 	orhi	r6,r6,16
    db2c:	d9800015 	stw	r6,0(sp)
    db30:	a0002426 	beq	r20,zero,dbc4 <__d2b+0xe8>
    db34:	d9000104 	addi	r4,sp,4
    db38:	dd000115 	stw	r20,4(sp)
    db3c:	000d1a40 	call	d1a4 <__lo0bits>
    db40:	d8c00017 	ldw	r3,0(sp)
    db44:	10002f1e 	bne	r2,zero,dc04 <__d2b+0x128>
    db48:	d9000117 	ldw	r4,4(sp)
    db4c:	99000515 	stw	r4,20(r19)
    db50:	1821003a 	cmpeq	r16,r3,zero
    db54:	01000084 	movi	r4,2
    db58:	2421c83a 	sub	r16,r4,r16
    db5c:	98c00615 	stw	r3,24(r19)
    db60:	9c000415 	stw	r16,16(r19)
    db64:	88001f1e 	bne	r17,zero,dbe4 <__d2b+0x108>
    db68:	10bef384 	addi	r2,r2,-1074
    db6c:	90800015 	stw	r2,0(r18)
    db70:	00900034 	movhi	r2,16384
    db74:	10bfffc4 	addi	r2,r2,-1
    db78:	8085883a 	add	r2,r16,r2
    db7c:	1085883a 	add	r2,r2,r2
    db80:	1085883a 	add	r2,r2,r2
    db84:	9885883a 	add	r2,r19,r2
    db88:	11000517 	ldw	r4,20(r2)
    db8c:	8020917a 	slli	r16,r16,5
    db90:	000d13c0 	call	d13c <__hi0bits>
    db94:	d8c00817 	ldw	r3,32(sp)
    db98:	8085c83a 	sub	r2,r16,r2
    db9c:	18800015 	stw	r2,0(r3)
    dba0:	9805883a 	mov	r2,r19
    dba4:	dfc00717 	ldw	ra,28(sp)
    dba8:	dd000617 	ldw	r20,24(sp)
    dbac:	dcc00517 	ldw	r19,20(sp)
    dbb0:	dc800417 	ldw	r18,16(sp)
    dbb4:	dc400317 	ldw	r17,12(sp)
    dbb8:	dc000217 	ldw	r16,8(sp)
    dbbc:	dec00804 	addi	sp,sp,32
    dbc0:	f800283a 	ret
    dbc4:	d809883a 	mov	r4,sp
    dbc8:	000d1a40 	call	d1a4 <__lo0bits>
    dbcc:	d8c00017 	ldw	r3,0(sp)
    dbd0:	04000044 	movi	r16,1
    dbd4:	9c000415 	stw	r16,16(r19)
    dbd8:	98c00515 	stw	r3,20(r19)
    dbdc:	10800804 	addi	r2,r2,32
    dbe0:	883fe126 	beq	r17,zero,db68 <__alt_data_end+0xf000db68>
    dbe4:	00c00d44 	movi	r3,53
    dbe8:	8c7ef344 	addi	r17,r17,-1075
    dbec:	88a3883a 	add	r17,r17,r2
    dbf0:	1885c83a 	sub	r2,r3,r2
    dbf4:	d8c00817 	ldw	r3,32(sp)
    dbf8:	94400015 	stw	r17,0(r18)
    dbfc:	18800015 	stw	r2,0(r3)
    dc00:	003fe706 	br	dba0 <__alt_data_end+0xf000dba0>
    dc04:	01000804 	movi	r4,32
    dc08:	2089c83a 	sub	r4,r4,r2
    dc0c:	1908983a 	sll	r4,r3,r4
    dc10:	d9400117 	ldw	r5,4(sp)
    dc14:	1886d83a 	srl	r3,r3,r2
    dc18:	2148b03a 	or	r4,r4,r5
    dc1c:	99000515 	stw	r4,20(r19)
    dc20:	d8c00015 	stw	r3,0(sp)
    dc24:	003fca06 	br	db50 <__alt_data_end+0xf000db50>

0000dc28 <__ratio>:
    dc28:	defff904 	addi	sp,sp,-28
    dc2c:	dc400315 	stw	r17,12(sp)
    dc30:	2823883a 	mov	r17,r5
    dc34:	d9400104 	addi	r5,sp,4
    dc38:	dfc00615 	stw	ra,24(sp)
    dc3c:	dcc00515 	stw	r19,20(sp)
    dc40:	dc800415 	stw	r18,16(sp)
    dc44:	2027883a 	mov	r19,r4
    dc48:	dc000215 	stw	r16,8(sp)
    dc4c:	000d9d00 	call	d9d0 <__b2d>
    dc50:	d80b883a 	mov	r5,sp
    dc54:	8809883a 	mov	r4,r17
    dc58:	1025883a 	mov	r18,r2
    dc5c:	1821883a 	mov	r16,r3
    dc60:	000d9d00 	call	d9d0 <__b2d>
    dc64:	8a000417 	ldw	r8,16(r17)
    dc68:	99000417 	ldw	r4,16(r19)
    dc6c:	d9400117 	ldw	r5,4(sp)
    dc70:	2209c83a 	sub	r4,r4,r8
    dc74:	2010917a 	slli	r8,r4,5
    dc78:	d9000017 	ldw	r4,0(sp)
    dc7c:	2909c83a 	sub	r4,r5,r4
    dc80:	4109883a 	add	r4,r8,r4
    dc84:	01000e0e 	bge	zero,r4,dcc0 <__ratio+0x98>
    dc88:	2008953a 	slli	r4,r4,20
    dc8c:	2421883a 	add	r16,r4,r16
    dc90:	100d883a 	mov	r6,r2
    dc94:	180f883a 	mov	r7,r3
    dc98:	9009883a 	mov	r4,r18
    dc9c:	800b883a 	mov	r5,r16
    dca0:	00061b00 	call	61b0 <__divdf3>
    dca4:	dfc00617 	ldw	ra,24(sp)
    dca8:	dcc00517 	ldw	r19,20(sp)
    dcac:	dc800417 	ldw	r18,16(sp)
    dcb0:	dc400317 	ldw	r17,12(sp)
    dcb4:	dc000217 	ldw	r16,8(sp)
    dcb8:	dec00704 	addi	sp,sp,28
    dcbc:	f800283a 	ret
    dcc0:	2008953a 	slli	r4,r4,20
    dcc4:	1907c83a 	sub	r3,r3,r4
    dcc8:	003ff106 	br	dc90 <__alt_data_end+0xf000dc90>

0000dccc <_mprec_log10>:
    dccc:	defffe04 	addi	sp,sp,-8
    dcd0:	dc000015 	stw	r16,0(sp)
    dcd4:	dfc00115 	stw	ra,4(sp)
    dcd8:	008005c4 	movi	r2,23
    dcdc:	2021883a 	mov	r16,r4
    dce0:	11000d0e 	bge	r2,r4,dd18 <_mprec_log10+0x4c>
    dce4:	0005883a 	mov	r2,zero
    dce8:	00cffc34 	movhi	r3,16368
    dcec:	843fffc4 	addi	r16,r16,-1
    dcf0:	000d883a 	mov	r6,zero
    dcf4:	01d00934 	movhi	r7,16420
    dcf8:	1009883a 	mov	r4,r2
    dcfc:	180b883a 	mov	r5,r3
    dd00:	0011bb80 	call	11bb8 <__muldf3>
    dd04:	803ff91e 	bne	r16,zero,dcec <__alt_data_end+0xf000dcec>
    dd08:	dfc00117 	ldw	ra,4(sp)
    dd0c:	dc000017 	ldw	r16,0(sp)
    dd10:	dec00204 	addi	sp,sp,8
    dd14:	f800283a 	ret
    dd18:	202090fa 	slli	r16,r4,3
    dd1c:	00820034 	movhi	r2,2048
    dd20:	1080cf04 	addi	r2,r2,828
    dd24:	1421883a 	add	r16,r2,r16
    dd28:	80800017 	ldw	r2,0(r16)
    dd2c:	80c00117 	ldw	r3,4(r16)
    dd30:	dfc00117 	ldw	ra,4(sp)
    dd34:	dc000017 	ldw	r16,0(sp)
    dd38:	dec00204 	addi	sp,sp,8
    dd3c:	f800283a 	ret

0000dd40 <__copybits>:
    dd40:	297fffc4 	addi	r5,r5,-1
    dd44:	280fd17a 	srai	r7,r5,5
    dd48:	30c00417 	ldw	r3,16(r6)
    dd4c:	30800504 	addi	r2,r6,20
    dd50:	39c00044 	addi	r7,r7,1
    dd54:	18c7883a 	add	r3,r3,r3
    dd58:	39cf883a 	add	r7,r7,r7
    dd5c:	18c7883a 	add	r3,r3,r3
    dd60:	39cf883a 	add	r7,r7,r7
    dd64:	10c7883a 	add	r3,r2,r3
    dd68:	21cf883a 	add	r7,r4,r7
    dd6c:	10c00d2e 	bgeu	r2,r3,dda4 <__copybits+0x64>
    dd70:	200b883a 	mov	r5,r4
    dd74:	12000017 	ldw	r8,0(r2)
    dd78:	29400104 	addi	r5,r5,4
    dd7c:	10800104 	addi	r2,r2,4
    dd80:	2a3fff15 	stw	r8,-4(r5)
    dd84:	10fffb36 	bltu	r2,r3,dd74 <__alt_data_end+0xf000dd74>
    dd88:	1985c83a 	sub	r2,r3,r6
    dd8c:	10bffac4 	addi	r2,r2,-21
    dd90:	1004d0ba 	srli	r2,r2,2
    dd94:	10800044 	addi	r2,r2,1
    dd98:	1085883a 	add	r2,r2,r2
    dd9c:	1085883a 	add	r2,r2,r2
    dda0:	2089883a 	add	r4,r4,r2
    dda4:	21c0032e 	bgeu	r4,r7,ddb4 <__copybits+0x74>
    dda8:	20000015 	stw	zero,0(r4)
    ddac:	21000104 	addi	r4,r4,4
    ddb0:	21fffd36 	bltu	r4,r7,dda8 <__alt_data_end+0xf000dda8>
    ddb4:	f800283a 	ret

0000ddb8 <__any_on>:
    ddb8:	20c00417 	ldw	r3,16(r4)
    ddbc:	2805d17a 	srai	r2,r5,5
    ddc0:	21000504 	addi	r4,r4,20
    ddc4:	18800d0e 	bge	r3,r2,ddfc <__any_on+0x44>
    ddc8:	18c7883a 	add	r3,r3,r3
    ddcc:	18c7883a 	add	r3,r3,r3
    ddd0:	20c7883a 	add	r3,r4,r3
    ddd4:	20c0192e 	bgeu	r4,r3,de3c <__any_on+0x84>
    ddd8:	18bfff17 	ldw	r2,-4(r3)
    dddc:	18ffff04 	addi	r3,r3,-4
    dde0:	1000041e 	bne	r2,zero,ddf4 <__any_on+0x3c>
    dde4:	20c0142e 	bgeu	r4,r3,de38 <__any_on+0x80>
    dde8:	18ffff04 	addi	r3,r3,-4
    ddec:	19400017 	ldw	r5,0(r3)
    ddf0:	283ffc26 	beq	r5,zero,dde4 <__alt_data_end+0xf000dde4>
    ddf4:	00800044 	movi	r2,1
    ddf8:	f800283a 	ret
    ddfc:	10c00a0e 	bge	r2,r3,de28 <__any_on+0x70>
    de00:	1085883a 	add	r2,r2,r2
    de04:	1085883a 	add	r2,r2,r2
    de08:	294007cc 	andi	r5,r5,31
    de0c:	2087883a 	add	r3,r4,r2
    de10:	283ff026 	beq	r5,zero,ddd4 <__alt_data_end+0xf000ddd4>
    de14:	19800017 	ldw	r6,0(r3)
    de18:	3144d83a 	srl	r2,r6,r5
    de1c:	114a983a 	sll	r5,r2,r5
    de20:	317ff41e 	bne	r6,r5,ddf4 <__alt_data_end+0xf000ddf4>
    de24:	003feb06 	br	ddd4 <__alt_data_end+0xf000ddd4>
    de28:	1085883a 	add	r2,r2,r2
    de2c:	1085883a 	add	r2,r2,r2
    de30:	2087883a 	add	r3,r4,r2
    de34:	003fe706 	br	ddd4 <__alt_data_end+0xf000ddd4>
    de38:	f800283a 	ret
    de3c:	0005883a 	mov	r2,zero
    de40:	f800283a 	ret

0000de44 <_realloc_r>:
    de44:	defff604 	addi	sp,sp,-40
    de48:	dc800215 	stw	r18,8(sp)
    de4c:	dfc00915 	stw	ra,36(sp)
    de50:	df000815 	stw	fp,32(sp)
    de54:	ddc00715 	stw	r23,28(sp)
    de58:	dd800615 	stw	r22,24(sp)
    de5c:	dd400515 	stw	r21,20(sp)
    de60:	dd000415 	stw	r20,16(sp)
    de64:	dcc00315 	stw	r19,12(sp)
    de68:	dc400115 	stw	r17,4(sp)
    de6c:	dc000015 	stw	r16,0(sp)
    de70:	3025883a 	mov	r18,r6
    de74:	2800b726 	beq	r5,zero,e154 <_realloc_r+0x310>
    de78:	282b883a 	mov	r21,r5
    de7c:	2029883a 	mov	r20,r4
    de80:	00131840 	call	13184 <__malloc_lock>
    de84:	a8bfff17 	ldw	r2,-4(r21)
    de88:	043fff04 	movi	r16,-4
    de8c:	90c002c4 	addi	r3,r18,11
    de90:	01000584 	movi	r4,22
    de94:	acfffe04 	addi	r19,r21,-8
    de98:	1420703a 	and	r16,r2,r16
    de9c:	20c0332e 	bgeu	r4,r3,df6c <_realloc_r+0x128>
    dea0:	047ffe04 	movi	r17,-8
    dea4:	1c62703a 	and	r17,r3,r17
    dea8:	8807883a 	mov	r3,r17
    deac:	88005816 	blt	r17,zero,e010 <_realloc_r+0x1cc>
    deb0:	8c805736 	bltu	r17,r18,e010 <_realloc_r+0x1cc>
    deb4:	80c0300e 	bge	r16,r3,df78 <_realloc_r+0x134>
    deb8:	07020034 	movhi	fp,2048
    debc:	e7030a04 	addi	fp,fp,3112
    dec0:	e1c00217 	ldw	r7,8(fp)
    dec4:	9c09883a 	add	r4,r19,r16
    dec8:	22000117 	ldw	r8,4(r4)
    decc:	21c06326 	beq	r4,r7,e05c <_realloc_r+0x218>
    ded0:	017fff84 	movi	r5,-2
    ded4:	414a703a 	and	r5,r8,r5
    ded8:	214b883a 	add	r5,r4,r5
    dedc:	29800117 	ldw	r6,4(r5)
    dee0:	3180004c 	andi	r6,r6,1
    dee4:	30003f26 	beq	r6,zero,dfe4 <_realloc_r+0x1a0>
    dee8:	1080004c 	andi	r2,r2,1
    deec:	10008326 	beq	r2,zero,e0fc <_realloc_r+0x2b8>
    def0:	900b883a 	mov	r5,r18
    def4:	a009883a 	mov	r4,r20
    def8:	000c3fc0 	call	c3fc <_malloc_r>
    defc:	1025883a 	mov	r18,r2
    df00:	10011e26 	beq	r2,zero,e37c <_realloc_r+0x538>
    df04:	a93fff17 	ldw	r4,-4(r21)
    df08:	10fffe04 	addi	r3,r2,-8
    df0c:	00bfff84 	movi	r2,-2
    df10:	2084703a 	and	r2,r4,r2
    df14:	9885883a 	add	r2,r19,r2
    df18:	1880ee26 	beq	r3,r2,e2d4 <_realloc_r+0x490>
    df1c:	81bfff04 	addi	r6,r16,-4
    df20:	00800904 	movi	r2,36
    df24:	1180b836 	bltu	r2,r6,e208 <_realloc_r+0x3c4>
    df28:	00c004c4 	movi	r3,19
    df2c:	19809636 	bltu	r3,r6,e188 <_realloc_r+0x344>
    df30:	9005883a 	mov	r2,r18
    df34:	a807883a 	mov	r3,r21
    df38:	19000017 	ldw	r4,0(r3)
    df3c:	11000015 	stw	r4,0(r2)
    df40:	19000117 	ldw	r4,4(r3)
    df44:	11000115 	stw	r4,4(r2)
    df48:	18c00217 	ldw	r3,8(r3)
    df4c:	10c00215 	stw	r3,8(r2)
    df50:	a80b883a 	mov	r5,r21
    df54:	a009883a 	mov	r4,r20
    df58:	000b8100 	call	b810 <_free_r>
    df5c:	a009883a 	mov	r4,r20
    df60:	00131a80 	call	131a8 <__malloc_unlock>
    df64:	9005883a 	mov	r2,r18
    df68:	00001206 	br	dfb4 <_realloc_r+0x170>
    df6c:	00c00404 	movi	r3,16
    df70:	1823883a 	mov	r17,r3
    df74:	003fce06 	br	deb0 <__alt_data_end+0xf000deb0>
    df78:	a825883a 	mov	r18,r21
    df7c:	8445c83a 	sub	r2,r16,r17
    df80:	00c003c4 	movi	r3,15
    df84:	18802636 	bltu	r3,r2,e020 <_realloc_r+0x1dc>
    df88:	99800117 	ldw	r6,4(r19)
    df8c:	9c07883a 	add	r3,r19,r16
    df90:	3180004c 	andi	r6,r6,1
    df94:	3420b03a 	or	r16,r6,r16
    df98:	9c000115 	stw	r16,4(r19)
    df9c:	18800117 	ldw	r2,4(r3)
    dfa0:	10800054 	ori	r2,r2,1
    dfa4:	18800115 	stw	r2,4(r3)
    dfa8:	a009883a 	mov	r4,r20
    dfac:	00131a80 	call	131a8 <__malloc_unlock>
    dfb0:	9005883a 	mov	r2,r18
    dfb4:	dfc00917 	ldw	ra,36(sp)
    dfb8:	df000817 	ldw	fp,32(sp)
    dfbc:	ddc00717 	ldw	r23,28(sp)
    dfc0:	dd800617 	ldw	r22,24(sp)
    dfc4:	dd400517 	ldw	r21,20(sp)
    dfc8:	dd000417 	ldw	r20,16(sp)
    dfcc:	dcc00317 	ldw	r19,12(sp)
    dfd0:	dc800217 	ldw	r18,8(sp)
    dfd4:	dc400117 	ldw	r17,4(sp)
    dfd8:	dc000017 	ldw	r16,0(sp)
    dfdc:	dec00a04 	addi	sp,sp,40
    dfe0:	f800283a 	ret
    dfe4:	017fff04 	movi	r5,-4
    dfe8:	414a703a 	and	r5,r8,r5
    dfec:	814d883a 	add	r6,r16,r5
    dff0:	30c01f16 	blt	r6,r3,e070 <_realloc_r+0x22c>
    dff4:	20800317 	ldw	r2,12(r4)
    dff8:	20c00217 	ldw	r3,8(r4)
    dffc:	a825883a 	mov	r18,r21
    e000:	3021883a 	mov	r16,r6
    e004:	18800315 	stw	r2,12(r3)
    e008:	10c00215 	stw	r3,8(r2)
    e00c:	003fdb06 	br	df7c <__alt_data_end+0xf000df7c>
    e010:	00800304 	movi	r2,12
    e014:	a0800015 	stw	r2,0(r20)
    e018:	0005883a 	mov	r2,zero
    e01c:	003fe506 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e020:	98c00117 	ldw	r3,4(r19)
    e024:	9c4b883a 	add	r5,r19,r17
    e028:	11000054 	ori	r4,r2,1
    e02c:	18c0004c 	andi	r3,r3,1
    e030:	1c62b03a 	or	r17,r3,r17
    e034:	9c400115 	stw	r17,4(r19)
    e038:	29000115 	stw	r4,4(r5)
    e03c:	2885883a 	add	r2,r5,r2
    e040:	10c00117 	ldw	r3,4(r2)
    e044:	29400204 	addi	r5,r5,8
    e048:	a009883a 	mov	r4,r20
    e04c:	18c00054 	ori	r3,r3,1
    e050:	10c00115 	stw	r3,4(r2)
    e054:	000b8100 	call	b810 <_free_r>
    e058:	003fd306 	br	dfa8 <__alt_data_end+0xf000dfa8>
    e05c:	017fff04 	movi	r5,-4
    e060:	414a703a 	and	r5,r8,r5
    e064:	89800404 	addi	r6,r17,16
    e068:	8151883a 	add	r8,r16,r5
    e06c:	4180590e 	bge	r8,r6,e1d4 <_realloc_r+0x390>
    e070:	1080004c 	andi	r2,r2,1
    e074:	103f9e1e 	bne	r2,zero,def0 <__alt_data_end+0xf000def0>
    e078:	adbffe17 	ldw	r22,-8(r21)
    e07c:	00bfff04 	movi	r2,-4
    e080:	9dadc83a 	sub	r22,r19,r22
    e084:	b1800117 	ldw	r6,4(r22)
    e088:	3084703a 	and	r2,r6,r2
    e08c:	20002026 	beq	r4,zero,e110 <_realloc_r+0x2cc>
    e090:	80af883a 	add	r23,r16,r2
    e094:	b96f883a 	add	r23,r23,r5
    e098:	21c05f26 	beq	r4,r7,e218 <_realloc_r+0x3d4>
    e09c:	b8c01c16 	blt	r23,r3,e110 <_realloc_r+0x2cc>
    e0a0:	20800317 	ldw	r2,12(r4)
    e0a4:	20c00217 	ldw	r3,8(r4)
    e0a8:	81bfff04 	addi	r6,r16,-4
    e0ac:	01000904 	movi	r4,36
    e0b0:	18800315 	stw	r2,12(r3)
    e0b4:	10c00215 	stw	r3,8(r2)
    e0b8:	b0c00217 	ldw	r3,8(r22)
    e0bc:	b0800317 	ldw	r2,12(r22)
    e0c0:	b4800204 	addi	r18,r22,8
    e0c4:	18800315 	stw	r2,12(r3)
    e0c8:	10c00215 	stw	r3,8(r2)
    e0cc:	21801b36 	bltu	r4,r6,e13c <_realloc_r+0x2f8>
    e0d0:	008004c4 	movi	r2,19
    e0d4:	1180352e 	bgeu	r2,r6,e1ac <_realloc_r+0x368>
    e0d8:	a8800017 	ldw	r2,0(r21)
    e0dc:	b0800215 	stw	r2,8(r22)
    e0e0:	a8800117 	ldw	r2,4(r21)
    e0e4:	b0800315 	stw	r2,12(r22)
    e0e8:	008006c4 	movi	r2,27
    e0ec:	11807f36 	bltu	r2,r6,e2ec <_realloc_r+0x4a8>
    e0f0:	b0800404 	addi	r2,r22,16
    e0f4:	ad400204 	addi	r21,r21,8
    e0f8:	00002d06 	br	e1b0 <_realloc_r+0x36c>
    e0fc:	adbffe17 	ldw	r22,-8(r21)
    e100:	00bfff04 	movi	r2,-4
    e104:	9dadc83a 	sub	r22,r19,r22
    e108:	b1000117 	ldw	r4,4(r22)
    e10c:	2084703a 	and	r2,r4,r2
    e110:	b03f7726 	beq	r22,zero,def0 <__alt_data_end+0xf000def0>
    e114:	80af883a 	add	r23,r16,r2
    e118:	b8ff7516 	blt	r23,r3,def0 <__alt_data_end+0xf000def0>
    e11c:	b0800317 	ldw	r2,12(r22)
    e120:	b0c00217 	ldw	r3,8(r22)
    e124:	81bfff04 	addi	r6,r16,-4
    e128:	01000904 	movi	r4,36
    e12c:	18800315 	stw	r2,12(r3)
    e130:	10c00215 	stw	r3,8(r2)
    e134:	b4800204 	addi	r18,r22,8
    e138:	21bfe52e 	bgeu	r4,r6,e0d0 <__alt_data_end+0xf000e0d0>
    e13c:	a80b883a 	mov	r5,r21
    e140:	9009883a 	mov	r4,r18
    e144:	000ccec0 	call	ccec <memmove>
    e148:	b821883a 	mov	r16,r23
    e14c:	b027883a 	mov	r19,r22
    e150:	003f8a06 	br	df7c <__alt_data_end+0xf000df7c>
    e154:	300b883a 	mov	r5,r6
    e158:	dfc00917 	ldw	ra,36(sp)
    e15c:	df000817 	ldw	fp,32(sp)
    e160:	ddc00717 	ldw	r23,28(sp)
    e164:	dd800617 	ldw	r22,24(sp)
    e168:	dd400517 	ldw	r21,20(sp)
    e16c:	dd000417 	ldw	r20,16(sp)
    e170:	dcc00317 	ldw	r19,12(sp)
    e174:	dc800217 	ldw	r18,8(sp)
    e178:	dc400117 	ldw	r17,4(sp)
    e17c:	dc000017 	ldw	r16,0(sp)
    e180:	dec00a04 	addi	sp,sp,40
    e184:	000c3fc1 	jmpi	c3fc <_malloc_r>
    e188:	a8c00017 	ldw	r3,0(r21)
    e18c:	90c00015 	stw	r3,0(r18)
    e190:	a8c00117 	ldw	r3,4(r21)
    e194:	90c00115 	stw	r3,4(r18)
    e198:	00c006c4 	movi	r3,27
    e19c:	19804536 	bltu	r3,r6,e2b4 <_realloc_r+0x470>
    e1a0:	90800204 	addi	r2,r18,8
    e1a4:	a8c00204 	addi	r3,r21,8
    e1a8:	003f6306 	br	df38 <__alt_data_end+0xf000df38>
    e1ac:	9005883a 	mov	r2,r18
    e1b0:	a8c00017 	ldw	r3,0(r21)
    e1b4:	b821883a 	mov	r16,r23
    e1b8:	b027883a 	mov	r19,r22
    e1bc:	10c00015 	stw	r3,0(r2)
    e1c0:	a8c00117 	ldw	r3,4(r21)
    e1c4:	10c00115 	stw	r3,4(r2)
    e1c8:	a8c00217 	ldw	r3,8(r21)
    e1cc:	10c00215 	stw	r3,8(r2)
    e1d0:	003f6a06 	br	df7c <__alt_data_end+0xf000df7c>
    e1d4:	9c67883a 	add	r19,r19,r17
    e1d8:	4445c83a 	sub	r2,r8,r17
    e1dc:	e4c00215 	stw	r19,8(fp)
    e1e0:	10800054 	ori	r2,r2,1
    e1e4:	98800115 	stw	r2,4(r19)
    e1e8:	a8bfff17 	ldw	r2,-4(r21)
    e1ec:	a009883a 	mov	r4,r20
    e1f0:	1080004c 	andi	r2,r2,1
    e1f4:	1462b03a 	or	r17,r2,r17
    e1f8:	ac7fff15 	stw	r17,-4(r21)
    e1fc:	00131a80 	call	131a8 <__malloc_unlock>
    e200:	a805883a 	mov	r2,r21
    e204:	003f6b06 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e208:	a80b883a 	mov	r5,r21
    e20c:	9009883a 	mov	r4,r18
    e210:	000ccec0 	call	ccec <memmove>
    e214:	003f4e06 	br	df50 <__alt_data_end+0xf000df50>
    e218:	89000404 	addi	r4,r17,16
    e21c:	b93fbc16 	blt	r23,r4,e110 <__alt_data_end+0xf000e110>
    e220:	b0800317 	ldw	r2,12(r22)
    e224:	b0c00217 	ldw	r3,8(r22)
    e228:	81bfff04 	addi	r6,r16,-4
    e22c:	01000904 	movi	r4,36
    e230:	18800315 	stw	r2,12(r3)
    e234:	10c00215 	stw	r3,8(r2)
    e238:	b4800204 	addi	r18,r22,8
    e23c:	21804336 	bltu	r4,r6,e34c <_realloc_r+0x508>
    e240:	008004c4 	movi	r2,19
    e244:	11803f2e 	bgeu	r2,r6,e344 <_realloc_r+0x500>
    e248:	a8800017 	ldw	r2,0(r21)
    e24c:	b0800215 	stw	r2,8(r22)
    e250:	a8800117 	ldw	r2,4(r21)
    e254:	b0800315 	stw	r2,12(r22)
    e258:	008006c4 	movi	r2,27
    e25c:	11803f36 	bltu	r2,r6,e35c <_realloc_r+0x518>
    e260:	b0800404 	addi	r2,r22,16
    e264:	ad400204 	addi	r21,r21,8
    e268:	a8c00017 	ldw	r3,0(r21)
    e26c:	10c00015 	stw	r3,0(r2)
    e270:	a8c00117 	ldw	r3,4(r21)
    e274:	10c00115 	stw	r3,4(r2)
    e278:	a8c00217 	ldw	r3,8(r21)
    e27c:	10c00215 	stw	r3,8(r2)
    e280:	b447883a 	add	r3,r22,r17
    e284:	bc45c83a 	sub	r2,r23,r17
    e288:	e0c00215 	stw	r3,8(fp)
    e28c:	10800054 	ori	r2,r2,1
    e290:	18800115 	stw	r2,4(r3)
    e294:	b0800117 	ldw	r2,4(r22)
    e298:	a009883a 	mov	r4,r20
    e29c:	1080004c 	andi	r2,r2,1
    e2a0:	1462b03a 	or	r17,r2,r17
    e2a4:	b4400115 	stw	r17,4(r22)
    e2a8:	00131a80 	call	131a8 <__malloc_unlock>
    e2ac:	9005883a 	mov	r2,r18
    e2b0:	003f4006 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e2b4:	a8c00217 	ldw	r3,8(r21)
    e2b8:	90c00215 	stw	r3,8(r18)
    e2bc:	a8c00317 	ldw	r3,12(r21)
    e2c0:	90c00315 	stw	r3,12(r18)
    e2c4:	30801126 	beq	r6,r2,e30c <_realloc_r+0x4c8>
    e2c8:	90800404 	addi	r2,r18,16
    e2cc:	a8c00404 	addi	r3,r21,16
    e2d0:	003f1906 	br	df38 <__alt_data_end+0xf000df38>
    e2d4:	90ffff17 	ldw	r3,-4(r18)
    e2d8:	00bfff04 	movi	r2,-4
    e2dc:	a825883a 	mov	r18,r21
    e2e0:	1884703a 	and	r2,r3,r2
    e2e4:	80a1883a 	add	r16,r16,r2
    e2e8:	003f2406 	br	df7c <__alt_data_end+0xf000df7c>
    e2ec:	a8800217 	ldw	r2,8(r21)
    e2f0:	b0800415 	stw	r2,16(r22)
    e2f4:	a8800317 	ldw	r2,12(r21)
    e2f8:	b0800515 	stw	r2,20(r22)
    e2fc:	31000a26 	beq	r6,r4,e328 <_realloc_r+0x4e4>
    e300:	b0800604 	addi	r2,r22,24
    e304:	ad400404 	addi	r21,r21,16
    e308:	003fa906 	br	e1b0 <__alt_data_end+0xf000e1b0>
    e30c:	a9000417 	ldw	r4,16(r21)
    e310:	90800604 	addi	r2,r18,24
    e314:	a8c00604 	addi	r3,r21,24
    e318:	91000415 	stw	r4,16(r18)
    e31c:	a9000517 	ldw	r4,20(r21)
    e320:	91000515 	stw	r4,20(r18)
    e324:	003f0406 	br	df38 <__alt_data_end+0xf000df38>
    e328:	a8c00417 	ldw	r3,16(r21)
    e32c:	ad400604 	addi	r21,r21,24
    e330:	b0800804 	addi	r2,r22,32
    e334:	b0c00615 	stw	r3,24(r22)
    e338:	a8ffff17 	ldw	r3,-4(r21)
    e33c:	b0c00715 	stw	r3,28(r22)
    e340:	003f9b06 	br	e1b0 <__alt_data_end+0xf000e1b0>
    e344:	9005883a 	mov	r2,r18
    e348:	003fc706 	br	e268 <__alt_data_end+0xf000e268>
    e34c:	a80b883a 	mov	r5,r21
    e350:	9009883a 	mov	r4,r18
    e354:	000ccec0 	call	ccec <memmove>
    e358:	003fc906 	br	e280 <__alt_data_end+0xf000e280>
    e35c:	a8800217 	ldw	r2,8(r21)
    e360:	b0800415 	stw	r2,16(r22)
    e364:	a8800317 	ldw	r2,12(r21)
    e368:	b0800515 	stw	r2,20(r22)
    e36c:	31000726 	beq	r6,r4,e38c <_realloc_r+0x548>
    e370:	b0800604 	addi	r2,r22,24
    e374:	ad400404 	addi	r21,r21,16
    e378:	003fbb06 	br	e268 <__alt_data_end+0xf000e268>
    e37c:	a009883a 	mov	r4,r20
    e380:	00131a80 	call	131a8 <__malloc_unlock>
    e384:	0005883a 	mov	r2,zero
    e388:	003f0a06 	br	dfb4 <__alt_data_end+0xf000dfb4>
    e38c:	a8c00417 	ldw	r3,16(r21)
    e390:	ad400604 	addi	r21,r21,24
    e394:	b0800804 	addi	r2,r22,32
    e398:	b0c00615 	stw	r3,24(r22)
    e39c:	a8ffff17 	ldw	r3,-4(r21)
    e3a0:	b0c00715 	stw	r3,28(r22)
    e3a4:	003fb006 	br	e268 <__alt_data_end+0xf000e268>

0000e3a8 <__fpclassifyd>:
    e3a8:	00a00034 	movhi	r2,32768
    e3ac:	10bfffc4 	addi	r2,r2,-1
    e3b0:	2884703a 	and	r2,r5,r2
    e3b4:	10000726 	beq	r2,zero,e3d4 <__fpclassifyd+0x2c>
    e3b8:	00fffc34 	movhi	r3,65520
    e3bc:	019ff834 	movhi	r6,32736
    e3c0:	28c7883a 	add	r3,r5,r3
    e3c4:	31bfffc4 	addi	r6,r6,-1
    e3c8:	30c00536 	bltu	r6,r3,e3e0 <__fpclassifyd+0x38>
    e3cc:	00800104 	movi	r2,4
    e3d0:	f800283a 	ret
    e3d4:	2000021e 	bne	r4,zero,e3e0 <__fpclassifyd+0x38>
    e3d8:	00800084 	movi	r2,2
    e3dc:	f800283a 	ret
    e3e0:	00dffc34 	movhi	r3,32752
    e3e4:	019ff834 	movhi	r6,32736
    e3e8:	28cb883a 	add	r5,r5,r3
    e3ec:	31bfffc4 	addi	r6,r6,-1
    e3f0:	317ff62e 	bgeu	r6,r5,e3cc <__alt_data_end+0xf000e3cc>
    e3f4:	01400434 	movhi	r5,16
    e3f8:	297fffc4 	addi	r5,r5,-1
    e3fc:	28800236 	bltu	r5,r2,e408 <__fpclassifyd+0x60>
    e400:	008000c4 	movi	r2,3
    e404:	f800283a 	ret
    e408:	10c00226 	beq	r2,r3,e414 <__fpclassifyd+0x6c>
    e40c:	0005883a 	mov	r2,zero
    e410:	f800283a 	ret
    e414:	2005003a 	cmpeq	r2,r4,zero
    e418:	f800283a 	ret

0000e41c <_sbrk_r>:
    e41c:	defffd04 	addi	sp,sp,-12
    e420:	dc000015 	stw	r16,0(sp)
    e424:	04020034 	movhi	r16,2048
    e428:	dc400115 	stw	r17,4(sp)
    e42c:	8409bd04 	addi	r16,r16,9972
    e430:	2023883a 	mov	r17,r4
    e434:	2809883a 	mov	r4,r5
    e438:	dfc00215 	stw	ra,8(sp)
    e43c:	80000015 	stw	zero,0(r16)
    e440:	00133680 	call	13368 <sbrk>
    e444:	00ffffc4 	movi	r3,-1
    e448:	10c00526 	beq	r2,r3,e460 <_sbrk_r+0x44>
    e44c:	dfc00217 	ldw	ra,8(sp)
    e450:	dc400117 	ldw	r17,4(sp)
    e454:	dc000017 	ldw	r16,0(sp)
    e458:	dec00304 	addi	sp,sp,12
    e45c:	f800283a 	ret
    e460:	80c00017 	ldw	r3,0(r16)
    e464:	183ff926 	beq	r3,zero,e44c <__alt_data_end+0xf000e44c>
    e468:	88c00015 	stw	r3,0(r17)
    e46c:	003ff706 	br	e44c <__alt_data_end+0xf000e44c>

0000e470 <__sread>:
    e470:	defffe04 	addi	sp,sp,-8
    e474:	dc000015 	stw	r16,0(sp)
    e478:	2821883a 	mov	r16,r5
    e47c:	2940038f 	ldh	r5,14(r5)
    e480:	dfc00115 	stw	ra,4(sp)
    e484:	00102640 	call	10264 <_read_r>
    e488:	10000716 	blt	r2,zero,e4a8 <__sread+0x38>
    e48c:	80c01417 	ldw	r3,80(r16)
    e490:	1887883a 	add	r3,r3,r2
    e494:	80c01415 	stw	r3,80(r16)
    e498:	dfc00117 	ldw	ra,4(sp)
    e49c:	dc000017 	ldw	r16,0(sp)
    e4a0:	dec00204 	addi	sp,sp,8
    e4a4:	f800283a 	ret
    e4a8:	80c0030b 	ldhu	r3,12(r16)
    e4ac:	18fbffcc 	andi	r3,r3,61439
    e4b0:	80c0030d 	sth	r3,12(r16)
    e4b4:	dfc00117 	ldw	ra,4(sp)
    e4b8:	dc000017 	ldw	r16,0(sp)
    e4bc:	dec00204 	addi	sp,sp,8
    e4c0:	f800283a 	ret

0000e4c4 <__seofread>:
    e4c4:	0005883a 	mov	r2,zero
    e4c8:	f800283a 	ret

0000e4cc <__swrite>:
    e4cc:	2880030b 	ldhu	r2,12(r5)
    e4d0:	defffb04 	addi	sp,sp,-20
    e4d4:	dcc00315 	stw	r19,12(sp)
    e4d8:	dc800215 	stw	r18,8(sp)
    e4dc:	dc400115 	stw	r17,4(sp)
    e4e0:	dc000015 	stw	r16,0(sp)
    e4e4:	dfc00415 	stw	ra,16(sp)
    e4e8:	10c0400c 	andi	r3,r2,256
    e4ec:	2821883a 	mov	r16,r5
    e4f0:	2023883a 	mov	r17,r4
    e4f4:	3025883a 	mov	r18,r6
    e4f8:	3827883a 	mov	r19,r7
    e4fc:	18000526 	beq	r3,zero,e514 <__swrite+0x48>
    e500:	2940038f 	ldh	r5,14(r5)
    e504:	01c00084 	movi	r7,2
    e508:	000d883a 	mov	r6,zero
    e50c:	00102040 	call	10204 <_lseek_r>
    e510:	8080030b 	ldhu	r2,12(r16)
    e514:	8140038f 	ldh	r5,14(r16)
    e518:	10bbffcc 	andi	r2,r2,61439
    e51c:	980f883a 	mov	r7,r19
    e520:	900d883a 	mov	r6,r18
    e524:	8809883a 	mov	r4,r17
    e528:	8080030d 	sth	r2,12(r16)
    e52c:	dfc00417 	ldw	ra,16(sp)
    e530:	dcc00317 	ldw	r19,12(sp)
    e534:	dc800217 	ldw	r18,8(sp)
    e538:	dc400117 	ldw	r17,4(sp)
    e53c:	dc000017 	ldw	r16,0(sp)
    e540:	dec00504 	addi	sp,sp,20
    e544:	000fcd01 	jmpi	fcd0 <_write_r>

0000e548 <__sseek>:
    e548:	defffe04 	addi	sp,sp,-8
    e54c:	dc000015 	stw	r16,0(sp)
    e550:	2821883a 	mov	r16,r5
    e554:	2940038f 	ldh	r5,14(r5)
    e558:	dfc00115 	stw	ra,4(sp)
    e55c:	00102040 	call	10204 <_lseek_r>
    e560:	00ffffc4 	movi	r3,-1
    e564:	10c00826 	beq	r2,r3,e588 <__sseek+0x40>
    e568:	80c0030b 	ldhu	r3,12(r16)
    e56c:	80801415 	stw	r2,80(r16)
    e570:	18c40014 	ori	r3,r3,4096
    e574:	80c0030d 	sth	r3,12(r16)
    e578:	dfc00117 	ldw	ra,4(sp)
    e57c:	dc000017 	ldw	r16,0(sp)
    e580:	dec00204 	addi	sp,sp,8
    e584:	f800283a 	ret
    e588:	80c0030b 	ldhu	r3,12(r16)
    e58c:	18fbffcc 	andi	r3,r3,61439
    e590:	80c0030d 	sth	r3,12(r16)
    e594:	dfc00117 	ldw	ra,4(sp)
    e598:	dc000017 	ldw	r16,0(sp)
    e59c:	dec00204 	addi	sp,sp,8
    e5a0:	f800283a 	ret

0000e5a4 <__sclose>:
    e5a4:	2940038f 	ldh	r5,14(r5)
    e5a8:	000fd301 	jmpi	fd30 <_close_r>

0000e5ac <strcmp>:
    e5ac:	2144b03a 	or	r2,r4,r5
    e5b0:	108000cc 	andi	r2,r2,3
    e5b4:	1000171e 	bne	r2,zero,e614 <strcmp+0x68>
    e5b8:	20800017 	ldw	r2,0(r4)
    e5bc:	28c00017 	ldw	r3,0(r5)
    e5c0:	10c0141e 	bne	r2,r3,e614 <strcmp+0x68>
    e5c4:	027fbff4 	movhi	r9,65279
    e5c8:	4a7fbfc4 	addi	r9,r9,-257
    e5cc:	0086303a 	nor	r3,zero,r2
    e5d0:	02202074 	movhi	r8,32897
    e5d4:	1245883a 	add	r2,r2,r9
    e5d8:	42202004 	addi	r8,r8,-32640
    e5dc:	10c4703a 	and	r2,r2,r3
    e5e0:	1204703a 	and	r2,r2,r8
    e5e4:	10000226 	beq	r2,zero,e5f0 <strcmp+0x44>
    e5e8:	00002306 	br	e678 <strcmp+0xcc>
    e5ec:	1000221e 	bne	r2,zero,e678 <strcmp+0xcc>
    e5f0:	21000104 	addi	r4,r4,4
    e5f4:	20c00017 	ldw	r3,0(r4)
    e5f8:	29400104 	addi	r5,r5,4
    e5fc:	29800017 	ldw	r6,0(r5)
    e600:	1a4f883a 	add	r7,r3,r9
    e604:	00c4303a 	nor	r2,zero,r3
    e608:	3884703a 	and	r2,r7,r2
    e60c:	1204703a 	and	r2,r2,r8
    e610:	19bff626 	beq	r3,r6,e5ec <__alt_data_end+0xf000e5ec>
    e614:	20800003 	ldbu	r2,0(r4)
    e618:	10c03fcc 	andi	r3,r2,255
    e61c:	18c0201c 	xori	r3,r3,128
    e620:	18ffe004 	addi	r3,r3,-128
    e624:	18000c26 	beq	r3,zero,e658 <strcmp+0xac>
    e628:	29800007 	ldb	r6,0(r5)
    e62c:	19800326 	beq	r3,r6,e63c <strcmp+0x90>
    e630:	00001306 	br	e680 <strcmp+0xd4>
    e634:	29800007 	ldb	r6,0(r5)
    e638:	11800b1e 	bne	r2,r6,e668 <strcmp+0xbc>
    e63c:	21000044 	addi	r4,r4,1
    e640:	20c00003 	ldbu	r3,0(r4)
    e644:	29400044 	addi	r5,r5,1
    e648:	18803fcc 	andi	r2,r3,255
    e64c:	1080201c 	xori	r2,r2,128
    e650:	10bfe004 	addi	r2,r2,-128
    e654:	103ff71e 	bne	r2,zero,e634 <__alt_data_end+0xf000e634>
    e658:	0007883a 	mov	r3,zero
    e65c:	28800003 	ldbu	r2,0(r5)
    e660:	1885c83a 	sub	r2,r3,r2
    e664:	f800283a 	ret
    e668:	28800003 	ldbu	r2,0(r5)
    e66c:	18c03fcc 	andi	r3,r3,255
    e670:	1885c83a 	sub	r2,r3,r2
    e674:	f800283a 	ret
    e678:	0005883a 	mov	r2,zero
    e67c:	f800283a 	ret
    e680:	10c03fcc 	andi	r3,r2,255
    e684:	003ff506 	br	e65c <__alt_data_end+0xf000e65c>

0000e688 <__sprint_r.part.0>:
    e688:	28801917 	ldw	r2,100(r5)
    e68c:	defff604 	addi	sp,sp,-40
    e690:	dd400515 	stw	r21,20(sp)
    e694:	dfc00915 	stw	ra,36(sp)
    e698:	df000815 	stw	fp,32(sp)
    e69c:	ddc00715 	stw	r23,28(sp)
    e6a0:	dd800615 	stw	r22,24(sp)
    e6a4:	dd000415 	stw	r20,16(sp)
    e6a8:	dcc00315 	stw	r19,12(sp)
    e6ac:	dc800215 	stw	r18,8(sp)
    e6b0:	dc400115 	stw	r17,4(sp)
    e6b4:	dc000015 	stw	r16,0(sp)
    e6b8:	1088000c 	andi	r2,r2,8192
    e6bc:	302b883a 	mov	r21,r6
    e6c0:	10002e26 	beq	r2,zero,e77c <__sprint_r.part.0+0xf4>
    e6c4:	30800217 	ldw	r2,8(r6)
    e6c8:	35800017 	ldw	r22,0(r6)
    e6cc:	10002926 	beq	r2,zero,e774 <__sprint_r.part.0+0xec>
    e6d0:	2827883a 	mov	r19,r5
    e6d4:	2029883a 	mov	r20,r4
    e6d8:	b5c00104 	addi	r23,r22,4
    e6dc:	04bfffc4 	movi	r18,-1
    e6e0:	bc400017 	ldw	r17,0(r23)
    e6e4:	b4000017 	ldw	r16,0(r22)
    e6e8:	0039883a 	mov	fp,zero
    e6ec:	8822d0ba 	srli	r17,r17,2
    e6f0:	8800031e 	bne	r17,zero,e700 <__sprint_r.part.0+0x78>
    e6f4:	00001806 	br	e758 <__sprint_r.part.0+0xd0>
    e6f8:	84000104 	addi	r16,r16,4
    e6fc:	8f001526 	beq	r17,fp,e754 <__sprint_r.part.0+0xcc>
    e700:	81400017 	ldw	r5,0(r16)
    e704:	980d883a 	mov	r6,r19
    e708:	a009883a 	mov	r4,r20
    e70c:	00100b00 	call	100b0 <_fputwc_r>
    e710:	e7000044 	addi	fp,fp,1
    e714:	14bff81e 	bne	r2,r18,e6f8 <__alt_data_end+0xf000e6f8>
    e718:	9005883a 	mov	r2,r18
    e71c:	a8000215 	stw	zero,8(r21)
    e720:	a8000115 	stw	zero,4(r21)
    e724:	dfc00917 	ldw	ra,36(sp)
    e728:	df000817 	ldw	fp,32(sp)
    e72c:	ddc00717 	ldw	r23,28(sp)
    e730:	dd800617 	ldw	r22,24(sp)
    e734:	dd400517 	ldw	r21,20(sp)
    e738:	dd000417 	ldw	r20,16(sp)
    e73c:	dcc00317 	ldw	r19,12(sp)
    e740:	dc800217 	ldw	r18,8(sp)
    e744:	dc400117 	ldw	r17,4(sp)
    e748:	dc000017 	ldw	r16,0(sp)
    e74c:	dec00a04 	addi	sp,sp,40
    e750:	f800283a 	ret
    e754:	a8800217 	ldw	r2,8(r21)
    e758:	8c63883a 	add	r17,r17,r17
    e75c:	8c63883a 	add	r17,r17,r17
    e760:	1445c83a 	sub	r2,r2,r17
    e764:	a8800215 	stw	r2,8(r21)
    e768:	b5800204 	addi	r22,r22,8
    e76c:	bdc00204 	addi	r23,r23,8
    e770:	103fdb1e 	bne	r2,zero,e6e0 <__alt_data_end+0xf000e6e0>
    e774:	0005883a 	mov	r2,zero
    e778:	003fe806 	br	e71c <__alt_data_end+0xf000e71c>
    e77c:	000bb200 	call	bb20 <__sfvwrite_r>
    e780:	003fe606 	br	e71c <__alt_data_end+0xf000e71c>

0000e784 <__sprint_r>:
    e784:	30c00217 	ldw	r3,8(r6)
    e788:	18000126 	beq	r3,zero,e790 <__sprint_r+0xc>
    e78c:	000e6881 	jmpi	e688 <__sprint_r.part.0>
    e790:	30000115 	stw	zero,4(r6)
    e794:	0005883a 	mov	r2,zero
    e798:	f800283a 	ret

0000e79c <___vfiprintf_internal_r>:
    e79c:	deffc904 	addi	sp,sp,-220
    e7a0:	df003515 	stw	fp,212(sp)
    e7a4:	dd003115 	stw	r20,196(sp)
    e7a8:	dfc03615 	stw	ra,216(sp)
    e7ac:	ddc03415 	stw	r23,208(sp)
    e7b0:	dd803315 	stw	r22,204(sp)
    e7b4:	dd403215 	stw	r21,200(sp)
    e7b8:	dcc03015 	stw	r19,192(sp)
    e7bc:	dc802f15 	stw	r18,188(sp)
    e7c0:	dc402e15 	stw	r17,184(sp)
    e7c4:	dc002d15 	stw	r16,180(sp)
    e7c8:	d9002015 	stw	r4,128(sp)
    e7cc:	d9c02215 	stw	r7,136(sp)
    e7d0:	2829883a 	mov	r20,r5
    e7d4:	3039883a 	mov	fp,r6
    e7d8:	20000226 	beq	r4,zero,e7e4 <___vfiprintf_internal_r+0x48>
    e7dc:	20800e17 	ldw	r2,56(r4)
    e7e0:	1000cf26 	beq	r2,zero,eb20 <___vfiprintf_internal_r+0x384>
    e7e4:	a080030b 	ldhu	r2,12(r20)
    e7e8:	10c8000c 	andi	r3,r2,8192
    e7ec:	1800061e 	bne	r3,zero,e808 <___vfiprintf_internal_r+0x6c>
    e7f0:	a1001917 	ldw	r4,100(r20)
    e7f4:	00f7ffc4 	movi	r3,-8193
    e7f8:	10880014 	ori	r2,r2,8192
    e7fc:	20c6703a 	and	r3,r4,r3
    e800:	a080030d 	sth	r2,12(r20)
    e804:	a0c01915 	stw	r3,100(r20)
    e808:	10c0020c 	andi	r3,r2,8
    e80c:	1800a926 	beq	r3,zero,eab4 <___vfiprintf_internal_r+0x318>
    e810:	a0c00417 	ldw	r3,16(r20)
    e814:	1800a726 	beq	r3,zero,eab4 <___vfiprintf_internal_r+0x318>
    e818:	1080068c 	andi	r2,r2,26
    e81c:	00c00284 	movi	r3,10
    e820:	10c0ac26 	beq	r2,r3,ead4 <___vfiprintf_internal_r+0x338>
    e824:	da801a04 	addi	r10,sp,104
    e828:	da801e15 	stw	r10,120(sp)
    e82c:	d8801e17 	ldw	r2,120(sp)
    e830:	da8019c4 	addi	r10,sp,103
    e834:	05820034 	movhi	r22,2048
    e838:	05c20034 	movhi	r23,2048
    e83c:	da801f15 	stw	r10,124(sp)
    e840:	1295c83a 	sub	r10,r2,r10
    e844:	b5810504 	addi	r22,r22,1044
    e848:	bdc10104 	addi	r23,r23,1028
    e84c:	dec01a15 	stw	sp,104(sp)
    e850:	d8001c15 	stw	zero,112(sp)
    e854:	d8001b15 	stw	zero,108(sp)
    e858:	d8002615 	stw	zero,152(sp)
    e85c:	d8002315 	stw	zero,140(sp)
    e860:	da802715 	stw	r10,156(sp)
    e864:	d811883a 	mov	r8,sp
    e868:	dd002115 	stw	r20,132(sp)
    e86c:	e021883a 	mov	r16,fp
    e870:	80800007 	ldb	r2,0(r16)
    e874:	1003ea26 	beq	r2,zero,f820 <___vfiprintf_internal_r+0x1084>
    e878:	00c00944 	movi	r3,37
    e87c:	8025883a 	mov	r18,r16
    e880:	10c0021e 	bne	r2,r3,e88c <___vfiprintf_internal_r+0xf0>
    e884:	00001606 	br	e8e0 <___vfiprintf_internal_r+0x144>
    e888:	10c00326 	beq	r2,r3,e898 <___vfiprintf_internal_r+0xfc>
    e88c:	94800044 	addi	r18,r18,1
    e890:	90800007 	ldb	r2,0(r18)
    e894:	103ffc1e 	bne	r2,zero,e888 <__alt_data_end+0xf000e888>
    e898:	9423c83a 	sub	r17,r18,r16
    e89c:	88001026 	beq	r17,zero,e8e0 <___vfiprintf_internal_r+0x144>
    e8a0:	d8c01c17 	ldw	r3,112(sp)
    e8a4:	d8801b17 	ldw	r2,108(sp)
    e8a8:	44000015 	stw	r16,0(r8)
    e8ac:	88c7883a 	add	r3,r17,r3
    e8b0:	10800044 	addi	r2,r2,1
    e8b4:	44400115 	stw	r17,4(r8)
    e8b8:	d8c01c15 	stw	r3,112(sp)
    e8bc:	d8801b15 	stw	r2,108(sp)
    e8c0:	010001c4 	movi	r4,7
    e8c4:	2080760e 	bge	r4,r2,eaa0 <___vfiprintf_internal_r+0x304>
    e8c8:	1803821e 	bne	r3,zero,f6d4 <___vfiprintf_internal_r+0xf38>
    e8cc:	da802317 	ldw	r10,140(sp)
    e8d0:	d8001b15 	stw	zero,108(sp)
    e8d4:	d811883a 	mov	r8,sp
    e8d8:	5455883a 	add	r10,r10,r17
    e8dc:	da802315 	stw	r10,140(sp)
    e8e0:	90800007 	ldb	r2,0(r18)
    e8e4:	10044626 	beq	r2,zero,fa00 <___vfiprintf_internal_r+0x1264>
    e8e8:	90c00047 	ldb	r3,1(r18)
    e8ec:	94000044 	addi	r16,r18,1
    e8f0:	d8001d85 	stb	zero,118(sp)
    e8f4:	0009883a 	mov	r4,zero
    e8f8:	000f883a 	mov	r7,zero
    e8fc:	027fffc4 	movi	r9,-1
    e900:	0023883a 	mov	r17,zero
    e904:	0029883a 	mov	r20,zero
    e908:	01401604 	movi	r5,88
    e90c:	01800244 	movi	r6,9
    e910:	03400a84 	movi	r13,42
    e914:	03001b04 	movi	r12,108
    e918:	84000044 	addi	r16,r16,1
    e91c:	18bff804 	addi	r2,r3,-32
    e920:	28827336 	bltu	r5,r2,f2f0 <___vfiprintf_internal_r+0xb54>
    e924:	100490ba 	slli	r2,r2,2
    e928:	02800074 	movhi	r10,1
    e92c:	52ba4f04 	addi	r10,r10,-5828
    e930:	1285883a 	add	r2,r2,r10
    e934:	10800017 	ldw	r2,0(r2)
    e938:	1000683a 	jmp	r2
    e93c:	0000f024 	muli	zero,zero,960
    e940:	0000f2f0 	cmpltui	zero,zero,971
    e944:	0000f2f0 	cmpltui	zero,zero,971
    e948:	0000f044 	movi	zero,961
    e94c:	0000f2f0 	cmpltui	zero,zero,971
    e950:	0000f2f0 	cmpltui	zero,zero,971
    e954:	0000f2f0 	cmpltui	zero,zero,971
    e958:	0000f2f0 	cmpltui	zero,zero,971
    e95c:	0000f2f0 	cmpltui	zero,zero,971
    e960:	0000f2f0 	cmpltui	zero,zero,971
    e964:	0000f22c 	andhi	zero,zero,968
    e968:	0000f248 	cmpgei	zero,zero,969
    e96c:	0000f2f0 	cmpltui	zero,zero,971
    e970:	0000eb30 	cmpltui	zero,zero,940
    e974:	0000f258 	cmpnei	zero,zero,969
    e978:	0000f2f0 	cmpltui	zero,zero,971
    e97c:	0000f050 	cmplti	zero,zero,961
    e980:	0000f05c 	xori	zero,zero,961
    e984:	0000f05c 	xori	zero,zero,961
    e988:	0000f05c 	xori	zero,zero,961
    e98c:	0000f05c 	xori	zero,zero,961
    e990:	0000f05c 	xori	zero,zero,961
    e994:	0000f05c 	xori	zero,zero,961
    e998:	0000f05c 	xori	zero,zero,961
    e99c:	0000f05c 	xori	zero,zero,961
    e9a0:	0000f05c 	xori	zero,zero,961
    e9a4:	0000f2f0 	cmpltui	zero,zero,971
    e9a8:	0000f2f0 	cmpltui	zero,zero,971
    e9ac:	0000f2f0 	cmpltui	zero,zero,971
    e9b0:	0000f2f0 	cmpltui	zero,zero,971
    e9b4:	0000f2f0 	cmpltui	zero,zero,971
    e9b8:	0000f2f0 	cmpltui	zero,zero,971
    e9bc:	0000f2f0 	cmpltui	zero,zero,971
    e9c0:	0000f2f0 	cmpltui	zero,zero,971
    e9c4:	0000f2f0 	cmpltui	zero,zero,971
    e9c8:	0000f2f0 	cmpltui	zero,zero,971
    e9cc:	0000f088 	cmpgei	zero,zero,962
    e9d0:	0000f2f0 	cmpltui	zero,zero,971
    e9d4:	0000f2f0 	cmpltui	zero,zero,971
    e9d8:	0000f2f0 	cmpltui	zero,zero,971
    e9dc:	0000f2f0 	cmpltui	zero,zero,971
    e9e0:	0000f2f0 	cmpltui	zero,zero,971
    e9e4:	0000f2f0 	cmpltui	zero,zero,971
    e9e8:	0000f2f0 	cmpltui	zero,zero,971
    e9ec:	0000f2f0 	cmpltui	zero,zero,971
    e9f0:	0000f2f0 	cmpltui	zero,zero,971
    e9f4:	0000f2f0 	cmpltui	zero,zero,971
    e9f8:	0000f0c0 	call	f0c <vEventGroupSetBitsCallback+0x24>
    e9fc:	0000f2f0 	cmpltui	zero,zero,971
    ea00:	0000f2f0 	cmpltui	zero,zero,971
    ea04:	0000f2f0 	cmpltui	zero,zero,971
    ea08:	0000f2f0 	cmpltui	zero,zero,971
    ea0c:	0000f2f0 	cmpltui	zero,zero,971
    ea10:	0000f118 	cmpnei	zero,zero,964
    ea14:	0000f2f0 	cmpltui	zero,zero,971
    ea18:	0000f2f0 	cmpltui	zero,zero,971
    ea1c:	0000f188 	cmpgei	zero,zero,966
    ea20:	0000f2f0 	cmpltui	zero,zero,971
    ea24:	0000f2f0 	cmpltui	zero,zero,971
    ea28:	0000f2f0 	cmpltui	zero,zero,971
    ea2c:	0000f2f0 	cmpltui	zero,zero,971
    ea30:	0000f2f0 	cmpltui	zero,zero,971
    ea34:	0000f2f0 	cmpltui	zero,zero,971
    ea38:	0000f2f0 	cmpltui	zero,zero,971
    ea3c:	0000f2f0 	cmpltui	zero,zero,971
    ea40:	0000f2f0 	cmpltui	zero,zero,971
    ea44:	0000f2f0 	cmpltui	zero,zero,971
    ea48:	0000ef34 	movhi	zero,956
    ea4c:	0000ef60 	cmpeqi	zero,zero,957
    ea50:	0000f2f0 	cmpltui	zero,zero,971
    ea54:	0000f2f0 	cmpltui	zero,zero,971
    ea58:	0000f2f0 	cmpltui	zero,zero,971
    ea5c:	0000f298 	cmpnei	zero,zero,970
    ea60:	0000ef60 	cmpeqi	zero,zero,957
    ea64:	0000f2f0 	cmpltui	zero,zero,971
    ea68:	0000f2f0 	cmpltui	zero,zero,971
    ea6c:	0000edf4 	movhi	zero,951
    ea70:	0000f2f0 	cmpltui	zero,zero,971
    ea74:	0000ee04 	movi	zero,952
    ea78:	0000ee40 	call	ee4 <vEventGroupDelete+0x70>
    ea7c:	0000eb3c 	xorhi	zero,zero,940
    ea80:	0000ede8 	cmpgeui	zero,zero,951
    ea84:	0000f2f0 	cmpltui	zero,zero,971
    ea88:	0000f1c4 	movi	zero,967
    ea8c:	0000f2f0 	cmpltui	zero,zero,971
    ea90:	0000f21c 	xori	zero,zero,968
    ea94:	0000f2f0 	cmpltui	zero,zero,971
    ea98:	0000f2f0 	cmpltui	zero,zero,971
    ea9c:	0000eee0 	cmpeqi	zero,zero,955
    eaa0:	42000204 	addi	r8,r8,8
    eaa4:	da802317 	ldw	r10,140(sp)
    eaa8:	5455883a 	add	r10,r10,r17
    eaac:	da802315 	stw	r10,140(sp)
    eab0:	003f8b06 	br	e8e0 <__alt_data_end+0xf000e8e0>
    eab4:	d9002017 	ldw	r4,128(sp)
    eab8:	a00b883a 	mov	r5,r20
    eabc:	00096c80 	call	96c8 <__swsetup_r>
    eac0:	1003b11e 	bne	r2,zero,f988 <___vfiprintf_internal_r+0x11ec>
    eac4:	a080030b 	ldhu	r2,12(r20)
    eac8:	00c00284 	movi	r3,10
    eacc:	1080068c 	andi	r2,r2,26
    ead0:	10ff541e 	bne	r2,r3,e824 <__alt_data_end+0xf000e824>
    ead4:	a080038f 	ldh	r2,14(r20)
    ead8:	103f5216 	blt	r2,zero,e824 <__alt_data_end+0xf000e824>
    eadc:	d9c02217 	ldw	r7,136(sp)
    eae0:	d9002017 	ldw	r4,128(sp)
    eae4:	e00d883a 	mov	r6,fp
    eae8:	a00b883a 	mov	r5,r20
    eaec:	000fc140 	call	fc14 <__sbprintf>
    eaf0:	dfc03617 	ldw	ra,216(sp)
    eaf4:	df003517 	ldw	fp,212(sp)
    eaf8:	ddc03417 	ldw	r23,208(sp)
    eafc:	dd803317 	ldw	r22,204(sp)
    eb00:	dd403217 	ldw	r21,200(sp)
    eb04:	dd003117 	ldw	r20,196(sp)
    eb08:	dcc03017 	ldw	r19,192(sp)
    eb0c:	dc802f17 	ldw	r18,188(sp)
    eb10:	dc402e17 	ldw	r17,184(sp)
    eb14:	dc002d17 	ldw	r16,180(sp)
    eb18:	dec03704 	addi	sp,sp,220
    eb1c:	f800283a 	ret
    eb20:	000b69c0 	call	b69c <__sinit>
    eb24:	003f2f06 	br	e7e4 <__alt_data_end+0xf000e7e4>
    eb28:	0463c83a 	sub	r17,zero,r17
    eb2c:	d8802215 	stw	r2,136(sp)
    eb30:	a5000114 	ori	r20,r20,4
    eb34:	80c00007 	ldb	r3,0(r16)
    eb38:	003f7706 	br	e918 <__alt_data_end+0xf000e918>
    eb3c:	00800c04 	movi	r2,48
    eb40:	da802217 	ldw	r10,136(sp)
    eb44:	d8801d05 	stb	r2,116(sp)
    eb48:	00801e04 	movi	r2,120
    eb4c:	d8801d45 	stb	r2,117(sp)
    eb50:	d8001d85 	stb	zero,118(sp)
    eb54:	50c00104 	addi	r3,r10,4
    eb58:	54800017 	ldw	r18,0(r10)
    eb5c:	0027883a 	mov	r19,zero
    eb60:	a0800094 	ori	r2,r20,2
    eb64:	48030b16 	blt	r9,zero,f794 <___vfiprintf_internal_r+0xff8>
    eb68:	00bfdfc4 	movi	r2,-129
    eb6c:	a096703a 	and	r11,r20,r2
    eb70:	d8c02215 	stw	r3,136(sp)
    eb74:	5d000094 	ori	r20,r11,2
    eb78:	90032b1e 	bne	r18,zero,f828 <___vfiprintf_internal_r+0x108c>
    eb7c:	00820034 	movhi	r2,2048
    eb80:	1080a004 	addi	r2,r2,640
    eb84:	d8802615 	stw	r2,152(sp)
    eb88:	0039883a 	mov	fp,zero
    eb8c:	48017b1e 	bne	r9,zero,f17c <___vfiprintf_internal_r+0x9e0>
    eb90:	0013883a 	mov	r9,zero
    eb94:	0027883a 	mov	r19,zero
    eb98:	dd401a04 	addi	r21,sp,104
    eb9c:	4825883a 	mov	r18,r9
    eba0:	4cc0010e 	bge	r9,r19,eba8 <___vfiprintf_internal_r+0x40c>
    eba4:	9825883a 	mov	r18,r19
    eba8:	e7003fcc 	andi	fp,fp,255
    ebac:	e700201c 	xori	fp,fp,128
    ebb0:	e73fe004 	addi	fp,fp,-128
    ebb4:	e0000126 	beq	fp,zero,ebbc <___vfiprintf_internal_r+0x420>
    ebb8:	94800044 	addi	r18,r18,1
    ebbc:	a380008c 	andi	r14,r20,2
    ebc0:	70000126 	beq	r14,zero,ebc8 <___vfiprintf_internal_r+0x42c>
    ebc4:	94800084 	addi	r18,r18,2
    ebc8:	a700210c 	andi	fp,r20,132
    ebcc:	e001df1e 	bne	fp,zero,f34c <___vfiprintf_internal_r+0xbb0>
    ebd0:	8c87c83a 	sub	r3,r17,r18
    ebd4:	00c1dd0e 	bge	zero,r3,f34c <___vfiprintf_internal_r+0xbb0>
    ebd8:	01c00404 	movi	r7,16
    ebdc:	d8801c17 	ldw	r2,112(sp)
    ebe0:	38c3ad0e 	bge	r7,r3,fa98 <___vfiprintf_internal_r+0x12fc>
    ebe4:	02820034 	movhi	r10,2048
    ebe8:	52810504 	addi	r10,r10,1044
    ebec:	dc002915 	stw	r16,164(sp)
    ebf0:	d9801b17 	ldw	r6,108(sp)
    ebf4:	da802415 	stw	r10,144(sp)
    ebf8:	03c001c4 	movi	r15,7
    ebfc:	da402515 	stw	r9,148(sp)
    ec00:	db802815 	stw	r14,160(sp)
    ec04:	1821883a 	mov	r16,r3
    ec08:	00000506 	br	ec20 <___vfiprintf_internal_r+0x484>
    ec0c:	31400084 	addi	r5,r6,2
    ec10:	42000204 	addi	r8,r8,8
    ec14:	200d883a 	mov	r6,r4
    ec18:	843ffc04 	addi	r16,r16,-16
    ec1c:	3c000d0e 	bge	r7,r16,ec54 <___vfiprintf_internal_r+0x4b8>
    ec20:	10800404 	addi	r2,r2,16
    ec24:	31000044 	addi	r4,r6,1
    ec28:	45800015 	stw	r22,0(r8)
    ec2c:	41c00115 	stw	r7,4(r8)
    ec30:	d8801c15 	stw	r2,112(sp)
    ec34:	d9001b15 	stw	r4,108(sp)
    ec38:	793ff40e 	bge	r15,r4,ec0c <__alt_data_end+0xf000ec0c>
    ec3c:	1001b51e 	bne	r2,zero,f314 <___vfiprintf_internal_r+0xb78>
    ec40:	843ffc04 	addi	r16,r16,-16
    ec44:	000d883a 	mov	r6,zero
    ec48:	01400044 	movi	r5,1
    ec4c:	d811883a 	mov	r8,sp
    ec50:	3c3ff316 	blt	r7,r16,ec20 <__alt_data_end+0xf000ec20>
    ec54:	8007883a 	mov	r3,r16
    ec58:	da402517 	ldw	r9,148(sp)
    ec5c:	db802817 	ldw	r14,160(sp)
    ec60:	dc002917 	ldw	r16,164(sp)
    ec64:	da802417 	ldw	r10,144(sp)
    ec68:	1885883a 	add	r2,r3,r2
    ec6c:	40c00115 	stw	r3,4(r8)
    ec70:	42800015 	stw	r10,0(r8)
    ec74:	d8801c15 	stw	r2,112(sp)
    ec78:	d9401b15 	stw	r5,108(sp)
    ec7c:	00c001c4 	movi	r3,7
    ec80:	19426016 	blt	r3,r5,f604 <___vfiprintf_internal_r+0xe68>
    ec84:	d8c01d87 	ldb	r3,118(sp)
    ec88:	42000204 	addi	r8,r8,8
    ec8c:	29000044 	addi	r4,r5,1
    ec90:	1801b31e 	bne	r3,zero,f360 <___vfiprintf_internal_r+0xbc4>
    ec94:	7001c026 	beq	r14,zero,f398 <___vfiprintf_internal_r+0xbfc>
    ec98:	d8c01d04 	addi	r3,sp,116
    ec9c:	10800084 	addi	r2,r2,2
    eca0:	40c00015 	stw	r3,0(r8)
    eca4:	00c00084 	movi	r3,2
    eca8:	40c00115 	stw	r3,4(r8)
    ecac:	d8801c15 	stw	r2,112(sp)
    ecb0:	d9001b15 	stw	r4,108(sp)
    ecb4:	00c001c4 	movi	r3,7
    ecb8:	1902650e 	bge	r3,r4,f650 <___vfiprintf_internal_r+0xeb4>
    ecbc:	10029a1e 	bne	r2,zero,f728 <___vfiprintf_internal_r+0xf8c>
    ecc0:	00c02004 	movi	r3,128
    ecc4:	01000044 	movi	r4,1
    ecc8:	000b883a 	mov	r5,zero
    eccc:	d811883a 	mov	r8,sp
    ecd0:	e0c1b31e 	bne	fp,r3,f3a0 <___vfiprintf_internal_r+0xc04>
    ecd4:	8cb9c83a 	sub	fp,r17,r18
    ecd8:	0701b10e 	bge	zero,fp,f3a0 <___vfiprintf_internal_r+0xc04>
    ecdc:	01c00404 	movi	r7,16
    ece0:	3f03890e 	bge	r7,fp,fb08 <___vfiprintf_internal_r+0x136c>
    ece4:	00c20034 	movhi	r3,2048
    ece8:	18c10104 	addi	r3,r3,1028
    ecec:	d8c02415 	stw	r3,144(sp)
    ecf0:	8007883a 	mov	r3,r16
    ecf4:	034001c4 	movi	r13,7
    ecf8:	e021883a 	mov	r16,fp
    ecfc:	da402515 	stw	r9,148(sp)
    ed00:	1839883a 	mov	fp,r3
    ed04:	00000506 	br	ed1c <___vfiprintf_internal_r+0x580>
    ed08:	29800084 	addi	r6,r5,2
    ed0c:	42000204 	addi	r8,r8,8
    ed10:	180b883a 	mov	r5,r3
    ed14:	843ffc04 	addi	r16,r16,-16
    ed18:	3c000d0e 	bge	r7,r16,ed50 <___vfiprintf_internal_r+0x5b4>
    ed1c:	10800404 	addi	r2,r2,16
    ed20:	28c00044 	addi	r3,r5,1
    ed24:	45c00015 	stw	r23,0(r8)
    ed28:	41c00115 	stw	r7,4(r8)
    ed2c:	d8801c15 	stw	r2,112(sp)
    ed30:	d8c01b15 	stw	r3,108(sp)
    ed34:	68fff40e 	bge	r13,r3,ed08 <__alt_data_end+0xf000ed08>
    ed38:	1002241e 	bne	r2,zero,f5cc <___vfiprintf_internal_r+0xe30>
    ed3c:	843ffc04 	addi	r16,r16,-16
    ed40:	01800044 	movi	r6,1
    ed44:	000b883a 	mov	r5,zero
    ed48:	d811883a 	mov	r8,sp
    ed4c:	3c3ff316 	blt	r7,r16,ed1c <__alt_data_end+0xf000ed1c>
    ed50:	da402517 	ldw	r9,148(sp)
    ed54:	e007883a 	mov	r3,fp
    ed58:	8039883a 	mov	fp,r16
    ed5c:	1821883a 	mov	r16,r3
    ed60:	d8c02417 	ldw	r3,144(sp)
    ed64:	1705883a 	add	r2,r2,fp
    ed68:	47000115 	stw	fp,4(r8)
    ed6c:	40c00015 	stw	r3,0(r8)
    ed70:	d8801c15 	stw	r2,112(sp)
    ed74:	d9801b15 	stw	r6,108(sp)
    ed78:	00c001c4 	movi	r3,7
    ed7c:	19827616 	blt	r3,r6,f758 <___vfiprintf_internal_r+0xfbc>
    ed80:	4cf9c83a 	sub	fp,r9,r19
    ed84:	42000204 	addi	r8,r8,8
    ed88:	31000044 	addi	r4,r6,1
    ed8c:	300b883a 	mov	r5,r6
    ed90:	07018516 	blt	zero,fp,f3a8 <___vfiprintf_internal_r+0xc0c>
    ed94:	9885883a 	add	r2,r19,r2
    ed98:	45400015 	stw	r21,0(r8)
    ed9c:	44c00115 	stw	r19,4(r8)
    eda0:	d8801c15 	stw	r2,112(sp)
    eda4:	d9001b15 	stw	r4,108(sp)
    eda8:	00c001c4 	movi	r3,7
    edac:	1901dd0e 	bge	r3,r4,f524 <___vfiprintf_internal_r+0xd88>
    edb0:	1002401e 	bne	r2,zero,f6b4 <___vfiprintf_internal_r+0xf18>
    edb4:	d8001b15 	stw	zero,108(sp)
    edb8:	a2c0010c 	andi	r11,r20,4
    edbc:	58000226 	beq	r11,zero,edc8 <___vfiprintf_internal_r+0x62c>
    edc0:	8ca7c83a 	sub	r19,r17,r18
    edc4:	04c2f216 	blt	zero,r19,f990 <___vfiprintf_internal_r+0x11f4>
    edc8:	8c80010e 	bge	r17,r18,edd0 <___vfiprintf_internal_r+0x634>
    edcc:	9023883a 	mov	r17,r18
    edd0:	da802317 	ldw	r10,140(sp)
    edd4:	5455883a 	add	r10,r10,r17
    edd8:	da802315 	stw	r10,140(sp)
    eddc:	d8001b15 	stw	zero,108(sp)
    ede0:	d811883a 	mov	r8,sp
    ede4:	003ea206 	br	e870 <__alt_data_end+0xf000e870>
    ede8:	a5000814 	ori	r20,r20,32
    edec:	80c00007 	ldb	r3,0(r16)
    edf0:	003ec906 	br	e918 <__alt_data_end+0xf000e918>
    edf4:	80c00007 	ldb	r3,0(r16)
    edf8:	1b030926 	beq	r3,r12,fa20 <___vfiprintf_internal_r+0x1284>
    edfc:	a5000414 	ori	r20,r20,16
    ee00:	003ec506 	br	e918 <__alt_data_end+0xf000e918>
    ee04:	21003fcc 	andi	r4,r4,255
    ee08:	20035e1e 	bne	r4,zero,fb84 <___vfiprintf_internal_r+0x13e8>
    ee0c:	a080080c 	andi	r2,r20,32
    ee10:	1002a526 	beq	r2,zero,f8a8 <___vfiprintf_internal_r+0x110c>
    ee14:	da802217 	ldw	r10,136(sp)
    ee18:	50800017 	ldw	r2,0(r10)
    ee1c:	da802317 	ldw	r10,140(sp)
    ee20:	5007d7fa 	srai	r3,r10,31
    ee24:	da802217 	ldw	r10,136(sp)
    ee28:	10c00115 	stw	r3,4(r2)
    ee2c:	52800104 	addi	r10,r10,4
    ee30:	da802215 	stw	r10,136(sp)
    ee34:	da802317 	ldw	r10,140(sp)
    ee38:	12800015 	stw	r10,0(r2)
    ee3c:	003e8c06 	br	e870 <__alt_data_end+0xf000e870>
    ee40:	21003fcc 	andi	r4,r4,255
    ee44:	2003511e 	bne	r4,zero,fb8c <___vfiprintf_internal_r+0x13f0>
    ee48:	a080080c 	andi	r2,r20,32
    ee4c:	1000a126 	beq	r2,zero,f0d4 <___vfiprintf_internal_r+0x938>
    ee50:	da802217 	ldw	r10,136(sp)
    ee54:	d8001d85 	stb	zero,118(sp)
    ee58:	50800204 	addi	r2,r10,8
    ee5c:	54800017 	ldw	r18,0(r10)
    ee60:	54c00117 	ldw	r19,4(r10)
    ee64:	4802b416 	blt	r9,zero,f938 <___vfiprintf_internal_r+0x119c>
    ee68:	013fdfc4 	movi	r4,-129
    ee6c:	94c6b03a 	or	r3,r18,r19
    ee70:	d8802215 	stw	r2,136(sp)
    ee74:	a128703a 	and	r20,r20,r4
    ee78:	1800a226 	beq	r3,zero,f104 <___vfiprintf_internal_r+0x968>
    ee7c:	0039883a 	mov	fp,zero
    ee80:	dd401a04 	addi	r21,sp,104
    ee84:	9006d0fa 	srli	r3,r18,3
    ee88:	9808977a 	slli	r4,r19,29
    ee8c:	9826d0fa 	srli	r19,r19,3
    ee90:	948001cc 	andi	r18,r18,7
    ee94:	90800c04 	addi	r2,r18,48
    ee98:	ad7fffc4 	addi	r21,r21,-1
    ee9c:	20e4b03a 	or	r18,r4,r3
    eea0:	a8800005 	stb	r2,0(r21)
    eea4:	94c6b03a 	or	r3,r18,r19
    eea8:	183ff61e 	bne	r3,zero,ee84 <__alt_data_end+0xf000ee84>
    eeac:	a0c0004c 	andi	r3,r20,1
    eeb0:	18005926 	beq	r3,zero,f018 <___vfiprintf_internal_r+0x87c>
    eeb4:	10803fcc 	andi	r2,r2,255
    eeb8:	1080201c 	xori	r2,r2,128
    eebc:	10bfe004 	addi	r2,r2,-128
    eec0:	00c00c04 	movi	r3,48
    eec4:	10c05426 	beq	r2,r3,f018 <___vfiprintf_internal_r+0x87c>
    eec8:	da801e17 	ldw	r10,120(sp)
    eecc:	a8bfffc4 	addi	r2,r21,-1
    eed0:	a8ffffc5 	stb	r3,-1(r21)
    eed4:	50a7c83a 	sub	r19,r10,r2
    eed8:	102b883a 	mov	r21,r2
    eedc:	003f2f06 	br	eb9c <__alt_data_end+0xf000eb9c>
    eee0:	21003fcc 	andi	r4,r4,255
    eee4:	2003421e 	bne	r4,zero,fbf0 <___vfiprintf_internal_r+0x1454>
    eee8:	00820034 	movhi	r2,2048
    eeec:	1080a004 	addi	r2,r2,640
    eef0:	d8802615 	stw	r2,152(sp)
    eef4:	a080080c 	andi	r2,r20,32
    eef8:	1000aa26 	beq	r2,zero,f1a4 <___vfiprintf_internal_r+0xa08>
    eefc:	da802217 	ldw	r10,136(sp)
    ef00:	54800017 	ldw	r18,0(r10)
    ef04:	54c00117 	ldw	r19,4(r10)
    ef08:	52800204 	addi	r10,r10,8
    ef0c:	da802215 	stw	r10,136(sp)
    ef10:	a080004c 	andi	r2,r20,1
    ef14:	1001d226 	beq	r2,zero,f660 <___vfiprintf_internal_r+0xec4>
    ef18:	94c4b03a 	or	r2,r18,r19
    ef1c:	1002351e 	bne	r2,zero,f7f4 <___vfiprintf_internal_r+0x1058>
    ef20:	d8001d85 	stb	zero,118(sp)
    ef24:	48022216 	blt	r9,zero,f7b0 <___vfiprintf_internal_r+0x1014>
    ef28:	00bfdfc4 	movi	r2,-129
    ef2c:	a0a8703a 	and	r20,r20,r2
    ef30:	003f1506 	br	eb88 <__alt_data_end+0xf000eb88>
    ef34:	da802217 	ldw	r10,136(sp)
    ef38:	04800044 	movi	r18,1
    ef3c:	d8001d85 	stb	zero,118(sp)
    ef40:	50800017 	ldw	r2,0(r10)
    ef44:	52800104 	addi	r10,r10,4
    ef48:	da802215 	stw	r10,136(sp)
    ef4c:	d8801005 	stb	r2,64(sp)
    ef50:	9027883a 	mov	r19,r18
    ef54:	dd401004 	addi	r21,sp,64
    ef58:	0013883a 	mov	r9,zero
    ef5c:	003f1706 	br	ebbc <__alt_data_end+0xf000ebbc>
    ef60:	21003fcc 	andi	r4,r4,255
    ef64:	2003201e 	bne	r4,zero,fbe8 <___vfiprintf_internal_r+0x144c>
    ef68:	a080080c 	andi	r2,r20,32
    ef6c:	10004b26 	beq	r2,zero,f09c <___vfiprintf_internal_r+0x900>
    ef70:	da802217 	ldw	r10,136(sp)
    ef74:	50800117 	ldw	r2,4(r10)
    ef78:	54800017 	ldw	r18,0(r10)
    ef7c:	52800204 	addi	r10,r10,8
    ef80:	da802215 	stw	r10,136(sp)
    ef84:	1027883a 	mov	r19,r2
    ef88:	10022c16 	blt	r2,zero,f83c <___vfiprintf_internal_r+0x10a0>
    ef8c:	df001d83 	ldbu	fp,118(sp)
    ef90:	48007216 	blt	r9,zero,f15c <___vfiprintf_internal_r+0x9c0>
    ef94:	00ffdfc4 	movi	r3,-129
    ef98:	94c4b03a 	or	r2,r18,r19
    ef9c:	a0e8703a 	and	r20,r20,r3
    efa0:	1000cc26 	beq	r2,zero,f2d4 <___vfiprintf_internal_r+0xb38>
    efa4:	98021026 	beq	r19,zero,f7e8 <___vfiprintf_internal_r+0x104c>
    efa8:	dc402415 	stw	r17,144(sp)
    efac:	dc002515 	stw	r16,148(sp)
    efb0:	9823883a 	mov	r17,r19
    efb4:	9021883a 	mov	r16,r18
    efb8:	dd401a04 	addi	r21,sp,104
    efbc:	4825883a 	mov	r18,r9
    efc0:	4027883a 	mov	r19,r8
    efc4:	8009883a 	mov	r4,r16
    efc8:	880b883a 	mov	r5,r17
    efcc:	01800284 	movi	r6,10
    efd0:	000f883a 	mov	r7,zero
    efd4:	0010b7c0 	call	10b7c <__umoddi3>
    efd8:	10800c04 	addi	r2,r2,48
    efdc:	ad7fffc4 	addi	r21,r21,-1
    efe0:	8009883a 	mov	r4,r16
    efe4:	880b883a 	mov	r5,r17
    efe8:	a8800005 	stb	r2,0(r21)
    efec:	01800284 	movi	r6,10
    eff0:	000f883a 	mov	r7,zero
    eff4:	00106040 	call	10604 <__udivdi3>
    eff8:	1021883a 	mov	r16,r2
    effc:	10c4b03a 	or	r2,r2,r3
    f000:	1823883a 	mov	r17,r3
    f004:	103fef1e 	bne	r2,zero,efc4 <__alt_data_end+0xf000efc4>
    f008:	dc402417 	ldw	r17,144(sp)
    f00c:	dc002517 	ldw	r16,148(sp)
    f010:	9013883a 	mov	r9,r18
    f014:	9811883a 	mov	r8,r19
    f018:	da801e17 	ldw	r10,120(sp)
    f01c:	5567c83a 	sub	r19,r10,r21
    f020:	003ede06 	br	eb9c <__alt_data_end+0xf000eb9c>
    f024:	38803fcc 	andi	r2,r7,255
    f028:	1080201c 	xori	r2,r2,128
    f02c:	10bfe004 	addi	r2,r2,-128
    f030:	1002371e 	bne	r2,zero,f910 <___vfiprintf_internal_r+0x1174>
    f034:	01000044 	movi	r4,1
    f038:	01c00804 	movi	r7,32
    f03c:	80c00007 	ldb	r3,0(r16)
    f040:	003e3506 	br	e918 <__alt_data_end+0xf000e918>
    f044:	a5000054 	ori	r20,r20,1
    f048:	80c00007 	ldb	r3,0(r16)
    f04c:	003e3206 	br	e918 <__alt_data_end+0xf000e918>
    f050:	a5002014 	ori	r20,r20,128
    f054:	80c00007 	ldb	r3,0(r16)
    f058:	003e2f06 	br	e918 <__alt_data_end+0xf000e918>
    f05c:	8015883a 	mov	r10,r16
    f060:	0023883a 	mov	r17,zero
    f064:	18bff404 	addi	r2,r3,-48
    f068:	50c00007 	ldb	r3,0(r10)
    f06c:	8c4002a4 	muli	r17,r17,10
    f070:	84000044 	addi	r16,r16,1
    f074:	8015883a 	mov	r10,r16
    f078:	1463883a 	add	r17,r2,r17
    f07c:	18bff404 	addi	r2,r3,-48
    f080:	30bff92e 	bgeu	r6,r2,f068 <__alt_data_end+0xf000f068>
    f084:	003e2506 	br	e91c <__alt_data_end+0xf000e91c>
    f088:	21003fcc 	andi	r4,r4,255
    f08c:	2002d41e 	bne	r4,zero,fbe0 <___vfiprintf_internal_r+0x1444>
    f090:	a5000414 	ori	r20,r20,16
    f094:	a080080c 	andi	r2,r20,32
    f098:	103fb51e 	bne	r2,zero,ef70 <__alt_data_end+0xf000ef70>
    f09c:	a080040c 	andi	r2,r20,16
    f0a0:	1001f826 	beq	r2,zero,f884 <___vfiprintf_internal_r+0x10e8>
    f0a4:	da802217 	ldw	r10,136(sp)
    f0a8:	54800017 	ldw	r18,0(r10)
    f0ac:	52800104 	addi	r10,r10,4
    f0b0:	da802215 	stw	r10,136(sp)
    f0b4:	9027d7fa 	srai	r19,r18,31
    f0b8:	9805883a 	mov	r2,r19
    f0bc:	003fb206 	br	ef88 <__alt_data_end+0xf000ef88>
    f0c0:	21003fcc 	andi	r4,r4,255
    f0c4:	2002c41e 	bne	r4,zero,fbd8 <___vfiprintf_internal_r+0x143c>
    f0c8:	a5000414 	ori	r20,r20,16
    f0cc:	a080080c 	andi	r2,r20,32
    f0d0:	103f5f1e 	bne	r2,zero,ee50 <__alt_data_end+0xf000ee50>
    f0d4:	a080040c 	andi	r2,r20,16
    f0d8:	10020f26 	beq	r2,zero,f918 <___vfiprintf_internal_r+0x117c>
    f0dc:	da802217 	ldw	r10,136(sp)
    f0e0:	d8001d85 	stb	zero,118(sp)
    f0e4:	0027883a 	mov	r19,zero
    f0e8:	50800104 	addi	r2,r10,4
    f0ec:	54800017 	ldw	r18,0(r10)
    f0f0:	48021116 	blt	r9,zero,f938 <___vfiprintf_internal_r+0x119c>
    f0f4:	00ffdfc4 	movi	r3,-129
    f0f8:	d8802215 	stw	r2,136(sp)
    f0fc:	a0e8703a 	and	r20,r20,r3
    f100:	903f5e1e 	bne	r18,zero,ee7c <__alt_data_end+0xf000ee7c>
    f104:	0039883a 	mov	fp,zero
    f108:	4802a626 	beq	r9,zero,fba4 <___vfiprintf_internal_r+0x1408>
    f10c:	0025883a 	mov	r18,zero
    f110:	0027883a 	mov	r19,zero
    f114:	003f5a06 	br	ee80 <__alt_data_end+0xf000ee80>
    f118:	21003fcc 	andi	r4,r4,255
    f11c:	20029f1e 	bne	r4,zero,fb9c <___vfiprintf_internal_r+0x1400>
    f120:	a5000414 	ori	r20,r20,16
    f124:	a080080c 	andi	r2,r20,32
    f128:	10005e1e 	bne	r2,zero,f2a4 <___vfiprintf_internal_r+0xb08>
    f12c:	a080040c 	andi	r2,r20,16
    f130:	1001a21e 	bne	r2,zero,f7bc <___vfiprintf_internal_r+0x1020>
    f134:	a080100c 	andi	r2,r20,64
    f138:	d8001d85 	stb	zero,118(sp)
    f13c:	da802217 	ldw	r10,136(sp)
    f140:	1002231e 	bne	r2,zero,f9d0 <___vfiprintf_internal_r+0x1234>
    f144:	50800104 	addi	r2,r10,4
    f148:	54800017 	ldw	r18,0(r10)
    f14c:	0027883a 	mov	r19,zero
    f150:	4801a00e 	bge	r9,zero,f7d4 <___vfiprintf_internal_r+0x1038>
    f154:	d8802215 	stw	r2,136(sp)
    f158:	0039883a 	mov	fp,zero
    f15c:	94c4b03a 	or	r2,r18,r19
    f160:	103f901e 	bne	r2,zero,efa4 <__alt_data_end+0xf000efa4>
    f164:	00800044 	movi	r2,1
    f168:	10803fcc 	andi	r2,r2,255
    f16c:	00c00044 	movi	r3,1
    f170:	10c05926 	beq	r2,r3,f2d8 <___vfiprintf_internal_r+0xb3c>
    f174:	00c00084 	movi	r3,2
    f178:	10ffe41e 	bne	r2,r3,f10c <__alt_data_end+0xf000f10c>
    f17c:	0025883a 	mov	r18,zero
    f180:	0027883a 	mov	r19,zero
    f184:	00013d06 	br	f67c <___vfiprintf_internal_r+0xee0>
    f188:	21003fcc 	andi	r4,r4,255
    f18c:	2002811e 	bne	r4,zero,fb94 <___vfiprintf_internal_r+0x13f8>
    f190:	00820034 	movhi	r2,2048
    f194:	10809b04 	addi	r2,r2,620
    f198:	d8802615 	stw	r2,152(sp)
    f19c:	a080080c 	andi	r2,r20,32
    f1a0:	103f561e 	bne	r2,zero,eefc <__alt_data_end+0xf000eefc>
    f1a4:	a080040c 	andi	r2,r20,16
    f1a8:	1001d126 	beq	r2,zero,f8f0 <___vfiprintf_internal_r+0x1154>
    f1ac:	da802217 	ldw	r10,136(sp)
    f1b0:	0027883a 	mov	r19,zero
    f1b4:	54800017 	ldw	r18,0(r10)
    f1b8:	52800104 	addi	r10,r10,4
    f1bc:	da802215 	stw	r10,136(sp)
    f1c0:	003f5306 	br	ef10 <__alt_data_end+0xf000ef10>
    f1c4:	da802217 	ldw	r10,136(sp)
    f1c8:	d8001d85 	stb	zero,118(sp)
    f1cc:	55400017 	ldw	r21,0(r10)
    f1d0:	50c00104 	addi	r3,r10,4
    f1d4:	a8024226 	beq	r21,zero,fae0 <___vfiprintf_internal_r+0x1344>
    f1d8:	48021816 	blt	r9,zero,fa3c <___vfiprintf_internal_r+0x12a0>
    f1dc:	480d883a 	mov	r6,r9
    f1e0:	000b883a 	mov	r5,zero
    f1e4:	a809883a 	mov	r4,r21
    f1e8:	d8c02a15 	stw	r3,168(sp)
    f1ec:	da002b15 	stw	r8,172(sp)
    f1f0:	da402c15 	stw	r9,176(sp)
    f1f4:	000cc080 	call	cc08 <memchr>
    f1f8:	d8c02a17 	ldw	r3,168(sp)
    f1fc:	da002b17 	ldw	r8,172(sp)
    f200:	da402c17 	ldw	r9,176(sp)
    f204:	10024826 	beq	r2,zero,fb28 <___vfiprintf_internal_r+0x138c>
    f208:	1567c83a 	sub	r19,r2,r21
    f20c:	df001d83 	ldbu	fp,118(sp)
    f210:	d8c02215 	stw	r3,136(sp)
    f214:	0013883a 	mov	r9,zero
    f218:	003e6006 	br	eb9c <__alt_data_end+0xf000eb9c>
    f21c:	21003fcc 	andi	r4,r4,255
    f220:	203fc026 	beq	r4,zero,f124 <__alt_data_end+0xf000f124>
    f224:	d9c01d85 	stb	r7,118(sp)
    f228:	003fbe06 	br	f124 <__alt_data_end+0xf000f124>
    f22c:	da802217 	ldw	r10,136(sp)
    f230:	54400017 	ldw	r17,0(r10)
    f234:	50800104 	addi	r2,r10,4
    f238:	883e3b16 	blt	r17,zero,eb28 <__alt_data_end+0xf000eb28>
    f23c:	d8802215 	stw	r2,136(sp)
    f240:	80c00007 	ldb	r3,0(r16)
    f244:	003db406 	br	e918 <__alt_data_end+0xf000e918>
    f248:	01000044 	movi	r4,1
    f24c:	01c00ac4 	movi	r7,43
    f250:	80c00007 	ldb	r3,0(r16)
    f254:	003db006 	br	e918 <__alt_data_end+0xf000e918>
    f258:	80c00007 	ldb	r3,0(r16)
    f25c:	82800044 	addi	r10,r16,1
    f260:	1b423c26 	beq	r3,r13,fb54 <___vfiprintf_internal_r+0x13b8>
    f264:	18bff404 	addi	r2,r3,-48
    f268:	0013883a 	mov	r9,zero
    f26c:	30822b36 	bltu	r6,r2,fb1c <___vfiprintf_internal_r+0x1380>
    f270:	50c00007 	ldb	r3,0(r10)
    f274:	4a4002a4 	muli	r9,r9,10
    f278:	54000044 	addi	r16,r10,1
    f27c:	8015883a 	mov	r10,r16
    f280:	4893883a 	add	r9,r9,r2
    f284:	18bff404 	addi	r2,r3,-48
    f288:	30bff92e 	bgeu	r6,r2,f270 <__alt_data_end+0xf000f270>
    f28c:	483da30e 	bge	r9,zero,e91c <__alt_data_end+0xf000e91c>
    f290:	027fffc4 	movi	r9,-1
    f294:	003da106 	br	e91c <__alt_data_end+0xf000e91c>
    f298:	a5001014 	ori	r20,r20,64
    f29c:	80c00007 	ldb	r3,0(r16)
    f2a0:	003d9d06 	br	e918 <__alt_data_end+0xf000e918>
    f2a4:	da802217 	ldw	r10,136(sp)
    f2a8:	d8001d85 	stb	zero,118(sp)
    f2ac:	50c00204 	addi	r3,r10,8
    f2b0:	54800017 	ldw	r18,0(r10)
    f2b4:	54c00117 	ldw	r19,4(r10)
    f2b8:	4801ca16 	blt	r9,zero,f9e4 <___vfiprintf_internal_r+0x1248>
    f2bc:	013fdfc4 	movi	r4,-129
    f2c0:	94c4b03a 	or	r2,r18,r19
    f2c4:	d8c02215 	stw	r3,136(sp)
    f2c8:	a128703a 	and	r20,r20,r4
    f2cc:	0039883a 	mov	fp,zero
    f2d0:	103f341e 	bne	r2,zero,efa4 <__alt_data_end+0xf000efa4>
    f2d4:	483e2e26 	beq	r9,zero,eb90 <__alt_data_end+0xf000eb90>
    f2d8:	0025883a 	mov	r18,zero
    f2dc:	94800c04 	addi	r18,r18,48
    f2e0:	dc8019c5 	stb	r18,103(sp)
    f2e4:	dcc02717 	ldw	r19,156(sp)
    f2e8:	dd4019c4 	addi	r21,sp,103
    f2ec:	003e2b06 	br	eb9c <__alt_data_end+0xf000eb9c>
    f2f0:	21003fcc 	andi	r4,r4,255
    f2f4:	2002361e 	bne	r4,zero,fbd0 <___vfiprintf_internal_r+0x1434>
    f2f8:	1801c126 	beq	r3,zero,fa00 <___vfiprintf_internal_r+0x1264>
    f2fc:	04800044 	movi	r18,1
    f300:	d8c01005 	stb	r3,64(sp)
    f304:	d8001d85 	stb	zero,118(sp)
    f308:	9027883a 	mov	r19,r18
    f30c:	dd401004 	addi	r21,sp,64
    f310:	003f1106 	br	ef58 <__alt_data_end+0xf000ef58>
    f314:	d9402117 	ldw	r5,132(sp)
    f318:	d9002017 	ldw	r4,128(sp)
    f31c:	d9801a04 	addi	r6,sp,104
    f320:	d9c02b15 	stw	r7,172(sp)
    f324:	dbc02a15 	stw	r15,168(sp)
    f328:	000e6880 	call	e688 <__sprint_r.part.0>
    f32c:	d9c02b17 	ldw	r7,172(sp)
    f330:	dbc02a17 	ldw	r15,168(sp)
    f334:	10006d1e 	bne	r2,zero,f4ec <___vfiprintf_internal_r+0xd50>
    f338:	d9801b17 	ldw	r6,108(sp)
    f33c:	d8801c17 	ldw	r2,112(sp)
    f340:	d811883a 	mov	r8,sp
    f344:	31400044 	addi	r5,r6,1
    f348:	003e3306 	br	ec18 <__alt_data_end+0xf000ec18>
    f34c:	d9401b17 	ldw	r5,108(sp)
    f350:	d8801c17 	ldw	r2,112(sp)
    f354:	29000044 	addi	r4,r5,1
    f358:	d8c01d87 	ldb	r3,118(sp)
    f35c:	183e4d26 	beq	r3,zero,ec94 <__alt_data_end+0xf000ec94>
    f360:	00c00044 	movi	r3,1
    f364:	d9401d84 	addi	r5,sp,118
    f368:	10c5883a 	add	r2,r2,r3
    f36c:	41400015 	stw	r5,0(r8)
    f370:	40c00115 	stw	r3,4(r8)
    f374:	d8801c15 	stw	r2,112(sp)
    f378:	d9001b15 	stw	r4,108(sp)
    f37c:	014001c4 	movi	r5,7
    f380:	2900a90e 	bge	r5,r4,f628 <___vfiprintf_internal_r+0xe8c>
    f384:	1000da1e 	bne	r2,zero,f6f0 <___vfiprintf_internal_r+0xf54>
    f388:	7000ab1e 	bne	r14,zero,f638 <___vfiprintf_internal_r+0xe9c>
    f38c:	000b883a 	mov	r5,zero
    f390:	1809883a 	mov	r4,r3
    f394:	d811883a 	mov	r8,sp
    f398:	00c02004 	movi	r3,128
    f39c:	e0fe4d26 	beq	fp,r3,ecd4 <__alt_data_end+0xf000ecd4>
    f3a0:	4cf9c83a 	sub	fp,r9,r19
    f3a4:	073e7b0e 	bge	zero,fp,ed94 <__alt_data_end+0xf000ed94>
    f3a8:	01c00404 	movi	r7,16
    f3ac:	3f01900e 	bge	r7,fp,f9f0 <___vfiprintf_internal_r+0x1254>
    f3b0:	00c20034 	movhi	r3,2048
    f3b4:	18c10104 	addi	r3,r3,1028
    f3b8:	d8c02415 	stw	r3,144(sp)
    f3bc:	034001c4 	movi	r13,7
    f3c0:	00000506 	br	f3d8 <___vfiprintf_internal_r+0xc3c>
    f3c4:	29000084 	addi	r4,r5,2
    f3c8:	42000204 	addi	r8,r8,8
    f3cc:	180b883a 	mov	r5,r3
    f3d0:	e73ffc04 	addi	fp,fp,-16
    f3d4:	3f000d0e 	bge	r7,fp,f40c <___vfiprintf_internal_r+0xc70>
    f3d8:	10800404 	addi	r2,r2,16
    f3dc:	28c00044 	addi	r3,r5,1
    f3e0:	45c00015 	stw	r23,0(r8)
    f3e4:	41c00115 	stw	r7,4(r8)
    f3e8:	d8801c15 	stw	r2,112(sp)
    f3ec:	d8c01b15 	stw	r3,108(sp)
    f3f0:	68fff40e 	bge	r13,r3,f3c4 <__alt_data_end+0xf000f3c4>
    f3f4:	1000101e 	bne	r2,zero,f438 <___vfiprintf_internal_r+0xc9c>
    f3f8:	e73ffc04 	addi	fp,fp,-16
    f3fc:	01000044 	movi	r4,1
    f400:	000b883a 	mov	r5,zero
    f404:	d811883a 	mov	r8,sp
    f408:	3f3ff316 	blt	r7,fp,f3d8 <__alt_data_end+0xf000f3d8>
    f40c:	da802417 	ldw	r10,144(sp)
    f410:	1705883a 	add	r2,r2,fp
    f414:	47000115 	stw	fp,4(r8)
    f418:	42800015 	stw	r10,0(r8)
    f41c:	d8801c15 	stw	r2,112(sp)
    f420:	d9001b15 	stw	r4,108(sp)
    f424:	00c001c4 	movi	r3,7
    f428:	19003616 	blt	r3,r4,f504 <___vfiprintf_internal_r+0xd68>
    f42c:	42000204 	addi	r8,r8,8
    f430:	21000044 	addi	r4,r4,1
    f434:	003e5706 	br	ed94 <__alt_data_end+0xf000ed94>
    f438:	d9402117 	ldw	r5,132(sp)
    f43c:	d9002017 	ldw	r4,128(sp)
    f440:	d9801a04 	addi	r6,sp,104
    f444:	d9c02b15 	stw	r7,172(sp)
    f448:	db402a15 	stw	r13,168(sp)
    f44c:	000e6880 	call	e688 <__sprint_r.part.0>
    f450:	d9c02b17 	ldw	r7,172(sp)
    f454:	db402a17 	ldw	r13,168(sp)
    f458:	1000241e 	bne	r2,zero,f4ec <___vfiprintf_internal_r+0xd50>
    f45c:	d9401b17 	ldw	r5,108(sp)
    f460:	d8801c17 	ldw	r2,112(sp)
    f464:	d811883a 	mov	r8,sp
    f468:	29000044 	addi	r4,r5,1
    f46c:	003fd806 	br	f3d0 <__alt_data_end+0xf000f3d0>
    f470:	d9401b17 	ldw	r5,108(sp)
    f474:	00c20034 	movhi	r3,2048
    f478:	18c10504 	addi	r3,r3,1044
    f47c:	d8c02415 	stw	r3,144(sp)
    f480:	29400044 	addi	r5,r5,1
    f484:	d8c02417 	ldw	r3,144(sp)
    f488:	14c5883a 	add	r2,r2,r19
    f48c:	44c00115 	stw	r19,4(r8)
    f490:	40c00015 	stw	r3,0(r8)
    f494:	d8801c15 	stw	r2,112(sp)
    f498:	d9401b15 	stw	r5,108(sp)
    f49c:	00c001c4 	movi	r3,7
    f4a0:	1940070e 	bge	r3,r5,f4c0 <___vfiprintf_internal_r+0xd24>
    f4a4:	103e4826 	beq	r2,zero,edc8 <__alt_data_end+0xf000edc8>
    f4a8:	d9402117 	ldw	r5,132(sp)
    f4ac:	d9002017 	ldw	r4,128(sp)
    f4b0:	d9801a04 	addi	r6,sp,104
    f4b4:	000e6880 	call	e688 <__sprint_r.part.0>
    f4b8:	10000c1e 	bne	r2,zero,f4ec <___vfiprintf_internal_r+0xd50>
    f4bc:	d8801c17 	ldw	r2,112(sp)
    f4c0:	8c80010e 	bge	r17,r18,f4c8 <___vfiprintf_internal_r+0xd2c>
    f4c4:	9023883a 	mov	r17,r18
    f4c8:	da802317 	ldw	r10,140(sp)
    f4cc:	5455883a 	add	r10,r10,r17
    f4d0:	da802315 	stw	r10,140(sp)
    f4d4:	103e4126 	beq	r2,zero,eddc <__alt_data_end+0xf000eddc>
    f4d8:	d9402117 	ldw	r5,132(sp)
    f4dc:	d9002017 	ldw	r4,128(sp)
    f4e0:	d9801a04 	addi	r6,sp,104
    f4e4:	000e6880 	call	e688 <__sprint_r.part.0>
    f4e8:	103e3c26 	beq	r2,zero,eddc <__alt_data_end+0xf000eddc>
    f4ec:	dd002117 	ldw	r20,132(sp)
    f4f0:	a080030b 	ldhu	r2,12(r20)
    f4f4:	1080100c 	andi	r2,r2,64
    f4f8:	1001231e 	bne	r2,zero,f988 <___vfiprintf_internal_r+0x11ec>
    f4fc:	d8802317 	ldw	r2,140(sp)
    f500:	003d7b06 	br	eaf0 <__alt_data_end+0xf000eaf0>
    f504:	1000991e 	bne	r2,zero,f76c <___vfiprintf_internal_r+0xfd0>
    f508:	00c00044 	movi	r3,1
    f50c:	9805883a 	mov	r2,r19
    f510:	dd400015 	stw	r21,0(sp)
    f514:	dcc00115 	stw	r19,4(sp)
    f518:	dcc01c15 	stw	r19,112(sp)
    f51c:	d8c01b15 	stw	r3,108(sp)
    f520:	d811883a 	mov	r8,sp
    f524:	42000204 	addi	r8,r8,8
    f528:	a2c0010c 	andi	r11,r20,4
    f52c:	583fe426 	beq	r11,zero,f4c0 <__alt_data_end+0xf000f4c0>
    f530:	8ca7c83a 	sub	r19,r17,r18
    f534:	04ffe20e 	bge	zero,r19,f4c0 <__alt_data_end+0xf000f4c0>
    f538:	01c00404 	movi	r7,16
    f53c:	3cffcc0e 	bge	r7,r19,f470 <__alt_data_end+0xf000f470>
    f540:	02820034 	movhi	r10,2048
    f544:	52810504 	addi	r10,r10,1044
    f548:	d9001b17 	ldw	r4,108(sp)
    f54c:	da802415 	stw	r10,144(sp)
    f550:	382b883a 	mov	r21,r7
    f554:	050001c4 	movi	r20,7
    f558:	df002017 	ldw	fp,128(sp)
    f55c:	00000506 	br	f574 <___vfiprintf_internal_r+0xdd8>
    f560:	21400084 	addi	r5,r4,2
    f564:	42000204 	addi	r8,r8,8
    f568:	1809883a 	mov	r4,r3
    f56c:	9cfffc04 	addi	r19,r19,-16
    f570:	acffc40e 	bge	r21,r19,f484 <__alt_data_end+0xf000f484>
    f574:	10800404 	addi	r2,r2,16
    f578:	20c00044 	addi	r3,r4,1
    f57c:	45800015 	stw	r22,0(r8)
    f580:	45400115 	stw	r21,4(r8)
    f584:	d8801c15 	stw	r2,112(sp)
    f588:	d8c01b15 	stw	r3,108(sp)
    f58c:	a0fff40e 	bge	r20,r3,f560 <__alt_data_end+0xf000f560>
    f590:	1000041e 	bne	r2,zero,f5a4 <___vfiprintf_internal_r+0xe08>
    f594:	01400044 	movi	r5,1
    f598:	0009883a 	mov	r4,zero
    f59c:	d811883a 	mov	r8,sp
    f5a0:	003ff206 	br	f56c <__alt_data_end+0xf000f56c>
    f5a4:	d9402117 	ldw	r5,132(sp)
    f5a8:	d9801a04 	addi	r6,sp,104
    f5ac:	e009883a 	mov	r4,fp
    f5b0:	000e6880 	call	e688 <__sprint_r.part.0>
    f5b4:	103fcd1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f5b8:	d9001b17 	ldw	r4,108(sp)
    f5bc:	d8801c17 	ldw	r2,112(sp)
    f5c0:	d811883a 	mov	r8,sp
    f5c4:	21400044 	addi	r5,r4,1
    f5c8:	003fe806 	br	f56c <__alt_data_end+0xf000f56c>
    f5cc:	d9402117 	ldw	r5,132(sp)
    f5d0:	d9002017 	ldw	r4,128(sp)
    f5d4:	d9801a04 	addi	r6,sp,104
    f5d8:	d9c02b15 	stw	r7,172(sp)
    f5dc:	db402a15 	stw	r13,168(sp)
    f5e0:	000e6880 	call	e688 <__sprint_r.part.0>
    f5e4:	d9c02b17 	ldw	r7,172(sp)
    f5e8:	db402a17 	ldw	r13,168(sp)
    f5ec:	103fbf1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f5f0:	d9401b17 	ldw	r5,108(sp)
    f5f4:	d8801c17 	ldw	r2,112(sp)
    f5f8:	d811883a 	mov	r8,sp
    f5fc:	29800044 	addi	r6,r5,1
    f600:	003dc406 	br	ed14 <__alt_data_end+0xf000ed14>
    f604:	1000d21e 	bne	r2,zero,f950 <___vfiprintf_internal_r+0x11b4>
    f608:	d8c01d87 	ldb	r3,118(sp)
    f60c:	18009526 	beq	r3,zero,f864 <___vfiprintf_internal_r+0x10c8>
    f610:	00800044 	movi	r2,1
    f614:	d8c01d84 	addi	r3,sp,118
    f618:	1009883a 	mov	r4,r2
    f61c:	d8c00015 	stw	r3,0(sp)
    f620:	d8800115 	stw	r2,4(sp)
    f624:	d811883a 	mov	r8,sp
    f628:	200b883a 	mov	r5,r4
    f62c:	42000204 	addi	r8,r8,8
    f630:	21000044 	addi	r4,r4,1
    f634:	003d9706 	br	ec94 <__alt_data_end+0xf000ec94>
    f638:	d9001d04 	addi	r4,sp,116
    f63c:	00800084 	movi	r2,2
    f640:	d9000015 	stw	r4,0(sp)
    f644:	d8800115 	stw	r2,4(sp)
    f648:	1809883a 	mov	r4,r3
    f64c:	d811883a 	mov	r8,sp
    f650:	200b883a 	mov	r5,r4
    f654:	42000204 	addi	r8,r8,8
    f658:	21000044 	addi	r4,r4,1
    f65c:	003f4e06 	br	f398 <__alt_data_end+0xf000f398>
    f660:	d8001d85 	stb	zero,118(sp)
    f664:	48005016 	blt	r9,zero,f7a8 <___vfiprintf_internal_r+0x100c>
    f668:	00ffdfc4 	movi	r3,-129
    f66c:	94c4b03a 	or	r2,r18,r19
    f670:	a0e8703a 	and	r20,r20,r3
    f674:	103d4426 	beq	r2,zero,eb88 <__alt_data_end+0xf000eb88>
    f678:	0039883a 	mov	fp,zero
    f67c:	d9002617 	ldw	r4,152(sp)
    f680:	dd401a04 	addi	r21,sp,104
    f684:	908003cc 	andi	r2,r18,15
    f688:	9806973a 	slli	r3,r19,28
    f68c:	2085883a 	add	r2,r4,r2
    f690:	9024d13a 	srli	r18,r18,4
    f694:	10800003 	ldbu	r2,0(r2)
    f698:	9826d13a 	srli	r19,r19,4
    f69c:	ad7fffc4 	addi	r21,r21,-1
    f6a0:	1ca4b03a 	or	r18,r3,r18
    f6a4:	a8800005 	stb	r2,0(r21)
    f6a8:	94c4b03a 	or	r2,r18,r19
    f6ac:	103ff51e 	bne	r2,zero,f684 <__alt_data_end+0xf000f684>
    f6b0:	003e5906 	br	f018 <__alt_data_end+0xf000f018>
    f6b4:	d9402117 	ldw	r5,132(sp)
    f6b8:	d9002017 	ldw	r4,128(sp)
    f6bc:	d9801a04 	addi	r6,sp,104
    f6c0:	000e6880 	call	e688 <__sprint_r.part.0>
    f6c4:	103f891e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f6c8:	d8801c17 	ldw	r2,112(sp)
    f6cc:	d811883a 	mov	r8,sp
    f6d0:	003f9506 	br	f528 <__alt_data_end+0xf000f528>
    f6d4:	d9402117 	ldw	r5,132(sp)
    f6d8:	d9002017 	ldw	r4,128(sp)
    f6dc:	d9801a04 	addi	r6,sp,104
    f6e0:	000e6880 	call	e688 <__sprint_r.part.0>
    f6e4:	103f811e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f6e8:	d811883a 	mov	r8,sp
    f6ec:	003ced06 	br	eaa4 <__alt_data_end+0xf000eaa4>
    f6f0:	d9402117 	ldw	r5,132(sp)
    f6f4:	d9002017 	ldw	r4,128(sp)
    f6f8:	d9801a04 	addi	r6,sp,104
    f6fc:	da402c15 	stw	r9,176(sp)
    f700:	db802a15 	stw	r14,168(sp)
    f704:	000e6880 	call	e688 <__sprint_r.part.0>
    f708:	da402c17 	ldw	r9,176(sp)
    f70c:	db802a17 	ldw	r14,168(sp)
    f710:	103f761e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f714:	d9401b17 	ldw	r5,108(sp)
    f718:	d8801c17 	ldw	r2,112(sp)
    f71c:	d811883a 	mov	r8,sp
    f720:	29000044 	addi	r4,r5,1
    f724:	003d5b06 	br	ec94 <__alt_data_end+0xf000ec94>
    f728:	d9402117 	ldw	r5,132(sp)
    f72c:	d9002017 	ldw	r4,128(sp)
    f730:	d9801a04 	addi	r6,sp,104
    f734:	da402c15 	stw	r9,176(sp)
    f738:	000e6880 	call	e688 <__sprint_r.part.0>
    f73c:	da402c17 	ldw	r9,176(sp)
    f740:	103f6a1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f744:	d9401b17 	ldw	r5,108(sp)
    f748:	d8801c17 	ldw	r2,112(sp)
    f74c:	d811883a 	mov	r8,sp
    f750:	29000044 	addi	r4,r5,1
    f754:	003f1006 	br	f398 <__alt_data_end+0xf000f398>
    f758:	1000c31e 	bne	r2,zero,fa68 <___vfiprintf_internal_r+0x12cc>
    f75c:	01000044 	movi	r4,1
    f760:	000b883a 	mov	r5,zero
    f764:	d811883a 	mov	r8,sp
    f768:	003f0d06 	br	f3a0 <__alt_data_end+0xf000f3a0>
    f76c:	d9402117 	ldw	r5,132(sp)
    f770:	d9002017 	ldw	r4,128(sp)
    f774:	d9801a04 	addi	r6,sp,104
    f778:	000e6880 	call	e688 <__sprint_r.part.0>
    f77c:	103f5b1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f780:	d9001b17 	ldw	r4,108(sp)
    f784:	d8801c17 	ldw	r2,112(sp)
    f788:	d811883a 	mov	r8,sp
    f78c:	21000044 	addi	r4,r4,1
    f790:	003d8006 	br	ed94 <__alt_data_end+0xf000ed94>
    f794:	01020034 	movhi	r4,2048
    f798:	2100a004 	addi	r4,r4,640
    f79c:	d9002615 	stw	r4,152(sp)
    f7a0:	d8c02215 	stw	r3,136(sp)
    f7a4:	1029883a 	mov	r20,r2
    f7a8:	94c4b03a 	or	r2,r18,r19
    f7ac:	103fb21e 	bne	r2,zero,f678 <__alt_data_end+0xf000f678>
    f7b0:	0039883a 	mov	fp,zero
    f7b4:	00800084 	movi	r2,2
    f7b8:	003e6b06 	br	f168 <__alt_data_end+0xf000f168>
    f7bc:	da802217 	ldw	r10,136(sp)
    f7c0:	d8001d85 	stb	zero,118(sp)
    f7c4:	0027883a 	mov	r19,zero
    f7c8:	50800104 	addi	r2,r10,4
    f7cc:	54800017 	ldw	r18,0(r10)
    f7d0:	483e6016 	blt	r9,zero,f154 <__alt_data_end+0xf000f154>
    f7d4:	00ffdfc4 	movi	r3,-129
    f7d8:	d8802215 	stw	r2,136(sp)
    f7dc:	a0e8703a 	and	r20,r20,r3
    f7e0:	0039883a 	mov	fp,zero
    f7e4:	903ebb26 	beq	r18,zero,f2d4 <__alt_data_end+0xf000f2d4>
    f7e8:	00800244 	movi	r2,9
    f7ec:	14bdee36 	bltu	r2,r18,efa8 <__alt_data_end+0xf000efa8>
    f7f0:	003eba06 	br	f2dc <__alt_data_end+0xf000f2dc>
    f7f4:	00800c04 	movi	r2,48
    f7f8:	d8c01d45 	stb	r3,117(sp)
    f7fc:	d8801d05 	stb	r2,116(sp)
    f800:	d8001d85 	stb	zero,118(sp)
    f804:	a0c00094 	ori	r3,r20,2
    f808:	4800a916 	blt	r9,zero,fab0 <___vfiprintf_internal_r+0x1314>
    f80c:	00bfdfc4 	movi	r2,-129
    f810:	a096703a 	and	r11,r20,r2
    f814:	5d000094 	ori	r20,r11,2
    f818:	0039883a 	mov	fp,zero
    f81c:	003f9706 	br	f67c <__alt_data_end+0xf000f67c>
    f820:	8025883a 	mov	r18,r16
    f824:	003c2e06 	br	e8e0 <__alt_data_end+0xf000e8e0>
    f828:	00820034 	movhi	r2,2048
    f82c:	1080a004 	addi	r2,r2,640
    f830:	0039883a 	mov	fp,zero
    f834:	d8802615 	stw	r2,152(sp)
    f838:	003f9006 	br	f67c <__alt_data_end+0xf000f67c>
    f83c:	04a5c83a 	sub	r18,zero,r18
    f840:	07000b44 	movi	fp,45
    f844:	9004c03a 	cmpne	r2,r18,zero
    f848:	04e7c83a 	sub	r19,zero,r19
    f84c:	df001d85 	stb	fp,118(sp)
    f850:	98a7c83a 	sub	r19,r19,r2
    f854:	48009f16 	blt	r9,zero,fad4 <___vfiprintf_internal_r+0x1338>
    f858:	00bfdfc4 	movi	r2,-129
    f85c:	a0a8703a 	and	r20,r20,r2
    f860:	003dd006 	br	efa4 <__alt_data_end+0xf000efa4>
    f864:	70004c26 	beq	r14,zero,f998 <___vfiprintf_internal_r+0x11fc>
    f868:	00800084 	movi	r2,2
    f86c:	d8c01d04 	addi	r3,sp,116
    f870:	d8c00015 	stw	r3,0(sp)
    f874:	d8800115 	stw	r2,4(sp)
    f878:	01000044 	movi	r4,1
    f87c:	d811883a 	mov	r8,sp
    f880:	003f7306 	br	f650 <__alt_data_end+0xf000f650>
    f884:	a080100c 	andi	r2,r20,64
    f888:	da802217 	ldw	r10,136(sp)
    f88c:	103e0626 	beq	r2,zero,f0a8 <__alt_data_end+0xf000f0a8>
    f890:	5480000f 	ldh	r18,0(r10)
    f894:	52800104 	addi	r10,r10,4
    f898:	da802215 	stw	r10,136(sp)
    f89c:	9027d7fa 	srai	r19,r18,31
    f8a0:	9805883a 	mov	r2,r19
    f8a4:	003db806 	br	ef88 <__alt_data_end+0xf000ef88>
    f8a8:	a080040c 	andi	r2,r20,16
    f8ac:	1000091e 	bne	r2,zero,f8d4 <___vfiprintf_internal_r+0x1138>
    f8b0:	a2c0100c 	andi	r11,r20,64
    f8b4:	58000726 	beq	r11,zero,f8d4 <___vfiprintf_internal_r+0x1138>
    f8b8:	da802217 	ldw	r10,136(sp)
    f8bc:	50800017 	ldw	r2,0(r10)
    f8c0:	52800104 	addi	r10,r10,4
    f8c4:	da802215 	stw	r10,136(sp)
    f8c8:	da802317 	ldw	r10,140(sp)
    f8cc:	1280000d 	sth	r10,0(r2)
    f8d0:	003be706 	br	e870 <__alt_data_end+0xf000e870>
    f8d4:	da802217 	ldw	r10,136(sp)
    f8d8:	50800017 	ldw	r2,0(r10)
    f8dc:	52800104 	addi	r10,r10,4
    f8e0:	da802215 	stw	r10,136(sp)
    f8e4:	da802317 	ldw	r10,140(sp)
    f8e8:	12800015 	stw	r10,0(r2)
    f8ec:	003be006 	br	e870 <__alt_data_end+0xf000e870>
    f8f0:	a080100c 	andi	r2,r20,64
    f8f4:	da802217 	ldw	r10,136(sp)
    f8f8:	10003026 	beq	r2,zero,f9bc <___vfiprintf_internal_r+0x1220>
    f8fc:	5480000b 	ldhu	r18,0(r10)
    f900:	52800104 	addi	r10,r10,4
    f904:	0027883a 	mov	r19,zero
    f908:	da802215 	stw	r10,136(sp)
    f90c:	003d8006 	br	ef10 <__alt_data_end+0xf000ef10>
    f910:	80c00007 	ldb	r3,0(r16)
    f914:	003c0006 	br	e918 <__alt_data_end+0xf000e918>
    f918:	a080100c 	andi	r2,r20,64
    f91c:	d8001d85 	stb	zero,118(sp)
    f920:	da802217 	ldw	r10,136(sp)
    f924:	1000201e 	bne	r2,zero,f9a8 <___vfiprintf_internal_r+0x120c>
    f928:	50800104 	addi	r2,r10,4
    f92c:	54800017 	ldw	r18,0(r10)
    f930:	0027883a 	mov	r19,zero
    f934:	483def0e 	bge	r9,zero,f0f4 <__alt_data_end+0xf000f0f4>
    f938:	94c6b03a 	or	r3,r18,r19
    f93c:	d8802215 	stw	r2,136(sp)
    f940:	183d4e1e 	bne	r3,zero,ee7c <__alt_data_end+0xf000ee7c>
    f944:	0039883a 	mov	fp,zero
    f948:	0005883a 	mov	r2,zero
    f94c:	003e0606 	br	f168 <__alt_data_end+0xf000f168>
    f950:	d9402117 	ldw	r5,132(sp)
    f954:	d9002017 	ldw	r4,128(sp)
    f958:	d9801a04 	addi	r6,sp,104
    f95c:	da402c15 	stw	r9,176(sp)
    f960:	db802a15 	stw	r14,168(sp)
    f964:	000e6880 	call	e688 <__sprint_r.part.0>
    f968:	da402c17 	ldw	r9,176(sp)
    f96c:	db802a17 	ldw	r14,168(sp)
    f970:	103ede1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    f974:	d9401b17 	ldw	r5,108(sp)
    f978:	d8801c17 	ldw	r2,112(sp)
    f97c:	d811883a 	mov	r8,sp
    f980:	29000044 	addi	r4,r5,1
    f984:	003e7406 	br	f358 <__alt_data_end+0xf000f358>
    f988:	00bfffc4 	movi	r2,-1
    f98c:	003c5806 	br	eaf0 <__alt_data_end+0xf000eaf0>
    f990:	d811883a 	mov	r8,sp
    f994:	003ee806 	br	f538 <__alt_data_end+0xf000f538>
    f998:	000b883a 	mov	r5,zero
    f99c:	01000044 	movi	r4,1
    f9a0:	d811883a 	mov	r8,sp
    f9a4:	003e7c06 	br	f398 <__alt_data_end+0xf000f398>
    f9a8:	50800104 	addi	r2,r10,4
    f9ac:	5480000b 	ldhu	r18,0(r10)
    f9b0:	0027883a 	mov	r19,zero
    f9b4:	483dcf0e 	bge	r9,zero,f0f4 <__alt_data_end+0xf000f0f4>
    f9b8:	003fdf06 	br	f938 <__alt_data_end+0xf000f938>
    f9bc:	54800017 	ldw	r18,0(r10)
    f9c0:	52800104 	addi	r10,r10,4
    f9c4:	0027883a 	mov	r19,zero
    f9c8:	da802215 	stw	r10,136(sp)
    f9cc:	003d5006 	br	ef10 <__alt_data_end+0xf000ef10>
    f9d0:	50800104 	addi	r2,r10,4
    f9d4:	5480000b 	ldhu	r18,0(r10)
    f9d8:	0027883a 	mov	r19,zero
    f9dc:	483f7d0e 	bge	r9,zero,f7d4 <__alt_data_end+0xf000f7d4>
    f9e0:	003ddc06 	br	f154 <__alt_data_end+0xf000f154>
    f9e4:	d8c02215 	stw	r3,136(sp)
    f9e8:	0039883a 	mov	fp,zero
    f9ec:	003ddb06 	br	f15c <__alt_data_end+0xf000f15c>
    f9f0:	02820034 	movhi	r10,2048
    f9f4:	52810104 	addi	r10,r10,1028
    f9f8:	da802415 	stw	r10,144(sp)
    f9fc:	003e8306 	br	f40c <__alt_data_end+0xf000f40c>
    fa00:	d8801c17 	ldw	r2,112(sp)
    fa04:	dd002117 	ldw	r20,132(sp)
    fa08:	103eb926 	beq	r2,zero,f4f0 <__alt_data_end+0xf000f4f0>
    fa0c:	d9002017 	ldw	r4,128(sp)
    fa10:	d9801a04 	addi	r6,sp,104
    fa14:	a00b883a 	mov	r5,r20
    fa18:	000e6880 	call	e688 <__sprint_r.part.0>
    fa1c:	003eb406 	br	f4f0 <__alt_data_end+0xf000f4f0>
    fa20:	80c00043 	ldbu	r3,1(r16)
    fa24:	a5000814 	ori	r20,r20,32
    fa28:	84000044 	addi	r16,r16,1
    fa2c:	18c03fcc 	andi	r3,r3,255
    fa30:	18c0201c 	xori	r3,r3,128
    fa34:	18ffe004 	addi	r3,r3,-128
    fa38:	003bb706 	br	e918 <__alt_data_end+0xf000e918>
    fa3c:	a809883a 	mov	r4,r21
    fa40:	d8c02a15 	stw	r3,168(sp)
    fa44:	da002b15 	stw	r8,172(sp)
    fa48:	00073600 	call	7360 <strlen>
    fa4c:	d8c02a17 	ldw	r3,168(sp)
    fa50:	1027883a 	mov	r19,r2
    fa54:	df001d83 	ldbu	fp,118(sp)
    fa58:	d8c02215 	stw	r3,136(sp)
    fa5c:	0013883a 	mov	r9,zero
    fa60:	da002b17 	ldw	r8,172(sp)
    fa64:	003c4d06 	br	eb9c <__alt_data_end+0xf000eb9c>
    fa68:	d9402117 	ldw	r5,132(sp)
    fa6c:	d9002017 	ldw	r4,128(sp)
    fa70:	d9801a04 	addi	r6,sp,104
    fa74:	da402c15 	stw	r9,176(sp)
    fa78:	000e6880 	call	e688 <__sprint_r.part.0>
    fa7c:	da402c17 	ldw	r9,176(sp)
    fa80:	103e9a1e 	bne	r2,zero,f4ec <__alt_data_end+0xf000f4ec>
    fa84:	d9401b17 	ldw	r5,108(sp)
    fa88:	d8801c17 	ldw	r2,112(sp)
    fa8c:	d811883a 	mov	r8,sp
    fa90:	29000044 	addi	r4,r5,1
    fa94:	003e4206 	br	f3a0 <__alt_data_end+0xf000f3a0>
    fa98:	d9401b17 	ldw	r5,108(sp)
    fa9c:	01020034 	movhi	r4,2048
    faa0:	21010504 	addi	r4,r4,1044
    faa4:	d9002415 	stw	r4,144(sp)
    faa8:	29400044 	addi	r5,r5,1
    faac:	003c6d06 	br	ec64 <__alt_data_end+0xf000ec64>
    fab0:	0039883a 	mov	fp,zero
    fab4:	00800084 	movi	r2,2
    fab8:	10803fcc 	andi	r2,r2,255
    fabc:	01000044 	movi	r4,1
    fac0:	11001e26 	beq	r2,r4,fb3c <___vfiprintf_internal_r+0x13a0>
    fac4:	01000084 	movi	r4,2
    fac8:	11001e1e 	bne	r2,r4,fb44 <___vfiprintf_internal_r+0x13a8>
    facc:	1829883a 	mov	r20,r3
    fad0:	003eea06 	br	f67c <__alt_data_end+0xf000f67c>
    fad4:	a007883a 	mov	r3,r20
    fad8:	00800044 	movi	r2,1
    fadc:	003ff606 	br	fab8 <__alt_data_end+0xf000fab8>
    fae0:	00800184 	movi	r2,6
    fae4:	1240012e 	bgeu	r2,r9,faec <___vfiprintf_internal_r+0x1350>
    fae8:	1013883a 	mov	r9,r2
    faec:	4827883a 	mov	r19,r9
    faf0:	4825883a 	mov	r18,r9
    faf4:	48001516 	blt	r9,zero,fb4c <___vfiprintf_internal_r+0x13b0>
    faf8:	05420034 	movhi	r21,2048
    fafc:	d8c02215 	stw	r3,136(sp)
    fb00:	ad40a504 	addi	r21,r21,660
    fb04:	003d1406 	br	ef58 <__alt_data_end+0xf000ef58>
    fb08:	02820034 	movhi	r10,2048
    fb0c:	52810104 	addi	r10,r10,1028
    fb10:	da802415 	stw	r10,144(sp)
    fb14:	200d883a 	mov	r6,r4
    fb18:	003c9106 	br	ed60 <__alt_data_end+0xf000ed60>
    fb1c:	5021883a 	mov	r16,r10
    fb20:	0013883a 	mov	r9,zero
    fb24:	003b7d06 	br	e91c <__alt_data_end+0xf000e91c>
    fb28:	4827883a 	mov	r19,r9
    fb2c:	df001d83 	ldbu	fp,118(sp)
    fb30:	d8c02215 	stw	r3,136(sp)
    fb34:	0013883a 	mov	r9,zero
    fb38:	003c1806 	br	eb9c <__alt_data_end+0xf000eb9c>
    fb3c:	1829883a 	mov	r20,r3
    fb40:	003d1806 	br	efa4 <__alt_data_end+0xf000efa4>
    fb44:	1829883a 	mov	r20,r3
    fb48:	003ccd06 	br	ee80 <__alt_data_end+0xf000ee80>
    fb4c:	0025883a 	mov	r18,zero
    fb50:	003fe906 	br	faf8 <__alt_data_end+0xf000faf8>
    fb54:	d8802217 	ldw	r2,136(sp)
    fb58:	80c00043 	ldbu	r3,1(r16)
    fb5c:	5021883a 	mov	r16,r10
    fb60:	12400017 	ldw	r9,0(r2)
    fb64:	10800104 	addi	r2,r2,4
    fb68:	d8802215 	stw	r2,136(sp)
    fb6c:	483faf0e 	bge	r9,zero,fa2c <__alt_data_end+0xf000fa2c>
    fb70:	18c03fcc 	andi	r3,r3,255
    fb74:	18c0201c 	xori	r3,r3,128
    fb78:	027fffc4 	movi	r9,-1
    fb7c:	18ffe004 	addi	r3,r3,-128
    fb80:	003b6506 	br	e918 <__alt_data_end+0xf000e918>
    fb84:	d9c01d85 	stb	r7,118(sp)
    fb88:	003ca006 	br	ee0c <__alt_data_end+0xf000ee0c>
    fb8c:	d9c01d85 	stb	r7,118(sp)
    fb90:	003cad06 	br	ee48 <__alt_data_end+0xf000ee48>
    fb94:	d9c01d85 	stb	r7,118(sp)
    fb98:	003d7d06 	br	f190 <__alt_data_end+0xf000f190>
    fb9c:	d9c01d85 	stb	r7,118(sp)
    fba0:	003d5f06 	br	f120 <__alt_data_end+0xf000f120>
    fba4:	a080004c 	andi	r2,r20,1
    fba8:	0039883a 	mov	fp,zero
    fbac:	10000526 	beq	r2,zero,fbc4 <___vfiprintf_internal_r+0x1428>
    fbb0:	00800c04 	movi	r2,48
    fbb4:	d88019c5 	stb	r2,103(sp)
    fbb8:	dcc02717 	ldw	r19,156(sp)
    fbbc:	dd4019c4 	addi	r21,sp,103
    fbc0:	003bf606 	br	eb9c <__alt_data_end+0xf000eb9c>
    fbc4:	0027883a 	mov	r19,zero
    fbc8:	dd401a04 	addi	r21,sp,104
    fbcc:	003bf306 	br	eb9c <__alt_data_end+0xf000eb9c>
    fbd0:	d9c01d85 	stb	r7,118(sp)
    fbd4:	003dc806 	br	f2f8 <__alt_data_end+0xf000f2f8>
    fbd8:	d9c01d85 	stb	r7,118(sp)
    fbdc:	003d3a06 	br	f0c8 <__alt_data_end+0xf000f0c8>
    fbe0:	d9c01d85 	stb	r7,118(sp)
    fbe4:	003d2a06 	br	f090 <__alt_data_end+0xf000f090>
    fbe8:	d9c01d85 	stb	r7,118(sp)
    fbec:	003cde06 	br	ef68 <__alt_data_end+0xf000ef68>
    fbf0:	d9c01d85 	stb	r7,118(sp)
    fbf4:	003cbc06 	br	eee8 <__alt_data_end+0xf000eee8>

0000fbf8 <__vfiprintf_internal>:
    fbf8:	00820034 	movhi	r2,2048
    fbfc:	10897c04 	addi	r2,r2,9712
    fc00:	300f883a 	mov	r7,r6
    fc04:	280d883a 	mov	r6,r5
    fc08:	200b883a 	mov	r5,r4
    fc0c:	11000017 	ldw	r4,0(r2)
    fc10:	000e79c1 	jmpi	e79c <___vfiprintf_internal_r>

0000fc14 <__sbprintf>:
    fc14:	2880030b 	ldhu	r2,12(r5)
    fc18:	2ac01917 	ldw	r11,100(r5)
    fc1c:	2a80038b 	ldhu	r10,14(r5)
    fc20:	2a400717 	ldw	r9,28(r5)
    fc24:	2a000917 	ldw	r8,36(r5)
    fc28:	defee204 	addi	sp,sp,-1144
    fc2c:	00c10004 	movi	r3,1024
    fc30:	dc011a15 	stw	r16,1128(sp)
    fc34:	10bfff4c 	andi	r2,r2,65533
    fc38:	2821883a 	mov	r16,r5
    fc3c:	d8cb883a 	add	r5,sp,r3
    fc40:	dc811c15 	stw	r18,1136(sp)
    fc44:	dc411b15 	stw	r17,1132(sp)
    fc48:	dfc11d15 	stw	ra,1140(sp)
    fc4c:	2025883a 	mov	r18,r4
    fc50:	d881030d 	sth	r2,1036(sp)
    fc54:	dac11915 	stw	r11,1124(sp)
    fc58:	da81038d 	sth	r10,1038(sp)
    fc5c:	da410715 	stw	r9,1052(sp)
    fc60:	da010915 	stw	r8,1060(sp)
    fc64:	dec10015 	stw	sp,1024(sp)
    fc68:	dec10415 	stw	sp,1040(sp)
    fc6c:	d8c10215 	stw	r3,1032(sp)
    fc70:	d8c10515 	stw	r3,1044(sp)
    fc74:	d8010615 	stw	zero,1048(sp)
    fc78:	000e79c0 	call	e79c <___vfiprintf_internal_r>
    fc7c:	1023883a 	mov	r17,r2
    fc80:	10000416 	blt	r2,zero,fc94 <__sbprintf+0x80>
    fc84:	d9410004 	addi	r5,sp,1024
    fc88:	9009883a 	mov	r4,r18
    fc8c:	000b2c00 	call	b2c0 <_fflush_r>
    fc90:	10000d1e 	bne	r2,zero,fcc8 <__sbprintf+0xb4>
    fc94:	d881030b 	ldhu	r2,1036(sp)
    fc98:	1080100c 	andi	r2,r2,64
    fc9c:	10000326 	beq	r2,zero,fcac <__sbprintf+0x98>
    fca0:	8080030b 	ldhu	r2,12(r16)
    fca4:	10801014 	ori	r2,r2,64
    fca8:	8080030d 	sth	r2,12(r16)
    fcac:	8805883a 	mov	r2,r17
    fcb0:	dfc11d17 	ldw	ra,1140(sp)
    fcb4:	dc811c17 	ldw	r18,1136(sp)
    fcb8:	dc411b17 	ldw	r17,1132(sp)
    fcbc:	dc011a17 	ldw	r16,1128(sp)
    fcc0:	dec11e04 	addi	sp,sp,1144
    fcc4:	f800283a 	ret
    fcc8:	047fffc4 	movi	r17,-1
    fccc:	003ff106 	br	fc94 <__alt_data_end+0xf000fc94>

0000fcd0 <_write_r>:
    fcd0:	defffd04 	addi	sp,sp,-12
    fcd4:	2805883a 	mov	r2,r5
    fcd8:	dc000015 	stw	r16,0(sp)
    fcdc:	04020034 	movhi	r16,2048
    fce0:	dc400115 	stw	r17,4(sp)
    fce4:	300b883a 	mov	r5,r6
    fce8:	8409bd04 	addi	r16,r16,9972
    fcec:	2023883a 	mov	r17,r4
    fcf0:	380d883a 	mov	r6,r7
    fcf4:	1009883a 	mov	r4,r2
    fcf8:	dfc00215 	stw	ra,8(sp)
    fcfc:	80000015 	stw	zero,0(r16)
    fd00:	00134540 	call	13454 <write>
    fd04:	00ffffc4 	movi	r3,-1
    fd08:	10c00526 	beq	r2,r3,fd20 <_write_r+0x50>
    fd0c:	dfc00217 	ldw	ra,8(sp)
    fd10:	dc400117 	ldw	r17,4(sp)
    fd14:	dc000017 	ldw	r16,0(sp)
    fd18:	dec00304 	addi	sp,sp,12
    fd1c:	f800283a 	ret
    fd20:	80c00017 	ldw	r3,0(r16)
    fd24:	183ff926 	beq	r3,zero,fd0c <__alt_data_end+0xf000fd0c>
    fd28:	88c00015 	stw	r3,0(r17)
    fd2c:	003ff706 	br	fd0c <__alt_data_end+0xf000fd0c>

0000fd30 <_close_r>:
    fd30:	defffd04 	addi	sp,sp,-12
    fd34:	dc000015 	stw	r16,0(sp)
    fd38:	04020034 	movhi	r16,2048
    fd3c:	dc400115 	stw	r17,4(sp)
    fd40:	8409bd04 	addi	r16,r16,9972
    fd44:	2023883a 	mov	r17,r4
    fd48:	2809883a 	mov	r4,r5
    fd4c:	dfc00215 	stw	ra,8(sp)
    fd50:	80000015 	stw	zero,0(r16)
    fd54:	0012d300 	call	12d30 <close>
    fd58:	00ffffc4 	movi	r3,-1
    fd5c:	10c00526 	beq	r2,r3,fd74 <_close_r+0x44>
    fd60:	dfc00217 	ldw	ra,8(sp)
    fd64:	dc400117 	ldw	r17,4(sp)
    fd68:	dc000017 	ldw	r16,0(sp)
    fd6c:	dec00304 	addi	sp,sp,12
    fd70:	f800283a 	ret
    fd74:	80c00017 	ldw	r3,0(r16)
    fd78:	183ff926 	beq	r3,zero,fd60 <__alt_data_end+0xf000fd60>
    fd7c:	88c00015 	stw	r3,0(r17)
    fd80:	003ff706 	br	fd60 <__alt_data_end+0xf000fd60>

0000fd84 <_calloc_r>:
    fd84:	298b383a 	mul	r5,r5,r6
    fd88:	defffe04 	addi	sp,sp,-8
    fd8c:	dfc00115 	stw	ra,4(sp)
    fd90:	dc000015 	stw	r16,0(sp)
    fd94:	000c3fc0 	call	c3fc <_malloc_r>
    fd98:	10002926 	beq	r2,zero,fe40 <_calloc_r+0xbc>
    fd9c:	11bfff17 	ldw	r6,-4(r2)
    fda0:	1021883a 	mov	r16,r2
    fda4:	00bfff04 	movi	r2,-4
    fda8:	308c703a 	and	r6,r6,r2
    fdac:	00c00904 	movi	r3,36
    fdb0:	308d883a 	add	r6,r6,r2
    fdb4:	19801636 	bltu	r3,r6,fe10 <_calloc_r+0x8c>
    fdb8:	008004c4 	movi	r2,19
    fdbc:	11800b2e 	bgeu	r2,r6,fdec <_calloc_r+0x68>
    fdc0:	80000015 	stw	zero,0(r16)
    fdc4:	80000115 	stw	zero,4(r16)
    fdc8:	008006c4 	movi	r2,27
    fdcc:	11801a2e 	bgeu	r2,r6,fe38 <_calloc_r+0xb4>
    fdd0:	80000215 	stw	zero,8(r16)
    fdd4:	80000315 	stw	zero,12(r16)
    fdd8:	30c0151e 	bne	r6,r3,fe30 <_calloc_r+0xac>
    fddc:	80000415 	stw	zero,16(r16)
    fde0:	80800604 	addi	r2,r16,24
    fde4:	80000515 	stw	zero,20(r16)
    fde8:	00000106 	br	fdf0 <_calloc_r+0x6c>
    fdec:	8005883a 	mov	r2,r16
    fdf0:	10000015 	stw	zero,0(r2)
    fdf4:	10000115 	stw	zero,4(r2)
    fdf8:	10000215 	stw	zero,8(r2)
    fdfc:	8005883a 	mov	r2,r16
    fe00:	dfc00117 	ldw	ra,4(sp)
    fe04:	dc000017 	ldw	r16,0(sp)
    fe08:	dec00204 	addi	sp,sp,8
    fe0c:	f800283a 	ret
    fe10:	000b883a 	mov	r5,zero
    fe14:	8009883a 	mov	r4,r16
    fe18:	00070f80 	call	70f8 <memset>
    fe1c:	8005883a 	mov	r2,r16
    fe20:	dfc00117 	ldw	ra,4(sp)
    fe24:	dc000017 	ldw	r16,0(sp)
    fe28:	dec00204 	addi	sp,sp,8
    fe2c:	f800283a 	ret
    fe30:	80800404 	addi	r2,r16,16
    fe34:	003fee06 	br	fdf0 <__alt_data_end+0xf000fdf0>
    fe38:	80800204 	addi	r2,r16,8
    fe3c:	003fec06 	br	fdf0 <__alt_data_end+0xf000fdf0>
    fe40:	0005883a 	mov	r2,zero
    fe44:	003fee06 	br	fe00 <__alt_data_end+0xf000fe00>

0000fe48 <_fclose_r>:
    fe48:	28003926 	beq	r5,zero,ff30 <_fclose_r+0xe8>
    fe4c:	defffc04 	addi	sp,sp,-16
    fe50:	dc400115 	stw	r17,4(sp)
    fe54:	dc000015 	stw	r16,0(sp)
    fe58:	dfc00315 	stw	ra,12(sp)
    fe5c:	dc800215 	stw	r18,8(sp)
    fe60:	2023883a 	mov	r17,r4
    fe64:	2821883a 	mov	r16,r5
    fe68:	20000226 	beq	r4,zero,fe74 <_fclose_r+0x2c>
    fe6c:	20800e17 	ldw	r2,56(r4)
    fe70:	10002726 	beq	r2,zero,ff10 <_fclose_r+0xc8>
    fe74:	8080030f 	ldh	r2,12(r16)
    fe78:	1000071e 	bne	r2,zero,fe98 <_fclose_r+0x50>
    fe7c:	0005883a 	mov	r2,zero
    fe80:	dfc00317 	ldw	ra,12(sp)
    fe84:	dc800217 	ldw	r18,8(sp)
    fe88:	dc400117 	ldw	r17,4(sp)
    fe8c:	dc000017 	ldw	r16,0(sp)
    fe90:	dec00404 	addi	sp,sp,16
    fe94:	f800283a 	ret
    fe98:	800b883a 	mov	r5,r16
    fe9c:	8809883a 	mov	r4,r17
    fea0:	000b0a40 	call	b0a4 <__sflush_r>
    fea4:	1025883a 	mov	r18,r2
    fea8:	80800b17 	ldw	r2,44(r16)
    feac:	10000426 	beq	r2,zero,fec0 <_fclose_r+0x78>
    feb0:	81400717 	ldw	r5,28(r16)
    feb4:	8809883a 	mov	r4,r17
    feb8:	103ee83a 	callr	r2
    febc:	10001616 	blt	r2,zero,ff18 <_fclose_r+0xd0>
    fec0:	8080030b 	ldhu	r2,12(r16)
    fec4:	1080200c 	andi	r2,r2,128
    fec8:	1000151e 	bne	r2,zero,ff20 <_fclose_r+0xd8>
    fecc:	81400c17 	ldw	r5,48(r16)
    fed0:	28000526 	beq	r5,zero,fee8 <_fclose_r+0xa0>
    fed4:	80801004 	addi	r2,r16,64
    fed8:	28800226 	beq	r5,r2,fee4 <_fclose_r+0x9c>
    fedc:	8809883a 	mov	r4,r17
    fee0:	000b8100 	call	b810 <_free_r>
    fee4:	80000c15 	stw	zero,48(r16)
    fee8:	81401117 	ldw	r5,68(r16)
    feec:	28000326 	beq	r5,zero,fefc <_fclose_r+0xb4>
    fef0:	8809883a 	mov	r4,r17
    fef4:	000b8100 	call	b810 <_free_r>
    fef8:	80001115 	stw	zero,68(r16)
    fefc:	000b6ac0 	call	b6ac <__sfp_lock_acquire>
    ff00:	8000030d 	sth	zero,12(r16)
    ff04:	000b6b00 	call	b6b0 <__sfp_lock_release>
    ff08:	9005883a 	mov	r2,r18
    ff0c:	003fdc06 	br	fe80 <__alt_data_end+0xf000fe80>
    ff10:	000b69c0 	call	b69c <__sinit>
    ff14:	003fd706 	br	fe74 <__alt_data_end+0xf000fe74>
    ff18:	04bfffc4 	movi	r18,-1
    ff1c:	003fe806 	br	fec0 <__alt_data_end+0xf000fec0>
    ff20:	81400417 	ldw	r5,16(r16)
    ff24:	8809883a 	mov	r4,r17
    ff28:	000b8100 	call	b810 <_free_r>
    ff2c:	003fe706 	br	fecc <__alt_data_end+0xf000fecc>
    ff30:	0005883a 	mov	r2,zero
    ff34:	f800283a 	ret

0000ff38 <fclose>:
    ff38:	00820034 	movhi	r2,2048
    ff3c:	10897c04 	addi	r2,r2,9712
    ff40:	200b883a 	mov	r5,r4
    ff44:	11000017 	ldw	r4,0(r2)
    ff48:	000fe481 	jmpi	fe48 <_fclose_r>

0000ff4c <__fputwc>:
    ff4c:	defff804 	addi	sp,sp,-32
    ff50:	dcc00415 	stw	r19,16(sp)
    ff54:	dc800315 	stw	r18,12(sp)
    ff58:	dc000115 	stw	r16,4(sp)
    ff5c:	dfc00715 	stw	ra,28(sp)
    ff60:	dd400615 	stw	r21,24(sp)
    ff64:	dd000515 	stw	r20,20(sp)
    ff68:	dc400215 	stw	r17,8(sp)
    ff6c:	2027883a 	mov	r19,r4
    ff70:	2825883a 	mov	r18,r5
    ff74:	3021883a 	mov	r16,r6
    ff78:	000c1ec0 	call	c1ec <__locale_mb_cur_max>
    ff7c:	00c00044 	movi	r3,1
    ff80:	10c03e26 	beq	r2,r3,1007c <__fputwc+0x130>
    ff84:	81c01704 	addi	r7,r16,92
    ff88:	900d883a 	mov	r6,r18
    ff8c:	d80b883a 	mov	r5,sp
    ff90:	9809883a 	mov	r4,r19
    ff94:	001041c0 	call	1041c <_wcrtomb_r>
    ff98:	1029883a 	mov	r20,r2
    ff9c:	00bfffc4 	movi	r2,-1
    ffa0:	a0802026 	beq	r20,r2,10024 <__fputwc+0xd8>
    ffa4:	d9400003 	ldbu	r5,0(sp)
    ffa8:	a0001c26 	beq	r20,zero,1001c <__fputwc+0xd0>
    ffac:	0023883a 	mov	r17,zero
    ffb0:	05400284 	movi	r21,10
    ffb4:	00000906 	br	ffdc <__fputwc+0x90>
    ffb8:	80800017 	ldw	r2,0(r16)
    ffbc:	11400005 	stb	r5,0(r2)
    ffc0:	80c00017 	ldw	r3,0(r16)
    ffc4:	18c00044 	addi	r3,r3,1
    ffc8:	80c00015 	stw	r3,0(r16)
    ffcc:	8c400044 	addi	r17,r17,1
    ffd0:	dc45883a 	add	r2,sp,r17
    ffd4:	8d00112e 	bgeu	r17,r20,1001c <__fputwc+0xd0>
    ffd8:	11400003 	ldbu	r5,0(r2)
    ffdc:	80c00217 	ldw	r3,8(r16)
    ffe0:	18ffffc4 	addi	r3,r3,-1
    ffe4:	80c00215 	stw	r3,8(r16)
    ffe8:	183ff30e 	bge	r3,zero,ffb8 <__alt_data_end+0xf000ffb8>
    ffec:	80800617 	ldw	r2,24(r16)
    fff0:	18801916 	blt	r3,r2,10058 <__fputwc+0x10c>
    fff4:	80800017 	ldw	r2,0(r16)
    fff8:	11400005 	stb	r5,0(r2)
    fffc:	80800017 	ldw	r2,0(r16)
   10000:	10c00003 	ldbu	r3,0(r2)
   10004:	10800044 	addi	r2,r2,1
   10008:	1d402326 	beq	r3,r21,10098 <__fputwc+0x14c>
   1000c:	80800015 	stw	r2,0(r16)
   10010:	8c400044 	addi	r17,r17,1
   10014:	dc45883a 	add	r2,sp,r17
   10018:	8d3fef36 	bltu	r17,r20,ffd8 <__alt_data_end+0xf000ffd8>
   1001c:	9005883a 	mov	r2,r18
   10020:	00000406 	br	10034 <__fputwc+0xe8>
   10024:	80c0030b 	ldhu	r3,12(r16)
   10028:	a005883a 	mov	r2,r20
   1002c:	18c01014 	ori	r3,r3,64
   10030:	80c0030d 	sth	r3,12(r16)
   10034:	dfc00717 	ldw	ra,28(sp)
   10038:	dd400617 	ldw	r21,24(sp)
   1003c:	dd000517 	ldw	r20,20(sp)
   10040:	dcc00417 	ldw	r19,16(sp)
   10044:	dc800317 	ldw	r18,12(sp)
   10048:	dc400217 	ldw	r17,8(sp)
   1004c:	dc000117 	ldw	r16,4(sp)
   10050:	dec00804 	addi	sp,sp,32
   10054:	f800283a 	ret
   10058:	800d883a 	mov	r6,r16
   1005c:	29403fcc 	andi	r5,r5,255
   10060:	9809883a 	mov	r4,r19
   10064:	00102c40 	call	102c4 <__swbuf_r>
   10068:	10bfffe0 	cmpeqi	r2,r2,-1
   1006c:	10803fcc 	andi	r2,r2,255
   10070:	103fd626 	beq	r2,zero,ffcc <__alt_data_end+0xf000ffcc>
   10074:	00bfffc4 	movi	r2,-1
   10078:	003fee06 	br	10034 <__alt_data_end+0xf0010034>
   1007c:	90ffffc4 	addi	r3,r18,-1
   10080:	01003f84 	movi	r4,254
   10084:	20ffbf36 	bltu	r4,r3,ff84 <__alt_data_end+0xf000ff84>
   10088:	900b883a 	mov	r5,r18
   1008c:	dc800005 	stb	r18,0(sp)
   10090:	1029883a 	mov	r20,r2
   10094:	003fc506 	br	ffac <__alt_data_end+0xf000ffac>
   10098:	800d883a 	mov	r6,r16
   1009c:	a80b883a 	mov	r5,r21
   100a0:	9809883a 	mov	r4,r19
   100a4:	00102c40 	call	102c4 <__swbuf_r>
   100a8:	10bfffe0 	cmpeqi	r2,r2,-1
   100ac:	003fef06 	br	1006c <__alt_data_end+0xf001006c>

000100b0 <_fputwc_r>:
   100b0:	3080030b 	ldhu	r2,12(r6)
   100b4:	10c8000c 	andi	r3,r2,8192
   100b8:	1800051e 	bne	r3,zero,100d0 <_fputwc_r+0x20>
   100bc:	30c01917 	ldw	r3,100(r6)
   100c0:	10880014 	ori	r2,r2,8192
   100c4:	3080030d 	sth	r2,12(r6)
   100c8:	18880014 	ori	r2,r3,8192
   100cc:	30801915 	stw	r2,100(r6)
   100d0:	000ff4c1 	jmpi	ff4c <__fputwc>

000100d4 <fputwc>:
   100d4:	00820034 	movhi	r2,2048
   100d8:	defffc04 	addi	sp,sp,-16
   100dc:	10897c04 	addi	r2,r2,9712
   100e0:	dc000115 	stw	r16,4(sp)
   100e4:	14000017 	ldw	r16,0(r2)
   100e8:	dc400215 	stw	r17,8(sp)
   100ec:	dfc00315 	stw	ra,12(sp)
   100f0:	2023883a 	mov	r17,r4
   100f4:	80000226 	beq	r16,zero,10100 <fputwc+0x2c>
   100f8:	80800e17 	ldw	r2,56(r16)
   100fc:	10001026 	beq	r2,zero,10140 <fputwc+0x6c>
   10100:	2880030b 	ldhu	r2,12(r5)
   10104:	10c8000c 	andi	r3,r2,8192
   10108:	1800051e 	bne	r3,zero,10120 <fputwc+0x4c>
   1010c:	28c01917 	ldw	r3,100(r5)
   10110:	10880014 	ori	r2,r2,8192
   10114:	2880030d 	sth	r2,12(r5)
   10118:	18880014 	ori	r2,r3,8192
   1011c:	28801915 	stw	r2,100(r5)
   10120:	280d883a 	mov	r6,r5
   10124:	8009883a 	mov	r4,r16
   10128:	880b883a 	mov	r5,r17
   1012c:	dfc00317 	ldw	ra,12(sp)
   10130:	dc400217 	ldw	r17,8(sp)
   10134:	dc000117 	ldw	r16,4(sp)
   10138:	dec00404 	addi	sp,sp,16
   1013c:	000ff4c1 	jmpi	ff4c <__fputwc>
   10140:	8009883a 	mov	r4,r16
   10144:	d9400015 	stw	r5,0(sp)
   10148:	000b69c0 	call	b69c <__sinit>
   1014c:	d9400017 	ldw	r5,0(sp)
   10150:	003feb06 	br	10100 <__alt_data_end+0xf0010100>

00010154 <_fstat_r>:
   10154:	defffd04 	addi	sp,sp,-12
   10158:	2805883a 	mov	r2,r5
   1015c:	dc000015 	stw	r16,0(sp)
   10160:	04020034 	movhi	r16,2048
   10164:	dc400115 	stw	r17,4(sp)
   10168:	8409bd04 	addi	r16,r16,9972
   1016c:	2023883a 	mov	r17,r4
   10170:	300b883a 	mov	r5,r6
   10174:	1009883a 	mov	r4,r2
   10178:	dfc00215 	stw	ra,8(sp)
   1017c:	80000015 	stw	zero,0(r16)
   10180:	0012e680 	call	12e68 <fstat>
   10184:	00ffffc4 	movi	r3,-1
   10188:	10c00526 	beq	r2,r3,101a0 <_fstat_r+0x4c>
   1018c:	dfc00217 	ldw	ra,8(sp)
   10190:	dc400117 	ldw	r17,4(sp)
   10194:	dc000017 	ldw	r16,0(sp)
   10198:	dec00304 	addi	sp,sp,12
   1019c:	f800283a 	ret
   101a0:	80c00017 	ldw	r3,0(r16)
   101a4:	183ff926 	beq	r3,zero,1018c <__alt_data_end+0xf001018c>
   101a8:	88c00015 	stw	r3,0(r17)
   101ac:	003ff706 	br	1018c <__alt_data_end+0xf001018c>

000101b0 <_isatty_r>:
   101b0:	defffd04 	addi	sp,sp,-12
   101b4:	dc000015 	stw	r16,0(sp)
   101b8:	04020034 	movhi	r16,2048
   101bc:	dc400115 	stw	r17,4(sp)
   101c0:	8409bd04 	addi	r16,r16,9972
   101c4:	2023883a 	mov	r17,r4
   101c8:	2809883a 	mov	r4,r5
   101cc:	dfc00215 	stw	ra,8(sp)
   101d0:	80000015 	stw	zero,0(r16)
   101d4:	0012f540 	call	12f54 <isatty>
   101d8:	00ffffc4 	movi	r3,-1
   101dc:	10c00526 	beq	r2,r3,101f4 <_isatty_r+0x44>
   101e0:	dfc00217 	ldw	ra,8(sp)
   101e4:	dc400117 	ldw	r17,4(sp)
   101e8:	dc000017 	ldw	r16,0(sp)
   101ec:	dec00304 	addi	sp,sp,12
   101f0:	f800283a 	ret
   101f4:	80c00017 	ldw	r3,0(r16)
   101f8:	183ff926 	beq	r3,zero,101e0 <__alt_data_end+0xf00101e0>
   101fc:	88c00015 	stw	r3,0(r17)
   10200:	003ff706 	br	101e0 <__alt_data_end+0xf00101e0>

00010204 <_lseek_r>:
   10204:	defffd04 	addi	sp,sp,-12
   10208:	2805883a 	mov	r2,r5
   1020c:	dc000015 	stw	r16,0(sp)
   10210:	04020034 	movhi	r16,2048
   10214:	dc400115 	stw	r17,4(sp)
   10218:	300b883a 	mov	r5,r6
   1021c:	8409bd04 	addi	r16,r16,9972
   10220:	2023883a 	mov	r17,r4
   10224:	380d883a 	mov	r6,r7
   10228:	1009883a 	mov	r4,r2
   1022c:	dfc00215 	stw	ra,8(sp)
   10230:	80000015 	stw	zero,0(r16)
   10234:	00130340 	call	13034 <lseek>
   10238:	00ffffc4 	movi	r3,-1
   1023c:	10c00526 	beq	r2,r3,10254 <_lseek_r+0x50>
   10240:	dfc00217 	ldw	ra,8(sp)
   10244:	dc400117 	ldw	r17,4(sp)
   10248:	dc000017 	ldw	r16,0(sp)
   1024c:	dec00304 	addi	sp,sp,12
   10250:	f800283a 	ret
   10254:	80c00017 	ldw	r3,0(r16)
   10258:	183ff926 	beq	r3,zero,10240 <__alt_data_end+0xf0010240>
   1025c:	88c00015 	stw	r3,0(r17)
   10260:	003ff706 	br	10240 <__alt_data_end+0xf0010240>

00010264 <_read_r>:
   10264:	defffd04 	addi	sp,sp,-12
   10268:	2805883a 	mov	r2,r5
   1026c:	dc000015 	stw	r16,0(sp)
   10270:	04020034 	movhi	r16,2048
   10274:	dc400115 	stw	r17,4(sp)
   10278:	300b883a 	mov	r5,r6
   1027c:	8409bd04 	addi	r16,r16,9972
   10280:	2023883a 	mov	r17,r4
   10284:	380d883a 	mov	r6,r7
   10288:	1009883a 	mov	r4,r2
   1028c:	dfc00215 	stw	ra,8(sp)
   10290:	80000015 	stw	zero,0(r16)
   10294:	00132080 	call	13208 <read>
   10298:	00ffffc4 	movi	r3,-1
   1029c:	10c00526 	beq	r2,r3,102b4 <_read_r+0x50>
   102a0:	dfc00217 	ldw	ra,8(sp)
   102a4:	dc400117 	ldw	r17,4(sp)
   102a8:	dc000017 	ldw	r16,0(sp)
   102ac:	dec00304 	addi	sp,sp,12
   102b0:	f800283a 	ret
   102b4:	80c00017 	ldw	r3,0(r16)
   102b8:	183ff926 	beq	r3,zero,102a0 <__alt_data_end+0xf00102a0>
   102bc:	88c00015 	stw	r3,0(r17)
   102c0:	003ff706 	br	102a0 <__alt_data_end+0xf00102a0>

000102c4 <__swbuf_r>:
   102c4:	defffb04 	addi	sp,sp,-20
   102c8:	dcc00315 	stw	r19,12(sp)
   102cc:	dc800215 	stw	r18,8(sp)
   102d0:	dc000015 	stw	r16,0(sp)
   102d4:	dfc00415 	stw	ra,16(sp)
   102d8:	dc400115 	stw	r17,4(sp)
   102dc:	2025883a 	mov	r18,r4
   102e0:	2827883a 	mov	r19,r5
   102e4:	3021883a 	mov	r16,r6
   102e8:	20000226 	beq	r4,zero,102f4 <__swbuf_r+0x30>
   102ec:	20800e17 	ldw	r2,56(r4)
   102f0:	10004226 	beq	r2,zero,103fc <__swbuf_r+0x138>
   102f4:	80800617 	ldw	r2,24(r16)
   102f8:	8100030b 	ldhu	r4,12(r16)
   102fc:	80800215 	stw	r2,8(r16)
   10300:	2080020c 	andi	r2,r4,8
   10304:	10003626 	beq	r2,zero,103e0 <__swbuf_r+0x11c>
   10308:	80c00417 	ldw	r3,16(r16)
   1030c:	18003426 	beq	r3,zero,103e0 <__swbuf_r+0x11c>
   10310:	2088000c 	andi	r2,r4,8192
   10314:	9c403fcc 	andi	r17,r19,255
   10318:	10001a26 	beq	r2,zero,10384 <__swbuf_r+0xc0>
   1031c:	80800017 	ldw	r2,0(r16)
   10320:	81000517 	ldw	r4,20(r16)
   10324:	10c7c83a 	sub	r3,r2,r3
   10328:	1900200e 	bge	r3,r4,103ac <__swbuf_r+0xe8>
   1032c:	18c00044 	addi	r3,r3,1
   10330:	81000217 	ldw	r4,8(r16)
   10334:	11400044 	addi	r5,r2,1
   10338:	81400015 	stw	r5,0(r16)
   1033c:	213fffc4 	addi	r4,r4,-1
   10340:	81000215 	stw	r4,8(r16)
   10344:	14c00005 	stb	r19,0(r2)
   10348:	80800517 	ldw	r2,20(r16)
   1034c:	10c01e26 	beq	r2,r3,103c8 <__swbuf_r+0x104>
   10350:	8080030b 	ldhu	r2,12(r16)
   10354:	1080004c 	andi	r2,r2,1
   10358:	10000226 	beq	r2,zero,10364 <__swbuf_r+0xa0>
   1035c:	00800284 	movi	r2,10
   10360:	88801926 	beq	r17,r2,103c8 <__swbuf_r+0x104>
   10364:	8805883a 	mov	r2,r17
   10368:	dfc00417 	ldw	ra,16(sp)
   1036c:	dcc00317 	ldw	r19,12(sp)
   10370:	dc800217 	ldw	r18,8(sp)
   10374:	dc400117 	ldw	r17,4(sp)
   10378:	dc000017 	ldw	r16,0(sp)
   1037c:	dec00504 	addi	sp,sp,20
   10380:	f800283a 	ret
   10384:	81401917 	ldw	r5,100(r16)
   10388:	00b7ffc4 	movi	r2,-8193
   1038c:	21080014 	ori	r4,r4,8192
   10390:	2884703a 	and	r2,r5,r2
   10394:	80801915 	stw	r2,100(r16)
   10398:	80800017 	ldw	r2,0(r16)
   1039c:	8100030d 	sth	r4,12(r16)
   103a0:	81000517 	ldw	r4,20(r16)
   103a4:	10c7c83a 	sub	r3,r2,r3
   103a8:	193fe016 	blt	r3,r4,1032c <__alt_data_end+0xf001032c>
   103ac:	800b883a 	mov	r5,r16
   103b0:	9009883a 	mov	r4,r18
   103b4:	000b2c00 	call	b2c0 <_fflush_r>
   103b8:	1000071e 	bne	r2,zero,103d8 <__swbuf_r+0x114>
   103bc:	80800017 	ldw	r2,0(r16)
   103c0:	00c00044 	movi	r3,1
   103c4:	003fda06 	br	10330 <__alt_data_end+0xf0010330>
   103c8:	800b883a 	mov	r5,r16
   103cc:	9009883a 	mov	r4,r18
   103d0:	000b2c00 	call	b2c0 <_fflush_r>
   103d4:	103fe326 	beq	r2,zero,10364 <__alt_data_end+0xf0010364>
   103d8:	00bfffc4 	movi	r2,-1
   103dc:	003fe206 	br	10368 <__alt_data_end+0xf0010368>
   103e0:	800b883a 	mov	r5,r16
   103e4:	9009883a 	mov	r4,r18
   103e8:	00096c80 	call	96c8 <__swsetup_r>
   103ec:	103ffa1e 	bne	r2,zero,103d8 <__alt_data_end+0xf00103d8>
   103f0:	8100030b 	ldhu	r4,12(r16)
   103f4:	80c00417 	ldw	r3,16(r16)
   103f8:	003fc506 	br	10310 <__alt_data_end+0xf0010310>
   103fc:	000b69c0 	call	b69c <__sinit>
   10400:	003fbc06 	br	102f4 <__alt_data_end+0xf00102f4>

00010404 <__swbuf>:
   10404:	00820034 	movhi	r2,2048
   10408:	10897c04 	addi	r2,r2,9712
   1040c:	280d883a 	mov	r6,r5
   10410:	200b883a 	mov	r5,r4
   10414:	11000017 	ldw	r4,0(r2)
   10418:	00102c41 	jmpi	102c4 <__swbuf_r>

0001041c <_wcrtomb_r>:
   1041c:	defff604 	addi	sp,sp,-40
   10420:	00820034 	movhi	r2,2048
   10424:	dc800815 	stw	r18,32(sp)
   10428:	dc400715 	stw	r17,28(sp)
   1042c:	dc000615 	stw	r16,24(sp)
   10430:	10898004 	addi	r2,r2,9728
   10434:	dfc00915 	stw	ra,36(sp)
   10438:	2021883a 	mov	r16,r4
   1043c:	3823883a 	mov	r17,r7
   10440:	14800017 	ldw	r18,0(r2)
   10444:	28001426 	beq	r5,zero,10498 <_wcrtomb_r+0x7c>
   10448:	d9400415 	stw	r5,16(sp)
   1044c:	d9800515 	stw	r6,20(sp)
   10450:	000c1e00 	call	c1e0 <__locale_charset>
   10454:	d9800517 	ldw	r6,20(sp)
   10458:	d9400417 	ldw	r5,16(sp)
   1045c:	100f883a 	mov	r7,r2
   10460:	dc400015 	stw	r17,0(sp)
   10464:	8009883a 	mov	r4,r16
   10468:	903ee83a 	callr	r18
   1046c:	00ffffc4 	movi	r3,-1
   10470:	10c0031e 	bne	r2,r3,10480 <_wcrtomb_r+0x64>
   10474:	88000015 	stw	zero,0(r17)
   10478:	00c02284 	movi	r3,138
   1047c:	80c00015 	stw	r3,0(r16)
   10480:	dfc00917 	ldw	ra,36(sp)
   10484:	dc800817 	ldw	r18,32(sp)
   10488:	dc400717 	ldw	r17,28(sp)
   1048c:	dc000617 	ldw	r16,24(sp)
   10490:	dec00a04 	addi	sp,sp,40
   10494:	f800283a 	ret
   10498:	000c1e00 	call	c1e0 <__locale_charset>
   1049c:	100f883a 	mov	r7,r2
   104a0:	dc400015 	stw	r17,0(sp)
   104a4:	000d883a 	mov	r6,zero
   104a8:	d9400104 	addi	r5,sp,4
   104ac:	8009883a 	mov	r4,r16
   104b0:	903ee83a 	callr	r18
   104b4:	003fed06 	br	1046c <__alt_data_end+0xf001046c>

000104b8 <wcrtomb>:
   104b8:	defff604 	addi	sp,sp,-40
   104bc:	00820034 	movhi	r2,2048
   104c0:	dc800615 	stw	r18,24(sp)
   104c4:	dc400515 	stw	r17,20(sp)
   104c8:	10897c04 	addi	r2,r2,9712
   104cc:	dfc00915 	stw	ra,36(sp)
   104d0:	dd000815 	stw	r20,32(sp)
   104d4:	dcc00715 	stw	r19,28(sp)
   104d8:	dc000415 	stw	r16,16(sp)
   104dc:	3025883a 	mov	r18,r6
   104e0:	14400017 	ldw	r17,0(r2)
   104e4:	20001926 	beq	r4,zero,1054c <wcrtomb+0x94>
   104e8:	00820034 	movhi	r2,2048
   104ec:	10898004 	addi	r2,r2,9728
   104f0:	15000017 	ldw	r20,0(r2)
   104f4:	2021883a 	mov	r16,r4
   104f8:	2827883a 	mov	r19,r5
   104fc:	000c1e00 	call	c1e0 <__locale_charset>
   10500:	100f883a 	mov	r7,r2
   10504:	dc800015 	stw	r18,0(sp)
   10508:	980d883a 	mov	r6,r19
   1050c:	800b883a 	mov	r5,r16
   10510:	8809883a 	mov	r4,r17
   10514:	a03ee83a 	callr	r20
   10518:	00ffffc4 	movi	r3,-1
   1051c:	10c0031e 	bne	r2,r3,1052c <wcrtomb+0x74>
   10520:	90000015 	stw	zero,0(r18)
   10524:	00c02284 	movi	r3,138
   10528:	88c00015 	stw	r3,0(r17)
   1052c:	dfc00917 	ldw	ra,36(sp)
   10530:	dd000817 	ldw	r20,32(sp)
   10534:	dcc00717 	ldw	r19,28(sp)
   10538:	dc800617 	ldw	r18,24(sp)
   1053c:	dc400517 	ldw	r17,20(sp)
   10540:	dc000417 	ldw	r16,16(sp)
   10544:	dec00a04 	addi	sp,sp,40
   10548:	f800283a 	ret
   1054c:	00820034 	movhi	r2,2048
   10550:	10898004 	addi	r2,r2,9728
   10554:	14000017 	ldw	r16,0(r2)
   10558:	000c1e00 	call	c1e0 <__locale_charset>
   1055c:	100f883a 	mov	r7,r2
   10560:	dc800015 	stw	r18,0(sp)
   10564:	000d883a 	mov	r6,zero
   10568:	d9400104 	addi	r5,sp,4
   1056c:	8809883a 	mov	r4,r17
   10570:	803ee83a 	callr	r16
   10574:	003fe806 	br	10518 <__alt_data_end+0xf0010518>

00010578 <__ascii_wctomb>:
   10578:	28000526 	beq	r5,zero,10590 <__ascii_wctomb+0x18>
   1057c:	00803fc4 	movi	r2,255
   10580:	11800536 	bltu	r2,r6,10598 <__ascii_wctomb+0x20>
   10584:	29800005 	stb	r6,0(r5)
   10588:	00800044 	movi	r2,1
   1058c:	f800283a 	ret
   10590:	0005883a 	mov	r2,zero
   10594:	f800283a 	ret
   10598:	00802284 	movi	r2,138
   1059c:	20800015 	stw	r2,0(r4)
   105a0:	00bfffc4 	movi	r2,-1
   105a4:	f800283a 	ret

000105a8 <_wctomb_r>:
   105a8:	00820034 	movhi	r2,2048
   105ac:	defff904 	addi	sp,sp,-28
   105b0:	10898004 	addi	r2,r2,9728
   105b4:	dfc00615 	stw	ra,24(sp)
   105b8:	dc400515 	stw	r17,20(sp)
   105bc:	dc000415 	stw	r16,16(sp)
   105c0:	3823883a 	mov	r17,r7
   105c4:	14000017 	ldw	r16,0(r2)
   105c8:	d9000115 	stw	r4,4(sp)
   105cc:	d9400215 	stw	r5,8(sp)
   105d0:	d9800315 	stw	r6,12(sp)
   105d4:	000c1e00 	call	c1e0 <__locale_charset>
   105d8:	d9800317 	ldw	r6,12(sp)
   105dc:	d9400217 	ldw	r5,8(sp)
   105e0:	d9000117 	ldw	r4,4(sp)
   105e4:	100f883a 	mov	r7,r2
   105e8:	dc400015 	stw	r17,0(sp)
   105ec:	803ee83a 	callr	r16
   105f0:	dfc00617 	ldw	ra,24(sp)
   105f4:	dc400517 	ldw	r17,20(sp)
   105f8:	dc000417 	ldw	r16,16(sp)
   105fc:	dec00704 	addi	sp,sp,28
   10600:	f800283a 	ret

00010604 <__udivdi3>:
   10604:	defff504 	addi	sp,sp,-44
   10608:	dcc00415 	stw	r19,16(sp)
   1060c:	dc000115 	stw	r16,4(sp)
   10610:	dfc00a15 	stw	ra,40(sp)
   10614:	df000915 	stw	fp,36(sp)
   10618:	ddc00815 	stw	r23,32(sp)
   1061c:	dd800715 	stw	r22,28(sp)
   10620:	dd400615 	stw	r21,24(sp)
   10624:	dd000515 	stw	r20,20(sp)
   10628:	dc800315 	stw	r18,12(sp)
   1062c:	dc400215 	stw	r17,8(sp)
   10630:	2027883a 	mov	r19,r4
   10634:	2821883a 	mov	r16,r5
   10638:	3800411e 	bne	r7,zero,10740 <__udivdi3+0x13c>
   1063c:	3023883a 	mov	r17,r6
   10640:	2025883a 	mov	r18,r4
   10644:	2980522e 	bgeu	r5,r6,10790 <__udivdi3+0x18c>
   10648:	00bfffd4 	movui	r2,65535
   1064c:	282d883a 	mov	r22,r5
   10650:	1180a836 	bltu	r2,r6,108f4 <__udivdi3+0x2f0>
   10654:	00803fc4 	movi	r2,255
   10658:	1185803a 	cmpltu	r2,r2,r6
   1065c:	100490fa 	slli	r2,r2,3
   10660:	3086d83a 	srl	r3,r6,r2
   10664:	01020034 	movhi	r4,2048
   10668:	210055c4 	addi	r4,r4,343
   1066c:	20c7883a 	add	r3,r4,r3
   10670:	18c00003 	ldbu	r3,0(r3)
   10674:	1885883a 	add	r2,r3,r2
   10678:	00c00804 	movi	r3,32
   1067c:	1887c83a 	sub	r3,r3,r2
   10680:	18000526 	beq	r3,zero,10698 <__udivdi3+0x94>
   10684:	80e0983a 	sll	r16,r16,r3
   10688:	9884d83a 	srl	r2,r19,r2
   1068c:	30e2983a 	sll	r17,r6,r3
   10690:	98e4983a 	sll	r18,r19,r3
   10694:	142cb03a 	or	r22,r2,r16
   10698:	882ad43a 	srli	r21,r17,16
   1069c:	b009883a 	mov	r4,r22
   106a0:	8d3fffcc 	andi	r20,r17,65535
   106a4:	a80b883a 	mov	r5,r21
   106a8:	0006edc0 	call	6edc <__umodsi3>
   106ac:	b009883a 	mov	r4,r22
   106b0:	a80b883a 	mov	r5,r21
   106b4:	1027883a 	mov	r19,r2
   106b8:	0006e780 	call	6e78 <__udivsi3>
   106bc:	102d883a 	mov	r22,r2
   106c0:	9826943a 	slli	r19,r19,16
   106c4:	9004d43a 	srli	r2,r18,16
   106c8:	a5a1383a 	mul	r16,r20,r22
   106cc:	14c4b03a 	or	r2,r2,r19
   106d0:	1400052e 	bgeu	r2,r16,106e8 <__udivdi3+0xe4>
   106d4:	1445883a 	add	r2,r2,r17
   106d8:	b0ffffc4 	addi	r3,r22,-1
   106dc:	14400136 	bltu	r2,r17,106e4 <__udivdi3+0xe0>
   106e0:	14012336 	bltu	r2,r16,10b70 <__udivdi3+0x56c>
   106e4:	182d883a 	mov	r22,r3
   106e8:	1421c83a 	sub	r16,r2,r16
   106ec:	a80b883a 	mov	r5,r21
   106f0:	8009883a 	mov	r4,r16
   106f4:	0006edc0 	call	6edc <__umodsi3>
   106f8:	1027883a 	mov	r19,r2
   106fc:	a80b883a 	mov	r5,r21
   10700:	8009883a 	mov	r4,r16
   10704:	0006e780 	call	6e78 <__udivsi3>
   10708:	9826943a 	slli	r19,r19,16
   1070c:	a0a9383a 	mul	r20,r20,r2
   10710:	94bfffcc 	andi	r18,r18,65535
   10714:	94e4b03a 	or	r18,r18,r19
   10718:	9500052e 	bgeu	r18,r20,10730 <__udivdi3+0x12c>
   1071c:	8ca5883a 	add	r18,r17,r18
   10720:	10ffffc4 	addi	r3,r2,-1
   10724:	9440f136 	bltu	r18,r17,10aec <__udivdi3+0x4e8>
   10728:	9500f02e 	bgeu	r18,r20,10aec <__udivdi3+0x4e8>
   1072c:	10bfff84 	addi	r2,r2,-2
   10730:	b00c943a 	slli	r6,r22,16
   10734:	0007883a 	mov	r3,zero
   10738:	3084b03a 	or	r2,r6,r2
   1073c:	00005906 	br	108a4 <__udivdi3+0x2a0>
   10740:	29c05636 	bltu	r5,r7,1089c <__udivdi3+0x298>
   10744:	00bfffd4 	movui	r2,65535
   10748:	11c0622e 	bgeu	r2,r7,108d4 <__udivdi3+0x2d0>
   1074c:	00804034 	movhi	r2,256
   10750:	10bfffc4 	addi	r2,r2,-1
   10754:	11c0ee36 	bltu	r2,r7,10b10 <__udivdi3+0x50c>
   10758:	00800404 	movi	r2,16
   1075c:	3886d83a 	srl	r3,r7,r2
   10760:	01020034 	movhi	r4,2048
   10764:	210055c4 	addi	r4,r4,343
   10768:	20c7883a 	add	r3,r4,r3
   1076c:	18c00003 	ldbu	r3,0(r3)
   10770:	05400804 	movi	r21,32
   10774:	1885883a 	add	r2,r3,r2
   10778:	a8abc83a 	sub	r21,r21,r2
   1077c:	a800621e 	bne	r21,zero,10908 <__udivdi3+0x304>
   10780:	3c00e936 	bltu	r7,r16,10b28 <__udivdi3+0x524>
   10784:	9985403a 	cmpgeu	r2,r19,r6
   10788:	0007883a 	mov	r3,zero
   1078c:	00004506 	br	108a4 <__udivdi3+0x2a0>
   10790:	3000041e 	bne	r6,zero,107a4 <__udivdi3+0x1a0>
   10794:	000b883a 	mov	r5,zero
   10798:	01000044 	movi	r4,1
   1079c:	0006e780 	call	6e78 <__udivsi3>
   107a0:	1023883a 	mov	r17,r2
   107a4:	00bfffd4 	movui	r2,65535
   107a8:	14404e2e 	bgeu	r2,r17,108e4 <__udivdi3+0x2e0>
   107ac:	00804034 	movhi	r2,256
   107b0:	10bfffc4 	addi	r2,r2,-1
   107b4:	1440d836 	bltu	r2,r17,10b18 <__udivdi3+0x514>
   107b8:	00800404 	movi	r2,16
   107bc:	8886d83a 	srl	r3,r17,r2
   107c0:	01020034 	movhi	r4,2048
   107c4:	210055c4 	addi	r4,r4,343
   107c8:	20c7883a 	add	r3,r4,r3
   107cc:	18c00003 	ldbu	r3,0(r3)
   107d0:	1885883a 	add	r2,r3,r2
   107d4:	00c00804 	movi	r3,32
   107d8:	1887c83a 	sub	r3,r3,r2
   107dc:	18008f1e 	bne	r3,zero,10a1c <__udivdi3+0x418>
   107e0:	882ad43a 	srli	r21,r17,16
   107e4:	8461c83a 	sub	r16,r16,r17
   107e8:	8d3fffcc 	andi	r20,r17,65535
   107ec:	00c00044 	movi	r3,1
   107f0:	8009883a 	mov	r4,r16
   107f4:	a80b883a 	mov	r5,r21
   107f8:	d8c00015 	stw	r3,0(sp)
   107fc:	0006edc0 	call	6edc <__umodsi3>
   10800:	8009883a 	mov	r4,r16
   10804:	a80b883a 	mov	r5,r21
   10808:	1027883a 	mov	r19,r2
   1080c:	0006e780 	call	6e78 <__udivsi3>
   10810:	9826943a 	slli	r19,r19,16
   10814:	9008d43a 	srli	r4,r18,16
   10818:	1521383a 	mul	r16,r2,r20
   1081c:	102d883a 	mov	r22,r2
   10820:	24c8b03a 	or	r4,r4,r19
   10824:	d8c00017 	ldw	r3,0(sp)
   10828:	2400052e 	bgeu	r4,r16,10840 <__udivdi3+0x23c>
   1082c:	2449883a 	add	r4,r4,r17
   10830:	b0bfffc4 	addi	r2,r22,-1
   10834:	24400136 	bltu	r4,r17,1083c <__udivdi3+0x238>
   10838:	2400ca36 	bltu	r4,r16,10b64 <__udivdi3+0x560>
   1083c:	102d883a 	mov	r22,r2
   10840:	2421c83a 	sub	r16,r4,r16
   10844:	a80b883a 	mov	r5,r21
   10848:	8009883a 	mov	r4,r16
   1084c:	d8c00015 	stw	r3,0(sp)
   10850:	0006edc0 	call	6edc <__umodsi3>
   10854:	1027883a 	mov	r19,r2
   10858:	a80b883a 	mov	r5,r21
   1085c:	8009883a 	mov	r4,r16
   10860:	0006e780 	call	6e78 <__udivsi3>
   10864:	9826943a 	slli	r19,r19,16
   10868:	1529383a 	mul	r20,r2,r20
   1086c:	94bfffcc 	andi	r18,r18,65535
   10870:	94e4b03a 	or	r18,r18,r19
   10874:	d8c00017 	ldw	r3,0(sp)
   10878:	9500052e 	bgeu	r18,r20,10890 <__udivdi3+0x28c>
   1087c:	8ca5883a 	add	r18,r17,r18
   10880:	113fffc4 	addi	r4,r2,-1
   10884:	94409736 	bltu	r18,r17,10ae4 <__udivdi3+0x4e0>
   10888:	9500962e 	bgeu	r18,r20,10ae4 <__udivdi3+0x4e0>
   1088c:	10bfff84 	addi	r2,r2,-2
   10890:	b00c943a 	slli	r6,r22,16
   10894:	3084b03a 	or	r2,r6,r2
   10898:	00000206 	br	108a4 <__udivdi3+0x2a0>
   1089c:	0007883a 	mov	r3,zero
   108a0:	0005883a 	mov	r2,zero
   108a4:	dfc00a17 	ldw	ra,40(sp)
   108a8:	df000917 	ldw	fp,36(sp)
   108ac:	ddc00817 	ldw	r23,32(sp)
   108b0:	dd800717 	ldw	r22,28(sp)
   108b4:	dd400617 	ldw	r21,24(sp)
   108b8:	dd000517 	ldw	r20,20(sp)
   108bc:	dcc00417 	ldw	r19,16(sp)
   108c0:	dc800317 	ldw	r18,12(sp)
   108c4:	dc400217 	ldw	r17,8(sp)
   108c8:	dc000117 	ldw	r16,4(sp)
   108cc:	dec00b04 	addi	sp,sp,44
   108d0:	f800283a 	ret
   108d4:	00803fc4 	movi	r2,255
   108d8:	11c5803a 	cmpltu	r2,r2,r7
   108dc:	100490fa 	slli	r2,r2,3
   108e0:	003f9e06 	br	1075c <__alt_data_end+0xf001075c>
   108e4:	00803fc4 	movi	r2,255
   108e8:	1445803a 	cmpltu	r2,r2,r17
   108ec:	100490fa 	slli	r2,r2,3
   108f0:	003fb206 	br	107bc <__alt_data_end+0xf00107bc>
   108f4:	00804034 	movhi	r2,256
   108f8:	10bfffc4 	addi	r2,r2,-1
   108fc:	11808836 	bltu	r2,r6,10b20 <__udivdi3+0x51c>
   10900:	00800404 	movi	r2,16
   10904:	003f5606 	br	10660 <__alt_data_end+0xf0010660>
   10908:	30aed83a 	srl	r23,r6,r2
   1090c:	3d4e983a 	sll	r7,r7,r21
   10910:	80acd83a 	srl	r22,r16,r2
   10914:	9884d83a 	srl	r2,r19,r2
   10918:	3deeb03a 	or	r23,r7,r23
   1091c:	b824d43a 	srli	r18,r23,16
   10920:	8560983a 	sll	r16,r16,r21
   10924:	b009883a 	mov	r4,r22
   10928:	900b883a 	mov	r5,r18
   1092c:	3568983a 	sll	r20,r6,r21
   10930:	1420b03a 	or	r16,r2,r16
   10934:	0006edc0 	call	6edc <__umodsi3>
   10938:	b009883a 	mov	r4,r22
   1093c:	900b883a 	mov	r5,r18
   10940:	1023883a 	mov	r17,r2
   10944:	0006e780 	call	6e78 <__udivsi3>
   10948:	8808943a 	slli	r4,r17,16
   1094c:	bf3fffcc 	andi	fp,r23,65535
   10950:	8006d43a 	srli	r3,r16,16
   10954:	e0a3383a 	mul	r17,fp,r2
   10958:	100d883a 	mov	r6,r2
   1095c:	1906b03a 	or	r3,r3,r4
   10960:	1c40042e 	bgeu	r3,r17,10974 <__udivdi3+0x370>
   10964:	1dc7883a 	add	r3,r3,r23
   10968:	10bfffc4 	addi	r2,r2,-1
   1096c:	1dc0752e 	bgeu	r3,r23,10b44 <__udivdi3+0x540>
   10970:	100d883a 	mov	r6,r2
   10974:	1c63c83a 	sub	r17,r3,r17
   10978:	900b883a 	mov	r5,r18
   1097c:	8809883a 	mov	r4,r17
   10980:	d9800015 	stw	r6,0(sp)
   10984:	0006edc0 	call	6edc <__umodsi3>
   10988:	102d883a 	mov	r22,r2
   1098c:	8809883a 	mov	r4,r17
   10990:	900b883a 	mov	r5,r18
   10994:	0006e780 	call	6e78 <__udivsi3>
   10998:	b02c943a 	slli	r22,r22,16
   1099c:	e089383a 	mul	r4,fp,r2
   109a0:	843fffcc 	andi	r16,r16,65535
   109a4:	85a0b03a 	or	r16,r16,r22
   109a8:	d9800017 	ldw	r6,0(sp)
   109ac:	8100042e 	bgeu	r16,r4,109c0 <__udivdi3+0x3bc>
   109b0:	85e1883a 	add	r16,r16,r23
   109b4:	10ffffc4 	addi	r3,r2,-1
   109b8:	85c05e2e 	bgeu	r16,r23,10b34 <__udivdi3+0x530>
   109bc:	1805883a 	mov	r2,r3
   109c0:	300c943a 	slli	r6,r6,16
   109c4:	a17fffcc 	andi	r5,r20,65535
   109c8:	a028d43a 	srli	r20,r20,16
   109cc:	3084b03a 	or	r2,r6,r2
   109d0:	10ffffcc 	andi	r3,r2,65535
   109d4:	100cd43a 	srli	r6,r2,16
   109d8:	194f383a 	mul	r7,r3,r5
   109dc:	1d07383a 	mul	r3,r3,r20
   109e0:	314b383a 	mul	r5,r6,r5
   109e4:	3810d43a 	srli	r8,r7,16
   109e8:	8121c83a 	sub	r16,r16,r4
   109ec:	1947883a 	add	r3,r3,r5
   109f0:	40c7883a 	add	r3,r8,r3
   109f4:	350d383a 	mul	r6,r6,r20
   109f8:	1940022e 	bgeu	r3,r5,10a04 <__udivdi3+0x400>
   109fc:	01000074 	movhi	r4,1
   10a00:	310d883a 	add	r6,r6,r4
   10a04:	1828d43a 	srli	r20,r3,16
   10a08:	a18d883a 	add	r6,r20,r6
   10a0c:	81803e36 	bltu	r16,r6,10b08 <__udivdi3+0x504>
   10a10:	81803826 	beq	r16,r6,10af4 <__udivdi3+0x4f0>
   10a14:	0007883a 	mov	r3,zero
   10a18:	003fa206 	br	108a4 <__alt_data_end+0xf00108a4>
   10a1c:	88e2983a 	sll	r17,r17,r3
   10a20:	80a8d83a 	srl	r20,r16,r2
   10a24:	80e0983a 	sll	r16,r16,r3
   10a28:	882ad43a 	srli	r21,r17,16
   10a2c:	9884d83a 	srl	r2,r19,r2
   10a30:	a009883a 	mov	r4,r20
   10a34:	a80b883a 	mov	r5,r21
   10a38:	142eb03a 	or	r23,r2,r16
   10a3c:	98e4983a 	sll	r18,r19,r3
   10a40:	0006edc0 	call	6edc <__umodsi3>
   10a44:	a009883a 	mov	r4,r20
   10a48:	a80b883a 	mov	r5,r21
   10a4c:	1021883a 	mov	r16,r2
   10a50:	0006e780 	call	6e78 <__udivsi3>
   10a54:	1039883a 	mov	fp,r2
   10a58:	8d3fffcc 	andi	r20,r17,65535
   10a5c:	8020943a 	slli	r16,r16,16
   10a60:	b804d43a 	srli	r2,r23,16
   10a64:	a72d383a 	mul	r22,r20,fp
   10a68:	1404b03a 	or	r2,r2,r16
   10a6c:	1580062e 	bgeu	r2,r22,10a88 <__udivdi3+0x484>
   10a70:	1445883a 	add	r2,r2,r17
   10a74:	e0ffffc4 	addi	r3,fp,-1
   10a78:	14403836 	bltu	r2,r17,10b5c <__udivdi3+0x558>
   10a7c:	1580372e 	bgeu	r2,r22,10b5c <__udivdi3+0x558>
   10a80:	e73fff84 	addi	fp,fp,-2
   10a84:	1445883a 	add	r2,r2,r17
   10a88:	15adc83a 	sub	r22,r2,r22
   10a8c:	a80b883a 	mov	r5,r21
   10a90:	b009883a 	mov	r4,r22
   10a94:	0006edc0 	call	6edc <__umodsi3>
   10a98:	1027883a 	mov	r19,r2
   10a9c:	b009883a 	mov	r4,r22
   10aa0:	a80b883a 	mov	r5,r21
   10aa4:	0006e780 	call	6e78 <__udivsi3>
   10aa8:	9826943a 	slli	r19,r19,16
   10aac:	a0a1383a 	mul	r16,r20,r2
   10ab0:	b93fffcc 	andi	r4,r23,65535
   10ab4:	24c8b03a 	or	r4,r4,r19
   10ab8:	2400062e 	bgeu	r4,r16,10ad4 <__udivdi3+0x4d0>
   10abc:	2449883a 	add	r4,r4,r17
   10ac0:	10ffffc4 	addi	r3,r2,-1
   10ac4:	24402336 	bltu	r4,r17,10b54 <__udivdi3+0x550>
   10ac8:	2400222e 	bgeu	r4,r16,10b54 <__udivdi3+0x550>
   10acc:	10bfff84 	addi	r2,r2,-2
   10ad0:	2449883a 	add	r4,r4,r17
   10ad4:	e038943a 	slli	fp,fp,16
   10ad8:	2421c83a 	sub	r16,r4,r16
   10adc:	e086b03a 	or	r3,fp,r2
   10ae0:	003f4306 	br	107f0 <__alt_data_end+0xf00107f0>
   10ae4:	2005883a 	mov	r2,r4
   10ae8:	003f6906 	br	10890 <__alt_data_end+0xf0010890>
   10aec:	1805883a 	mov	r2,r3
   10af0:	003f0f06 	br	10730 <__alt_data_end+0xf0010730>
   10af4:	1806943a 	slli	r3,r3,16
   10af8:	9d66983a 	sll	r19,r19,r21
   10afc:	39ffffcc 	andi	r7,r7,65535
   10b00:	19c7883a 	add	r3,r3,r7
   10b04:	98ffc32e 	bgeu	r19,r3,10a14 <__alt_data_end+0xf0010a14>
   10b08:	10bfffc4 	addi	r2,r2,-1
   10b0c:	003fc106 	br	10a14 <__alt_data_end+0xf0010a14>
   10b10:	00800604 	movi	r2,24
   10b14:	003f1106 	br	1075c <__alt_data_end+0xf001075c>
   10b18:	00800604 	movi	r2,24
   10b1c:	003f2706 	br	107bc <__alt_data_end+0xf00107bc>
   10b20:	00800604 	movi	r2,24
   10b24:	003ece06 	br	10660 <__alt_data_end+0xf0010660>
   10b28:	0007883a 	mov	r3,zero
   10b2c:	00800044 	movi	r2,1
   10b30:	003f5c06 	br	108a4 <__alt_data_end+0xf00108a4>
   10b34:	813fa12e 	bgeu	r16,r4,109bc <__alt_data_end+0xf00109bc>
   10b38:	10bfff84 	addi	r2,r2,-2
   10b3c:	85e1883a 	add	r16,r16,r23
   10b40:	003f9f06 	br	109c0 <__alt_data_end+0xf00109c0>
   10b44:	1c7f8a2e 	bgeu	r3,r17,10970 <__alt_data_end+0xf0010970>
   10b48:	31bfff84 	addi	r6,r6,-2
   10b4c:	1dc7883a 	add	r3,r3,r23
   10b50:	003f8806 	br	10974 <__alt_data_end+0xf0010974>
   10b54:	1805883a 	mov	r2,r3
   10b58:	003fde06 	br	10ad4 <__alt_data_end+0xf0010ad4>
   10b5c:	1839883a 	mov	fp,r3
   10b60:	003fc906 	br	10a88 <__alt_data_end+0xf0010a88>
   10b64:	b5bfff84 	addi	r22,r22,-2
   10b68:	2449883a 	add	r4,r4,r17
   10b6c:	003f3406 	br	10840 <__alt_data_end+0xf0010840>
   10b70:	b5bfff84 	addi	r22,r22,-2
   10b74:	1445883a 	add	r2,r2,r17
   10b78:	003edb06 	br	106e8 <__alt_data_end+0xf00106e8>

00010b7c <__umoddi3>:
   10b7c:	defff404 	addi	sp,sp,-48
   10b80:	df000a15 	stw	fp,40(sp)
   10b84:	dc400315 	stw	r17,12(sp)
   10b88:	dc000215 	stw	r16,8(sp)
   10b8c:	dfc00b15 	stw	ra,44(sp)
   10b90:	ddc00915 	stw	r23,36(sp)
   10b94:	dd800815 	stw	r22,32(sp)
   10b98:	dd400715 	stw	r21,28(sp)
   10b9c:	dd000615 	stw	r20,24(sp)
   10ba0:	dcc00515 	stw	r19,20(sp)
   10ba4:	dc800415 	stw	r18,16(sp)
   10ba8:	2021883a 	mov	r16,r4
   10bac:	2823883a 	mov	r17,r5
   10bb0:	2839883a 	mov	fp,r5
   10bb4:	38003c1e 	bne	r7,zero,10ca8 <__umoddi3+0x12c>
   10bb8:	3027883a 	mov	r19,r6
   10bbc:	2029883a 	mov	r20,r4
   10bc0:	2980512e 	bgeu	r5,r6,10d08 <__umoddi3+0x18c>
   10bc4:	00bfffd4 	movui	r2,65535
   10bc8:	11809a36 	bltu	r2,r6,10e34 <__umoddi3+0x2b8>
   10bcc:	01003fc4 	movi	r4,255
   10bd0:	2189803a 	cmpltu	r4,r4,r6
   10bd4:	200890fa 	slli	r4,r4,3
   10bd8:	3104d83a 	srl	r2,r6,r4
   10bdc:	00c20034 	movhi	r3,2048
   10be0:	18c055c4 	addi	r3,r3,343
   10be4:	1885883a 	add	r2,r3,r2
   10be8:	10c00003 	ldbu	r3,0(r2)
   10bec:	00800804 	movi	r2,32
   10bf0:	1909883a 	add	r4,r3,r4
   10bf4:	1125c83a 	sub	r18,r2,r4
   10bf8:	90000526 	beq	r18,zero,10c10 <__umoddi3+0x94>
   10bfc:	8ca2983a 	sll	r17,r17,r18
   10c00:	8108d83a 	srl	r4,r16,r4
   10c04:	34a6983a 	sll	r19,r6,r18
   10c08:	84a8983a 	sll	r20,r16,r18
   10c0c:	2478b03a 	or	fp,r4,r17
   10c10:	982ed43a 	srli	r23,r19,16
   10c14:	e009883a 	mov	r4,fp
   10c18:	9dbfffcc 	andi	r22,r19,65535
   10c1c:	b80b883a 	mov	r5,r23
   10c20:	0006edc0 	call	6edc <__umodsi3>
   10c24:	e009883a 	mov	r4,fp
   10c28:	b80b883a 	mov	r5,r23
   10c2c:	102b883a 	mov	r21,r2
   10c30:	0006e780 	call	6e78 <__udivsi3>
   10c34:	a806943a 	slli	r3,r21,16
   10c38:	a008d43a 	srli	r4,r20,16
   10c3c:	b085383a 	mul	r2,r22,r2
   10c40:	20c8b03a 	or	r4,r4,r3
   10c44:	2080032e 	bgeu	r4,r2,10c54 <__umoddi3+0xd8>
   10c48:	24c9883a 	add	r4,r4,r19
   10c4c:	24c00136 	bltu	r4,r19,10c54 <__umoddi3+0xd8>
   10c50:	20811036 	bltu	r4,r2,11094 <__umoddi3+0x518>
   10c54:	20abc83a 	sub	r21,r4,r2
   10c58:	b80b883a 	mov	r5,r23
   10c5c:	a809883a 	mov	r4,r21
   10c60:	0006edc0 	call	6edc <__umodsi3>
   10c64:	1023883a 	mov	r17,r2
   10c68:	b80b883a 	mov	r5,r23
   10c6c:	a809883a 	mov	r4,r21
   10c70:	0006e780 	call	6e78 <__udivsi3>
   10c74:	8822943a 	slli	r17,r17,16
   10c78:	b085383a 	mul	r2,r22,r2
   10c7c:	a0ffffcc 	andi	r3,r20,65535
   10c80:	1c46b03a 	or	r3,r3,r17
   10c84:	1880042e 	bgeu	r3,r2,10c98 <__umoddi3+0x11c>
   10c88:	1cc7883a 	add	r3,r3,r19
   10c8c:	1cc00236 	bltu	r3,r19,10c98 <__umoddi3+0x11c>
   10c90:	1880012e 	bgeu	r3,r2,10c98 <__umoddi3+0x11c>
   10c94:	1cc7883a 	add	r3,r3,r19
   10c98:	1885c83a 	sub	r2,r3,r2
   10c9c:	1484d83a 	srl	r2,r2,r18
   10ca0:	0007883a 	mov	r3,zero
   10ca4:	00004f06 	br	10de4 <__umoddi3+0x268>
   10ca8:	29c04c36 	bltu	r5,r7,10ddc <__umoddi3+0x260>
   10cac:	00bfffd4 	movui	r2,65535
   10cb0:	11c0582e 	bgeu	r2,r7,10e14 <__umoddi3+0x298>
   10cb4:	00804034 	movhi	r2,256
   10cb8:	10bfffc4 	addi	r2,r2,-1
   10cbc:	11c0e736 	bltu	r2,r7,1105c <__umoddi3+0x4e0>
   10cc0:	01000404 	movi	r4,16
   10cc4:	3904d83a 	srl	r2,r7,r4
   10cc8:	00c20034 	movhi	r3,2048
   10ccc:	18c055c4 	addi	r3,r3,343
   10cd0:	1885883a 	add	r2,r3,r2
   10cd4:	14c00003 	ldbu	r19,0(r2)
   10cd8:	00c00804 	movi	r3,32
   10cdc:	9927883a 	add	r19,r19,r4
   10ce0:	1ce9c83a 	sub	r20,r3,r19
   10ce4:	a000581e 	bne	r20,zero,10e48 <__umoddi3+0x2cc>
   10ce8:	3c400136 	bltu	r7,r17,10cf0 <__umoddi3+0x174>
   10cec:	8180eb36 	bltu	r16,r6,1109c <__umoddi3+0x520>
   10cf0:	8185c83a 	sub	r2,r16,r6
   10cf4:	89e3c83a 	sub	r17,r17,r7
   10cf8:	8089803a 	cmpltu	r4,r16,r2
   10cfc:	8939c83a 	sub	fp,r17,r4
   10d00:	e007883a 	mov	r3,fp
   10d04:	00003706 	br	10de4 <__umoddi3+0x268>
   10d08:	3000041e 	bne	r6,zero,10d1c <__umoddi3+0x1a0>
   10d0c:	000b883a 	mov	r5,zero
   10d10:	01000044 	movi	r4,1
   10d14:	0006e780 	call	6e78 <__udivsi3>
   10d18:	1027883a 	mov	r19,r2
   10d1c:	00bfffd4 	movui	r2,65535
   10d20:	14c0402e 	bgeu	r2,r19,10e24 <__umoddi3+0x2a8>
   10d24:	00804034 	movhi	r2,256
   10d28:	10bfffc4 	addi	r2,r2,-1
   10d2c:	14c0cd36 	bltu	r2,r19,11064 <__umoddi3+0x4e8>
   10d30:	00800404 	movi	r2,16
   10d34:	9886d83a 	srl	r3,r19,r2
   10d38:	01020034 	movhi	r4,2048
   10d3c:	210055c4 	addi	r4,r4,343
   10d40:	20c7883a 	add	r3,r4,r3
   10d44:	18c00003 	ldbu	r3,0(r3)
   10d48:	1887883a 	add	r3,r3,r2
   10d4c:	00800804 	movi	r2,32
   10d50:	10e5c83a 	sub	r18,r2,r3
   10d54:	9000901e 	bne	r18,zero,10f98 <__umoddi3+0x41c>
   10d58:	982cd43a 	srli	r22,r19,16
   10d5c:	8ce3c83a 	sub	r17,r17,r19
   10d60:	9d7fffcc 	andi	r21,r19,65535
   10d64:	b00b883a 	mov	r5,r22
   10d68:	8809883a 	mov	r4,r17
   10d6c:	0006edc0 	call	6edc <__umodsi3>
   10d70:	8809883a 	mov	r4,r17
   10d74:	b00b883a 	mov	r5,r22
   10d78:	1021883a 	mov	r16,r2
   10d7c:	0006e780 	call	6e78 <__udivsi3>
   10d80:	8006943a 	slli	r3,r16,16
   10d84:	a008d43a 	srli	r4,r20,16
   10d88:	1545383a 	mul	r2,r2,r21
   10d8c:	20c8b03a 	or	r4,r4,r3
   10d90:	2080042e 	bgeu	r4,r2,10da4 <__umoddi3+0x228>
   10d94:	24c9883a 	add	r4,r4,r19
   10d98:	24c00236 	bltu	r4,r19,10da4 <__umoddi3+0x228>
   10d9c:	2080012e 	bgeu	r4,r2,10da4 <__umoddi3+0x228>
   10da0:	24c9883a 	add	r4,r4,r19
   10da4:	20a1c83a 	sub	r16,r4,r2
   10da8:	b00b883a 	mov	r5,r22
   10dac:	8009883a 	mov	r4,r16
   10db0:	0006edc0 	call	6edc <__umodsi3>
   10db4:	1023883a 	mov	r17,r2
   10db8:	b00b883a 	mov	r5,r22
   10dbc:	8009883a 	mov	r4,r16
   10dc0:	0006e780 	call	6e78 <__udivsi3>
   10dc4:	8822943a 	slli	r17,r17,16
   10dc8:	1545383a 	mul	r2,r2,r21
   10dcc:	a53fffcc 	andi	r20,r20,65535
   10dd0:	a446b03a 	or	r3,r20,r17
   10dd4:	18bfb02e 	bgeu	r3,r2,10c98 <__alt_data_end+0xf0010c98>
   10dd8:	003fab06 	br	10c88 <__alt_data_end+0xf0010c88>
   10ddc:	2005883a 	mov	r2,r4
   10de0:	2807883a 	mov	r3,r5
   10de4:	dfc00b17 	ldw	ra,44(sp)
   10de8:	df000a17 	ldw	fp,40(sp)
   10dec:	ddc00917 	ldw	r23,36(sp)
   10df0:	dd800817 	ldw	r22,32(sp)
   10df4:	dd400717 	ldw	r21,28(sp)
   10df8:	dd000617 	ldw	r20,24(sp)
   10dfc:	dcc00517 	ldw	r19,20(sp)
   10e00:	dc800417 	ldw	r18,16(sp)
   10e04:	dc400317 	ldw	r17,12(sp)
   10e08:	dc000217 	ldw	r16,8(sp)
   10e0c:	dec00c04 	addi	sp,sp,48
   10e10:	f800283a 	ret
   10e14:	04c03fc4 	movi	r19,255
   10e18:	99c9803a 	cmpltu	r4,r19,r7
   10e1c:	200890fa 	slli	r4,r4,3
   10e20:	003fa806 	br	10cc4 <__alt_data_end+0xf0010cc4>
   10e24:	00803fc4 	movi	r2,255
   10e28:	14c5803a 	cmpltu	r2,r2,r19
   10e2c:	100490fa 	slli	r2,r2,3
   10e30:	003fc006 	br	10d34 <__alt_data_end+0xf0010d34>
   10e34:	00804034 	movhi	r2,256
   10e38:	10bfffc4 	addi	r2,r2,-1
   10e3c:	11808b36 	bltu	r2,r6,1106c <__umoddi3+0x4f0>
   10e40:	01000404 	movi	r4,16
   10e44:	003f6406 	br	10bd8 <__alt_data_end+0xf0010bd8>
   10e48:	34c4d83a 	srl	r2,r6,r19
   10e4c:	3d0e983a 	sll	r7,r7,r20
   10e50:	8cf8d83a 	srl	fp,r17,r19
   10e54:	8d10983a 	sll	r8,r17,r20
   10e58:	38aab03a 	or	r21,r7,r2
   10e5c:	a82cd43a 	srli	r22,r21,16
   10e60:	84e2d83a 	srl	r17,r16,r19
   10e64:	e009883a 	mov	r4,fp
   10e68:	b00b883a 	mov	r5,r22
   10e6c:	8a22b03a 	or	r17,r17,r8
   10e70:	3524983a 	sll	r18,r6,r20
   10e74:	0006edc0 	call	6edc <__umodsi3>
   10e78:	e009883a 	mov	r4,fp
   10e7c:	b00b883a 	mov	r5,r22
   10e80:	102f883a 	mov	r23,r2
   10e84:	0006e780 	call	6e78 <__udivsi3>
   10e88:	100d883a 	mov	r6,r2
   10e8c:	b808943a 	slli	r4,r23,16
   10e90:	aa3fffcc 	andi	r8,r21,65535
   10e94:	8804d43a 	srli	r2,r17,16
   10e98:	41af383a 	mul	r23,r8,r6
   10e9c:	8520983a 	sll	r16,r16,r20
   10ea0:	1104b03a 	or	r2,r2,r4
   10ea4:	15c0042e 	bgeu	r2,r23,10eb8 <__umoddi3+0x33c>
   10ea8:	1545883a 	add	r2,r2,r21
   10eac:	30ffffc4 	addi	r3,r6,-1
   10eb0:	1540742e 	bgeu	r2,r21,11084 <__umoddi3+0x508>
   10eb4:	180d883a 	mov	r6,r3
   10eb8:	15efc83a 	sub	r23,r2,r23
   10ebc:	b00b883a 	mov	r5,r22
   10ec0:	b809883a 	mov	r4,r23
   10ec4:	d9800115 	stw	r6,4(sp)
   10ec8:	da000015 	stw	r8,0(sp)
   10ecc:	0006edc0 	call	6edc <__umodsi3>
   10ed0:	b00b883a 	mov	r5,r22
   10ed4:	b809883a 	mov	r4,r23
   10ed8:	1039883a 	mov	fp,r2
   10edc:	0006e780 	call	6e78 <__udivsi3>
   10ee0:	da000017 	ldw	r8,0(sp)
   10ee4:	e038943a 	slli	fp,fp,16
   10ee8:	100b883a 	mov	r5,r2
   10eec:	4089383a 	mul	r4,r8,r2
   10ef0:	8a3fffcc 	andi	r8,r17,65535
   10ef4:	4710b03a 	or	r8,r8,fp
   10ef8:	d9800117 	ldw	r6,4(sp)
   10efc:	4100042e 	bgeu	r8,r4,10f10 <__umoddi3+0x394>
   10f00:	4551883a 	add	r8,r8,r21
   10f04:	10bfffc4 	addi	r2,r2,-1
   10f08:	45405a2e 	bgeu	r8,r21,11074 <__umoddi3+0x4f8>
   10f0c:	100b883a 	mov	r5,r2
   10f10:	300c943a 	slli	r6,r6,16
   10f14:	91ffffcc 	andi	r7,r18,65535
   10f18:	9004d43a 	srli	r2,r18,16
   10f1c:	314cb03a 	or	r6,r6,r5
   10f20:	317fffcc 	andi	r5,r6,65535
   10f24:	300cd43a 	srli	r6,r6,16
   10f28:	29d3383a 	mul	r9,r5,r7
   10f2c:	288b383a 	mul	r5,r5,r2
   10f30:	31cf383a 	mul	r7,r6,r7
   10f34:	4806d43a 	srli	r3,r9,16
   10f38:	4111c83a 	sub	r8,r8,r4
   10f3c:	29cb883a 	add	r5,r5,r7
   10f40:	194b883a 	add	r5,r3,r5
   10f44:	3085383a 	mul	r2,r6,r2
   10f48:	29c0022e 	bgeu	r5,r7,10f54 <__umoddi3+0x3d8>
   10f4c:	00c00074 	movhi	r3,1
   10f50:	10c5883a 	add	r2,r2,r3
   10f54:	2808d43a 	srli	r4,r5,16
   10f58:	280a943a 	slli	r5,r5,16
   10f5c:	4a7fffcc 	andi	r9,r9,65535
   10f60:	2085883a 	add	r2,r4,r2
   10f64:	2a4b883a 	add	r5,r5,r9
   10f68:	40803636 	bltu	r8,r2,11044 <__umoddi3+0x4c8>
   10f6c:	40804d26 	beq	r8,r2,110a4 <__umoddi3+0x528>
   10f70:	4089c83a 	sub	r4,r8,r2
   10f74:	280f883a 	mov	r7,r5
   10f78:	81cfc83a 	sub	r7,r16,r7
   10f7c:	81c7803a 	cmpltu	r3,r16,r7
   10f80:	20c7c83a 	sub	r3,r4,r3
   10f84:	1cc4983a 	sll	r2,r3,r19
   10f88:	3d0ed83a 	srl	r7,r7,r20
   10f8c:	1d06d83a 	srl	r3,r3,r20
   10f90:	11c4b03a 	or	r2,r2,r7
   10f94:	003f9306 	br	10de4 <__alt_data_end+0xf0010de4>
   10f98:	9ca6983a 	sll	r19,r19,r18
   10f9c:	88e8d83a 	srl	r20,r17,r3
   10fa0:	80c4d83a 	srl	r2,r16,r3
   10fa4:	982cd43a 	srli	r22,r19,16
   10fa8:	8ca2983a 	sll	r17,r17,r18
   10fac:	a009883a 	mov	r4,r20
   10fb0:	b00b883a 	mov	r5,r22
   10fb4:	1478b03a 	or	fp,r2,r17
   10fb8:	0006edc0 	call	6edc <__umodsi3>
   10fbc:	a009883a 	mov	r4,r20
   10fc0:	b00b883a 	mov	r5,r22
   10fc4:	1023883a 	mov	r17,r2
   10fc8:	0006e780 	call	6e78 <__udivsi3>
   10fcc:	9d7fffcc 	andi	r21,r19,65535
   10fd0:	880a943a 	slli	r5,r17,16
   10fd4:	e008d43a 	srli	r4,fp,16
   10fd8:	a885383a 	mul	r2,r21,r2
   10fdc:	84a8983a 	sll	r20,r16,r18
   10fe0:	2148b03a 	or	r4,r4,r5
   10fe4:	2080042e 	bgeu	r4,r2,10ff8 <__umoddi3+0x47c>
   10fe8:	24c9883a 	add	r4,r4,r19
   10fec:	24c00236 	bltu	r4,r19,10ff8 <__umoddi3+0x47c>
   10ff0:	2080012e 	bgeu	r4,r2,10ff8 <__umoddi3+0x47c>
   10ff4:	24c9883a 	add	r4,r4,r19
   10ff8:	20a3c83a 	sub	r17,r4,r2
   10ffc:	b00b883a 	mov	r5,r22
   11000:	8809883a 	mov	r4,r17
   11004:	0006edc0 	call	6edc <__umodsi3>
   11008:	102f883a 	mov	r23,r2
   1100c:	8809883a 	mov	r4,r17
   11010:	b00b883a 	mov	r5,r22
   11014:	0006e780 	call	6e78 <__udivsi3>
   11018:	b82e943a 	slli	r23,r23,16
   1101c:	a885383a 	mul	r2,r21,r2
   11020:	e13fffcc 	andi	r4,fp,65535
   11024:	25c8b03a 	or	r4,r4,r23
   11028:	2080042e 	bgeu	r4,r2,1103c <__umoddi3+0x4c0>
   1102c:	24c9883a 	add	r4,r4,r19
   11030:	24c00236 	bltu	r4,r19,1103c <__umoddi3+0x4c0>
   11034:	2080012e 	bgeu	r4,r2,1103c <__umoddi3+0x4c0>
   11038:	24c9883a 	add	r4,r4,r19
   1103c:	20a3c83a 	sub	r17,r4,r2
   11040:	003f4806 	br	10d64 <__alt_data_end+0xf0010d64>
   11044:	2c8fc83a 	sub	r7,r5,r18
   11048:	1545c83a 	sub	r2,r2,r21
   1104c:	29cb803a 	cmpltu	r5,r5,r7
   11050:	1145c83a 	sub	r2,r2,r5
   11054:	4089c83a 	sub	r4,r8,r2
   11058:	003fc706 	br	10f78 <__alt_data_end+0xf0010f78>
   1105c:	01000604 	movi	r4,24
   11060:	003f1806 	br	10cc4 <__alt_data_end+0xf0010cc4>
   11064:	00800604 	movi	r2,24
   11068:	003f3206 	br	10d34 <__alt_data_end+0xf0010d34>
   1106c:	01000604 	movi	r4,24
   11070:	003ed906 	br	10bd8 <__alt_data_end+0xf0010bd8>
   11074:	413fa52e 	bgeu	r8,r4,10f0c <__alt_data_end+0xf0010f0c>
   11078:	297fff84 	addi	r5,r5,-2
   1107c:	4551883a 	add	r8,r8,r21
   11080:	003fa306 	br	10f10 <__alt_data_end+0xf0010f10>
   11084:	15ff8b2e 	bgeu	r2,r23,10eb4 <__alt_data_end+0xf0010eb4>
   11088:	31bfff84 	addi	r6,r6,-2
   1108c:	1545883a 	add	r2,r2,r21
   11090:	003f8906 	br	10eb8 <__alt_data_end+0xf0010eb8>
   11094:	24c9883a 	add	r4,r4,r19
   11098:	003eee06 	br	10c54 <__alt_data_end+0xf0010c54>
   1109c:	8005883a 	mov	r2,r16
   110a0:	003f1706 	br	10d00 <__alt_data_end+0xf0010d00>
   110a4:	817fe736 	bltu	r16,r5,11044 <__alt_data_end+0xf0011044>
   110a8:	280f883a 	mov	r7,r5
   110ac:	0009883a 	mov	r4,zero
   110b0:	003fb106 	br	10f78 <__alt_data_end+0xf0010f78>

000110b4 <__adddf3>:
   110b4:	02c00434 	movhi	r11,16
   110b8:	5affffc4 	addi	r11,r11,-1
   110bc:	2806d7fa 	srli	r3,r5,31
   110c0:	2ad4703a 	and	r10,r5,r11
   110c4:	3ad2703a 	and	r9,r7,r11
   110c8:	3804d53a 	srli	r2,r7,20
   110cc:	3018d77a 	srli	r12,r6,29
   110d0:	280ad53a 	srli	r5,r5,20
   110d4:	501490fa 	slli	r10,r10,3
   110d8:	2010d77a 	srli	r8,r4,29
   110dc:	481290fa 	slli	r9,r9,3
   110e0:	380ed7fa 	srli	r7,r7,31
   110e4:	defffb04 	addi	sp,sp,-20
   110e8:	dc800215 	stw	r18,8(sp)
   110ec:	dc400115 	stw	r17,4(sp)
   110f0:	dc000015 	stw	r16,0(sp)
   110f4:	dfc00415 	stw	ra,16(sp)
   110f8:	dcc00315 	stw	r19,12(sp)
   110fc:	1c803fcc 	andi	r18,r3,255
   11100:	2c01ffcc 	andi	r16,r5,2047
   11104:	5210b03a 	or	r8,r10,r8
   11108:	202290fa 	slli	r17,r4,3
   1110c:	1081ffcc 	andi	r2,r2,2047
   11110:	4b12b03a 	or	r9,r9,r12
   11114:	300c90fa 	slli	r6,r6,3
   11118:	91c07526 	beq	r18,r7,112f0 <__adddf3+0x23c>
   1111c:	8087c83a 	sub	r3,r16,r2
   11120:	00c0ab0e 	bge	zero,r3,113d0 <__adddf3+0x31c>
   11124:	10002a1e 	bne	r2,zero,111d0 <__adddf3+0x11c>
   11128:	4984b03a 	or	r2,r9,r6
   1112c:	1000961e 	bne	r2,zero,11388 <__adddf3+0x2d4>
   11130:	888001cc 	andi	r2,r17,7
   11134:	10000726 	beq	r2,zero,11154 <__adddf3+0xa0>
   11138:	888003cc 	andi	r2,r17,15
   1113c:	00c00104 	movi	r3,4
   11140:	10c00426 	beq	r2,r3,11154 <__adddf3+0xa0>
   11144:	88c7883a 	add	r3,r17,r3
   11148:	1c63803a 	cmpltu	r17,r3,r17
   1114c:	4451883a 	add	r8,r8,r17
   11150:	1823883a 	mov	r17,r3
   11154:	4080202c 	andhi	r2,r8,128
   11158:	10005926 	beq	r2,zero,112c0 <__adddf3+0x20c>
   1115c:	84000044 	addi	r16,r16,1
   11160:	0081ffc4 	movi	r2,2047
   11164:	8080ba26 	beq	r16,r2,11450 <__adddf3+0x39c>
   11168:	00bfe034 	movhi	r2,65408
   1116c:	10bfffc4 	addi	r2,r2,-1
   11170:	4090703a 	and	r8,r8,r2
   11174:	4004977a 	slli	r2,r8,29
   11178:	4010927a 	slli	r8,r8,9
   1117c:	8822d0fa 	srli	r17,r17,3
   11180:	8401ffcc 	andi	r16,r16,2047
   11184:	4010d33a 	srli	r8,r8,12
   11188:	9007883a 	mov	r3,r18
   1118c:	1444b03a 	or	r2,r2,r17
   11190:	8401ffcc 	andi	r16,r16,2047
   11194:	8020953a 	slli	r16,r16,20
   11198:	18c03fcc 	andi	r3,r3,255
   1119c:	01000434 	movhi	r4,16
   111a0:	213fffc4 	addi	r4,r4,-1
   111a4:	180697fa 	slli	r3,r3,31
   111a8:	4110703a 	and	r8,r8,r4
   111ac:	4410b03a 	or	r8,r8,r16
   111b0:	40c6b03a 	or	r3,r8,r3
   111b4:	dfc00417 	ldw	ra,16(sp)
   111b8:	dcc00317 	ldw	r19,12(sp)
   111bc:	dc800217 	ldw	r18,8(sp)
   111c0:	dc400117 	ldw	r17,4(sp)
   111c4:	dc000017 	ldw	r16,0(sp)
   111c8:	dec00504 	addi	sp,sp,20
   111cc:	f800283a 	ret
   111d0:	0081ffc4 	movi	r2,2047
   111d4:	80bfd626 	beq	r16,r2,11130 <__alt_data_end+0xf0011130>
   111d8:	4a402034 	orhi	r9,r9,128
   111dc:	00800e04 	movi	r2,56
   111e0:	10c09f16 	blt	r2,r3,11460 <__adddf3+0x3ac>
   111e4:	008007c4 	movi	r2,31
   111e8:	10c0c216 	blt	r2,r3,114f4 <__adddf3+0x440>
   111ec:	00800804 	movi	r2,32
   111f0:	10c5c83a 	sub	r2,r2,r3
   111f4:	488a983a 	sll	r5,r9,r2
   111f8:	30c8d83a 	srl	r4,r6,r3
   111fc:	3084983a 	sll	r2,r6,r2
   11200:	48c6d83a 	srl	r3,r9,r3
   11204:	290cb03a 	or	r6,r5,r4
   11208:	1004c03a 	cmpne	r2,r2,zero
   1120c:	308cb03a 	or	r6,r6,r2
   11210:	898dc83a 	sub	r6,r17,r6
   11214:	89a3803a 	cmpltu	r17,r17,r6
   11218:	40d1c83a 	sub	r8,r8,r3
   1121c:	4451c83a 	sub	r8,r8,r17
   11220:	3023883a 	mov	r17,r6
   11224:	4080202c 	andhi	r2,r8,128
   11228:	10002326 	beq	r2,zero,112b8 <__adddf3+0x204>
   1122c:	04c02034 	movhi	r19,128
   11230:	9cffffc4 	addi	r19,r19,-1
   11234:	44e6703a 	and	r19,r8,r19
   11238:	98007626 	beq	r19,zero,11414 <__adddf3+0x360>
   1123c:	9809883a 	mov	r4,r19
   11240:	0006d1c0 	call	6d1c <__clzsi2>
   11244:	10fffe04 	addi	r3,r2,-8
   11248:	010007c4 	movi	r4,31
   1124c:	20c07716 	blt	r4,r3,1142c <__adddf3+0x378>
   11250:	00800804 	movi	r2,32
   11254:	10c5c83a 	sub	r2,r2,r3
   11258:	8884d83a 	srl	r2,r17,r2
   1125c:	98d0983a 	sll	r8,r19,r3
   11260:	88e2983a 	sll	r17,r17,r3
   11264:	1204b03a 	or	r2,r2,r8
   11268:	1c007416 	blt	r3,r16,1143c <__adddf3+0x388>
   1126c:	1c21c83a 	sub	r16,r3,r16
   11270:	82000044 	addi	r8,r16,1
   11274:	00c007c4 	movi	r3,31
   11278:	1a009116 	blt	r3,r8,114c0 <__adddf3+0x40c>
   1127c:	00c00804 	movi	r3,32
   11280:	1a07c83a 	sub	r3,r3,r8
   11284:	8a08d83a 	srl	r4,r17,r8
   11288:	88e2983a 	sll	r17,r17,r3
   1128c:	10c6983a 	sll	r3,r2,r3
   11290:	1210d83a 	srl	r8,r2,r8
   11294:	8804c03a 	cmpne	r2,r17,zero
   11298:	1906b03a 	or	r3,r3,r4
   1129c:	18a2b03a 	or	r17,r3,r2
   112a0:	0021883a 	mov	r16,zero
   112a4:	003fa206 	br	11130 <__alt_data_end+0xf0011130>
   112a8:	1890b03a 	or	r8,r3,r2
   112ac:	40017d26 	beq	r8,zero,118a4 <__adddf3+0x7f0>
   112b0:	1011883a 	mov	r8,r2
   112b4:	1823883a 	mov	r17,r3
   112b8:	888001cc 	andi	r2,r17,7
   112bc:	103f9e1e 	bne	r2,zero,11138 <__alt_data_end+0xf0011138>
   112c0:	4004977a 	slli	r2,r8,29
   112c4:	8822d0fa 	srli	r17,r17,3
   112c8:	4010d0fa 	srli	r8,r8,3
   112cc:	9007883a 	mov	r3,r18
   112d0:	1444b03a 	or	r2,r2,r17
   112d4:	0101ffc4 	movi	r4,2047
   112d8:	81002426 	beq	r16,r4,1136c <__adddf3+0x2b8>
   112dc:	8120703a 	and	r16,r16,r4
   112e0:	01000434 	movhi	r4,16
   112e4:	213fffc4 	addi	r4,r4,-1
   112e8:	4110703a 	and	r8,r8,r4
   112ec:	003fa806 	br	11190 <__alt_data_end+0xf0011190>
   112f0:	8089c83a 	sub	r4,r16,r2
   112f4:	01005e0e 	bge	zero,r4,11470 <__adddf3+0x3bc>
   112f8:	10002b26 	beq	r2,zero,113a8 <__adddf3+0x2f4>
   112fc:	0081ffc4 	movi	r2,2047
   11300:	80bf8b26 	beq	r16,r2,11130 <__alt_data_end+0xf0011130>
   11304:	4a402034 	orhi	r9,r9,128
   11308:	00800e04 	movi	r2,56
   1130c:	1100a40e 	bge	r2,r4,115a0 <__adddf3+0x4ec>
   11310:	498cb03a 	or	r6,r9,r6
   11314:	300ac03a 	cmpne	r5,r6,zero
   11318:	0013883a 	mov	r9,zero
   1131c:	2c4b883a 	add	r5,r5,r17
   11320:	2c63803a 	cmpltu	r17,r5,r17
   11324:	4a11883a 	add	r8,r9,r8
   11328:	8a11883a 	add	r8,r17,r8
   1132c:	2823883a 	mov	r17,r5
   11330:	4080202c 	andhi	r2,r8,128
   11334:	103fe026 	beq	r2,zero,112b8 <__alt_data_end+0xf00112b8>
   11338:	84000044 	addi	r16,r16,1
   1133c:	0081ffc4 	movi	r2,2047
   11340:	8080d226 	beq	r16,r2,1168c <__adddf3+0x5d8>
   11344:	00bfe034 	movhi	r2,65408
   11348:	10bfffc4 	addi	r2,r2,-1
   1134c:	4090703a 	and	r8,r8,r2
   11350:	880ad07a 	srli	r5,r17,1
   11354:	400897fa 	slli	r4,r8,31
   11358:	88c0004c 	andi	r3,r17,1
   1135c:	28e2b03a 	or	r17,r5,r3
   11360:	4010d07a 	srli	r8,r8,1
   11364:	2462b03a 	or	r17,r4,r17
   11368:	003f7106 	br	11130 <__alt_data_end+0xf0011130>
   1136c:	4088b03a 	or	r4,r8,r2
   11370:	20014526 	beq	r4,zero,11888 <__adddf3+0x7d4>
   11374:	01000434 	movhi	r4,16
   11378:	42000234 	orhi	r8,r8,8
   1137c:	213fffc4 	addi	r4,r4,-1
   11380:	4110703a 	and	r8,r8,r4
   11384:	003f8206 	br	11190 <__alt_data_end+0xf0011190>
   11388:	18ffffc4 	addi	r3,r3,-1
   1138c:	1800491e 	bne	r3,zero,114b4 <__adddf3+0x400>
   11390:	898bc83a 	sub	r5,r17,r6
   11394:	8963803a 	cmpltu	r17,r17,r5
   11398:	4251c83a 	sub	r8,r8,r9
   1139c:	4451c83a 	sub	r8,r8,r17
   113a0:	2823883a 	mov	r17,r5
   113a4:	003f9f06 	br	11224 <__alt_data_end+0xf0011224>
   113a8:	4984b03a 	or	r2,r9,r6
   113ac:	103f6026 	beq	r2,zero,11130 <__alt_data_end+0xf0011130>
   113b0:	213fffc4 	addi	r4,r4,-1
   113b4:	2000931e 	bne	r4,zero,11604 <__adddf3+0x550>
   113b8:	898d883a 	add	r6,r17,r6
   113bc:	3463803a 	cmpltu	r17,r6,r17
   113c0:	4251883a 	add	r8,r8,r9
   113c4:	8a11883a 	add	r8,r17,r8
   113c8:	3023883a 	mov	r17,r6
   113cc:	003fd806 	br	11330 <__alt_data_end+0xf0011330>
   113d0:	1800541e 	bne	r3,zero,11524 <__adddf3+0x470>
   113d4:	80800044 	addi	r2,r16,1
   113d8:	1081ffcc 	andi	r2,r2,2047
   113dc:	00c00044 	movi	r3,1
   113e0:	1880a00e 	bge	r3,r2,11664 <__adddf3+0x5b0>
   113e4:	8989c83a 	sub	r4,r17,r6
   113e8:	8905803a 	cmpltu	r2,r17,r4
   113ec:	4267c83a 	sub	r19,r8,r9
   113f0:	98a7c83a 	sub	r19,r19,r2
   113f4:	9880202c 	andhi	r2,r19,128
   113f8:	10006326 	beq	r2,zero,11588 <__adddf3+0x4d4>
   113fc:	3463c83a 	sub	r17,r6,r17
   11400:	4a07c83a 	sub	r3,r9,r8
   11404:	344d803a 	cmpltu	r6,r6,r17
   11408:	19a7c83a 	sub	r19,r3,r6
   1140c:	3825883a 	mov	r18,r7
   11410:	983f8a1e 	bne	r19,zero,1123c <__alt_data_end+0xf001123c>
   11414:	8809883a 	mov	r4,r17
   11418:	0006d1c0 	call	6d1c <__clzsi2>
   1141c:	10800804 	addi	r2,r2,32
   11420:	10fffe04 	addi	r3,r2,-8
   11424:	010007c4 	movi	r4,31
   11428:	20ff890e 	bge	r4,r3,11250 <__alt_data_end+0xf0011250>
   1142c:	10bff604 	addi	r2,r2,-40
   11430:	8884983a 	sll	r2,r17,r2
   11434:	0023883a 	mov	r17,zero
   11438:	1c3f8c0e 	bge	r3,r16,1126c <__alt_data_end+0xf001126c>
   1143c:	023fe034 	movhi	r8,65408
   11440:	423fffc4 	addi	r8,r8,-1
   11444:	80e1c83a 	sub	r16,r16,r3
   11448:	1210703a 	and	r8,r2,r8
   1144c:	003f3806 	br	11130 <__alt_data_end+0xf0011130>
   11450:	9007883a 	mov	r3,r18
   11454:	0011883a 	mov	r8,zero
   11458:	0005883a 	mov	r2,zero
   1145c:	003f4c06 	br	11190 <__alt_data_end+0xf0011190>
   11460:	498cb03a 	or	r6,r9,r6
   11464:	300cc03a 	cmpne	r6,r6,zero
   11468:	0007883a 	mov	r3,zero
   1146c:	003f6806 	br	11210 <__alt_data_end+0xf0011210>
   11470:	20009c1e 	bne	r4,zero,116e4 <__adddf3+0x630>
   11474:	80800044 	addi	r2,r16,1
   11478:	1141ffcc 	andi	r5,r2,2047
   1147c:	01000044 	movi	r4,1
   11480:	2140670e 	bge	r4,r5,11620 <__adddf3+0x56c>
   11484:	0101ffc4 	movi	r4,2047
   11488:	11007f26 	beq	r2,r4,11688 <__adddf3+0x5d4>
   1148c:	898d883a 	add	r6,r17,r6
   11490:	4247883a 	add	r3,r8,r9
   11494:	3451803a 	cmpltu	r8,r6,r17
   11498:	40d1883a 	add	r8,r8,r3
   1149c:	402297fa 	slli	r17,r8,31
   114a0:	300cd07a 	srli	r6,r6,1
   114a4:	4010d07a 	srli	r8,r8,1
   114a8:	1021883a 	mov	r16,r2
   114ac:	89a2b03a 	or	r17,r17,r6
   114b0:	003f1f06 	br	11130 <__alt_data_end+0xf0011130>
   114b4:	0081ffc4 	movi	r2,2047
   114b8:	80bf481e 	bne	r16,r2,111dc <__alt_data_end+0xf00111dc>
   114bc:	003f1c06 	br	11130 <__alt_data_end+0xf0011130>
   114c0:	843ff844 	addi	r16,r16,-31
   114c4:	01000804 	movi	r4,32
   114c8:	1406d83a 	srl	r3,r2,r16
   114cc:	41005026 	beq	r8,r4,11610 <__adddf3+0x55c>
   114d0:	01001004 	movi	r4,64
   114d4:	2211c83a 	sub	r8,r4,r8
   114d8:	1204983a 	sll	r2,r2,r8
   114dc:	88a2b03a 	or	r17,r17,r2
   114e0:	8822c03a 	cmpne	r17,r17,zero
   114e4:	1c62b03a 	or	r17,r3,r17
   114e8:	0011883a 	mov	r8,zero
   114ec:	0021883a 	mov	r16,zero
   114f0:	003f7106 	br	112b8 <__alt_data_end+0xf00112b8>
   114f4:	193ff804 	addi	r4,r3,-32
   114f8:	00800804 	movi	r2,32
   114fc:	4908d83a 	srl	r4,r9,r4
   11500:	18804526 	beq	r3,r2,11618 <__adddf3+0x564>
   11504:	00801004 	movi	r2,64
   11508:	10c5c83a 	sub	r2,r2,r3
   1150c:	4886983a 	sll	r3,r9,r2
   11510:	198cb03a 	or	r6,r3,r6
   11514:	300cc03a 	cmpne	r6,r6,zero
   11518:	218cb03a 	or	r6,r4,r6
   1151c:	0007883a 	mov	r3,zero
   11520:	003f3b06 	br	11210 <__alt_data_end+0xf0011210>
   11524:	80002a26 	beq	r16,zero,115d0 <__adddf3+0x51c>
   11528:	0101ffc4 	movi	r4,2047
   1152c:	11006826 	beq	r2,r4,116d0 <__adddf3+0x61c>
   11530:	00c7c83a 	sub	r3,zero,r3
   11534:	42002034 	orhi	r8,r8,128
   11538:	01000e04 	movi	r4,56
   1153c:	20c07c16 	blt	r4,r3,11730 <__adddf3+0x67c>
   11540:	010007c4 	movi	r4,31
   11544:	20c0da16 	blt	r4,r3,118b0 <__adddf3+0x7fc>
   11548:	01000804 	movi	r4,32
   1154c:	20c9c83a 	sub	r4,r4,r3
   11550:	4114983a 	sll	r10,r8,r4
   11554:	88cad83a 	srl	r5,r17,r3
   11558:	8908983a 	sll	r4,r17,r4
   1155c:	40c6d83a 	srl	r3,r8,r3
   11560:	5162b03a 	or	r17,r10,r5
   11564:	2008c03a 	cmpne	r4,r4,zero
   11568:	8922b03a 	or	r17,r17,r4
   1156c:	3463c83a 	sub	r17,r6,r17
   11570:	48c7c83a 	sub	r3,r9,r3
   11574:	344d803a 	cmpltu	r6,r6,r17
   11578:	1991c83a 	sub	r8,r3,r6
   1157c:	1021883a 	mov	r16,r2
   11580:	3825883a 	mov	r18,r7
   11584:	003f2706 	br	11224 <__alt_data_end+0xf0011224>
   11588:	24d0b03a 	or	r8,r4,r19
   1158c:	40001b1e 	bne	r8,zero,115fc <__adddf3+0x548>
   11590:	0005883a 	mov	r2,zero
   11594:	0007883a 	mov	r3,zero
   11598:	0021883a 	mov	r16,zero
   1159c:	003f4d06 	br	112d4 <__alt_data_end+0xf00112d4>
   115a0:	008007c4 	movi	r2,31
   115a4:	11003c16 	blt	r2,r4,11698 <__adddf3+0x5e4>
   115a8:	00800804 	movi	r2,32
   115ac:	1105c83a 	sub	r2,r2,r4
   115b0:	488e983a 	sll	r7,r9,r2
   115b4:	310ad83a 	srl	r5,r6,r4
   115b8:	3084983a 	sll	r2,r6,r2
   115bc:	4912d83a 	srl	r9,r9,r4
   115c0:	394ab03a 	or	r5,r7,r5
   115c4:	1004c03a 	cmpne	r2,r2,zero
   115c8:	288ab03a 	or	r5,r5,r2
   115cc:	003f5306 	br	1131c <__alt_data_end+0xf001131c>
   115d0:	4448b03a 	or	r4,r8,r17
   115d4:	20003e26 	beq	r4,zero,116d0 <__adddf3+0x61c>
   115d8:	00c6303a 	nor	r3,zero,r3
   115dc:	18003a1e 	bne	r3,zero,116c8 <__adddf3+0x614>
   115e0:	3463c83a 	sub	r17,r6,r17
   115e4:	4a07c83a 	sub	r3,r9,r8
   115e8:	344d803a 	cmpltu	r6,r6,r17
   115ec:	1991c83a 	sub	r8,r3,r6
   115f0:	1021883a 	mov	r16,r2
   115f4:	3825883a 	mov	r18,r7
   115f8:	003f0a06 	br	11224 <__alt_data_end+0xf0011224>
   115fc:	2023883a 	mov	r17,r4
   11600:	003f0d06 	br	11238 <__alt_data_end+0xf0011238>
   11604:	0081ffc4 	movi	r2,2047
   11608:	80bf3f1e 	bne	r16,r2,11308 <__alt_data_end+0xf0011308>
   1160c:	003ec806 	br	11130 <__alt_data_end+0xf0011130>
   11610:	0005883a 	mov	r2,zero
   11614:	003fb106 	br	114dc <__alt_data_end+0xf00114dc>
   11618:	0007883a 	mov	r3,zero
   1161c:	003fbc06 	br	11510 <__alt_data_end+0xf0011510>
   11620:	4444b03a 	or	r2,r8,r17
   11624:	8000871e 	bne	r16,zero,11844 <__adddf3+0x790>
   11628:	1000ba26 	beq	r2,zero,11914 <__adddf3+0x860>
   1162c:	4984b03a 	or	r2,r9,r6
   11630:	103ebf26 	beq	r2,zero,11130 <__alt_data_end+0xf0011130>
   11634:	8985883a 	add	r2,r17,r6
   11638:	4247883a 	add	r3,r8,r9
   1163c:	1451803a 	cmpltu	r8,r2,r17
   11640:	40d1883a 	add	r8,r8,r3
   11644:	40c0202c 	andhi	r3,r8,128
   11648:	1023883a 	mov	r17,r2
   1164c:	183f1a26 	beq	r3,zero,112b8 <__alt_data_end+0xf00112b8>
   11650:	00bfe034 	movhi	r2,65408
   11654:	10bfffc4 	addi	r2,r2,-1
   11658:	2021883a 	mov	r16,r4
   1165c:	4090703a 	and	r8,r8,r2
   11660:	003eb306 	br	11130 <__alt_data_end+0xf0011130>
   11664:	4444b03a 	or	r2,r8,r17
   11668:	8000291e 	bne	r16,zero,11710 <__adddf3+0x65c>
   1166c:	10004b1e 	bne	r2,zero,1179c <__adddf3+0x6e8>
   11670:	4990b03a 	or	r8,r9,r6
   11674:	40008b26 	beq	r8,zero,118a4 <__adddf3+0x7f0>
   11678:	4811883a 	mov	r8,r9
   1167c:	3023883a 	mov	r17,r6
   11680:	3825883a 	mov	r18,r7
   11684:	003eaa06 	br	11130 <__alt_data_end+0xf0011130>
   11688:	1021883a 	mov	r16,r2
   1168c:	0011883a 	mov	r8,zero
   11690:	0005883a 	mov	r2,zero
   11694:	003f0f06 	br	112d4 <__alt_data_end+0xf00112d4>
   11698:	217ff804 	addi	r5,r4,-32
   1169c:	00800804 	movi	r2,32
   116a0:	494ad83a 	srl	r5,r9,r5
   116a4:	20807d26 	beq	r4,r2,1189c <__adddf3+0x7e8>
   116a8:	00801004 	movi	r2,64
   116ac:	1109c83a 	sub	r4,r2,r4
   116b0:	4912983a 	sll	r9,r9,r4
   116b4:	498cb03a 	or	r6,r9,r6
   116b8:	300cc03a 	cmpne	r6,r6,zero
   116bc:	298ab03a 	or	r5,r5,r6
   116c0:	0013883a 	mov	r9,zero
   116c4:	003f1506 	br	1131c <__alt_data_end+0xf001131c>
   116c8:	0101ffc4 	movi	r4,2047
   116cc:	113f9a1e 	bne	r2,r4,11538 <__alt_data_end+0xf0011538>
   116d0:	4811883a 	mov	r8,r9
   116d4:	3023883a 	mov	r17,r6
   116d8:	1021883a 	mov	r16,r2
   116dc:	3825883a 	mov	r18,r7
   116e0:	003e9306 	br	11130 <__alt_data_end+0xf0011130>
   116e4:	8000161e 	bne	r16,zero,11740 <__adddf3+0x68c>
   116e8:	444ab03a 	or	r5,r8,r17
   116ec:	28005126 	beq	r5,zero,11834 <__adddf3+0x780>
   116f0:	0108303a 	nor	r4,zero,r4
   116f4:	20004d1e 	bne	r4,zero,1182c <__adddf3+0x778>
   116f8:	89a3883a 	add	r17,r17,r6
   116fc:	4253883a 	add	r9,r8,r9
   11700:	898d803a 	cmpltu	r6,r17,r6
   11704:	3251883a 	add	r8,r6,r9
   11708:	1021883a 	mov	r16,r2
   1170c:	003f0806 	br	11330 <__alt_data_end+0xf0011330>
   11710:	1000301e 	bne	r2,zero,117d4 <__adddf3+0x720>
   11714:	4984b03a 	or	r2,r9,r6
   11718:	10007126 	beq	r2,zero,118e0 <__adddf3+0x82c>
   1171c:	4811883a 	mov	r8,r9
   11720:	3023883a 	mov	r17,r6
   11724:	3825883a 	mov	r18,r7
   11728:	0401ffc4 	movi	r16,2047
   1172c:	003e8006 	br	11130 <__alt_data_end+0xf0011130>
   11730:	4462b03a 	or	r17,r8,r17
   11734:	8822c03a 	cmpne	r17,r17,zero
   11738:	0007883a 	mov	r3,zero
   1173c:	003f8b06 	br	1156c <__alt_data_end+0xf001156c>
   11740:	0141ffc4 	movi	r5,2047
   11744:	11403b26 	beq	r2,r5,11834 <__adddf3+0x780>
   11748:	0109c83a 	sub	r4,zero,r4
   1174c:	42002034 	orhi	r8,r8,128
   11750:	01400e04 	movi	r5,56
   11754:	29006716 	blt	r5,r4,118f4 <__adddf3+0x840>
   11758:	014007c4 	movi	r5,31
   1175c:	29007016 	blt	r5,r4,11920 <__adddf3+0x86c>
   11760:	01400804 	movi	r5,32
   11764:	290bc83a 	sub	r5,r5,r4
   11768:	4154983a 	sll	r10,r8,r5
   1176c:	890ed83a 	srl	r7,r17,r4
   11770:	894a983a 	sll	r5,r17,r5
   11774:	4108d83a 	srl	r4,r8,r4
   11778:	51e2b03a 	or	r17,r10,r7
   1177c:	280ac03a 	cmpne	r5,r5,zero
   11780:	8962b03a 	or	r17,r17,r5
   11784:	89a3883a 	add	r17,r17,r6
   11788:	2253883a 	add	r9,r4,r9
   1178c:	898d803a 	cmpltu	r6,r17,r6
   11790:	3251883a 	add	r8,r6,r9
   11794:	1021883a 	mov	r16,r2
   11798:	003ee506 	br	11330 <__alt_data_end+0xf0011330>
   1179c:	4984b03a 	or	r2,r9,r6
   117a0:	103e6326 	beq	r2,zero,11130 <__alt_data_end+0xf0011130>
   117a4:	8987c83a 	sub	r3,r17,r6
   117a8:	88c9803a 	cmpltu	r4,r17,r3
   117ac:	4245c83a 	sub	r2,r8,r9
   117b0:	1105c83a 	sub	r2,r2,r4
   117b4:	1100202c 	andhi	r4,r2,128
   117b8:	203ebb26 	beq	r4,zero,112a8 <__alt_data_end+0xf00112a8>
   117bc:	3463c83a 	sub	r17,r6,r17
   117c0:	4a07c83a 	sub	r3,r9,r8
   117c4:	344d803a 	cmpltu	r6,r6,r17
   117c8:	1991c83a 	sub	r8,r3,r6
   117cc:	3825883a 	mov	r18,r7
   117d0:	003e5706 	br	11130 <__alt_data_end+0xf0011130>
   117d4:	4984b03a 	or	r2,r9,r6
   117d8:	10002e26 	beq	r2,zero,11894 <__adddf3+0x7e0>
   117dc:	4004d0fa 	srli	r2,r8,3
   117e0:	8822d0fa 	srli	r17,r17,3
   117e4:	4010977a 	slli	r8,r8,29
   117e8:	10c0022c 	andhi	r3,r2,8
   117ec:	4462b03a 	or	r17,r8,r17
   117f0:	18000826 	beq	r3,zero,11814 <__adddf3+0x760>
   117f4:	4808d0fa 	srli	r4,r9,3
   117f8:	20c0022c 	andhi	r3,r4,8
   117fc:	1800051e 	bne	r3,zero,11814 <__adddf3+0x760>
   11800:	300cd0fa 	srli	r6,r6,3
   11804:	4806977a 	slli	r3,r9,29
   11808:	2005883a 	mov	r2,r4
   1180c:	3825883a 	mov	r18,r7
   11810:	19a2b03a 	or	r17,r3,r6
   11814:	8810d77a 	srli	r8,r17,29
   11818:	100490fa 	slli	r2,r2,3
   1181c:	882290fa 	slli	r17,r17,3
   11820:	0401ffc4 	movi	r16,2047
   11824:	4090b03a 	or	r8,r8,r2
   11828:	003e4106 	br	11130 <__alt_data_end+0xf0011130>
   1182c:	0141ffc4 	movi	r5,2047
   11830:	117fc71e 	bne	r2,r5,11750 <__alt_data_end+0xf0011750>
   11834:	4811883a 	mov	r8,r9
   11838:	3023883a 	mov	r17,r6
   1183c:	1021883a 	mov	r16,r2
   11840:	003e3b06 	br	11130 <__alt_data_end+0xf0011130>
   11844:	10002f26 	beq	r2,zero,11904 <__adddf3+0x850>
   11848:	4984b03a 	or	r2,r9,r6
   1184c:	10001126 	beq	r2,zero,11894 <__adddf3+0x7e0>
   11850:	4004d0fa 	srli	r2,r8,3
   11854:	8822d0fa 	srli	r17,r17,3
   11858:	4010977a 	slli	r8,r8,29
   1185c:	10c0022c 	andhi	r3,r2,8
   11860:	4462b03a 	or	r17,r8,r17
   11864:	183feb26 	beq	r3,zero,11814 <__alt_data_end+0xf0011814>
   11868:	4808d0fa 	srli	r4,r9,3
   1186c:	20c0022c 	andhi	r3,r4,8
   11870:	183fe81e 	bne	r3,zero,11814 <__alt_data_end+0xf0011814>
   11874:	300cd0fa 	srli	r6,r6,3
   11878:	4806977a 	slli	r3,r9,29
   1187c:	2005883a 	mov	r2,r4
   11880:	19a2b03a 	or	r17,r3,r6
   11884:	003fe306 	br	11814 <__alt_data_end+0xf0011814>
   11888:	0011883a 	mov	r8,zero
   1188c:	0005883a 	mov	r2,zero
   11890:	003e3f06 	br	11190 <__alt_data_end+0xf0011190>
   11894:	0401ffc4 	movi	r16,2047
   11898:	003e2506 	br	11130 <__alt_data_end+0xf0011130>
   1189c:	0013883a 	mov	r9,zero
   118a0:	003f8406 	br	116b4 <__alt_data_end+0xf00116b4>
   118a4:	0005883a 	mov	r2,zero
   118a8:	0007883a 	mov	r3,zero
   118ac:	003e8906 	br	112d4 <__alt_data_end+0xf00112d4>
   118b0:	197ff804 	addi	r5,r3,-32
   118b4:	01000804 	movi	r4,32
   118b8:	414ad83a 	srl	r5,r8,r5
   118bc:	19002426 	beq	r3,r4,11950 <__adddf3+0x89c>
   118c0:	01001004 	movi	r4,64
   118c4:	20c7c83a 	sub	r3,r4,r3
   118c8:	40c6983a 	sll	r3,r8,r3
   118cc:	1c46b03a 	or	r3,r3,r17
   118d0:	1806c03a 	cmpne	r3,r3,zero
   118d4:	28e2b03a 	or	r17,r5,r3
   118d8:	0007883a 	mov	r3,zero
   118dc:	003f2306 	br	1156c <__alt_data_end+0xf001156c>
   118e0:	0007883a 	mov	r3,zero
   118e4:	5811883a 	mov	r8,r11
   118e8:	00bfffc4 	movi	r2,-1
   118ec:	0401ffc4 	movi	r16,2047
   118f0:	003e7806 	br	112d4 <__alt_data_end+0xf00112d4>
   118f4:	4462b03a 	or	r17,r8,r17
   118f8:	8822c03a 	cmpne	r17,r17,zero
   118fc:	0009883a 	mov	r4,zero
   11900:	003fa006 	br	11784 <__alt_data_end+0xf0011784>
   11904:	4811883a 	mov	r8,r9
   11908:	3023883a 	mov	r17,r6
   1190c:	0401ffc4 	movi	r16,2047
   11910:	003e0706 	br	11130 <__alt_data_end+0xf0011130>
   11914:	4811883a 	mov	r8,r9
   11918:	3023883a 	mov	r17,r6
   1191c:	003e0406 	br	11130 <__alt_data_end+0xf0011130>
   11920:	21fff804 	addi	r7,r4,-32
   11924:	01400804 	movi	r5,32
   11928:	41ced83a 	srl	r7,r8,r7
   1192c:	21400a26 	beq	r4,r5,11958 <__adddf3+0x8a4>
   11930:	01401004 	movi	r5,64
   11934:	2909c83a 	sub	r4,r5,r4
   11938:	4108983a 	sll	r4,r8,r4
   1193c:	2448b03a 	or	r4,r4,r17
   11940:	2008c03a 	cmpne	r4,r4,zero
   11944:	3922b03a 	or	r17,r7,r4
   11948:	0009883a 	mov	r4,zero
   1194c:	003f8d06 	br	11784 <__alt_data_end+0xf0011784>
   11950:	0007883a 	mov	r3,zero
   11954:	003fdd06 	br	118cc <__alt_data_end+0xf00118cc>
   11958:	0009883a 	mov	r4,zero
   1195c:	003ff706 	br	1193c <__alt_data_end+0xf001193c>

00011960 <__eqdf2>:
   11960:	2804d53a 	srli	r2,r5,20
   11964:	3806d53a 	srli	r3,r7,20
   11968:	02000434 	movhi	r8,16
   1196c:	423fffc4 	addi	r8,r8,-1
   11970:	1081ffcc 	andi	r2,r2,2047
   11974:	0281ffc4 	movi	r10,2047
   11978:	2a12703a 	and	r9,r5,r8
   1197c:	18c1ffcc 	andi	r3,r3,2047
   11980:	3a10703a 	and	r8,r7,r8
   11984:	280ad7fa 	srli	r5,r5,31
   11988:	380ed7fa 	srli	r7,r7,31
   1198c:	12801026 	beq	r2,r10,119d0 <__eqdf2+0x70>
   11990:	0281ffc4 	movi	r10,2047
   11994:	1a800a26 	beq	r3,r10,119c0 <__eqdf2+0x60>
   11998:	10c00226 	beq	r2,r3,119a4 <__eqdf2+0x44>
   1199c:	00800044 	movi	r2,1
   119a0:	f800283a 	ret
   119a4:	4a3ffd1e 	bne	r9,r8,1199c <__alt_data_end+0xf001199c>
   119a8:	21bffc1e 	bne	r4,r6,1199c <__alt_data_end+0xf001199c>
   119ac:	29c00c26 	beq	r5,r7,119e0 <__eqdf2+0x80>
   119b0:	103ffa1e 	bne	r2,zero,1199c <__alt_data_end+0xf001199c>
   119b4:	2244b03a 	or	r2,r4,r9
   119b8:	1004c03a 	cmpne	r2,r2,zero
   119bc:	f800283a 	ret
   119c0:	3214b03a 	or	r10,r6,r8
   119c4:	503ff426 	beq	r10,zero,11998 <__alt_data_end+0xf0011998>
   119c8:	00800044 	movi	r2,1
   119cc:	f800283a 	ret
   119d0:	2254b03a 	or	r10,r4,r9
   119d4:	503fee26 	beq	r10,zero,11990 <__alt_data_end+0xf0011990>
   119d8:	00800044 	movi	r2,1
   119dc:	f800283a 	ret
   119e0:	0005883a 	mov	r2,zero
   119e4:	f800283a 	ret

000119e8 <__gedf2>:
   119e8:	2804d53a 	srli	r2,r5,20
   119ec:	3806d53a 	srli	r3,r7,20
   119f0:	02000434 	movhi	r8,16
   119f4:	423fffc4 	addi	r8,r8,-1
   119f8:	1081ffcc 	andi	r2,r2,2047
   119fc:	0241ffc4 	movi	r9,2047
   11a00:	2a14703a 	and	r10,r5,r8
   11a04:	18c1ffcc 	andi	r3,r3,2047
   11a08:	3a10703a 	and	r8,r7,r8
   11a0c:	280ad7fa 	srli	r5,r5,31
   11a10:	380ed7fa 	srli	r7,r7,31
   11a14:	12401d26 	beq	r2,r9,11a8c <__gedf2+0xa4>
   11a18:	0241ffc4 	movi	r9,2047
   11a1c:	1a401226 	beq	r3,r9,11a68 <__gedf2+0x80>
   11a20:	1000081e 	bne	r2,zero,11a44 <__gedf2+0x5c>
   11a24:	2296b03a 	or	r11,r4,r10
   11a28:	5813003a 	cmpeq	r9,r11,zero
   11a2c:	1800091e 	bne	r3,zero,11a54 <__gedf2+0x6c>
   11a30:	3218b03a 	or	r12,r6,r8
   11a34:	6000071e 	bne	r12,zero,11a54 <__gedf2+0x6c>
   11a38:	0005883a 	mov	r2,zero
   11a3c:	5800101e 	bne	r11,zero,11a80 <__gedf2+0x98>
   11a40:	f800283a 	ret
   11a44:	18000c1e 	bne	r3,zero,11a78 <__gedf2+0x90>
   11a48:	3212b03a 	or	r9,r6,r8
   11a4c:	48000c26 	beq	r9,zero,11a80 <__gedf2+0x98>
   11a50:	0013883a 	mov	r9,zero
   11a54:	39c03fcc 	andi	r7,r7,255
   11a58:	48000826 	beq	r9,zero,11a7c <__gedf2+0x94>
   11a5c:	38000926 	beq	r7,zero,11a84 <__gedf2+0x9c>
   11a60:	00800044 	movi	r2,1
   11a64:	f800283a 	ret
   11a68:	3212b03a 	or	r9,r6,r8
   11a6c:	483fec26 	beq	r9,zero,11a20 <__alt_data_end+0xf0011a20>
   11a70:	00bfff84 	movi	r2,-2
   11a74:	f800283a 	ret
   11a78:	39c03fcc 	andi	r7,r7,255
   11a7c:	29c00626 	beq	r5,r7,11a98 <__gedf2+0xb0>
   11a80:	283ff726 	beq	r5,zero,11a60 <__alt_data_end+0xf0011a60>
   11a84:	00bfffc4 	movi	r2,-1
   11a88:	f800283a 	ret
   11a8c:	2292b03a 	or	r9,r4,r10
   11a90:	483fe126 	beq	r9,zero,11a18 <__alt_data_end+0xf0011a18>
   11a94:	003ff606 	br	11a70 <__alt_data_end+0xf0011a70>
   11a98:	18bff916 	blt	r3,r2,11a80 <__alt_data_end+0xf0011a80>
   11a9c:	10c00316 	blt	r2,r3,11aac <__gedf2+0xc4>
   11aa0:	42bff736 	bltu	r8,r10,11a80 <__alt_data_end+0xf0011a80>
   11aa4:	52000326 	beq	r10,r8,11ab4 <__gedf2+0xcc>
   11aa8:	5200042e 	bgeu	r10,r8,11abc <__gedf2+0xd4>
   11aac:	283fec1e 	bne	r5,zero,11a60 <__alt_data_end+0xf0011a60>
   11ab0:	003ff406 	br	11a84 <__alt_data_end+0xf0011a84>
   11ab4:	313ff236 	bltu	r6,r4,11a80 <__alt_data_end+0xf0011a80>
   11ab8:	21bffc36 	bltu	r4,r6,11aac <__alt_data_end+0xf0011aac>
   11abc:	0005883a 	mov	r2,zero
   11ac0:	f800283a 	ret

00011ac4 <__ledf2>:
   11ac4:	2804d53a 	srli	r2,r5,20
   11ac8:	3810d53a 	srli	r8,r7,20
   11acc:	00c00434 	movhi	r3,16
   11ad0:	18ffffc4 	addi	r3,r3,-1
   11ad4:	1081ffcc 	andi	r2,r2,2047
   11ad8:	0241ffc4 	movi	r9,2047
   11adc:	28d4703a 	and	r10,r5,r3
   11ae0:	4201ffcc 	andi	r8,r8,2047
   11ae4:	38c6703a 	and	r3,r7,r3
   11ae8:	280ad7fa 	srli	r5,r5,31
   11aec:	380ed7fa 	srli	r7,r7,31
   11af0:	12401f26 	beq	r2,r9,11b70 <__ledf2+0xac>
   11af4:	0241ffc4 	movi	r9,2047
   11af8:	42401426 	beq	r8,r9,11b4c <__ledf2+0x88>
   11afc:	1000091e 	bne	r2,zero,11b24 <__ledf2+0x60>
   11b00:	2296b03a 	or	r11,r4,r10
   11b04:	5813003a 	cmpeq	r9,r11,zero
   11b08:	29403fcc 	andi	r5,r5,255
   11b0c:	40000a1e 	bne	r8,zero,11b38 <__ledf2+0x74>
   11b10:	30d8b03a 	or	r12,r6,r3
   11b14:	6000081e 	bne	r12,zero,11b38 <__ledf2+0x74>
   11b18:	0005883a 	mov	r2,zero
   11b1c:	5800111e 	bne	r11,zero,11b64 <__ledf2+0xa0>
   11b20:	f800283a 	ret
   11b24:	29403fcc 	andi	r5,r5,255
   11b28:	40000c1e 	bne	r8,zero,11b5c <__ledf2+0x98>
   11b2c:	30d2b03a 	or	r9,r6,r3
   11b30:	48000c26 	beq	r9,zero,11b64 <__ledf2+0xa0>
   11b34:	0013883a 	mov	r9,zero
   11b38:	39c03fcc 	andi	r7,r7,255
   11b3c:	48000826 	beq	r9,zero,11b60 <__ledf2+0x9c>
   11b40:	38001126 	beq	r7,zero,11b88 <__ledf2+0xc4>
   11b44:	00800044 	movi	r2,1
   11b48:	f800283a 	ret
   11b4c:	30d2b03a 	or	r9,r6,r3
   11b50:	483fea26 	beq	r9,zero,11afc <__alt_data_end+0xf0011afc>
   11b54:	00800084 	movi	r2,2
   11b58:	f800283a 	ret
   11b5c:	39c03fcc 	andi	r7,r7,255
   11b60:	39400726 	beq	r7,r5,11b80 <__ledf2+0xbc>
   11b64:	2800081e 	bne	r5,zero,11b88 <__ledf2+0xc4>
   11b68:	00800044 	movi	r2,1
   11b6c:	f800283a 	ret
   11b70:	2292b03a 	or	r9,r4,r10
   11b74:	483fdf26 	beq	r9,zero,11af4 <__alt_data_end+0xf0011af4>
   11b78:	00800084 	movi	r2,2
   11b7c:	f800283a 	ret
   11b80:	4080030e 	bge	r8,r2,11b90 <__ledf2+0xcc>
   11b84:	383fef26 	beq	r7,zero,11b44 <__alt_data_end+0xf0011b44>
   11b88:	00bfffc4 	movi	r2,-1
   11b8c:	f800283a 	ret
   11b90:	123feb16 	blt	r2,r8,11b40 <__alt_data_end+0xf0011b40>
   11b94:	1abff336 	bltu	r3,r10,11b64 <__alt_data_end+0xf0011b64>
   11b98:	50c00326 	beq	r10,r3,11ba8 <__ledf2+0xe4>
   11b9c:	50c0042e 	bgeu	r10,r3,11bb0 <__ledf2+0xec>
   11ba0:	283fe81e 	bne	r5,zero,11b44 <__alt_data_end+0xf0011b44>
   11ba4:	003ff806 	br	11b88 <__alt_data_end+0xf0011b88>
   11ba8:	313fee36 	bltu	r6,r4,11b64 <__alt_data_end+0xf0011b64>
   11bac:	21bffc36 	bltu	r4,r6,11ba0 <__alt_data_end+0xf0011ba0>
   11bb0:	0005883a 	mov	r2,zero
   11bb4:	f800283a 	ret

00011bb8 <__muldf3>:
   11bb8:	defff304 	addi	sp,sp,-52
   11bbc:	2804d53a 	srli	r2,r5,20
   11bc0:	dd800915 	stw	r22,36(sp)
   11bc4:	282cd7fa 	srli	r22,r5,31
   11bc8:	dc000315 	stw	r16,12(sp)
   11bcc:	04000434 	movhi	r16,16
   11bd0:	dd400815 	stw	r21,32(sp)
   11bd4:	dc800515 	stw	r18,20(sp)
   11bd8:	843fffc4 	addi	r16,r16,-1
   11bdc:	dfc00c15 	stw	ra,48(sp)
   11be0:	df000b15 	stw	fp,44(sp)
   11be4:	ddc00a15 	stw	r23,40(sp)
   11be8:	dd000715 	stw	r20,28(sp)
   11bec:	dcc00615 	stw	r19,24(sp)
   11bf0:	dc400415 	stw	r17,16(sp)
   11bf4:	1481ffcc 	andi	r18,r2,2047
   11bf8:	2c20703a 	and	r16,r5,r16
   11bfc:	b02b883a 	mov	r21,r22
   11c00:	b2403fcc 	andi	r9,r22,255
   11c04:	90006026 	beq	r18,zero,11d88 <__muldf3+0x1d0>
   11c08:	0081ffc4 	movi	r2,2047
   11c0c:	2029883a 	mov	r20,r4
   11c10:	90803626 	beq	r18,r2,11cec <__muldf3+0x134>
   11c14:	80800434 	orhi	r2,r16,16
   11c18:	100490fa 	slli	r2,r2,3
   11c1c:	2020d77a 	srli	r16,r4,29
   11c20:	202890fa 	slli	r20,r4,3
   11c24:	94bf0044 	addi	r18,r18,-1023
   11c28:	80a0b03a 	or	r16,r16,r2
   11c2c:	0027883a 	mov	r19,zero
   11c30:	0039883a 	mov	fp,zero
   11c34:	3804d53a 	srli	r2,r7,20
   11c38:	382ed7fa 	srli	r23,r7,31
   11c3c:	04400434 	movhi	r17,16
   11c40:	8c7fffc4 	addi	r17,r17,-1
   11c44:	1081ffcc 	andi	r2,r2,2047
   11c48:	3011883a 	mov	r8,r6
   11c4c:	3c62703a 	and	r17,r7,r17
   11c50:	ba803fcc 	andi	r10,r23,255
   11c54:	10006d26 	beq	r2,zero,11e0c <__muldf3+0x254>
   11c58:	00c1ffc4 	movi	r3,2047
   11c5c:	10c06526 	beq	r2,r3,11df4 <__muldf3+0x23c>
   11c60:	88c00434 	orhi	r3,r17,16
   11c64:	180690fa 	slli	r3,r3,3
   11c68:	3022d77a 	srli	r17,r6,29
   11c6c:	301090fa 	slli	r8,r6,3
   11c70:	10bf0044 	addi	r2,r2,-1023
   11c74:	88e2b03a 	or	r17,r17,r3
   11c78:	000b883a 	mov	r5,zero
   11c7c:	9085883a 	add	r2,r18,r2
   11c80:	2cc8b03a 	or	r4,r5,r19
   11c84:	00c003c4 	movi	r3,15
   11c88:	bdacf03a 	xor	r22,r23,r22
   11c8c:	12c00044 	addi	r11,r2,1
   11c90:	19009936 	bltu	r3,r4,11ef8 <__muldf3+0x340>
   11c94:	200890ba 	slli	r4,r4,2
   11c98:	00c00074 	movhi	r3,1
   11c9c:	18c72b04 	addi	r3,r3,7340
   11ca0:	20c9883a 	add	r4,r4,r3
   11ca4:	20c00017 	ldw	r3,0(r4)
   11ca8:	1800683a 	jmp	r3
   11cac:	00011ef8 	rdprs	zero,zero,1147
   11cb0:	00011d0c 	andi	zero,zero,1140
   11cb4:	00011d0c 	andi	zero,zero,1140
   11cb8:	00011d08 	cmpgei	zero,zero,1140
   11cbc:	00011ed4 	movui	zero,1147
   11cc0:	00011ed4 	movui	zero,1147
   11cc4:	00011ebc 	xorhi	zero,zero,1146
   11cc8:	00011d08 	cmpgei	zero,zero,1140
   11ccc:	00011ed4 	movui	zero,1147
   11cd0:	00011ebc 	xorhi	zero,zero,1146
   11cd4:	00011ed4 	movui	zero,1147
   11cd8:	00011d08 	cmpgei	zero,zero,1140
   11cdc:	00011ee4 	muli	zero,zero,1147
   11ce0:	00011ee4 	muli	zero,zero,1147
   11ce4:	00011ee4 	muli	zero,zero,1147
   11ce8:	00012100 	call	1210 <prvHeapInit>
   11cec:	2404b03a 	or	r2,r4,r16
   11cf0:	10006f1e 	bne	r2,zero,11eb0 <__muldf3+0x2f8>
   11cf4:	04c00204 	movi	r19,8
   11cf8:	0021883a 	mov	r16,zero
   11cfc:	0029883a 	mov	r20,zero
   11d00:	07000084 	movi	fp,2
   11d04:	003fcb06 	br	11c34 <__alt_data_end+0xf0011c34>
   11d08:	502d883a 	mov	r22,r10
   11d0c:	00800084 	movi	r2,2
   11d10:	28805726 	beq	r5,r2,11e70 <__muldf3+0x2b8>
   11d14:	008000c4 	movi	r2,3
   11d18:	28816626 	beq	r5,r2,122b4 <__muldf3+0x6fc>
   11d1c:	00800044 	movi	r2,1
   11d20:	2881411e 	bne	r5,r2,12228 <__muldf3+0x670>
   11d24:	b02b883a 	mov	r21,r22
   11d28:	0005883a 	mov	r2,zero
   11d2c:	000b883a 	mov	r5,zero
   11d30:	0029883a 	mov	r20,zero
   11d34:	1004953a 	slli	r2,r2,20
   11d38:	a8c03fcc 	andi	r3,r21,255
   11d3c:	04400434 	movhi	r17,16
   11d40:	8c7fffc4 	addi	r17,r17,-1
   11d44:	180697fa 	slli	r3,r3,31
   11d48:	2c4a703a 	and	r5,r5,r17
   11d4c:	288ab03a 	or	r5,r5,r2
   11d50:	28c6b03a 	or	r3,r5,r3
   11d54:	a005883a 	mov	r2,r20
   11d58:	dfc00c17 	ldw	ra,48(sp)
   11d5c:	df000b17 	ldw	fp,44(sp)
   11d60:	ddc00a17 	ldw	r23,40(sp)
   11d64:	dd800917 	ldw	r22,36(sp)
   11d68:	dd400817 	ldw	r21,32(sp)
   11d6c:	dd000717 	ldw	r20,28(sp)
   11d70:	dcc00617 	ldw	r19,24(sp)
   11d74:	dc800517 	ldw	r18,20(sp)
   11d78:	dc400417 	ldw	r17,16(sp)
   11d7c:	dc000317 	ldw	r16,12(sp)
   11d80:	dec00d04 	addi	sp,sp,52
   11d84:	f800283a 	ret
   11d88:	2404b03a 	or	r2,r4,r16
   11d8c:	2027883a 	mov	r19,r4
   11d90:	10004226 	beq	r2,zero,11e9c <__muldf3+0x2e4>
   11d94:	8000fc26 	beq	r16,zero,12188 <__muldf3+0x5d0>
   11d98:	8009883a 	mov	r4,r16
   11d9c:	d9800215 	stw	r6,8(sp)
   11da0:	d9c00015 	stw	r7,0(sp)
   11da4:	da400115 	stw	r9,4(sp)
   11da8:	0006d1c0 	call	6d1c <__clzsi2>
   11dac:	d9800217 	ldw	r6,8(sp)
   11db0:	d9c00017 	ldw	r7,0(sp)
   11db4:	da400117 	ldw	r9,4(sp)
   11db8:	113ffd44 	addi	r4,r2,-11
   11dbc:	00c00704 	movi	r3,28
   11dc0:	1900ed16 	blt	r3,r4,12178 <__muldf3+0x5c0>
   11dc4:	00c00744 	movi	r3,29
   11dc8:	147ffe04 	addi	r17,r2,-8
   11dcc:	1907c83a 	sub	r3,r3,r4
   11dd0:	8460983a 	sll	r16,r16,r17
   11dd4:	98c6d83a 	srl	r3,r19,r3
   11dd8:	9c68983a 	sll	r20,r19,r17
   11ddc:	1c20b03a 	or	r16,r3,r16
   11de0:	1080fcc4 	addi	r2,r2,1011
   11de4:	00a5c83a 	sub	r18,zero,r2
   11de8:	0027883a 	mov	r19,zero
   11dec:	0039883a 	mov	fp,zero
   11df0:	003f9006 	br	11c34 <__alt_data_end+0xf0011c34>
   11df4:	3446b03a 	or	r3,r6,r17
   11df8:	1800261e 	bne	r3,zero,11e94 <__muldf3+0x2dc>
   11dfc:	0023883a 	mov	r17,zero
   11e00:	0011883a 	mov	r8,zero
   11e04:	01400084 	movi	r5,2
   11e08:	003f9c06 	br	11c7c <__alt_data_end+0xf0011c7c>
   11e0c:	3446b03a 	or	r3,r6,r17
   11e10:	18001c26 	beq	r3,zero,11e84 <__muldf3+0x2cc>
   11e14:	8800ce26 	beq	r17,zero,12150 <__muldf3+0x598>
   11e18:	8809883a 	mov	r4,r17
   11e1c:	d9800215 	stw	r6,8(sp)
   11e20:	da400115 	stw	r9,4(sp)
   11e24:	da800015 	stw	r10,0(sp)
   11e28:	0006d1c0 	call	6d1c <__clzsi2>
   11e2c:	d9800217 	ldw	r6,8(sp)
   11e30:	da400117 	ldw	r9,4(sp)
   11e34:	da800017 	ldw	r10,0(sp)
   11e38:	113ffd44 	addi	r4,r2,-11
   11e3c:	00c00704 	movi	r3,28
   11e40:	1900bf16 	blt	r3,r4,12140 <__muldf3+0x588>
   11e44:	00c00744 	movi	r3,29
   11e48:	123ffe04 	addi	r8,r2,-8
   11e4c:	1907c83a 	sub	r3,r3,r4
   11e50:	8a22983a 	sll	r17,r17,r8
   11e54:	30c6d83a 	srl	r3,r6,r3
   11e58:	3210983a 	sll	r8,r6,r8
   11e5c:	1c62b03a 	or	r17,r3,r17
   11e60:	1080fcc4 	addi	r2,r2,1011
   11e64:	0085c83a 	sub	r2,zero,r2
   11e68:	000b883a 	mov	r5,zero
   11e6c:	003f8306 	br	11c7c <__alt_data_end+0xf0011c7c>
   11e70:	b02b883a 	mov	r21,r22
   11e74:	0081ffc4 	movi	r2,2047
   11e78:	000b883a 	mov	r5,zero
   11e7c:	0029883a 	mov	r20,zero
   11e80:	003fac06 	br	11d34 <__alt_data_end+0xf0011d34>
   11e84:	0023883a 	mov	r17,zero
   11e88:	0011883a 	mov	r8,zero
   11e8c:	01400044 	movi	r5,1
   11e90:	003f7a06 	br	11c7c <__alt_data_end+0xf0011c7c>
   11e94:	014000c4 	movi	r5,3
   11e98:	003f7806 	br	11c7c <__alt_data_end+0xf0011c7c>
   11e9c:	04c00104 	movi	r19,4
   11ea0:	0021883a 	mov	r16,zero
   11ea4:	0029883a 	mov	r20,zero
   11ea8:	07000044 	movi	fp,1
   11eac:	003f6106 	br	11c34 <__alt_data_end+0xf0011c34>
   11eb0:	04c00304 	movi	r19,12
   11eb4:	070000c4 	movi	fp,3
   11eb8:	003f5e06 	br	11c34 <__alt_data_end+0xf0011c34>
   11ebc:	01400434 	movhi	r5,16
   11ec0:	002b883a 	mov	r21,zero
   11ec4:	297fffc4 	addi	r5,r5,-1
   11ec8:	053fffc4 	movi	r20,-1
   11ecc:	0081ffc4 	movi	r2,2047
   11ed0:	003f9806 	br	11d34 <__alt_data_end+0xf0011d34>
   11ed4:	8023883a 	mov	r17,r16
   11ed8:	a011883a 	mov	r8,r20
   11edc:	e00b883a 	mov	r5,fp
   11ee0:	003f8a06 	br	11d0c <__alt_data_end+0xf0011d0c>
   11ee4:	8023883a 	mov	r17,r16
   11ee8:	a011883a 	mov	r8,r20
   11eec:	482d883a 	mov	r22,r9
   11ef0:	e00b883a 	mov	r5,fp
   11ef4:	003f8506 	br	11d0c <__alt_data_end+0xf0011d0c>
   11ef8:	a00ad43a 	srli	r5,r20,16
   11efc:	401ad43a 	srli	r13,r8,16
   11f00:	a53fffcc 	andi	r20,r20,65535
   11f04:	423fffcc 	andi	r8,r8,65535
   11f08:	4519383a 	mul	r12,r8,r20
   11f0c:	4147383a 	mul	r3,r8,r5
   11f10:	6d09383a 	mul	r4,r13,r20
   11f14:	600cd43a 	srli	r6,r12,16
   11f18:	2b5d383a 	mul	r14,r5,r13
   11f1c:	20c9883a 	add	r4,r4,r3
   11f20:	310d883a 	add	r6,r6,r4
   11f24:	30c0022e 	bgeu	r6,r3,11f30 <__muldf3+0x378>
   11f28:	00c00074 	movhi	r3,1
   11f2c:	70dd883a 	add	r14,r14,r3
   11f30:	8826d43a 	srli	r19,r17,16
   11f34:	8bffffcc 	andi	r15,r17,65535
   11f38:	7d23383a 	mul	r17,r15,r20
   11f3c:	7949383a 	mul	r4,r15,r5
   11f40:	9d29383a 	mul	r20,r19,r20
   11f44:	8814d43a 	srli	r10,r17,16
   11f48:	3012943a 	slli	r9,r6,16
   11f4c:	a129883a 	add	r20,r20,r4
   11f50:	633fffcc 	andi	r12,r12,65535
   11f54:	5515883a 	add	r10,r10,r20
   11f58:	3006d43a 	srli	r3,r6,16
   11f5c:	4b13883a 	add	r9,r9,r12
   11f60:	2ccb383a 	mul	r5,r5,r19
   11f64:	5100022e 	bgeu	r10,r4,11f70 <__muldf3+0x3b8>
   11f68:	01000074 	movhi	r4,1
   11f6c:	290b883a 	add	r5,r5,r4
   11f70:	802ad43a 	srli	r21,r16,16
   11f74:	843fffcc 	andi	r16,r16,65535
   11f78:	440d383a 	mul	r6,r8,r16
   11f7c:	4565383a 	mul	r18,r8,r21
   11f80:	8349383a 	mul	r4,r16,r13
   11f84:	500e943a 	slli	r7,r10,16
   11f88:	3010d43a 	srli	r8,r6,16
   11f8c:	5028d43a 	srli	r20,r10,16
   11f90:	2489883a 	add	r4,r4,r18
   11f94:	8abfffcc 	andi	r10,r17,65535
   11f98:	3a95883a 	add	r10,r7,r10
   11f9c:	4119883a 	add	r12,r8,r4
   11fa0:	a169883a 	add	r20,r20,r5
   11fa4:	1a87883a 	add	r3,r3,r10
   11fa8:	6d5b383a 	mul	r13,r13,r21
   11fac:	6480022e 	bgeu	r12,r18,11fb8 <__muldf3+0x400>
   11fb0:	01000074 	movhi	r4,1
   11fb4:	691b883a 	add	r13,r13,r4
   11fb8:	7c25383a 	mul	r18,r15,r16
   11fbc:	7d4b383a 	mul	r5,r15,r21
   11fc0:	84cf383a 	mul	r7,r16,r19
   11fc4:	901ed43a 	srli	r15,r18,16
   11fc8:	6008d43a 	srli	r4,r12,16
   11fcc:	6010943a 	slli	r8,r12,16
   11fd0:	394f883a 	add	r7,r7,r5
   11fd4:	333fffcc 	andi	r12,r6,65535
   11fd8:	79df883a 	add	r15,r15,r7
   11fdc:	235b883a 	add	r13,r4,r13
   11fe0:	9d63383a 	mul	r17,r19,r21
   11fe4:	4309883a 	add	r4,r8,r12
   11fe8:	7940022e 	bgeu	r15,r5,11ff4 <__muldf3+0x43c>
   11fec:	01400074 	movhi	r5,1
   11ff0:	8963883a 	add	r17,r17,r5
   11ff4:	780a943a 	slli	r5,r15,16
   11ff8:	91bfffcc 	andi	r6,r18,65535
   11ffc:	70c7883a 	add	r3,r14,r3
   12000:	298d883a 	add	r6,r5,r6
   12004:	1a8f803a 	cmpltu	r7,r3,r10
   12008:	350b883a 	add	r5,r6,r20
   1200c:	20c7883a 	add	r3,r4,r3
   12010:	3955883a 	add	r10,r7,r5
   12014:	1909803a 	cmpltu	r4,r3,r4
   12018:	6a91883a 	add	r8,r13,r10
   1201c:	780cd43a 	srli	r6,r15,16
   12020:	2219883a 	add	r12,r4,r8
   12024:	2d0b803a 	cmpltu	r5,r5,r20
   12028:	51cf803a 	cmpltu	r7,r10,r7
   1202c:	29ceb03a 	or	r7,r5,r7
   12030:	4351803a 	cmpltu	r8,r8,r13
   12034:	610b803a 	cmpltu	r5,r12,r4
   12038:	4148b03a 	or	r4,r8,r5
   1203c:	398f883a 	add	r7,r7,r6
   12040:	3909883a 	add	r4,r7,r4
   12044:	1810927a 	slli	r8,r3,9
   12048:	2449883a 	add	r4,r4,r17
   1204c:	2008927a 	slli	r4,r4,9
   12050:	6022d5fa 	srli	r17,r12,23
   12054:	1806d5fa 	srli	r3,r3,23
   12058:	4252b03a 	or	r9,r8,r9
   1205c:	600a927a 	slli	r5,r12,9
   12060:	4810c03a 	cmpne	r8,r9,zero
   12064:	2462b03a 	or	r17,r4,r17
   12068:	40c6b03a 	or	r3,r8,r3
   1206c:	8900402c 	andhi	r4,r17,256
   12070:	1950b03a 	or	r8,r3,r5
   12074:	20000726 	beq	r4,zero,12094 <__muldf3+0x4dc>
   12078:	4006d07a 	srli	r3,r8,1
   1207c:	880497fa 	slli	r2,r17,31
   12080:	4200004c 	andi	r8,r8,1
   12084:	8822d07a 	srli	r17,r17,1
   12088:	1a10b03a 	or	r8,r3,r8
   1208c:	1210b03a 	or	r8,r2,r8
   12090:	5805883a 	mov	r2,r11
   12094:	1140ffc4 	addi	r5,r2,1023
   12098:	0140440e 	bge	zero,r5,121ac <__muldf3+0x5f4>
   1209c:	40c001cc 	andi	r3,r8,7
   120a0:	18000726 	beq	r3,zero,120c0 <__muldf3+0x508>
   120a4:	40c003cc 	andi	r3,r8,15
   120a8:	01000104 	movi	r4,4
   120ac:	19000426 	beq	r3,r4,120c0 <__muldf3+0x508>
   120b0:	4107883a 	add	r3,r8,r4
   120b4:	1a11803a 	cmpltu	r8,r3,r8
   120b8:	8a23883a 	add	r17,r17,r8
   120bc:	1811883a 	mov	r8,r3
   120c0:	88c0402c 	andhi	r3,r17,256
   120c4:	18000426 	beq	r3,zero,120d8 <__muldf3+0x520>
   120c8:	11410004 	addi	r5,r2,1024
   120cc:	00bfc034 	movhi	r2,65280
   120d0:	10bfffc4 	addi	r2,r2,-1
   120d4:	88a2703a 	and	r17,r17,r2
   120d8:	0081ff84 	movi	r2,2046
   120dc:	117f6416 	blt	r2,r5,11e70 <__alt_data_end+0xf0011e70>
   120e0:	8828977a 	slli	r20,r17,29
   120e4:	4010d0fa 	srli	r8,r8,3
   120e8:	8822927a 	slli	r17,r17,9
   120ec:	2881ffcc 	andi	r2,r5,2047
   120f0:	a228b03a 	or	r20,r20,r8
   120f4:	880ad33a 	srli	r5,r17,12
   120f8:	b02b883a 	mov	r21,r22
   120fc:	003f0d06 	br	11d34 <__alt_data_end+0xf0011d34>
   12100:	8080022c 	andhi	r2,r16,8
   12104:	10000926 	beq	r2,zero,1212c <__muldf3+0x574>
   12108:	8880022c 	andhi	r2,r17,8
   1210c:	1000071e 	bne	r2,zero,1212c <__muldf3+0x574>
   12110:	00800434 	movhi	r2,16
   12114:	89400234 	orhi	r5,r17,8
   12118:	10bfffc4 	addi	r2,r2,-1
   1211c:	b82b883a 	mov	r21,r23
   12120:	288a703a 	and	r5,r5,r2
   12124:	4029883a 	mov	r20,r8
   12128:	003f6806 	br	11ecc <__alt_data_end+0xf0011ecc>
   1212c:	00800434 	movhi	r2,16
   12130:	81400234 	orhi	r5,r16,8
   12134:	10bfffc4 	addi	r2,r2,-1
   12138:	288a703a 	and	r5,r5,r2
   1213c:	003f6306 	br	11ecc <__alt_data_end+0xf0011ecc>
   12140:	147ff604 	addi	r17,r2,-40
   12144:	3462983a 	sll	r17,r6,r17
   12148:	0011883a 	mov	r8,zero
   1214c:	003f4406 	br	11e60 <__alt_data_end+0xf0011e60>
   12150:	3009883a 	mov	r4,r6
   12154:	d9800215 	stw	r6,8(sp)
   12158:	da400115 	stw	r9,4(sp)
   1215c:	da800015 	stw	r10,0(sp)
   12160:	0006d1c0 	call	6d1c <__clzsi2>
   12164:	10800804 	addi	r2,r2,32
   12168:	da800017 	ldw	r10,0(sp)
   1216c:	da400117 	ldw	r9,4(sp)
   12170:	d9800217 	ldw	r6,8(sp)
   12174:	003f3006 	br	11e38 <__alt_data_end+0xf0011e38>
   12178:	143ff604 	addi	r16,r2,-40
   1217c:	9c20983a 	sll	r16,r19,r16
   12180:	0029883a 	mov	r20,zero
   12184:	003f1606 	br	11de0 <__alt_data_end+0xf0011de0>
   12188:	d9800215 	stw	r6,8(sp)
   1218c:	d9c00015 	stw	r7,0(sp)
   12190:	da400115 	stw	r9,4(sp)
   12194:	0006d1c0 	call	6d1c <__clzsi2>
   12198:	10800804 	addi	r2,r2,32
   1219c:	da400117 	ldw	r9,4(sp)
   121a0:	d9c00017 	ldw	r7,0(sp)
   121a4:	d9800217 	ldw	r6,8(sp)
   121a8:	003f0306 	br	11db8 <__alt_data_end+0xf0011db8>
   121ac:	00c00044 	movi	r3,1
   121b0:	1947c83a 	sub	r3,r3,r5
   121b4:	00800e04 	movi	r2,56
   121b8:	10feda16 	blt	r2,r3,11d24 <__alt_data_end+0xf0011d24>
   121bc:	008007c4 	movi	r2,31
   121c0:	10c01b16 	blt	r2,r3,12230 <__muldf3+0x678>
   121c4:	00800804 	movi	r2,32
   121c8:	10c5c83a 	sub	r2,r2,r3
   121cc:	888a983a 	sll	r5,r17,r2
   121d0:	40c8d83a 	srl	r4,r8,r3
   121d4:	4084983a 	sll	r2,r8,r2
   121d8:	88e2d83a 	srl	r17,r17,r3
   121dc:	2906b03a 	or	r3,r5,r4
   121e0:	1004c03a 	cmpne	r2,r2,zero
   121e4:	1886b03a 	or	r3,r3,r2
   121e8:	188001cc 	andi	r2,r3,7
   121ec:	10000726 	beq	r2,zero,1220c <__muldf3+0x654>
   121f0:	188003cc 	andi	r2,r3,15
   121f4:	01000104 	movi	r4,4
   121f8:	11000426 	beq	r2,r4,1220c <__muldf3+0x654>
   121fc:	1805883a 	mov	r2,r3
   12200:	10c00104 	addi	r3,r2,4
   12204:	1885803a 	cmpltu	r2,r3,r2
   12208:	88a3883a 	add	r17,r17,r2
   1220c:	8880202c 	andhi	r2,r17,128
   12210:	10001c26 	beq	r2,zero,12284 <__muldf3+0x6cc>
   12214:	b02b883a 	mov	r21,r22
   12218:	00800044 	movi	r2,1
   1221c:	000b883a 	mov	r5,zero
   12220:	0029883a 	mov	r20,zero
   12224:	003ec306 	br	11d34 <__alt_data_end+0xf0011d34>
   12228:	5805883a 	mov	r2,r11
   1222c:	003f9906 	br	12094 <__alt_data_end+0xf0012094>
   12230:	00bff844 	movi	r2,-31
   12234:	1145c83a 	sub	r2,r2,r5
   12238:	8888d83a 	srl	r4,r17,r2
   1223c:	00800804 	movi	r2,32
   12240:	18801a26 	beq	r3,r2,122ac <__muldf3+0x6f4>
   12244:	00801004 	movi	r2,64
   12248:	10c5c83a 	sub	r2,r2,r3
   1224c:	8884983a 	sll	r2,r17,r2
   12250:	1204b03a 	or	r2,r2,r8
   12254:	1004c03a 	cmpne	r2,r2,zero
   12258:	2084b03a 	or	r2,r4,r2
   1225c:	144001cc 	andi	r17,r2,7
   12260:	88000d1e 	bne	r17,zero,12298 <__muldf3+0x6e0>
   12264:	000b883a 	mov	r5,zero
   12268:	1028d0fa 	srli	r20,r2,3
   1226c:	b02b883a 	mov	r21,r22
   12270:	0005883a 	mov	r2,zero
   12274:	a468b03a 	or	r20,r20,r17
   12278:	003eae06 	br	11d34 <__alt_data_end+0xf0011d34>
   1227c:	1007883a 	mov	r3,r2
   12280:	0023883a 	mov	r17,zero
   12284:	880a927a 	slli	r5,r17,9
   12288:	1805883a 	mov	r2,r3
   1228c:	8822977a 	slli	r17,r17,29
   12290:	280ad33a 	srli	r5,r5,12
   12294:	003ff406 	br	12268 <__alt_data_end+0xf0012268>
   12298:	10c003cc 	andi	r3,r2,15
   1229c:	01000104 	movi	r4,4
   122a0:	193ff626 	beq	r3,r4,1227c <__alt_data_end+0xf001227c>
   122a4:	0023883a 	mov	r17,zero
   122a8:	003fd506 	br	12200 <__alt_data_end+0xf0012200>
   122ac:	0005883a 	mov	r2,zero
   122b0:	003fe706 	br	12250 <__alt_data_end+0xf0012250>
   122b4:	00800434 	movhi	r2,16
   122b8:	89400234 	orhi	r5,r17,8
   122bc:	10bfffc4 	addi	r2,r2,-1
   122c0:	b02b883a 	mov	r21,r22
   122c4:	288a703a 	and	r5,r5,r2
   122c8:	4029883a 	mov	r20,r8
   122cc:	003eff06 	br	11ecc <__alt_data_end+0xf0011ecc>

000122d0 <__subdf3>:
   122d0:	02000434 	movhi	r8,16
   122d4:	423fffc4 	addi	r8,r8,-1
   122d8:	defffb04 	addi	sp,sp,-20
   122dc:	2a14703a 	and	r10,r5,r8
   122e0:	3812d53a 	srli	r9,r7,20
   122e4:	3a10703a 	and	r8,r7,r8
   122e8:	2006d77a 	srli	r3,r4,29
   122ec:	3004d77a 	srli	r2,r6,29
   122f0:	dc000015 	stw	r16,0(sp)
   122f4:	501490fa 	slli	r10,r10,3
   122f8:	2820d53a 	srli	r16,r5,20
   122fc:	401090fa 	slli	r8,r8,3
   12300:	dc800215 	stw	r18,8(sp)
   12304:	dc400115 	stw	r17,4(sp)
   12308:	dfc00415 	stw	ra,16(sp)
   1230c:	202290fa 	slli	r17,r4,3
   12310:	dcc00315 	stw	r19,12(sp)
   12314:	4a41ffcc 	andi	r9,r9,2047
   12318:	0101ffc4 	movi	r4,2047
   1231c:	2824d7fa 	srli	r18,r5,31
   12320:	8401ffcc 	andi	r16,r16,2047
   12324:	50c6b03a 	or	r3,r10,r3
   12328:	380ed7fa 	srli	r7,r7,31
   1232c:	408ab03a 	or	r5,r8,r2
   12330:	300c90fa 	slli	r6,r6,3
   12334:	49009626 	beq	r9,r4,12590 <__subdf3+0x2c0>
   12338:	39c0005c 	xori	r7,r7,1
   1233c:	8245c83a 	sub	r2,r16,r9
   12340:	3c807426 	beq	r7,r18,12514 <__subdf3+0x244>
   12344:	0080af0e 	bge	zero,r2,12604 <__subdf3+0x334>
   12348:	48002a1e 	bne	r9,zero,123f4 <__subdf3+0x124>
   1234c:	2988b03a 	or	r4,r5,r6
   12350:	20009a1e 	bne	r4,zero,125bc <__subdf3+0x2ec>
   12354:	888001cc 	andi	r2,r17,7
   12358:	10000726 	beq	r2,zero,12378 <__subdf3+0xa8>
   1235c:	888003cc 	andi	r2,r17,15
   12360:	01000104 	movi	r4,4
   12364:	11000426 	beq	r2,r4,12378 <__subdf3+0xa8>
   12368:	890b883a 	add	r5,r17,r4
   1236c:	2c63803a 	cmpltu	r17,r5,r17
   12370:	1c47883a 	add	r3,r3,r17
   12374:	2823883a 	mov	r17,r5
   12378:	1880202c 	andhi	r2,r3,128
   1237c:	10005926 	beq	r2,zero,124e4 <__subdf3+0x214>
   12380:	84000044 	addi	r16,r16,1
   12384:	0081ffc4 	movi	r2,2047
   12388:	8080be26 	beq	r16,r2,12684 <__subdf3+0x3b4>
   1238c:	017fe034 	movhi	r5,65408
   12390:	297fffc4 	addi	r5,r5,-1
   12394:	1946703a 	and	r3,r3,r5
   12398:	1804977a 	slli	r2,r3,29
   1239c:	1806927a 	slli	r3,r3,9
   123a0:	8822d0fa 	srli	r17,r17,3
   123a4:	8401ffcc 	andi	r16,r16,2047
   123a8:	180ad33a 	srli	r5,r3,12
   123ac:	9100004c 	andi	r4,r18,1
   123b0:	1444b03a 	or	r2,r2,r17
   123b4:	80c1ffcc 	andi	r3,r16,2047
   123b8:	1820953a 	slli	r16,r3,20
   123bc:	20c03fcc 	andi	r3,r4,255
   123c0:	180897fa 	slli	r4,r3,31
   123c4:	00c00434 	movhi	r3,16
   123c8:	18ffffc4 	addi	r3,r3,-1
   123cc:	28c6703a 	and	r3,r5,r3
   123d0:	1c06b03a 	or	r3,r3,r16
   123d4:	1906b03a 	or	r3,r3,r4
   123d8:	dfc00417 	ldw	ra,16(sp)
   123dc:	dcc00317 	ldw	r19,12(sp)
   123e0:	dc800217 	ldw	r18,8(sp)
   123e4:	dc400117 	ldw	r17,4(sp)
   123e8:	dc000017 	ldw	r16,0(sp)
   123ec:	dec00504 	addi	sp,sp,20
   123f0:	f800283a 	ret
   123f4:	0101ffc4 	movi	r4,2047
   123f8:	813fd626 	beq	r16,r4,12354 <__alt_data_end+0xf0012354>
   123fc:	29402034 	orhi	r5,r5,128
   12400:	01000e04 	movi	r4,56
   12404:	2080a316 	blt	r4,r2,12694 <__subdf3+0x3c4>
   12408:	010007c4 	movi	r4,31
   1240c:	2080c616 	blt	r4,r2,12728 <__subdf3+0x458>
   12410:	01000804 	movi	r4,32
   12414:	2089c83a 	sub	r4,r4,r2
   12418:	2910983a 	sll	r8,r5,r4
   1241c:	308ed83a 	srl	r7,r6,r2
   12420:	3108983a 	sll	r4,r6,r4
   12424:	2884d83a 	srl	r2,r5,r2
   12428:	41ccb03a 	or	r6,r8,r7
   1242c:	2008c03a 	cmpne	r4,r4,zero
   12430:	310cb03a 	or	r6,r6,r4
   12434:	898dc83a 	sub	r6,r17,r6
   12438:	89a3803a 	cmpltu	r17,r17,r6
   1243c:	1887c83a 	sub	r3,r3,r2
   12440:	1c47c83a 	sub	r3,r3,r17
   12444:	3023883a 	mov	r17,r6
   12448:	1880202c 	andhi	r2,r3,128
   1244c:	10002326 	beq	r2,zero,124dc <__subdf3+0x20c>
   12450:	04c02034 	movhi	r19,128
   12454:	9cffffc4 	addi	r19,r19,-1
   12458:	1ce6703a 	and	r19,r3,r19
   1245c:	98007a26 	beq	r19,zero,12648 <__subdf3+0x378>
   12460:	9809883a 	mov	r4,r19
   12464:	0006d1c0 	call	6d1c <__clzsi2>
   12468:	113ffe04 	addi	r4,r2,-8
   1246c:	00c007c4 	movi	r3,31
   12470:	19007b16 	blt	r3,r4,12660 <__subdf3+0x390>
   12474:	00800804 	movi	r2,32
   12478:	1105c83a 	sub	r2,r2,r4
   1247c:	8884d83a 	srl	r2,r17,r2
   12480:	9906983a 	sll	r3,r19,r4
   12484:	8922983a 	sll	r17,r17,r4
   12488:	10c4b03a 	or	r2,r2,r3
   1248c:	24007816 	blt	r4,r16,12670 <__subdf3+0x3a0>
   12490:	2421c83a 	sub	r16,r4,r16
   12494:	80c00044 	addi	r3,r16,1
   12498:	010007c4 	movi	r4,31
   1249c:	20c09516 	blt	r4,r3,126f4 <__subdf3+0x424>
   124a0:	01400804 	movi	r5,32
   124a4:	28cbc83a 	sub	r5,r5,r3
   124a8:	88c8d83a 	srl	r4,r17,r3
   124ac:	8962983a 	sll	r17,r17,r5
   124b0:	114a983a 	sll	r5,r2,r5
   124b4:	10c6d83a 	srl	r3,r2,r3
   124b8:	8804c03a 	cmpne	r2,r17,zero
   124bc:	290ab03a 	or	r5,r5,r4
   124c0:	28a2b03a 	or	r17,r5,r2
   124c4:	0021883a 	mov	r16,zero
   124c8:	003fa206 	br	12354 <__alt_data_end+0xf0012354>
   124cc:	2090b03a 	or	r8,r4,r2
   124d0:	40018e26 	beq	r8,zero,12b0c <__subdf3+0x83c>
   124d4:	1007883a 	mov	r3,r2
   124d8:	2023883a 	mov	r17,r4
   124dc:	888001cc 	andi	r2,r17,7
   124e0:	103f9e1e 	bne	r2,zero,1235c <__alt_data_end+0xf001235c>
   124e4:	1804977a 	slli	r2,r3,29
   124e8:	8822d0fa 	srli	r17,r17,3
   124ec:	1810d0fa 	srli	r8,r3,3
   124f0:	9100004c 	andi	r4,r18,1
   124f4:	1444b03a 	or	r2,r2,r17
   124f8:	00c1ffc4 	movi	r3,2047
   124fc:	80c02826 	beq	r16,r3,125a0 <__subdf3+0x2d0>
   12500:	01400434 	movhi	r5,16
   12504:	297fffc4 	addi	r5,r5,-1
   12508:	80e0703a 	and	r16,r16,r3
   1250c:	414a703a 	and	r5,r8,r5
   12510:	003fa806 	br	123b4 <__alt_data_end+0xf00123b4>
   12514:	0080630e 	bge	zero,r2,126a4 <__subdf3+0x3d4>
   12518:	48003026 	beq	r9,zero,125dc <__subdf3+0x30c>
   1251c:	0101ffc4 	movi	r4,2047
   12520:	813f8c26 	beq	r16,r4,12354 <__alt_data_end+0xf0012354>
   12524:	29402034 	orhi	r5,r5,128
   12528:	01000e04 	movi	r4,56
   1252c:	2080a90e 	bge	r4,r2,127d4 <__subdf3+0x504>
   12530:	298cb03a 	or	r6,r5,r6
   12534:	3012c03a 	cmpne	r9,r6,zero
   12538:	0005883a 	mov	r2,zero
   1253c:	4c53883a 	add	r9,r9,r17
   12540:	4c63803a 	cmpltu	r17,r9,r17
   12544:	10c7883a 	add	r3,r2,r3
   12548:	88c7883a 	add	r3,r17,r3
   1254c:	4823883a 	mov	r17,r9
   12550:	1880202c 	andhi	r2,r3,128
   12554:	1000d026 	beq	r2,zero,12898 <__subdf3+0x5c8>
   12558:	84000044 	addi	r16,r16,1
   1255c:	0081ffc4 	movi	r2,2047
   12560:	8080fe26 	beq	r16,r2,1295c <__subdf3+0x68c>
   12564:	00bfe034 	movhi	r2,65408
   12568:	10bfffc4 	addi	r2,r2,-1
   1256c:	1886703a 	and	r3,r3,r2
   12570:	880ad07a 	srli	r5,r17,1
   12574:	180497fa 	slli	r2,r3,31
   12578:	8900004c 	andi	r4,r17,1
   1257c:	2922b03a 	or	r17,r5,r4
   12580:	1806d07a 	srli	r3,r3,1
   12584:	1462b03a 	or	r17,r2,r17
   12588:	3825883a 	mov	r18,r7
   1258c:	003f7106 	br	12354 <__alt_data_end+0xf0012354>
   12590:	2984b03a 	or	r2,r5,r6
   12594:	103f6826 	beq	r2,zero,12338 <__alt_data_end+0xf0012338>
   12598:	39c03fcc 	andi	r7,r7,255
   1259c:	003f6706 	br	1233c <__alt_data_end+0xf001233c>
   125a0:	4086b03a 	or	r3,r8,r2
   125a4:	18015226 	beq	r3,zero,12af0 <__subdf3+0x820>
   125a8:	00c00434 	movhi	r3,16
   125ac:	41400234 	orhi	r5,r8,8
   125b0:	18ffffc4 	addi	r3,r3,-1
   125b4:	28ca703a 	and	r5,r5,r3
   125b8:	003f7e06 	br	123b4 <__alt_data_end+0xf00123b4>
   125bc:	10bfffc4 	addi	r2,r2,-1
   125c0:	1000491e 	bne	r2,zero,126e8 <__subdf3+0x418>
   125c4:	898fc83a 	sub	r7,r17,r6
   125c8:	89e3803a 	cmpltu	r17,r17,r7
   125cc:	1947c83a 	sub	r3,r3,r5
   125d0:	1c47c83a 	sub	r3,r3,r17
   125d4:	3823883a 	mov	r17,r7
   125d8:	003f9b06 	br	12448 <__alt_data_end+0xf0012448>
   125dc:	2988b03a 	or	r4,r5,r6
   125e0:	203f5c26 	beq	r4,zero,12354 <__alt_data_end+0xf0012354>
   125e4:	10bfffc4 	addi	r2,r2,-1
   125e8:	1000931e 	bne	r2,zero,12838 <__subdf3+0x568>
   125ec:	898d883a 	add	r6,r17,r6
   125f0:	3463803a 	cmpltu	r17,r6,r17
   125f4:	1947883a 	add	r3,r3,r5
   125f8:	88c7883a 	add	r3,r17,r3
   125fc:	3023883a 	mov	r17,r6
   12600:	003fd306 	br	12550 <__alt_data_end+0xf0012550>
   12604:	1000541e 	bne	r2,zero,12758 <__subdf3+0x488>
   12608:	80800044 	addi	r2,r16,1
   1260c:	1081ffcc 	andi	r2,r2,2047
   12610:	01000044 	movi	r4,1
   12614:	2080a20e 	bge	r4,r2,128a0 <__subdf3+0x5d0>
   12618:	8989c83a 	sub	r4,r17,r6
   1261c:	8905803a 	cmpltu	r2,r17,r4
   12620:	1967c83a 	sub	r19,r3,r5
   12624:	98a7c83a 	sub	r19,r19,r2
   12628:	9880202c 	andhi	r2,r19,128
   1262c:	10006326 	beq	r2,zero,127bc <__subdf3+0x4ec>
   12630:	3463c83a 	sub	r17,r6,r17
   12634:	28c7c83a 	sub	r3,r5,r3
   12638:	344d803a 	cmpltu	r6,r6,r17
   1263c:	19a7c83a 	sub	r19,r3,r6
   12640:	3825883a 	mov	r18,r7
   12644:	983f861e 	bne	r19,zero,12460 <__alt_data_end+0xf0012460>
   12648:	8809883a 	mov	r4,r17
   1264c:	0006d1c0 	call	6d1c <__clzsi2>
   12650:	10800804 	addi	r2,r2,32
   12654:	113ffe04 	addi	r4,r2,-8
   12658:	00c007c4 	movi	r3,31
   1265c:	193f850e 	bge	r3,r4,12474 <__alt_data_end+0xf0012474>
   12660:	10bff604 	addi	r2,r2,-40
   12664:	8884983a 	sll	r2,r17,r2
   12668:	0023883a 	mov	r17,zero
   1266c:	243f880e 	bge	r4,r16,12490 <__alt_data_end+0xf0012490>
   12670:	00ffe034 	movhi	r3,65408
   12674:	18ffffc4 	addi	r3,r3,-1
   12678:	8121c83a 	sub	r16,r16,r4
   1267c:	10c6703a 	and	r3,r2,r3
   12680:	003f3406 	br	12354 <__alt_data_end+0xf0012354>
   12684:	9100004c 	andi	r4,r18,1
   12688:	000b883a 	mov	r5,zero
   1268c:	0005883a 	mov	r2,zero
   12690:	003f4806 	br	123b4 <__alt_data_end+0xf00123b4>
   12694:	298cb03a 	or	r6,r5,r6
   12698:	300cc03a 	cmpne	r6,r6,zero
   1269c:	0005883a 	mov	r2,zero
   126a0:	003f6406 	br	12434 <__alt_data_end+0xf0012434>
   126a4:	10009a1e 	bne	r2,zero,12910 <__subdf3+0x640>
   126a8:	82400044 	addi	r9,r16,1
   126ac:	4881ffcc 	andi	r2,r9,2047
   126b0:	02800044 	movi	r10,1
   126b4:	5080670e 	bge	r10,r2,12854 <__subdf3+0x584>
   126b8:	0081ffc4 	movi	r2,2047
   126bc:	4880af26 	beq	r9,r2,1297c <__subdf3+0x6ac>
   126c0:	898d883a 	add	r6,r17,r6
   126c4:	1945883a 	add	r2,r3,r5
   126c8:	3447803a 	cmpltu	r3,r6,r17
   126cc:	1887883a 	add	r3,r3,r2
   126d0:	182297fa 	slli	r17,r3,31
   126d4:	300cd07a 	srli	r6,r6,1
   126d8:	1806d07a 	srli	r3,r3,1
   126dc:	4821883a 	mov	r16,r9
   126e0:	89a2b03a 	or	r17,r17,r6
   126e4:	003f1b06 	br	12354 <__alt_data_end+0xf0012354>
   126e8:	0101ffc4 	movi	r4,2047
   126ec:	813f441e 	bne	r16,r4,12400 <__alt_data_end+0xf0012400>
   126f0:	003f1806 	br	12354 <__alt_data_end+0xf0012354>
   126f4:	843ff844 	addi	r16,r16,-31
   126f8:	01400804 	movi	r5,32
   126fc:	1408d83a 	srl	r4,r2,r16
   12700:	19405026 	beq	r3,r5,12844 <__subdf3+0x574>
   12704:	01401004 	movi	r5,64
   12708:	28c7c83a 	sub	r3,r5,r3
   1270c:	10c4983a 	sll	r2,r2,r3
   12710:	88a2b03a 	or	r17,r17,r2
   12714:	8822c03a 	cmpne	r17,r17,zero
   12718:	2462b03a 	or	r17,r4,r17
   1271c:	0007883a 	mov	r3,zero
   12720:	0021883a 	mov	r16,zero
   12724:	003f6d06 	br	124dc <__alt_data_end+0xf00124dc>
   12728:	11fff804 	addi	r7,r2,-32
   1272c:	01000804 	movi	r4,32
   12730:	29ced83a 	srl	r7,r5,r7
   12734:	11004526 	beq	r2,r4,1284c <__subdf3+0x57c>
   12738:	01001004 	movi	r4,64
   1273c:	2089c83a 	sub	r4,r4,r2
   12740:	2904983a 	sll	r2,r5,r4
   12744:	118cb03a 	or	r6,r2,r6
   12748:	300cc03a 	cmpne	r6,r6,zero
   1274c:	398cb03a 	or	r6,r7,r6
   12750:	0005883a 	mov	r2,zero
   12754:	003f3706 	br	12434 <__alt_data_end+0xf0012434>
   12758:	80002a26 	beq	r16,zero,12804 <__subdf3+0x534>
   1275c:	0101ffc4 	movi	r4,2047
   12760:	49006626 	beq	r9,r4,128fc <__subdf3+0x62c>
   12764:	0085c83a 	sub	r2,zero,r2
   12768:	18c02034 	orhi	r3,r3,128
   1276c:	01000e04 	movi	r4,56
   12770:	20807e16 	blt	r4,r2,1296c <__subdf3+0x69c>
   12774:	010007c4 	movi	r4,31
   12778:	2080e716 	blt	r4,r2,12b18 <__subdf3+0x848>
   1277c:	01000804 	movi	r4,32
   12780:	2089c83a 	sub	r4,r4,r2
   12784:	1914983a 	sll	r10,r3,r4
   12788:	8890d83a 	srl	r8,r17,r2
   1278c:	8908983a 	sll	r4,r17,r4
   12790:	1884d83a 	srl	r2,r3,r2
   12794:	5222b03a 	or	r17,r10,r8
   12798:	2006c03a 	cmpne	r3,r4,zero
   1279c:	88e2b03a 	or	r17,r17,r3
   127a0:	3463c83a 	sub	r17,r6,r17
   127a4:	2885c83a 	sub	r2,r5,r2
   127a8:	344d803a 	cmpltu	r6,r6,r17
   127ac:	1187c83a 	sub	r3,r2,r6
   127b0:	4821883a 	mov	r16,r9
   127b4:	3825883a 	mov	r18,r7
   127b8:	003f2306 	br	12448 <__alt_data_end+0xf0012448>
   127bc:	24d0b03a 	or	r8,r4,r19
   127c0:	40001b1e 	bne	r8,zero,12830 <__subdf3+0x560>
   127c4:	0005883a 	mov	r2,zero
   127c8:	0009883a 	mov	r4,zero
   127cc:	0021883a 	mov	r16,zero
   127d0:	003f4906 	br	124f8 <__alt_data_end+0xf00124f8>
   127d4:	010007c4 	movi	r4,31
   127d8:	20803a16 	blt	r4,r2,128c4 <__subdf3+0x5f4>
   127dc:	01000804 	movi	r4,32
   127e0:	2089c83a 	sub	r4,r4,r2
   127e4:	2912983a 	sll	r9,r5,r4
   127e8:	3090d83a 	srl	r8,r6,r2
   127ec:	3108983a 	sll	r4,r6,r4
   127f0:	2884d83a 	srl	r2,r5,r2
   127f4:	4a12b03a 	or	r9,r9,r8
   127f8:	2008c03a 	cmpne	r4,r4,zero
   127fc:	4912b03a 	or	r9,r9,r4
   12800:	003f4e06 	br	1253c <__alt_data_end+0xf001253c>
   12804:	1c48b03a 	or	r4,r3,r17
   12808:	20003c26 	beq	r4,zero,128fc <__subdf3+0x62c>
   1280c:	0084303a 	nor	r2,zero,r2
   12810:	1000381e 	bne	r2,zero,128f4 <__subdf3+0x624>
   12814:	3463c83a 	sub	r17,r6,r17
   12818:	28c5c83a 	sub	r2,r5,r3
   1281c:	344d803a 	cmpltu	r6,r6,r17
   12820:	1187c83a 	sub	r3,r2,r6
   12824:	4821883a 	mov	r16,r9
   12828:	3825883a 	mov	r18,r7
   1282c:	003f0606 	br	12448 <__alt_data_end+0xf0012448>
   12830:	2023883a 	mov	r17,r4
   12834:	003f0906 	br	1245c <__alt_data_end+0xf001245c>
   12838:	0101ffc4 	movi	r4,2047
   1283c:	813f3a1e 	bne	r16,r4,12528 <__alt_data_end+0xf0012528>
   12840:	003ec406 	br	12354 <__alt_data_end+0xf0012354>
   12844:	0005883a 	mov	r2,zero
   12848:	003fb106 	br	12710 <__alt_data_end+0xf0012710>
   1284c:	0005883a 	mov	r2,zero
   12850:	003fbc06 	br	12744 <__alt_data_end+0xf0012744>
   12854:	1c44b03a 	or	r2,r3,r17
   12858:	80008e1e 	bne	r16,zero,12a94 <__subdf3+0x7c4>
   1285c:	1000c826 	beq	r2,zero,12b80 <__subdf3+0x8b0>
   12860:	2984b03a 	or	r2,r5,r6
   12864:	103ebb26 	beq	r2,zero,12354 <__alt_data_end+0xf0012354>
   12868:	8989883a 	add	r4,r17,r6
   1286c:	1945883a 	add	r2,r3,r5
   12870:	2447803a 	cmpltu	r3,r4,r17
   12874:	1887883a 	add	r3,r3,r2
   12878:	1880202c 	andhi	r2,r3,128
   1287c:	2023883a 	mov	r17,r4
   12880:	103f1626 	beq	r2,zero,124dc <__alt_data_end+0xf00124dc>
   12884:	00bfe034 	movhi	r2,65408
   12888:	10bfffc4 	addi	r2,r2,-1
   1288c:	5021883a 	mov	r16,r10
   12890:	1886703a 	and	r3,r3,r2
   12894:	003eaf06 	br	12354 <__alt_data_end+0xf0012354>
   12898:	3825883a 	mov	r18,r7
   1289c:	003f0f06 	br	124dc <__alt_data_end+0xf00124dc>
   128a0:	1c44b03a 	or	r2,r3,r17
   128a4:	8000251e 	bne	r16,zero,1293c <__subdf3+0x66c>
   128a8:	1000661e 	bne	r2,zero,12a44 <__subdf3+0x774>
   128ac:	2990b03a 	or	r8,r5,r6
   128b0:	40009626 	beq	r8,zero,12b0c <__subdf3+0x83c>
   128b4:	2807883a 	mov	r3,r5
   128b8:	3023883a 	mov	r17,r6
   128bc:	3825883a 	mov	r18,r7
   128c0:	003ea406 	br	12354 <__alt_data_end+0xf0012354>
   128c4:	127ff804 	addi	r9,r2,-32
   128c8:	01000804 	movi	r4,32
   128cc:	2a52d83a 	srl	r9,r5,r9
   128d0:	11008c26 	beq	r2,r4,12b04 <__subdf3+0x834>
   128d4:	01001004 	movi	r4,64
   128d8:	2085c83a 	sub	r2,r4,r2
   128dc:	2884983a 	sll	r2,r5,r2
   128e0:	118cb03a 	or	r6,r2,r6
   128e4:	300cc03a 	cmpne	r6,r6,zero
   128e8:	4992b03a 	or	r9,r9,r6
   128ec:	0005883a 	mov	r2,zero
   128f0:	003f1206 	br	1253c <__alt_data_end+0xf001253c>
   128f4:	0101ffc4 	movi	r4,2047
   128f8:	493f9c1e 	bne	r9,r4,1276c <__alt_data_end+0xf001276c>
   128fc:	2807883a 	mov	r3,r5
   12900:	3023883a 	mov	r17,r6
   12904:	4821883a 	mov	r16,r9
   12908:	3825883a 	mov	r18,r7
   1290c:	003e9106 	br	12354 <__alt_data_end+0xf0012354>
   12910:	80001f1e 	bne	r16,zero,12990 <__subdf3+0x6c0>
   12914:	1c48b03a 	or	r4,r3,r17
   12918:	20005a26 	beq	r4,zero,12a84 <__subdf3+0x7b4>
   1291c:	0084303a 	nor	r2,zero,r2
   12920:	1000561e 	bne	r2,zero,12a7c <__subdf3+0x7ac>
   12924:	89a3883a 	add	r17,r17,r6
   12928:	1945883a 	add	r2,r3,r5
   1292c:	898d803a 	cmpltu	r6,r17,r6
   12930:	3087883a 	add	r3,r6,r2
   12934:	4821883a 	mov	r16,r9
   12938:	003f0506 	br	12550 <__alt_data_end+0xf0012550>
   1293c:	10002b1e 	bne	r2,zero,129ec <__subdf3+0x71c>
   12940:	2984b03a 	or	r2,r5,r6
   12944:	10008026 	beq	r2,zero,12b48 <__subdf3+0x878>
   12948:	2807883a 	mov	r3,r5
   1294c:	3023883a 	mov	r17,r6
   12950:	3825883a 	mov	r18,r7
   12954:	0401ffc4 	movi	r16,2047
   12958:	003e7e06 	br	12354 <__alt_data_end+0xf0012354>
   1295c:	3809883a 	mov	r4,r7
   12960:	0011883a 	mov	r8,zero
   12964:	0005883a 	mov	r2,zero
   12968:	003ee306 	br	124f8 <__alt_data_end+0xf00124f8>
   1296c:	1c62b03a 	or	r17,r3,r17
   12970:	8822c03a 	cmpne	r17,r17,zero
   12974:	0005883a 	mov	r2,zero
   12978:	003f8906 	br	127a0 <__alt_data_end+0xf00127a0>
   1297c:	3809883a 	mov	r4,r7
   12980:	4821883a 	mov	r16,r9
   12984:	0011883a 	mov	r8,zero
   12988:	0005883a 	mov	r2,zero
   1298c:	003eda06 	br	124f8 <__alt_data_end+0xf00124f8>
   12990:	0101ffc4 	movi	r4,2047
   12994:	49003b26 	beq	r9,r4,12a84 <__subdf3+0x7b4>
   12998:	0085c83a 	sub	r2,zero,r2
   1299c:	18c02034 	orhi	r3,r3,128
   129a0:	01000e04 	movi	r4,56
   129a4:	20806e16 	blt	r4,r2,12b60 <__subdf3+0x890>
   129a8:	010007c4 	movi	r4,31
   129ac:	20807716 	blt	r4,r2,12b8c <__subdf3+0x8bc>
   129b0:	01000804 	movi	r4,32
   129b4:	2089c83a 	sub	r4,r4,r2
   129b8:	1914983a 	sll	r10,r3,r4
   129bc:	8890d83a 	srl	r8,r17,r2
   129c0:	8908983a 	sll	r4,r17,r4
   129c4:	1884d83a 	srl	r2,r3,r2
   129c8:	5222b03a 	or	r17,r10,r8
   129cc:	2006c03a 	cmpne	r3,r4,zero
   129d0:	88e2b03a 	or	r17,r17,r3
   129d4:	89a3883a 	add	r17,r17,r6
   129d8:	1145883a 	add	r2,r2,r5
   129dc:	898d803a 	cmpltu	r6,r17,r6
   129e0:	3087883a 	add	r3,r6,r2
   129e4:	4821883a 	mov	r16,r9
   129e8:	003ed906 	br	12550 <__alt_data_end+0xf0012550>
   129ec:	2984b03a 	or	r2,r5,r6
   129f0:	10004226 	beq	r2,zero,12afc <__subdf3+0x82c>
   129f4:	1808d0fa 	srli	r4,r3,3
   129f8:	8822d0fa 	srli	r17,r17,3
   129fc:	1806977a 	slli	r3,r3,29
   12a00:	2080022c 	andhi	r2,r4,8
   12a04:	1c62b03a 	or	r17,r3,r17
   12a08:	10000826 	beq	r2,zero,12a2c <__subdf3+0x75c>
   12a0c:	2812d0fa 	srli	r9,r5,3
   12a10:	4880022c 	andhi	r2,r9,8
   12a14:	1000051e 	bne	r2,zero,12a2c <__subdf3+0x75c>
   12a18:	300cd0fa 	srli	r6,r6,3
   12a1c:	2804977a 	slli	r2,r5,29
   12a20:	4809883a 	mov	r4,r9
   12a24:	3825883a 	mov	r18,r7
   12a28:	11a2b03a 	or	r17,r2,r6
   12a2c:	8806d77a 	srli	r3,r17,29
   12a30:	200890fa 	slli	r4,r4,3
   12a34:	882290fa 	slli	r17,r17,3
   12a38:	0401ffc4 	movi	r16,2047
   12a3c:	1906b03a 	or	r3,r3,r4
   12a40:	003e4406 	br	12354 <__alt_data_end+0xf0012354>
   12a44:	2984b03a 	or	r2,r5,r6
   12a48:	103e4226 	beq	r2,zero,12354 <__alt_data_end+0xf0012354>
   12a4c:	8989c83a 	sub	r4,r17,r6
   12a50:	8911803a 	cmpltu	r8,r17,r4
   12a54:	1945c83a 	sub	r2,r3,r5
   12a58:	1205c83a 	sub	r2,r2,r8
   12a5c:	1200202c 	andhi	r8,r2,128
   12a60:	403e9a26 	beq	r8,zero,124cc <__alt_data_end+0xf00124cc>
   12a64:	3463c83a 	sub	r17,r6,r17
   12a68:	28c5c83a 	sub	r2,r5,r3
   12a6c:	344d803a 	cmpltu	r6,r6,r17
   12a70:	1187c83a 	sub	r3,r2,r6
   12a74:	3825883a 	mov	r18,r7
   12a78:	003e3606 	br	12354 <__alt_data_end+0xf0012354>
   12a7c:	0101ffc4 	movi	r4,2047
   12a80:	493fc71e 	bne	r9,r4,129a0 <__alt_data_end+0xf00129a0>
   12a84:	2807883a 	mov	r3,r5
   12a88:	3023883a 	mov	r17,r6
   12a8c:	4821883a 	mov	r16,r9
   12a90:	003e3006 	br	12354 <__alt_data_end+0xf0012354>
   12a94:	10003626 	beq	r2,zero,12b70 <__subdf3+0x8a0>
   12a98:	2984b03a 	or	r2,r5,r6
   12a9c:	10001726 	beq	r2,zero,12afc <__subdf3+0x82c>
   12aa0:	1808d0fa 	srli	r4,r3,3
   12aa4:	8822d0fa 	srli	r17,r17,3
   12aa8:	1806977a 	slli	r3,r3,29
   12aac:	2080022c 	andhi	r2,r4,8
   12ab0:	1c62b03a 	or	r17,r3,r17
   12ab4:	10000726 	beq	r2,zero,12ad4 <__subdf3+0x804>
   12ab8:	2812d0fa 	srli	r9,r5,3
   12abc:	4880022c 	andhi	r2,r9,8
   12ac0:	1000041e 	bne	r2,zero,12ad4 <__subdf3+0x804>
   12ac4:	300cd0fa 	srli	r6,r6,3
   12ac8:	2804977a 	slli	r2,r5,29
   12acc:	4809883a 	mov	r4,r9
   12ad0:	11a2b03a 	or	r17,r2,r6
   12ad4:	8806d77a 	srli	r3,r17,29
   12ad8:	200890fa 	slli	r4,r4,3
   12adc:	882290fa 	slli	r17,r17,3
   12ae0:	3825883a 	mov	r18,r7
   12ae4:	1906b03a 	or	r3,r3,r4
   12ae8:	0401ffc4 	movi	r16,2047
   12aec:	003e1906 	br	12354 <__alt_data_end+0xf0012354>
   12af0:	000b883a 	mov	r5,zero
   12af4:	0005883a 	mov	r2,zero
   12af8:	003e2e06 	br	123b4 <__alt_data_end+0xf00123b4>
   12afc:	0401ffc4 	movi	r16,2047
   12b00:	003e1406 	br	12354 <__alt_data_end+0xf0012354>
   12b04:	0005883a 	mov	r2,zero
   12b08:	003f7506 	br	128e0 <__alt_data_end+0xf00128e0>
   12b0c:	0005883a 	mov	r2,zero
   12b10:	0009883a 	mov	r4,zero
   12b14:	003e7806 	br	124f8 <__alt_data_end+0xf00124f8>
   12b18:	123ff804 	addi	r8,r2,-32
   12b1c:	01000804 	movi	r4,32
   12b20:	1a10d83a 	srl	r8,r3,r8
   12b24:	11002526 	beq	r2,r4,12bbc <__subdf3+0x8ec>
   12b28:	01001004 	movi	r4,64
   12b2c:	2085c83a 	sub	r2,r4,r2
   12b30:	1884983a 	sll	r2,r3,r2
   12b34:	1444b03a 	or	r2,r2,r17
   12b38:	1004c03a 	cmpne	r2,r2,zero
   12b3c:	40a2b03a 	or	r17,r8,r2
   12b40:	0005883a 	mov	r2,zero
   12b44:	003f1606 	br	127a0 <__alt_data_end+0xf00127a0>
   12b48:	02000434 	movhi	r8,16
   12b4c:	0009883a 	mov	r4,zero
   12b50:	423fffc4 	addi	r8,r8,-1
   12b54:	00bfffc4 	movi	r2,-1
   12b58:	0401ffc4 	movi	r16,2047
   12b5c:	003e6606 	br	124f8 <__alt_data_end+0xf00124f8>
   12b60:	1c62b03a 	or	r17,r3,r17
   12b64:	8822c03a 	cmpne	r17,r17,zero
   12b68:	0005883a 	mov	r2,zero
   12b6c:	003f9906 	br	129d4 <__alt_data_end+0xf00129d4>
   12b70:	2807883a 	mov	r3,r5
   12b74:	3023883a 	mov	r17,r6
   12b78:	0401ffc4 	movi	r16,2047
   12b7c:	003df506 	br	12354 <__alt_data_end+0xf0012354>
   12b80:	2807883a 	mov	r3,r5
   12b84:	3023883a 	mov	r17,r6
   12b88:	003df206 	br	12354 <__alt_data_end+0xf0012354>
   12b8c:	123ff804 	addi	r8,r2,-32
   12b90:	01000804 	movi	r4,32
   12b94:	1a10d83a 	srl	r8,r3,r8
   12b98:	11000a26 	beq	r2,r4,12bc4 <__subdf3+0x8f4>
   12b9c:	01001004 	movi	r4,64
   12ba0:	2085c83a 	sub	r2,r4,r2
   12ba4:	1884983a 	sll	r2,r3,r2
   12ba8:	1444b03a 	or	r2,r2,r17
   12bac:	1004c03a 	cmpne	r2,r2,zero
   12bb0:	40a2b03a 	or	r17,r8,r2
   12bb4:	0005883a 	mov	r2,zero
   12bb8:	003f8606 	br	129d4 <__alt_data_end+0xf00129d4>
   12bbc:	0005883a 	mov	r2,zero
   12bc0:	003fdc06 	br	12b34 <__alt_data_end+0xf0012b34>
   12bc4:	0005883a 	mov	r2,zero
   12bc8:	003ff706 	br	12ba8 <__alt_data_end+0xf0012ba8>

00012bcc <__fixdfsi>:
   12bcc:	280cd53a 	srli	r6,r5,20
   12bd0:	00c00434 	movhi	r3,16
   12bd4:	18ffffc4 	addi	r3,r3,-1
   12bd8:	3181ffcc 	andi	r6,r6,2047
   12bdc:	01c0ff84 	movi	r7,1022
   12be0:	28c6703a 	and	r3,r5,r3
   12be4:	280ad7fa 	srli	r5,r5,31
   12be8:	3980120e 	bge	r7,r6,12c34 <__fixdfsi+0x68>
   12bec:	00810744 	movi	r2,1053
   12bf0:	11800c16 	blt	r2,r6,12c24 <__fixdfsi+0x58>
   12bf4:	00810cc4 	movi	r2,1075
   12bf8:	1185c83a 	sub	r2,r2,r6
   12bfc:	01c007c4 	movi	r7,31
   12c00:	18c00434 	orhi	r3,r3,16
   12c04:	38800d16 	blt	r7,r2,12c3c <__fixdfsi+0x70>
   12c08:	31befb44 	addi	r6,r6,-1043
   12c0c:	2084d83a 	srl	r2,r4,r2
   12c10:	1986983a 	sll	r3,r3,r6
   12c14:	1884b03a 	or	r2,r3,r2
   12c18:	28000726 	beq	r5,zero,12c38 <__fixdfsi+0x6c>
   12c1c:	0085c83a 	sub	r2,zero,r2
   12c20:	f800283a 	ret
   12c24:	00a00034 	movhi	r2,32768
   12c28:	10bfffc4 	addi	r2,r2,-1
   12c2c:	2885883a 	add	r2,r5,r2
   12c30:	f800283a 	ret
   12c34:	0005883a 	mov	r2,zero
   12c38:	f800283a 	ret
   12c3c:	008104c4 	movi	r2,1043
   12c40:	1185c83a 	sub	r2,r2,r6
   12c44:	1884d83a 	srl	r2,r3,r2
   12c48:	003ff306 	br	12c18 <__alt_data_end+0xf0012c18>

00012c4c <__floatunsidf>:
   12c4c:	defffe04 	addi	sp,sp,-8
   12c50:	dc000015 	stw	r16,0(sp)
   12c54:	dfc00115 	stw	ra,4(sp)
   12c58:	2021883a 	mov	r16,r4
   12c5c:	20002226 	beq	r4,zero,12ce8 <__floatunsidf+0x9c>
   12c60:	0006d1c0 	call	6d1c <__clzsi2>
   12c64:	01010784 	movi	r4,1054
   12c68:	2089c83a 	sub	r4,r4,r2
   12c6c:	01810cc4 	movi	r6,1075
   12c70:	310dc83a 	sub	r6,r6,r4
   12c74:	00c007c4 	movi	r3,31
   12c78:	1980120e 	bge	r3,r6,12cc4 <__floatunsidf+0x78>
   12c7c:	00c104c4 	movi	r3,1043
   12c80:	1907c83a 	sub	r3,r3,r4
   12c84:	80ca983a 	sll	r5,r16,r3
   12c88:	00800434 	movhi	r2,16
   12c8c:	10bfffc4 	addi	r2,r2,-1
   12c90:	2101ffcc 	andi	r4,r4,2047
   12c94:	0021883a 	mov	r16,zero
   12c98:	288a703a 	and	r5,r5,r2
   12c9c:	2008953a 	slli	r4,r4,20
   12ca0:	00c00434 	movhi	r3,16
   12ca4:	18ffffc4 	addi	r3,r3,-1
   12ca8:	28c6703a 	and	r3,r5,r3
   12cac:	8005883a 	mov	r2,r16
   12cb0:	1906b03a 	or	r3,r3,r4
   12cb4:	dfc00117 	ldw	ra,4(sp)
   12cb8:	dc000017 	ldw	r16,0(sp)
   12cbc:	dec00204 	addi	sp,sp,8
   12cc0:	f800283a 	ret
   12cc4:	00c002c4 	movi	r3,11
   12cc8:	188bc83a 	sub	r5,r3,r2
   12ccc:	814ad83a 	srl	r5,r16,r5
   12cd0:	00c00434 	movhi	r3,16
   12cd4:	18ffffc4 	addi	r3,r3,-1
   12cd8:	81a0983a 	sll	r16,r16,r6
   12cdc:	2101ffcc 	andi	r4,r4,2047
   12ce0:	28ca703a 	and	r5,r5,r3
   12ce4:	003fed06 	br	12c9c <__alt_data_end+0xf0012c9c>
   12ce8:	0009883a 	mov	r4,zero
   12cec:	000b883a 	mov	r5,zero
   12cf0:	003fea06 	br	12c9c <__alt_data_end+0xf0012c9c>

00012cf4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12cf4:	defffe04 	addi	sp,sp,-8
   12cf8:	dfc00115 	stw	ra,4(sp)
   12cfc:	df000015 	stw	fp,0(sp)
   12d00:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12d04:	d0a01317 	ldw	r2,-32692(gp)
   12d08:	10000326 	beq	r2,zero,12d18 <alt_get_errno+0x24>
   12d0c:	d0a01317 	ldw	r2,-32692(gp)
   12d10:	103ee83a 	callr	r2
   12d14:	00000106 	br	12d1c <alt_get_errno+0x28>
   12d18:	d0a04a04 	addi	r2,gp,-32472
}
   12d1c:	e037883a 	mov	sp,fp
   12d20:	dfc00117 	ldw	ra,4(sp)
   12d24:	df000017 	ldw	fp,0(sp)
   12d28:	dec00204 	addi	sp,sp,8
   12d2c:	f800283a 	ret

00012d30 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
   12d30:	defffb04 	addi	sp,sp,-20
   12d34:	dfc00415 	stw	ra,16(sp)
   12d38:	df000315 	stw	fp,12(sp)
   12d3c:	df000304 	addi	fp,sp,12
   12d40:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
   12d44:	e0bfff17 	ldw	r2,-4(fp)
   12d48:	10000616 	blt	r2,zero,12d64 <close+0x34>
   12d4c:	e0bfff17 	ldw	r2,-4(fp)
   12d50:	10c00324 	muli	r3,r2,12
   12d54:	00820034 	movhi	r2,2048
   12d58:	10841604 	addi	r2,r2,4184
   12d5c:	1885883a 	add	r2,r3,r2
   12d60:	00000106 	br	12d68 <close+0x38>
   12d64:	0005883a 	mov	r2,zero
   12d68:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
   12d6c:	e0bffd17 	ldw	r2,-12(fp)
   12d70:	10001926 	beq	r2,zero,12dd8 <close+0xa8>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
   12d74:	e0bffd17 	ldw	r2,-12(fp)
   12d78:	10800017 	ldw	r2,0(r2)
   12d7c:	10800417 	ldw	r2,16(r2)
   12d80:	10000626 	beq	r2,zero,12d9c <close+0x6c>
   12d84:	e0bffd17 	ldw	r2,-12(fp)
   12d88:	10800017 	ldw	r2,0(r2)
   12d8c:	10800417 	ldw	r2,16(r2)
   12d90:	e13ffd17 	ldw	r4,-12(fp)
   12d94:	103ee83a 	callr	r2
   12d98:	00000106 	br	12da0 <close+0x70>
   12d9c:	0005883a 	mov	r2,zero
   12da0:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
   12da4:	e13fff17 	ldw	r4,-4(fp)
   12da8:	00133040 	call	13304 <alt_release_fd>
    if (rval < 0)
   12dac:	e0bffe17 	ldw	r2,-8(fp)
   12db0:	1000070e 	bge	r2,zero,12dd0 <close+0xa0>
    {
      ALT_ERRNO = -rval;
   12db4:	0012cf40 	call	12cf4 <alt_get_errno>
   12db8:	1007883a 	mov	r3,r2
   12dbc:	e0bffe17 	ldw	r2,-8(fp)
   12dc0:	0085c83a 	sub	r2,zero,r2
   12dc4:	18800015 	stw	r2,0(r3)
      return -1;
   12dc8:	00bfffc4 	movi	r2,-1
   12dcc:	00000706 	br	12dec <close+0xbc>
    }
    return 0;
   12dd0:	0005883a 	mov	r2,zero
   12dd4:	00000506 	br	12dec <close+0xbc>
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12dd8:	0012cf40 	call	12cf4 <alt_get_errno>
   12ddc:	1007883a 	mov	r3,r2
   12de0:	00801444 	movi	r2,81
   12de4:	18800015 	stw	r2,0(r3)
    return -1;
   12de8:	00bfffc4 	movi	r2,-1
  }
}
   12dec:	e037883a 	mov	sp,fp
   12df0:	dfc00117 	ldw	ra,4(sp)
   12df4:	df000017 	ldw	fp,0(sp)
   12df8:	dec00204 	addi	sp,sp,8
   12dfc:	f800283a 	ret

00012e00 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
   12e00:	defffc04 	addi	sp,sp,-16
   12e04:	df000315 	stw	fp,12(sp)
   12e08:	df000304 	addi	fp,sp,12
   12e0c:	e13ffd15 	stw	r4,-12(fp)
   12e10:	e17ffe15 	stw	r5,-8(fp)
   12e14:	e1bfff15 	stw	r6,-4(fp)
  return len;
   12e18:	e0bfff17 	ldw	r2,-4(fp)
}
   12e1c:	e037883a 	mov	sp,fp
   12e20:	df000017 	ldw	fp,0(sp)
   12e24:	dec00104 	addi	sp,sp,4
   12e28:	f800283a 	ret

00012e2c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12e2c:	defffe04 	addi	sp,sp,-8
   12e30:	dfc00115 	stw	ra,4(sp)
   12e34:	df000015 	stw	fp,0(sp)
   12e38:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12e3c:	d0a01317 	ldw	r2,-32692(gp)
   12e40:	10000326 	beq	r2,zero,12e50 <alt_get_errno+0x24>
   12e44:	d0a01317 	ldw	r2,-32692(gp)
   12e48:	103ee83a 	callr	r2
   12e4c:	00000106 	br	12e54 <alt_get_errno+0x28>
   12e50:	d0a04a04 	addi	r2,gp,-32472
}
   12e54:	e037883a 	mov	sp,fp
   12e58:	dfc00117 	ldw	ra,4(sp)
   12e5c:	df000017 	ldw	fp,0(sp)
   12e60:	dec00204 	addi	sp,sp,8
   12e64:	f800283a 	ret

00012e68 <fstat>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_FSTAT (int file, struct stat *st)
{
   12e68:	defffb04 	addi	sp,sp,-20
   12e6c:	dfc00415 	stw	ra,16(sp)
   12e70:	df000315 	stw	fp,12(sp)
   12e74:	df000304 	addi	fp,sp,12
   12e78:	e13ffe15 	stw	r4,-8(fp)
   12e7c:	e17fff15 	stw	r5,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12e80:	e0bffe17 	ldw	r2,-8(fp)
   12e84:	10000616 	blt	r2,zero,12ea0 <fstat+0x38>
   12e88:	e0bffe17 	ldw	r2,-8(fp)
   12e8c:	10c00324 	muli	r3,r2,12
   12e90:	00820034 	movhi	r2,2048
   12e94:	10841604 	addi	r2,r2,4184
   12e98:	1885883a 	add	r2,r3,r2
   12e9c:	00000106 	br	12ea4 <fstat+0x3c>
   12ea0:	0005883a 	mov	r2,zero
   12ea4:	e0bffd15 	stw	r2,-12(fp)
  
  if (fd)
   12ea8:	e0bffd17 	ldw	r2,-12(fp)
   12eac:	10001026 	beq	r2,zero,12ef0 <fstat+0x88>
  {
    /* Call the drivers fstat() function to fill out the "st" structure. */

    if (fd->dev->fstat)
   12eb0:	e0bffd17 	ldw	r2,-12(fp)
   12eb4:	10800017 	ldw	r2,0(r2)
   12eb8:	10800817 	ldw	r2,32(r2)
   12ebc:	10000726 	beq	r2,zero,12edc <fstat+0x74>
    {
      return fd->dev->fstat(fd, st);
   12ec0:	e0bffd17 	ldw	r2,-12(fp)
   12ec4:	10800017 	ldw	r2,0(r2)
   12ec8:	10800817 	ldw	r2,32(r2)
   12ecc:	e17fff17 	ldw	r5,-4(fp)
   12ed0:	e13ffd17 	ldw	r4,-12(fp)
   12ed4:	103ee83a 	callr	r2
   12ed8:	00000a06 	br	12f04 <fstat+0x9c>
     * device.
     */
 
    else
    {
      st->st_mode = _IFCHR;
   12edc:	e0bfff17 	ldw	r2,-4(fp)
   12ee0:	00c80004 	movi	r3,8192
   12ee4:	10c00115 	stw	r3,4(r2)
      return 0;
   12ee8:	0005883a 	mov	r2,zero
   12eec:	00000506 	br	12f04 <fstat+0x9c>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12ef0:	0012e2c0 	call	12e2c <alt_get_errno>
   12ef4:	1007883a 	mov	r3,r2
   12ef8:	00801444 	movi	r2,81
   12efc:	18800015 	stw	r2,0(r3)
    return -1;
   12f00:	00bfffc4 	movi	r2,-1
  }
}
   12f04:	e037883a 	mov	sp,fp
   12f08:	dfc00117 	ldw	ra,4(sp)
   12f0c:	df000017 	ldw	fp,0(sp)
   12f10:	dec00204 	addi	sp,sp,8
   12f14:	f800283a 	ret

00012f18 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12f18:	defffe04 	addi	sp,sp,-8
   12f1c:	dfc00115 	stw	ra,4(sp)
   12f20:	df000015 	stw	fp,0(sp)
   12f24:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   12f28:	d0a01317 	ldw	r2,-32692(gp)
   12f2c:	10000326 	beq	r2,zero,12f3c <alt_get_errno+0x24>
   12f30:	d0a01317 	ldw	r2,-32692(gp)
   12f34:	103ee83a 	callr	r2
   12f38:	00000106 	br	12f40 <alt_get_errno+0x28>
   12f3c:	d0a04a04 	addi	r2,gp,-32472
}
   12f40:	e037883a 	mov	sp,fp
   12f44:	dfc00117 	ldw	ra,4(sp)
   12f48:	df000017 	ldw	fp,0(sp)
   12f4c:	dec00204 	addi	sp,sp,8
   12f50:	f800283a 	ret

00012f54 <isatty>:
 *
 * ALT_ISATTY is mapped onto the isatty() system call in alt_syscall.h
 */
 
int ALT_ISATTY (int file)
{
   12f54:	deffed04 	addi	sp,sp,-76
   12f58:	dfc01215 	stw	ra,72(sp)
   12f5c:	df001115 	stw	fp,68(sp)
   12f60:	df001104 	addi	fp,sp,68
   12f64:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   12f68:	e0bfff17 	ldw	r2,-4(fp)
   12f6c:	10000616 	blt	r2,zero,12f88 <isatty+0x34>
   12f70:	e0bfff17 	ldw	r2,-4(fp)
   12f74:	10c00324 	muli	r3,r2,12
   12f78:	00820034 	movhi	r2,2048
   12f7c:	10841604 	addi	r2,r2,4184
   12f80:	1885883a 	add	r2,r3,r2
   12f84:	00000106 	br	12f8c <isatty+0x38>
   12f88:	0005883a 	mov	r2,zero
   12f8c:	e0bfef15 	stw	r2,-68(fp)
  
  if (fd)
   12f90:	e0bfef17 	ldw	r2,-68(fp)
   12f94:	10000e26 	beq	r2,zero,12fd0 <isatty+0x7c>
    /*
     * If a device driver does not provide an fstat() function, then it is 
     * treated as a terminal device by default.
     */

    if (!fd->dev->fstat)
   12f98:	e0bfef17 	ldw	r2,-68(fp)
   12f9c:	10800017 	ldw	r2,0(r2)
   12fa0:	10800817 	ldw	r2,32(r2)
   12fa4:	1000021e 	bne	r2,zero,12fb0 <isatty+0x5c>
    {
      return 1;
   12fa8:	00800044 	movi	r2,1
   12fac:	00000d06 	br	12fe4 <isatty+0x90>
     * this is called so that the device can identify itself.
     */ 

    else
    {
      fstat (file, &stat);
   12fb0:	e0bff004 	addi	r2,fp,-64
   12fb4:	100b883a 	mov	r5,r2
   12fb8:	e13fff17 	ldw	r4,-4(fp)
   12fbc:	0012e680 	call	12e68 <fstat>
      return (stat.st_mode == _IFCHR) ? 1 : 0;
   12fc0:	e0bff117 	ldw	r2,-60(fp)
   12fc4:	10880020 	cmpeqi	r2,r2,8192
   12fc8:	10803fcc 	andi	r2,r2,255
   12fcc:	00000506 	br	12fe4 <isatty+0x90>
    }
  }
  else
  {
    ALT_ERRNO = EBADFD;
   12fd0:	0012f180 	call	12f18 <alt_get_errno>
   12fd4:	1007883a 	mov	r3,r2
   12fd8:	00801444 	movi	r2,81
   12fdc:	18800015 	stw	r2,0(r3)
    return 0;
   12fe0:	0005883a 	mov	r2,zero
  }
}
   12fe4:	e037883a 	mov	sp,fp
   12fe8:	dfc00117 	ldw	ra,4(sp)
   12fec:	df000017 	ldw	fp,0(sp)
   12ff0:	dec00204 	addi	sp,sp,8
   12ff4:	f800283a 	ret

00012ff8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   12ff8:	defffe04 	addi	sp,sp,-8
   12ffc:	dfc00115 	stw	ra,4(sp)
   13000:	df000015 	stw	fp,0(sp)
   13004:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13008:	d0a01317 	ldw	r2,-32692(gp)
   1300c:	10000326 	beq	r2,zero,1301c <alt_get_errno+0x24>
   13010:	d0a01317 	ldw	r2,-32692(gp)
   13014:	103ee83a 	callr	r2
   13018:	00000106 	br	13020 <alt_get_errno+0x28>
   1301c:	d0a04a04 	addi	r2,gp,-32472
}
   13020:	e037883a 	mov	sp,fp
   13024:	dfc00117 	ldw	ra,4(sp)
   13028:	df000017 	ldw	fp,0(sp)
   1302c:	dec00204 	addi	sp,sp,8
   13030:	f800283a 	ret

00013034 <lseek>:
 * ALT_LSEEK is mapped onto the lseek() system call in alt_syscall.h
 *
 */

off_t ALT_LSEEK (int file, off_t ptr, int dir)
{
   13034:	defff904 	addi	sp,sp,-28
   13038:	dfc00615 	stw	ra,24(sp)
   1303c:	df000515 	stw	fp,20(sp)
   13040:	df000504 	addi	fp,sp,20
   13044:	e13ffd15 	stw	r4,-12(fp)
   13048:	e17ffe15 	stw	r5,-8(fp)
   1304c:	e1bfff15 	stw	r6,-4(fp)
  alt_fd* fd;
  off_t   rc = 0; 
   13050:	e03ffb15 	stw	zero,-20(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13054:	e0bffd17 	ldw	r2,-12(fp)
   13058:	10000616 	blt	r2,zero,13074 <lseek+0x40>
   1305c:	e0bffd17 	ldw	r2,-12(fp)
   13060:	10c00324 	muli	r3,r2,12
   13064:	00820034 	movhi	r2,2048
   13068:	10841604 	addi	r2,r2,4184
   1306c:	1885883a 	add	r2,r3,r2
   13070:	00000106 	br	13078 <lseek+0x44>
   13074:	0005883a 	mov	r2,zero
   13078:	e0bffc15 	stw	r2,-16(fp)
  
  if (fd) 
   1307c:	e0bffc17 	ldw	r2,-16(fp)
   13080:	10001026 	beq	r2,zero,130c4 <lseek+0x90>
    /*
     * If the device driver provides an implementation of the lseek() function,
     * then call that to process the request.
     */
 
    if (fd->dev->lseek)
   13084:	e0bffc17 	ldw	r2,-16(fp)
   13088:	10800017 	ldw	r2,0(r2)
   1308c:	10800717 	ldw	r2,28(r2)
   13090:	10000926 	beq	r2,zero,130b8 <lseek+0x84>
    {
      rc = fd->dev->lseek(fd, ptr, dir);
   13094:	e0bffc17 	ldw	r2,-16(fp)
   13098:	10800017 	ldw	r2,0(r2)
   1309c:	10800717 	ldw	r2,28(r2)
   130a0:	e1bfff17 	ldw	r6,-4(fp)
   130a4:	e17ffe17 	ldw	r5,-8(fp)
   130a8:	e13ffc17 	ldw	r4,-16(fp)
   130ac:	103ee83a 	callr	r2
   130b0:	e0bffb15 	stw	r2,-20(fp)
   130b4:	00000506 	br	130cc <lseek+0x98>
     * Otherwise return an error.
     */

    else
    {
      rc = -ENOTSUP;
   130b8:	00bfde84 	movi	r2,-134
   130bc:	e0bffb15 	stw	r2,-20(fp)
   130c0:	00000206 	br	130cc <lseek+0x98>
    }
  }
  else  
  {
    rc = -EBADFD;
   130c4:	00bfebc4 	movi	r2,-81
   130c8:	e0bffb15 	stw	r2,-20(fp)
  }

  if (rc < 0)
   130cc:	e0bffb17 	ldw	r2,-20(fp)
   130d0:	1000070e 	bge	r2,zero,130f0 <lseek+0xbc>
  {
    ALT_ERRNO = -rc;
   130d4:	0012ff80 	call	12ff8 <alt_get_errno>
   130d8:	1007883a 	mov	r3,r2
   130dc:	e0bffb17 	ldw	r2,-20(fp)
   130e0:	0085c83a 	sub	r2,zero,r2
   130e4:	18800015 	stw	r2,0(r3)
    rc = -1;
   130e8:	00bfffc4 	movi	r2,-1
   130ec:	e0bffb15 	stw	r2,-20(fp)
  }

  return rc;
   130f0:	e0bffb17 	ldw	r2,-20(fp)
}
   130f4:	e037883a 	mov	sp,fp
   130f8:	dfc00117 	ldw	ra,4(sp)
   130fc:	df000017 	ldw	fp,0(sp)
   13100:	dec00204 	addi	sp,sp,8
   13104:	f800283a 	ret

00013108 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   13108:	defffd04 	addi	sp,sp,-12
   1310c:	dfc00215 	stw	ra,8(sp)
   13110:	df000115 	stw	fp,4(sp)
   13114:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   13118:	0009883a 	mov	r4,zero
   1311c:	00135800 	call	13580 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
   13120:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   13124:	00135b80 	call	135b8 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
   13128:	01820034 	movhi	r6,2048
   1312c:	31810c04 	addi	r6,r6,1072
   13130:	01420034 	movhi	r5,2048
   13134:	29410c04 	addi	r5,r5,1072
   13138:	01020034 	movhi	r4,2048
   1313c:	21010c04 	addi	r4,r4,1072
   13140:	00187cc0 	call	187cc <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
   13144:	00184fc0 	call	184fc <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
   13148:	010000b4 	movhi	r4,2
   1314c:	21215704 	addi	r4,r4,-31396
   13150:	00198240 	call	19824 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
   13154:	d0a04c17 	ldw	r2,-32464(gp)
   13158:	d0e04d17 	ldw	r3,-32460(gp)
   1315c:	d1204e17 	ldw	r4,-32456(gp)
   13160:	200d883a 	mov	r6,r4
   13164:	180b883a 	mov	r5,r3
   13168:	1009883a 	mov	r4,r2
   1316c:	00053f00 	call	53f0 <main>
   13170:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
   13174:	01000044 	movi	r4,1
   13178:	0012d300 	call	12d30 <close>
  exit (result);
   1317c:	e13fff17 	ldw	r4,-4(fp)
   13180:	00198380 	call	19838 <exit>

00013184 <__malloc_lock>:
 * configuration is single threaded, so there is nothing to do here. Note that 
 * this requires that malloc is never called by an interrupt service routine.
 */

void __malloc_lock ( struct _reent *_r )
{
   13184:	defffe04 	addi	sp,sp,-8
   13188:	df000115 	stw	fp,4(sp)
   1318c:	df000104 	addi	fp,sp,4
   13190:	e13fff15 	stw	r4,-4(fp)
}
   13194:	0001883a 	nop
   13198:	e037883a 	mov	sp,fp
   1319c:	df000017 	ldw	fp,0(sp)
   131a0:	dec00104 	addi	sp,sp,4
   131a4:	f800283a 	ret

000131a8 <__malloc_unlock>:
/*
 *
 */

void __malloc_unlock ( struct _reent *_r )
{
   131a8:	defffe04 	addi	sp,sp,-8
   131ac:	df000115 	stw	fp,4(sp)
   131b0:	df000104 	addi	fp,sp,4
   131b4:	e13fff15 	stw	r4,-4(fp)
}
   131b8:	0001883a 	nop
   131bc:	e037883a 	mov	sp,fp
   131c0:	df000017 	ldw	fp,0(sp)
   131c4:	dec00104 	addi	sp,sp,4
   131c8:	f800283a 	ret

000131cc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   131cc:	defffe04 	addi	sp,sp,-8
   131d0:	dfc00115 	stw	ra,4(sp)
   131d4:	df000015 	stw	fp,0(sp)
   131d8:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   131dc:	d0a01317 	ldw	r2,-32692(gp)
   131e0:	10000326 	beq	r2,zero,131f0 <alt_get_errno+0x24>
   131e4:	d0a01317 	ldw	r2,-32692(gp)
   131e8:	103ee83a 	callr	r2
   131ec:	00000106 	br	131f4 <alt_get_errno+0x28>
   131f0:	d0a04a04 	addi	r2,gp,-32472
}
   131f4:	e037883a 	mov	sp,fp
   131f8:	dfc00117 	ldw	ra,4(sp)
   131fc:	df000017 	ldw	fp,0(sp)
   13200:	dec00204 	addi	sp,sp,8
   13204:	f800283a 	ret

00013208 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
   13208:	defff904 	addi	sp,sp,-28
   1320c:	dfc00615 	stw	ra,24(sp)
   13210:	df000515 	stw	fp,20(sp)
   13214:	df000504 	addi	fp,sp,20
   13218:	e13ffd15 	stw	r4,-12(fp)
   1321c:	e17ffe15 	stw	r5,-8(fp)
   13220:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13224:	e0bffd17 	ldw	r2,-12(fp)
   13228:	10000616 	blt	r2,zero,13244 <read+0x3c>
   1322c:	e0bffd17 	ldw	r2,-12(fp)
   13230:	10c00324 	muli	r3,r2,12
   13234:	00820034 	movhi	r2,2048
   13238:	10841604 	addi	r2,r2,4184
   1323c:	1885883a 	add	r2,r3,r2
   13240:	00000106 	br	13248 <read+0x40>
   13244:	0005883a 	mov	r2,zero
   13248:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   1324c:	e0bffb17 	ldw	r2,-20(fp)
   13250:	10002226 	beq	r2,zero,132dc <read+0xd4>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   13254:	e0bffb17 	ldw	r2,-20(fp)
   13258:	10800217 	ldw	r2,8(r2)
   1325c:	108000cc 	andi	r2,r2,3
   13260:	10800060 	cmpeqi	r2,r2,1
   13264:	1000181e 	bne	r2,zero,132c8 <read+0xc0>
        (fd->dev->read))
   13268:	e0bffb17 	ldw	r2,-20(fp)
   1326c:	10800017 	ldw	r2,0(r2)
   13270:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
   13274:	10001426 	beq	r2,zero,132c8 <read+0xc0>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
   13278:	e0bffb17 	ldw	r2,-20(fp)
   1327c:	10800017 	ldw	r2,0(r2)
   13280:	10800517 	ldw	r2,20(r2)
   13284:	e0ffff17 	ldw	r3,-4(fp)
   13288:	180d883a 	mov	r6,r3
   1328c:	e17ffe17 	ldw	r5,-8(fp)
   13290:	e13ffb17 	ldw	r4,-20(fp)
   13294:	103ee83a 	callr	r2
   13298:	e0bffc15 	stw	r2,-16(fp)
   1329c:	e0bffc17 	ldw	r2,-16(fp)
   132a0:	1000070e 	bge	r2,zero,132c0 <read+0xb8>
        {
          ALT_ERRNO = -rval;
   132a4:	00131cc0 	call	131cc <alt_get_errno>
   132a8:	1007883a 	mov	r3,r2
   132ac:	e0bffc17 	ldw	r2,-16(fp)
   132b0:	0085c83a 	sub	r2,zero,r2
   132b4:	18800015 	stw	r2,0(r3)
          return -1;
   132b8:	00bfffc4 	movi	r2,-1
   132bc:	00000c06 	br	132f0 <read+0xe8>
        }
        return rval;
   132c0:	e0bffc17 	ldw	r2,-16(fp)
   132c4:	00000a06 	br	132f0 <read+0xe8>
      }
      else
      {
        ALT_ERRNO = EACCES;
   132c8:	00131cc0 	call	131cc <alt_get_errno>
   132cc:	1007883a 	mov	r3,r2
   132d0:	00800344 	movi	r2,13
   132d4:	18800015 	stw	r2,0(r3)
   132d8:	00000406 	br	132ec <read+0xe4>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
   132dc:	00131cc0 	call	131cc <alt_get_errno>
   132e0:	1007883a 	mov	r3,r2
   132e4:	00801444 	movi	r2,81
   132e8:	18800015 	stw	r2,0(r3)
  }
  return -1;
   132ec:	00bfffc4 	movi	r2,-1
}
   132f0:	e037883a 	mov	sp,fp
   132f4:	dfc00117 	ldw	ra,4(sp)
   132f8:	df000017 	ldw	fp,0(sp)
   132fc:	dec00204 	addi	sp,sp,8
   13300:	f800283a 	ret

00013304 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
   13304:	defffe04 	addi	sp,sp,-8
   13308:	df000115 	stw	fp,4(sp)
   1330c:	df000104 	addi	fp,sp,4
   13310:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
   13314:	e0bfff17 	ldw	r2,-4(fp)
   13318:	108000d0 	cmplti	r2,r2,3
   1331c:	10000d1e 	bne	r2,zero,13354 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
   13320:	00820034 	movhi	r2,2048
   13324:	10841604 	addi	r2,r2,4184
   13328:	e0ffff17 	ldw	r3,-4(fp)
   1332c:	18c00324 	muli	r3,r3,12
   13330:	10c5883a 	add	r2,r2,r3
   13334:	10800204 	addi	r2,r2,8
   13338:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
   1333c:	00820034 	movhi	r2,2048
   13340:	10841604 	addi	r2,r2,4184
   13344:	e0ffff17 	ldw	r3,-4(fp)
   13348:	18c00324 	muli	r3,r3,12
   1334c:	10c5883a 	add	r2,r2,r3
   13350:	10000015 	stw	zero,0(r2)
  }
}
   13354:	0001883a 	nop
   13358:	e037883a 	mov	sp,fp
   1335c:	df000017 	ldw	fp,0(sp)
   13360:	dec00104 	addi	sp,sp,4
   13364:	f800283a 	ret

00013368 <sbrk>:
#endif
 
caddr_t ALT_SBRK (int incr) __attribute__ ((no_instrument_function ));

caddr_t ALT_SBRK (int incr)
{ 
   13368:	defff904 	addi	sp,sp,-28
   1336c:	df000615 	stw	fp,24(sp)
   13370:	df000604 	addi	fp,sp,24
   13374:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   13378:	0005303a 	rdctl	r2,status
   1337c:	e0bffe15 	stw	r2,-8(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   13380:	e0fffe17 	ldw	r3,-8(fp)
   13384:	00bfff84 	movi	r2,-2
   13388:	1884703a 	and	r2,r3,r2
   1338c:	1001703a 	wrctl	status,r2
  
  return context;
   13390:	e0bffe17 	ldw	r2,-8(fp)
  alt_irq_context context;
  char *prev_heap_end; 

  context = alt_irq_disable_all();
   13394:	e0bffb15 	stw	r2,-20(fp)

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
   13398:	d0a01517 	ldw	r2,-32684(gp)
   1339c:	10c000c4 	addi	r3,r2,3
   133a0:	00bfff04 	movi	r2,-4
   133a4:	1884703a 	and	r2,r3,r2
   133a8:	d0a01515 	stw	r2,-32684(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
   133ac:	d0e01517 	ldw	r3,-32684(gp)
   133b0:	e0bfff17 	ldw	r2,-4(fp)
   133b4:	1887883a 	add	r3,r3,r2
   133b8:	00840034 	movhi	r2,4096
   133bc:	10800004 	addi	r2,r2,0
   133c0:	10c0062e 	bgeu	r2,r3,133dc <sbrk+0x74>
   133c4:	e0bffb17 	ldw	r2,-20(fp)
   133c8:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   133cc:	e0bffa17 	ldw	r2,-24(fp)
   133d0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
    return (caddr_t)-1;
   133d4:	00bfffc4 	movi	r2,-1
   133d8:	00000b06 	br	13408 <sbrk+0xa0>
  }
#endif

  prev_heap_end = heap_end; 
   133dc:	d0a01517 	ldw	r2,-32684(gp)
   133e0:	e0bffd15 	stw	r2,-12(fp)
  heap_end += incr; 
   133e4:	d0e01517 	ldw	r3,-32684(gp)
   133e8:	e0bfff17 	ldw	r2,-4(fp)
   133ec:	1885883a 	add	r2,r3,r2
   133f0:	d0a01515 	stw	r2,-32684(gp)
   133f4:	e0bffb17 	ldw	r2,-20(fp)
   133f8:	e0bffc15 	stw	r2,-16(fp)
   133fc:	e0bffc17 	ldw	r2,-16(fp)
   13400:	1001703a 	wrctl	status,r2

#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
   13404:	e0bffd17 	ldw	r2,-12(fp)
} 
   13408:	e037883a 	mov	sp,fp
   1340c:	df000017 	ldw	fp,0(sp)
   13410:	dec00104 	addi	sp,sp,4
   13414:	f800283a 	ret

00013418 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   13418:	defffe04 	addi	sp,sp,-8
   1341c:	dfc00115 	stw	ra,4(sp)
   13420:	df000015 	stw	fp,0(sp)
   13424:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   13428:	d0a01317 	ldw	r2,-32692(gp)
   1342c:	10000326 	beq	r2,zero,1343c <alt_get_errno+0x24>
   13430:	d0a01317 	ldw	r2,-32692(gp)
   13434:	103ee83a 	callr	r2
   13438:	00000106 	br	13440 <alt_get_errno+0x28>
   1343c:	d0a04a04 	addi	r2,gp,-32472
}
   13440:	e037883a 	mov	sp,fp
   13444:	dfc00117 	ldw	ra,4(sp)
   13448:	df000017 	ldw	fp,0(sp)
   1344c:	dec00204 	addi	sp,sp,8
   13450:	f800283a 	ret

00013454 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   13454:	defff904 	addi	sp,sp,-28
   13458:	dfc00615 	stw	ra,24(sp)
   1345c:	df000515 	stw	fp,20(sp)
   13460:	df000504 	addi	fp,sp,20
   13464:	e13ffd15 	stw	r4,-12(fp)
   13468:	e17ffe15 	stw	r5,-8(fp)
   1346c:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
   13470:	e0bffd17 	ldw	r2,-12(fp)
   13474:	10000616 	blt	r2,zero,13490 <write+0x3c>
   13478:	e0bffd17 	ldw	r2,-12(fp)
   1347c:	10c00324 	muli	r3,r2,12
   13480:	00820034 	movhi	r2,2048
   13484:	10841604 	addi	r2,r2,4184
   13488:	1885883a 	add	r2,r3,r2
   1348c:	00000106 	br	13494 <write+0x40>
   13490:	0005883a 	mov	r2,zero
   13494:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
   13498:	e0bffb17 	ldw	r2,-20(fp)
   1349c:	10002126 	beq	r2,zero,13524 <write+0xd0>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
   134a0:	e0bffb17 	ldw	r2,-20(fp)
   134a4:	10800217 	ldw	r2,8(r2)
   134a8:	108000cc 	andi	r2,r2,3
   134ac:	10001826 	beq	r2,zero,13510 <write+0xbc>
   134b0:	e0bffb17 	ldw	r2,-20(fp)
   134b4:	10800017 	ldw	r2,0(r2)
   134b8:	10800617 	ldw	r2,24(r2)
   134bc:	10001426 	beq	r2,zero,13510 <write+0xbc>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
   134c0:	e0bffb17 	ldw	r2,-20(fp)
   134c4:	10800017 	ldw	r2,0(r2)
   134c8:	10800617 	ldw	r2,24(r2)
   134cc:	e0ffff17 	ldw	r3,-4(fp)
   134d0:	180d883a 	mov	r6,r3
   134d4:	e17ffe17 	ldw	r5,-8(fp)
   134d8:	e13ffb17 	ldw	r4,-20(fp)
   134dc:	103ee83a 	callr	r2
   134e0:	e0bffc15 	stw	r2,-16(fp)
   134e4:	e0bffc17 	ldw	r2,-16(fp)
   134e8:	1000070e 	bge	r2,zero,13508 <write+0xb4>
      {
        ALT_ERRNO = -rval;
   134ec:	00134180 	call	13418 <alt_get_errno>
   134f0:	1007883a 	mov	r3,r2
   134f4:	e0bffc17 	ldw	r2,-16(fp)
   134f8:	0085c83a 	sub	r2,zero,r2
   134fc:	18800015 	stw	r2,0(r3)
        return -1;
   13500:	00bfffc4 	movi	r2,-1
   13504:	00000c06 	br	13538 <write+0xe4>
      }
      return rval;
   13508:	e0bffc17 	ldw	r2,-16(fp)
   1350c:	00000a06 	br	13538 <write+0xe4>
    }
    else
    {
      ALT_ERRNO = EACCES;
   13510:	00134180 	call	13418 <alt_get_errno>
   13514:	1007883a 	mov	r3,r2
   13518:	00800344 	movi	r2,13
   1351c:	18800015 	stw	r2,0(r3)
   13520:	00000406 	br	13534 <write+0xe0>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
   13524:	00134180 	call	13418 <alt_get_errno>
   13528:	1007883a 	mov	r3,r2
   1352c:	00801444 	movi	r2,81
   13530:	18800015 	stw	r2,0(r3)
  }
  return -1;
   13534:	00bfffc4 	movi	r2,-1
}
   13538:	e037883a 	mov	sp,fp
   1353c:	dfc00117 	ldw	ra,4(sp)
   13540:	df000017 	ldw	fp,0(sp)
   13544:	dec00204 	addi	sp,sp,8
   13548:	f800283a 	ret

0001354c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
   1354c:	defffd04 	addi	sp,sp,-12
   13550:	dfc00215 	stw	ra,8(sp)
   13554:	df000115 	stw	fp,4(sp)
   13558:	df000104 	addi	fp,sp,4
   1355c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   13560:	d1601004 	addi	r5,gp,-32704
   13564:	e13fff17 	ldw	r4,-4(fp)
   13568:	00184580 	call	18458 <alt_dev_llist_insert>
}
   1356c:	e037883a 	mov	sp,fp
   13570:	dfc00117 	ldw	ra,4(sp)
   13574:	df000017 	ldw	fp,0(sp)
   13578:	dec00204 	addi	sp,sp,8
   1357c:	f800283a 	ret

00013580 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   13580:	defffd04 	addi	sp,sp,-12
   13584:	dfc00215 	stw	ra,8(sp)
   13588:	df000115 	stw	fp,4(sp)
   1358c:	df000104 	addi	fp,sp,4
   13590:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( NIOS2, nios2);
   13594:	0018c700 	call	18c70 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   13598:	00800044 	movi	r2,1
   1359c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   135a0:	0001883a 	nop
   135a4:	e037883a 	mov	sp,fp
   135a8:	dfc00117 	ldw	ra,4(sp)
   135ac:	df000017 	ldw	fp,0(sp)
   135b0:	dec00204 	addi	sp,sp,8
   135b4:	f800283a 	ret

000135b8 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   135b8:	defffd04 	addi	sp,sp,-12
   135bc:	dfc00215 	stw	ra,8(sp)
   135c0:	df000115 	stw	fp,4(sp)
   135c4:	df000104 	addi	fp,sp,4
    ALTERA_AVALON_TIMER_INIT ( TIMER1MS, timer1ms);
   135c8:	01c0fa04 	movi	r7,1000
   135cc:	000d883a 	mov	r6,zero
   135d0:	000b883a 	mov	r5,zero
   135d4:	01000134 	movhi	r4,4
   135d8:	210c1004 	addi	r4,r4,12352
   135dc:	0016fa00 	call	16fa0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER1US, timer1us);
    ALTERA_AVALON_CFI_FLASH_INIT ( FLASH_CONTROLLER, flash_controller);
   135e0:	01020034 	movhi	r4,2048
   135e4:	21047604 	addi	r4,r4,4568
   135e8:	00139400 	call	13940 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
   135ec:	01800144 	movi	r6,5
   135f0:	000b883a 	mov	r5,zero
   135f4:	01020034 	movhi	r4,2048
   135f8:	2104b704 	addi	r4,r4,4828
   135fc:	00157500 	call	15750 <altera_avalon_jtag_uart_init>
   13600:	01020034 	movhi	r4,2048
   13604:	2104ad04 	addi	r4,r4,4788
   13608:	001354c0 	call	1354c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( CHARACTER_LCD, character_lcd);
   1360c:	01020034 	movhi	r4,2048
   13610:	2108cf04 	addi	r4,r4,9020
   13614:	0016d940 	call	16d94 <altera_avalon_lcd_16207_init>
   13618:	01020034 	movhi	r4,2048
   1361c:	2108c504 	addi	r4,r4,8980
   13620:	001354c0 	call	1354c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSTEM_ID, system_id);
   13624:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( UART, uart);
   13628:	018000c4 	movi	r6,3
   1362c:	000b883a 	mov	r5,zero
   13630:	01020034 	movhi	r4,2048
   13634:	21091704 	addi	r4,r4,9308
   13638:	00171240 	call	17124 <altera_avalon_uart_init>
   1363c:	01020034 	movhi	r4,2048
   13640:	21090d04 	addi	r4,r4,9268
   13644:	001354c0 	call	1354c <alt_dev_reg>
    ALTERA_UP_AVALON_PS2_INIT ( PS2, ps2);
   13648:	01020034 	movhi	r4,2048
   1364c:	21093e04 	addi	r4,r4,9464
   13650:	0017a100 	call	17a10 <alt_up_ps2_init>
   13654:	01020034 	movhi	r4,2048
   13658:	21093e04 	addi	r4,r4,9464
   1365c:	001354c0 	call	1354c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_CHARACTER_BUFFER_WITH_DMA_INIT ( VIDEO_CHARACTER_BUFFER_WITH_DMA, video_character_buffer_with_dma);
   13660:	00820034 	movhi	r2,2048
   13664:	10894c04 	addi	r2,r2,9520
   13668:	10800a17 	ldw	r2,40(r2)
   1366c:	10800104 	addi	r2,r2,4
   13670:	10800017 	ldw	r2,0(r2)
   13674:	10ffffcc 	andi	r3,r2,65535
   13678:	00820034 	movhi	r2,2048
   1367c:	10894c04 	addi	r2,r2,9520
   13680:	10c00c15 	stw	r3,48(r2)
   13684:	00820034 	movhi	r2,2048
   13688:	10894c04 	addi	r2,r2,9520
   1368c:	10800a17 	ldw	r2,40(r2)
   13690:	10800104 	addi	r2,r2,4
   13694:	10800017 	ldw	r2,0(r2)
   13698:	1006d43a 	srli	r3,r2,16
   1369c:	00820034 	movhi	r2,2048
   136a0:	10894c04 	addi	r2,r2,9520
   136a4:	10c00d15 	stw	r3,52(r2)
   136a8:	00820034 	movhi	r2,2048
   136ac:	10894c04 	addi	r2,r2,9520
   136b0:	10800c17 	ldw	r2,48(r2)
   136b4:	10801068 	cmpgeui	r2,r2,65
   136b8:	1000081e 	bne	r2,zero,136dc <alt_sys_init+0x124>
   136bc:	00820034 	movhi	r2,2048
   136c0:	10894c04 	addi	r2,r2,9520
   136c4:	00c00fc4 	movi	r3,63
   136c8:	10c00f15 	stw	r3,60(r2)
   136cc:	00820034 	movhi	r2,2048
   136d0:	10894c04 	addi	r2,r2,9520
   136d4:	00c00184 	movi	r3,6
   136d8:	10c01015 	stw	r3,64(r2)
   136dc:	00820034 	movhi	r2,2048
   136e0:	10894c04 	addi	r2,r2,9520
   136e4:	10800d17 	ldw	r2,52(r2)
   136e8:	10800868 	cmpgeui	r2,r2,33
   136ec:	1000041e 	bne	r2,zero,13700 <alt_sys_init+0x148>
   136f0:	00820034 	movhi	r2,2048
   136f4:	10894c04 	addi	r2,r2,9520
   136f8:	00c007c4 	movi	r3,31
   136fc:	10c01115 	stw	r3,68(r2)
   13700:	01020034 	movhi	r4,2048
   13704:	21094c04 	addi	r4,r4,9520
   13708:	0017f980 	call	17f98 <alt_up_char_buffer_init>
   1370c:	01020034 	movhi	r4,2048
   13710:	21094c04 	addi	r4,r4,9520
   13714:	001354c0 	call	1354c <alt_dev_reg>
    ALTERA_UP_AVALON_VIDEO_PIXEL_BUFFER_DMA_INIT ( VIDEO_PIXEL_BUFFER_DMA, video_pixel_buffer_dma);
   13718:	00820034 	movhi	r2,2048
   1371c:	10895e04 	addi	r2,r2,9592
   13720:	10800a17 	ldw	r2,40(r2)
   13724:	10800017 	ldw	r2,0(r2)
   13728:	1007883a 	mov	r3,r2
   1372c:	00820034 	movhi	r2,2048
   13730:	10895e04 	addi	r2,r2,9592
   13734:	10c00b15 	stw	r3,44(r2)
   13738:	00820034 	movhi	r2,2048
   1373c:	10895e04 	addi	r2,r2,9592
   13740:	10800a17 	ldw	r2,40(r2)
   13744:	10800104 	addi	r2,r2,4
   13748:	10800017 	ldw	r2,0(r2)
   1374c:	1007883a 	mov	r3,r2
   13750:	00820034 	movhi	r2,2048
   13754:	10895e04 	addi	r2,r2,9592
   13758:	10c00c15 	stw	r3,48(r2)
   1375c:	00820034 	movhi	r2,2048
   13760:	10895e04 	addi	r2,r2,9592
   13764:	10800a17 	ldw	r2,40(r2)
   13768:	10800204 	addi	r2,r2,8
   1376c:	10800017 	ldw	r2,0(r2)
   13770:	10ffffcc 	andi	r3,r2,65535
   13774:	00820034 	movhi	r2,2048
   13778:	10895e04 	addi	r2,r2,9592
   1377c:	10c00f15 	stw	r3,60(r2)
   13780:	00820034 	movhi	r2,2048
   13784:	10895e04 	addi	r2,r2,9592
   13788:	10800a17 	ldw	r2,40(r2)
   1378c:	10800204 	addi	r2,r2,8
   13790:	10800017 	ldw	r2,0(r2)
   13794:	1006d43a 	srli	r3,r2,16
   13798:	00820034 	movhi	r2,2048
   1379c:	10895e04 	addi	r2,r2,9592
   137a0:	10c01015 	stw	r3,64(r2)
   137a4:	00820034 	movhi	r2,2048
   137a8:	10895e04 	addi	r2,r2,9592
   137ac:	10800a17 	ldw	r2,40(r2)
   137b0:	10800304 	addi	r2,r2,12
   137b4:	10800017 	ldw	r2,0(r2)
   137b8:	1005d07a 	srai	r2,r2,1
   137bc:	10c0004c 	andi	r3,r2,1
   137c0:	00820034 	movhi	r2,2048
   137c4:	10895e04 	addi	r2,r2,9592
   137c8:	10c00d15 	stw	r3,52(r2)
   137cc:	00820034 	movhi	r2,2048
   137d0:	10895e04 	addi	r2,r2,9592
   137d4:	10800a17 	ldw	r2,40(r2)
   137d8:	10800304 	addi	r2,r2,12
   137dc:	10800017 	ldw	r2,0(r2)
   137e0:	1005d13a 	srai	r2,r2,4
   137e4:	10c003cc 	andi	r3,r2,15
   137e8:	00820034 	movhi	r2,2048
   137ec:	10895e04 	addi	r2,r2,9592
   137f0:	10c00e15 	stw	r3,56(r2)
   137f4:	00820034 	movhi	r2,2048
   137f8:	10895e04 	addi	r2,r2,9592
   137fc:	10800a17 	ldw	r2,40(r2)
   13800:	10800304 	addi	r2,r2,12
   13804:	10800017 	ldw	r2,0(r2)
   13808:	1005d43a 	srai	r2,r2,16
   1380c:	e0bfff05 	stb	r2,-4(fp)
   13810:	00820034 	movhi	r2,2048
   13814:	10895e04 	addi	r2,r2,9592
   13818:	10800a17 	ldw	r2,40(r2)
   1381c:	10800304 	addi	r2,r2,12
   13820:	10800017 	ldw	r2,0(r2)
   13824:	1004d63a 	srli	r2,r2,24
   13828:	e0bfff45 	stb	r2,-3(fp)
   1382c:	00820034 	movhi	r2,2048
   13830:	10895e04 	addi	r2,r2,9592
   13834:	10800e17 	ldw	r2,56(r2)
   13838:	10800058 	cmpnei	r2,r2,1
   1383c:	1000041e 	bne	r2,zero,13850 <alt_sys_init+0x298>
   13840:	00820034 	movhi	r2,2048
   13844:	10895e04 	addi	r2,r2,9592
   13848:	10001115 	stw	zero,68(r2)
   1384c:	00000e06 	br	13888 <alt_sys_init+0x2d0>
   13850:	00820034 	movhi	r2,2048
   13854:	10895e04 	addi	r2,r2,9592
   13858:	10800e17 	ldw	r2,56(r2)
   1385c:	10800098 	cmpnei	r2,r2,2
   13860:	1000051e 	bne	r2,zero,13878 <alt_sys_init+0x2c0>
   13864:	00820034 	movhi	r2,2048
   13868:	10895e04 	addi	r2,r2,9592
   1386c:	00c00044 	movi	r3,1
   13870:	10c01115 	stw	r3,68(r2)
   13874:	00000406 	br	13888 <alt_sys_init+0x2d0>
   13878:	00820034 	movhi	r2,2048
   1387c:	10895e04 	addi	r2,r2,9592
   13880:	00c00084 	movi	r3,2
   13884:	10c01115 	stw	r3,68(r2)
   13888:	e0bfff03 	ldbu	r2,-4(fp)
   1388c:	00c00804 	movi	r3,32
   13890:	1885c83a 	sub	r2,r3,r2
   13894:	00ffffc4 	movi	r3,-1
   13898:	1886d83a 	srl	r3,r3,r2
   1389c:	00820034 	movhi	r2,2048
   138a0:	10895e04 	addi	r2,r2,9592
   138a4:	10c01215 	stw	r3,72(r2)
   138a8:	e0ffff03 	ldbu	r3,-4(fp)
   138ac:	00820034 	movhi	r2,2048
   138b0:	10895e04 	addi	r2,r2,9592
   138b4:	10801117 	ldw	r2,68(r2)
   138b8:	1887883a 	add	r3,r3,r2
   138bc:	00820034 	movhi	r2,2048
   138c0:	10895e04 	addi	r2,r2,9592
   138c4:	10c01315 	stw	r3,76(r2)
   138c8:	e0bfff43 	ldbu	r2,-3(fp)
   138cc:	00c00804 	movi	r3,32
   138d0:	1885c83a 	sub	r2,r3,r2
   138d4:	00ffffc4 	movi	r3,-1
   138d8:	1886d83a 	srl	r3,r3,r2
   138dc:	00820034 	movhi	r2,2048
   138e0:	10895e04 	addi	r2,r2,9592
   138e4:	10c01415 	stw	r3,80(r2)
   138e8:	01020034 	movhi	r4,2048
   138ec:	21095e04 	addi	r4,r4,9592
   138f0:	001354c0 	call	1354c <alt_dev_reg>
}
   138f4:	0001883a 	nop
   138f8:	e037883a 	mov	sp,fp
   138fc:	dfc00117 	ldw	ra,4(sp)
   13900:	df000017 	ldw	fp,0(sp)
   13904:	dec00204 	addi	sp,sp,8
   13908:	f800283a 	ret

0001390c <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
   1390c:	defffd04 	addi	sp,sp,-12
   13910:	dfc00215 	stw	ra,8(sp)
   13914:	df000115 	stw	fp,4(sp)
   13918:	df000104 	addi	fp,sp,4
   1391c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
   13920:	d1601704 	addi	r5,gp,-32676
   13924:	e13fff17 	ldw	r4,-4(fp)
   13928:	00184580 	call	18458 <alt_dev_llist_insert>
}
   1392c:	e037883a 	mov	sp,fp
   13930:	dfc00117 	ldw	ra,4(sp)
   13934:	df000017 	ldw	fp,0(sp)
   13938:	dec00204 	addi	sp,sp,8
   1393c:	f800283a 	ret

00013940 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
   13940:	defffc04 	addi	sp,sp,-16
   13944:	dfc00315 	stw	ra,12(sp)
   13948:	df000215 	stw	fp,8(sp)
   1394c:	df000204 	addi	fp,sp,8
   13950:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   13954:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
   13958:	e13fff17 	ldw	r4,-4(fp)
   1395c:	0014da40 	call	14da4 <alt_read_cfi_width>
   13960:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13964:	e0bffe17 	ldw	r2,-8(fp)
   13968:	1000031e 	bne	r2,zero,13978 <alt_flash_cfi_init+0x38>
    ret_code = alt_set_flash_width_func( flash );
   1396c:	e13fff17 	ldw	r4,-4(fp)
   13970:	00144fc0 	call	144fc <alt_set_flash_width_func>
   13974:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
   13978:	e0bffe17 	ldw	r2,-8(fp)
   1397c:	1000031e 	bne	r2,zero,1398c <alt_flash_cfi_init+0x4c>
    ret_code = alt_read_cfi_table( flash );
   13980:	e13fff17 	ldw	r4,-4(fp)
   13984:	00147dc0 	call	147dc <alt_read_cfi_table>
   13988:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
   1398c:	e0bffe17 	ldw	r2,-8(fp)
   13990:	1000031e 	bne	r2,zero,139a0 <alt_flash_cfi_init+0x60>
    ret_code = alt_set_flash_algorithm_func( flash);
   13994:	e13fff17 	ldw	r4,-4(fp)
   13998:	00146c00 	call	146c0 <alt_set_flash_algorithm_func>
   1399c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
   139a0:	e0bffe17 	ldw	r2,-8(fp)
   139a4:	1000041e 	bne	r2,zero,139b8 <alt_flash_cfi_init+0x78>
    ret_code = alt_flash_device_register(&(flash->dev));
   139a8:	e0bfff17 	ldw	r2,-4(fp)
   139ac:	1009883a 	mov	r4,r2
   139b0:	001390c0 	call	1390c <alt_flash_device_register>
   139b4:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
   139b8:	e0bffe17 	ldw	r2,-8(fp)
}
   139bc:	e037883a 	mov	sp,fp
   139c0:	dfc00117 	ldw	ra,4(sp)
   139c4:	df000017 	ldw	fp,0(sp)
   139c8:	dec00204 	addi	sp,sp,8
   139cc:	f800283a 	ret

000139d0 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
   139d0:	defff104 	addi	sp,sp,-60
   139d4:	dfc00e15 	stw	ra,56(sp)
   139d8:	df000d15 	stw	fp,52(sp)
   139dc:	df000d04 	addi	fp,sp,52
   139e0:	e13ffc15 	stw	r4,-16(fp)
   139e4:	e17ffd15 	stw	r5,-12(fp)
   139e8:	e1bffe15 	stw	r6,-8(fp)
   139ec:	e1ffff15 	stw	r7,-4(fp)
  int         ret_code = 0;
   139f0:	e03ff415 	stw	zero,-48(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
   139f4:	e0bfff17 	ldw	r2,-4(fp)
   139f8:	e0bff815 	stw	r2,-32(fp)
  int         current_offset;
  int         start_offset = offset;
   139fc:	e0bffd17 	ldw	r2,-12(fp)
   13a00:	e0bff915 	stw	r2,-28(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13a04:	e0bffc17 	ldw	r2,-16(fp)
   13a08:	e0bffa15 	stw	r2,-24(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13a0c:	e03ff515 	stw	zero,-44(fp)
   13a10:	00008706 	br	13c30 <alt_flash_cfi_write+0x260>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13a14:	e0fffa17 	ldw	r3,-24(fp)
   13a18:	e0bff517 	ldw	r2,-44(fp)
   13a1c:	1004913a 	slli	r2,r2,4
   13a20:	1885883a 	add	r2,r3,r2
   13a24:	10800d04 	addi	r2,r2,52
   13a28:	10800017 	ldw	r2,0(r2)
   13a2c:	e0fffd17 	ldw	r3,-12(fp)
   13a30:	18807c16 	blt	r3,r2,13c24 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
   13a34:	e0fffa17 	ldw	r3,-24(fp)
   13a38:	e0bff517 	ldw	r2,-44(fp)
   13a3c:	1004913a 	slli	r2,r2,4
   13a40:	1885883a 	add	r2,r3,r2
   13a44:	10800d04 	addi	r2,r2,52
   13a48:	10c00017 	ldw	r3,0(r2)
      flash->dev.region_info[i].region_size)))
   13a4c:	e13ffa17 	ldw	r4,-24(fp)
   13a50:	e0bff517 	ldw	r2,-44(fp)
   13a54:	1004913a 	slli	r2,r2,4
   13a58:	2085883a 	add	r2,r4,r2
   13a5c:	10800e04 	addi	r2,r2,56
   13a60:	10800017 	ldw	r2,0(r2)
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
      (offset < (flash->dev.region_info[i].offset + 
   13a64:	1885883a 	add	r2,r3,r2
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
   13a68:	e0fffd17 	ldw	r3,-12(fp)
   13a6c:	18806d0e 	bge	r3,r2,13c24 <alt_flash_cfi_write+0x254>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
   13a70:	e0fffa17 	ldw	r3,-24(fp)
   13a74:	e0bff517 	ldw	r2,-44(fp)
   13a78:	1004913a 	slli	r2,r2,4
   13a7c:	1885883a 	add	r2,r3,r2
   13a80:	10800d04 	addi	r2,r2,52
   13a84:	10800017 	ldw	r2,0(r2)
   13a88:	e0bff715 	stw	r2,-36(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13a8c:	e03ff615 	stw	zero,-40(fp)
   13a90:	00005c06 	br	13c04 <alt_flash_cfi_write+0x234>
      {
        if ((offset >= current_offset ) && 
   13a94:	e0fffd17 	ldw	r3,-12(fp)
   13a98:	e0bff717 	ldw	r2,-36(fp)
   13a9c:	18804d16 	blt	r3,r2,13bd4 <alt_flash_cfi_write+0x204>
            (offset < (current_offset + 
            flash->dev.region_info[i].block_size)))
   13aa0:	e0fffa17 	ldw	r3,-24(fp)
   13aa4:	e0bff517 	ldw	r2,-44(fp)
   13aa8:	10800104 	addi	r2,r2,4
   13aac:	1004913a 	slli	r2,r2,4
   13ab0:	1885883a 	add	r2,r3,r2
   13ab4:	10c00017 	ldw	r3,0(r2)
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
            (offset < (current_offset + 
   13ab8:	e0bff717 	ldw	r2,-36(fp)
   13abc:	1885883a 	add	r2,r3,r2
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
      {
        if ((offset >= current_offset ) && 
   13ac0:	e0fffd17 	ldw	r3,-12(fp)
   13ac4:	1880430e 	bge	r3,r2,13bd4 <alt_flash_cfi_write+0x204>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
   13ac8:	e0fffa17 	ldw	r3,-24(fp)
   13acc:	e0bff517 	ldw	r2,-44(fp)
   13ad0:	10800104 	addi	r2,r2,4
   13ad4:	1004913a 	slli	r2,r2,4
   13ad8:	1885883a 	add	r2,r3,r2
   13adc:	10c00017 	ldw	r3,0(r2)
   13ae0:	e0bff717 	ldw	r2,-36(fp)
   13ae4:	1887883a 	add	r3,r3,r2
   13ae8:	e0bffd17 	ldw	r2,-12(fp)
   13aec:	1885c83a 	sub	r2,r3,r2
   13af0:	e0bffb15 	stw	r2,-20(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
   13af4:	e0fffb17 	ldw	r3,-20(fp)
   13af8:	e0bfff17 	ldw	r2,-4(fp)
   13afc:	1880010e 	bge	r3,r2,13b04 <alt_flash_cfi_write+0x134>
   13b00:	1805883a 	mov	r2,r3
   13b04:	e0bffb15 	stw	r2,-20(fp)
          if(memcmp(src_addr, 
                    (alt_u8*)flash->dev.base_addr+offset,
   13b08:	e0bffa17 	ldw	r2,-24(fp)
   13b0c:	10c00a17 	ldw	r3,40(r2)
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
                            - offset); 
          data_to_write = MIN(data_to_write, length);
          if(memcmp(src_addr, 
   13b10:	e0bffd17 	ldw	r2,-12(fp)
   13b14:	1885883a 	add	r2,r3,r2
   13b18:	e0fffb17 	ldw	r3,-20(fp)
   13b1c:	180d883a 	mov	r6,r3
   13b20:	100b883a 	mov	r5,r2
   13b24:	e13ffe17 	ldw	r4,-8(fp)
   13b28:	0006f340 	call	6f34 <memcmp>
   13b2c:	10001326 	beq	r2,zero,13b7c <alt_flash_cfi_write+0x1ac>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
   13b30:	e0bffa17 	ldw	r2,-24(fp)
   13b34:	10800817 	ldw	r2,32(r2)
   13b38:	e0fffa17 	ldw	r3,-24(fp)
   13b3c:	e17ff717 	ldw	r5,-36(fp)
   13b40:	1809883a 	mov	r4,r3
   13b44:	103ee83a 	callr	r2
   13b48:	e0bff415 	stw	r2,-48(fp)

            if (!ret_code)
   13b4c:	e0bff417 	ldw	r2,-48(fp)
   13b50:	10000a1e 	bne	r2,zero,13b7c <alt_flash_cfi_write+0x1ac>
            {
              ret_code = (*flash->dev.write_block)( 
   13b54:	e0bffa17 	ldw	r2,-24(fp)
   13b58:	10800917 	ldw	r2,36(r2)
   13b5c:	e13ffa17 	ldw	r4,-24(fp)
   13b60:	e0fffb17 	ldw	r3,-20(fp)
   13b64:	d8c00015 	stw	r3,0(sp)
   13b68:	e1fffe17 	ldw	r7,-8(fp)
   13b6c:	e1bffd17 	ldw	r6,-12(fp)
   13b70:	e17ff717 	ldw	r5,-36(fp)
   13b74:	103ee83a 	callr	r2
   13b78:	e0bff415 	stw	r2,-48(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
   13b7c:	e0ffff17 	ldw	r3,-4(fp)
   13b80:	e0bffb17 	ldw	r2,-20(fp)
   13b84:	18802e26 	beq	r3,r2,13c40 <alt_flash_cfi_write+0x270>
   13b88:	e0bff417 	ldw	r2,-48(fp)
   13b8c:	10002c1e 	bne	r2,zero,13c40 <alt_flash_cfi_write+0x270>
          {
            goto finished;
          }
          
          length -= data_to_write;
   13b90:	e0ffff17 	ldw	r3,-4(fp)
   13b94:	e0bffb17 	ldw	r2,-20(fp)
   13b98:	1885c83a 	sub	r2,r3,r2
   13b9c:	e0bfff15 	stw	r2,-4(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
   13ba0:	e0fffa17 	ldw	r3,-24(fp)
   13ba4:	e0bff517 	ldw	r2,-44(fp)
   13ba8:	10800104 	addi	r2,r2,4
   13bac:	1004913a 	slli	r2,r2,4
   13bb0:	1885883a 	add	r2,r3,r2
   13bb4:	10c00017 	ldw	r3,0(r2)
   13bb8:	e0bff717 	ldw	r2,-36(fp)
   13bbc:	1885883a 	add	r2,r3,r2
   13bc0:	e0bffd15 	stw	r2,-12(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
   13bc4:	e0bffb17 	ldw	r2,-20(fp)
   13bc8:	e0fffe17 	ldw	r3,-8(fp)
   13bcc:	1885883a 	add	r2,r3,r2
   13bd0:	e0bffe15 	stw	r2,-8(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
   13bd4:	e0fffa17 	ldw	r3,-24(fp)
   13bd8:	e0bff517 	ldw	r2,-44(fp)
   13bdc:	10800104 	addi	r2,r2,4
   13be0:	1004913a 	slli	r2,r2,4
   13be4:	1885883a 	add	r2,r3,r2
   13be8:	10800017 	ldw	r2,0(r2)
   13bec:	e0fff717 	ldw	r3,-36(fp)
   13bf0:	1885883a 	add	r2,r3,r2
   13bf4:	e0bff715 	stw	r2,-36(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
   13bf8:	e0bff617 	ldw	r2,-40(fp)
   13bfc:	10800044 	addi	r2,r2,1
   13c00:	e0bff615 	stw	r2,-40(fp)
   13c04:	e0fffa17 	ldw	r3,-24(fp)
   13c08:	e0bff517 	ldw	r2,-44(fp)
   13c0c:	1004913a 	slli	r2,r2,4
   13c10:	1885883a 	add	r2,r3,r2
   13c14:	10800f04 	addi	r2,r2,60
   13c18:	10800017 	ldw	r2,0(r2)
   13c1c:	e0fff617 	ldw	r3,-40(fp)
   13c20:	18bf9c16 	blt	r3,r2,13a94 <__alt_data_end+0xf0013a94>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
   13c24:	e0bff517 	ldw	r2,-44(fp)
   13c28:	10800044 	addi	r2,r2,1
   13c2c:	e0bff515 	stw	r2,-44(fp)
   13c30:	e0bffa17 	ldw	r2,-24(fp)
   13c34:	10800c17 	ldw	r2,48(r2)
   13c38:	e0fff517 	ldw	r3,-44(fp)
   13c3c:	18bf7516 	blt	r3,r2,13a14 <__alt_data_end+0xf0013a14>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
   13c40:	e0bffa17 	ldw	r2,-24(fp)
   13c44:	10c00a17 	ldw	r3,40(r2)
   13c48:	e0bff917 	ldw	r2,-28(fp)
   13c4c:	1885883a 	add	r2,r3,r2
   13c50:	e0fff817 	ldw	r3,-32(fp)
   13c54:	180b883a 	mov	r5,r3
   13c58:	1009883a 	mov	r4,r2
   13c5c:	00183a40 	call	183a4 <alt_dcache_flush>
  return ret_code;
   13c60:	e0bff417 	ldw	r2,-48(fp)
}
   13c64:	e037883a 	mov	sp,fp
   13c68:	dfc00117 	ldw	ra,4(sp)
   13c6c:	df000017 	ldw	fp,0(sp)
   13c70:	dec00204 	addi	sp,sp,8
   13c74:	f800283a 	ret

00013c78 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
   13c78:	defffa04 	addi	sp,sp,-24
   13c7c:	df000515 	stw	fp,20(sp)
   13c80:	df000504 	addi	fp,sp,20
   13c84:	e13ffd15 	stw	r4,-12(fp)
   13c88:	e17ffe15 	stw	r5,-8(fp)
   13c8c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   13c90:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
   13c94:	e0bffd17 	ldw	r2,-12(fp)
   13c98:	e0bffc15 	stw	r2,-16(fp)

  *number_of_regions = flash->number_of_regions;
   13c9c:	e0bffc17 	ldw	r2,-16(fp)
   13ca0:	10c00c17 	ldw	r3,48(r2)
   13ca4:	e0bfff17 	ldw	r2,-4(fp)
   13ca8:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
   13cac:	e0bffc17 	ldw	r2,-16(fp)
   13cb0:	10800c17 	ldw	r2,48(r2)
   13cb4:	1000031e 	bne	r2,zero,13cc4 <alt_flash_cfi_get_info+0x4c>
  {
    ret_code = -EIO;
   13cb8:	00bffec4 	movi	r2,-5
   13cbc:	e0bffb15 	stw	r2,-20(fp)
   13cc0:	00000b06 	br	13cf0 <alt_flash_cfi_get_info+0x78>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   13cc4:	e0bffc17 	ldw	r2,-16(fp)
   13cc8:	10800c17 	ldw	r2,48(r2)
   13ccc:	10800250 	cmplti	r2,r2,9
   13cd0:	1000031e 	bne	r2,zero,13ce0 <alt_flash_cfi_get_info+0x68>
  {
    ret_code = -ENOMEM;
   13cd4:	00bffd04 	movi	r2,-12
   13cd8:	e0bffb15 	stw	r2,-20(fp)
   13cdc:	00000406 	br	13cf0 <alt_flash_cfi_get_info+0x78>
  }
  else
  {
    *info = &flash->region_info[0];
   13ce0:	e0bffc17 	ldw	r2,-16(fp)
   13ce4:	10c00d04 	addi	r3,r2,52
   13ce8:	e0bffe17 	ldw	r2,-8(fp)
   13cec:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
   13cf0:	e0bffb17 	ldw	r2,-20(fp)
}
   13cf4:	e037883a 	mov	sp,fp
   13cf8:	df000017 	ldw	fp,0(sp)
   13cfc:	dec00104 	addi	sp,sp,4
   13d00:	f800283a 	ret

00013d04 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
   13d04:	defff904 	addi	sp,sp,-28
   13d08:	dfc00615 	stw	ra,24(sp)
   13d0c:	df000515 	stw	fp,20(sp)
   13d10:	df000504 	addi	fp,sp,20
   13d14:	e13ffc15 	stw	r4,-16(fp)
   13d18:	e17ffd15 	stw	r5,-12(fp)
   13d1c:	e1bffe15 	stw	r6,-8(fp)
   13d20:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   13d24:	e0bffc17 	ldw	r2,-16(fp)
   13d28:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
   13d2c:	e0bffb17 	ldw	r2,-20(fp)
   13d30:	10c00a17 	ldw	r3,40(r2)
   13d34:	e0bffd17 	ldw	r2,-12(fp)
   13d38:	1885883a 	add	r2,r3,r2
   13d3c:	e0ffff17 	ldw	r3,-4(fp)
   13d40:	180d883a 	mov	r6,r3
   13d44:	100b883a 	mov	r5,r2
   13d48:	e13ffe17 	ldw	r4,-8(fp)
   13d4c:	0006fb00 	call	6fb0 <memcpy>
  return 0;
   13d50:	0005883a 	mov	r2,zero
}
   13d54:	e037883a 	mov	sp,fp
   13d58:	dfc00117 	ldw	ra,4(sp)
   13d5c:	df000017 	ldw	fp,0(sp)
   13d60:	dec00204 	addi	sp,sp,8
   13d64:	f800283a 	ret

00013d68 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
   13d68:	defffa04 	addi	sp,sp,-24
   13d6c:	df000515 	stw	fp,20(sp)
   13d70:	df000504 	addi	fp,sp,20
   13d74:	e13ffd15 	stw	r4,-12(fp)
   13d78:	e17ffe15 	stw	r5,-8(fp)
   13d7c:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
   13d80:	e0bffd17 	ldw	r2,-12(fp)
   13d84:	10802f17 	ldw	r2,188(r2)
   13d88:	10800058 	cmpnei	r2,r2,1
   13d8c:	1000091e 	bne	r2,zero,13db4 <alt_write_value_to_flash+0x4c>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
   13d90:	e0bffd17 	ldw	r2,-12(fp)
   13d94:	10c00a17 	ldw	r3,40(r2)
   13d98:	e0bffe17 	ldw	r2,-8(fp)
   13d9c:	1885883a 	add	r2,r3,r2
   13da0:	e0ffff17 	ldw	r3,-4(fp)
   13da4:	18c00003 	ldbu	r3,0(r3)
   13da8:	18c03fcc 	andi	r3,r3,255
   13dac:	10c00025 	stbio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13db0:	00003f06 	br	13eb0 <alt_write_value_to_flash+0x148>

  if (flash->mode_width == 1)
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
  }
  else if (flash->mode_width == 2)
   13db4:	e0bffd17 	ldw	r2,-12(fp)
   13db8:	10802f17 	ldw	r2,188(r2)
   13dbc:	10800098 	cmpnei	r2,r2,2
   13dc0:	1000141e 	bne	r2,zero,13e14 <alt_write_value_to_flash+0xac>
  {
    half_word_value = (alt_u16)(*src_addr);
   13dc4:	e0bfff17 	ldw	r2,-4(fp)
   13dc8:	10800003 	ldbu	r2,0(r2)
   13dcc:	10803fcc 	andi	r2,r2,255
   13dd0:	e0bffb0d 	sth	r2,-20(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
   13dd4:	e0bfff17 	ldw	r2,-4(fp)
   13dd8:	10800044 	addi	r2,r2,1
   13ddc:	10800003 	ldbu	r2,0(r2)
   13de0:	10803fcc 	andi	r2,r2,255
   13de4:	1004923a 	slli	r2,r2,8
   13de8:	1007883a 	mov	r3,r2
   13dec:	e0bffb0b 	ldhu	r2,-20(fp)
   13df0:	1884b03a 	or	r2,r3,r2
   13df4:	e0bffb0d 	sth	r2,-20(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
   13df8:	e0bffd17 	ldw	r2,-12(fp)
   13dfc:	10c00a17 	ldw	r3,40(r2)
   13e00:	e0bffe17 	ldw	r2,-8(fp)
   13e04:	1885883a 	add	r2,r3,r2
   13e08:	e0fffb0b 	ldhu	r3,-20(fp)
   13e0c:	10c0002d 	sthio	r3,0(r2)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
  }

  return;
   13e10:	00002706 	br	13eb0 <alt_write_value_to_flash+0x148>
  {
    half_word_value = (alt_u16)(*src_addr);
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
  }
  else if (flash->mode_width == 4)
   13e14:	e0bffd17 	ldw	r2,-12(fp)
   13e18:	10802f17 	ldw	r2,188(r2)
   13e1c:	10800118 	cmpnei	r2,r2,4
   13e20:	1000231e 	bne	r2,zero,13eb0 <alt_write_value_to_flash+0x148>
  {
    word_value = (alt_u32)(*src_addr);
   13e24:	e0bfff17 	ldw	r2,-4(fp)
   13e28:	10800003 	ldbu	r2,0(r2)
   13e2c:	10803fcc 	andi	r2,r2,255
   13e30:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
   13e34:	e0bfff17 	ldw	r2,-4(fp)
   13e38:	10800044 	addi	r2,r2,1
   13e3c:	10800003 	ldbu	r2,0(r2)
   13e40:	10803fcc 	andi	r2,r2,255
   13e44:	1004923a 	slli	r2,r2,8
   13e48:	e0fffc17 	ldw	r3,-16(fp)
   13e4c:	1884b03a 	or	r2,r3,r2
   13e50:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
   13e54:	e0bfff17 	ldw	r2,-4(fp)
   13e58:	10800084 	addi	r2,r2,2
   13e5c:	10800003 	ldbu	r2,0(r2)
   13e60:	10803fcc 	andi	r2,r2,255
   13e64:	1004943a 	slli	r2,r2,16
   13e68:	e0fffc17 	ldw	r3,-16(fp)
   13e6c:	1884b03a 	or	r2,r3,r2
   13e70:	e0bffc15 	stw	r2,-16(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
   13e74:	e0bfff17 	ldw	r2,-4(fp)
   13e78:	108000c4 	addi	r2,r2,3
   13e7c:	10800003 	ldbu	r2,0(r2)
   13e80:	10803fcc 	andi	r2,r2,255
   13e84:	1004963a 	slli	r2,r2,24
   13e88:	e0fffc17 	ldw	r3,-16(fp)
   13e8c:	1884b03a 	or	r2,r3,r2
   13e90:	e0bffc15 	stw	r2,-16(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
   13e94:	e0bffd17 	ldw	r2,-12(fp)
   13e98:	10c00a17 	ldw	r3,40(r2)
   13e9c:	e0bffe17 	ldw	r2,-8(fp)
   13ea0:	1885883a 	add	r2,r3,r2
   13ea4:	e0fffc17 	ldw	r3,-16(fp)
   13ea8:	10c00035 	stwio	r3,0(r2)
  }

  return;
   13eac:	0001883a 	nop
   13eb0:	0001883a 	nop
}
   13eb4:	e037883a 	mov	sp,fp
   13eb8:	df000017 	ldw	fp,0(sp)
   13ebc:	dec00104 	addi	sp,sp,4
   13ec0:	f800283a 	ret

00013ec4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
   13ec4:	defff304 	addi	sp,sp,-52
   13ec8:	dfc00c15 	stw	ra,48(sp)
   13ecc:	df000b15 	stw	fp,44(sp)
   13ed0:	df000b04 	addi	fp,sp,44
   13ed4:	e13ffc15 	stw	r4,-16(fp)
   13ed8:	e17ffd15 	stw	r5,-12(fp)
   13edc:	e1bffe15 	stw	r6,-8(fp)
   13ee0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
   13ee4:	e03ff515 	stw	zero,-44(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13ee8:	e0bffc17 	ldw	r2,-16(fp)
   13eec:	10c00a17 	ldw	r3,40(r2)
   13ef0:	e0bffd17 	ldw	r2,-12(fp)
   13ef4:	1885883a 	add	r2,r3,r2
   13ef8:	1007883a 	mov	r3,r2
                      flash->mode_width);
   13efc:	e0bffc17 	ldw	r2,-16(fp)
   13f00:	10802f17 	ldw	r2,188(r2)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
   13f04:	1889283a 	div	r4,r3,r2
   13f08:	2085383a 	mul	r2,r4,r2
   13f0c:	1885c83a 	sub	r2,r3,r2
   13f10:	e0bff815 	stw	r2,-32(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
   13f14:	e0bff817 	ldw	r2,-32(fp)
   13f18:	10003b26 	beq	r2,zero,14008 <alt_flash_program_block+0x144>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
   13f1c:	e0bffc17 	ldw	r2,-16(fp)
   13f20:	10c02f17 	ldw	r3,188(r2)
   13f24:	e0bff817 	ldw	r2,-32(fp)
   13f28:	1885c83a 	sub	r2,r3,r2
   13f2c:	e0bff915 	stw	r2,-28(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13f30:	e03ff615 	stw	zero,-40(fp)
   13f34:	00001206 	br	13f80 <alt_flash_program_block+0xbc>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
   13f38:	e0bffc17 	ldw	r2,-16(fp)
   13f3c:	10800a17 	ldw	r2,40(r2)
   13f40:	e13ffd17 	ldw	r4,-12(fp)
   13f44:	e0fff817 	ldw	r3,-32(fp)
   13f48:	20c9c83a 	sub	r4,r4,r3
   13f4c:	e0fff617 	ldw	r3,-40(fp)
   13f50:	20c7883a 	add	r3,r4,r3
   13f54:	10c5883a 	add	r2,r2,r3
   13f58:	10800023 	ldbuio	r2,0(r2)
   13f5c:	10803fcc 	andi	r2,r2,255
   13f60:	1009883a 	mov	r4,r2
   13f64:	e0fffb04 	addi	r3,fp,-20
   13f68:	e0bff617 	ldw	r2,-40(fp)
   13f6c:	1885883a 	add	r2,r3,r2
   13f70:	11000005 	stb	r4,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
   13f74:	e0bff617 	ldw	r2,-40(fp)
   13f78:	10800044 	addi	r2,r2,1
   13f7c:	e0bff615 	stw	r2,-40(fp)
   13f80:	e0fff617 	ldw	r3,-40(fp)
   13f84:	e0bff817 	ldw	r2,-32(fp)
   13f88:	18bfeb16 	blt	r3,r2,13f38 <__alt_data_end+0xf0013f38>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13f8c:	e03ff615 	stw	zero,-40(fp)
   13f90:	00000d06 	br	13fc8 <alt_flash_program_block+0x104>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
   13f94:	e0fff817 	ldw	r3,-32(fp)
   13f98:	e0bff617 	ldw	r2,-40(fp)
   13f9c:	1885883a 	add	r2,r3,r2
   13fa0:	e0fff617 	ldw	r3,-40(fp)
   13fa4:	e13ffe17 	ldw	r4,-8(fp)
   13fa8:	20c7883a 	add	r3,r4,r3
   13fac:	18c00003 	ldbu	r3,0(r3)
   13fb0:	e13ffb04 	addi	r4,fp,-20
   13fb4:	2085883a 	add	r2,r4,r2
   13fb8:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
   13fbc:	e0bff617 	ldw	r2,-40(fp)
   13fc0:	10800044 	addi	r2,r2,1
   13fc4:	e0bff615 	stw	r2,-40(fp)
   13fc8:	e0fff617 	ldw	r3,-40(fp)
   13fcc:	e0bff917 	ldw	r2,-28(fp)
   13fd0:	18bff016 	blt	r3,r2,13f94 <__alt_data_end+0xf0013f94>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
   13fd4:	e0fffd17 	ldw	r3,-12(fp)
   13fd8:	e0bff817 	ldw	r2,-32(fp)
   13fdc:	1887c83a 	sub	r3,r3,r2
   13fe0:	e13ffb04 	addi	r4,fp,-20
   13fe4:	e0800217 	ldw	r2,8(fp)
   13fe8:	200d883a 	mov	r6,r4
   13fec:	180b883a 	mov	r5,r3
   13ff0:	e13ffc17 	ldw	r4,-16(fp)
   13ff4:	103ee83a 	callr	r2
   13ff8:	e0bff515 	stw	r2,-44(fp)
    i = unaligned_bytes;
   13ffc:	e0bff917 	ldw	r2,-28(fp)
   14000:	e0bff615 	stw	r2,-40(fp)
   14004:	00000106 	br	1400c <alt_flash_program_block+0x148>
  }
  else
  {
    i = 0;
   14008:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
   1400c:	e0fffd17 	ldw	r3,-12(fp)
   14010:	e0bfff17 	ldw	r2,-4(fp)
   14014:	1885883a 	add	r2,r3,r2
   14018:	e0fffc17 	ldw	r3,-16(fp)
   1401c:	18c02f17 	ldw	r3,188(r3)
   14020:	10c9283a 	div	r4,r2,r3
   14024:	20c7383a 	mul	r3,r4,r3
   14028:	10c5c83a 	sub	r2,r2,r3
   1402c:	e0bffa15 	stw	r2,-24(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14030:	00001106 	br	14078 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
   14034:	e0fffd17 	ldw	r3,-12(fp)
   14038:	e0bff617 	ldw	r2,-40(fp)
   1403c:	1889883a 	add	r4,r3,r2
   14040:	e0bff617 	ldw	r2,-40(fp)
   14044:	e0fffe17 	ldw	r3,-8(fp)
   14048:	1887883a 	add	r3,r3,r2
   1404c:	e0800217 	ldw	r2,8(fp)
   14050:	180d883a 	mov	r6,r3
   14054:	200b883a 	mov	r5,r4
   14058:	e13ffc17 	ldw	r4,-16(fp)
   1405c:	103ee83a 	callr	r2
   14060:	e0bff515 	stw	r2,-44(fp)
    i += flash->mode_width;     
   14064:	e0bffc17 	ldw	r2,-16(fp)
   14068:	10802f17 	ldw	r2,188(r2)
   1406c:	e0fff617 	ldw	r3,-40(fp)
   14070:	1885883a 	add	r2,r3,r2
   14074:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
   14078:	e0bff517 	ldw	r2,-44(fp)
   1407c:	1000051e 	bne	r2,zero,14094 <alt_flash_program_block+0x1d0>
   14080:	e0ffff17 	ldw	r3,-4(fp)
   14084:	e0bffa17 	ldw	r2,-24(fp)
   14088:	1885c83a 	sub	r2,r3,r2
   1408c:	e0fff617 	ldw	r3,-40(fp)
   14090:	18bfe816 	blt	r3,r2,14034 <__alt_data_end+0xf0014034>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
   14094:	e0bffa17 	ldw	r2,-24(fp)
   14098:	10003c26 	beq	r2,zero,1418c <alt_flash_program_block+0x2c8>
   1409c:	e0bff517 	ldw	r2,-44(fp)
   140a0:	10003a1e 	bne	r2,zero,1418c <alt_flash_program_block+0x2c8>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
   140a4:	e0bffc17 	ldw	r2,-16(fp)
   140a8:	10c02f17 	ldw	r3,188(r2)
   140ac:	e0bffa17 	ldw	r2,-24(fp)
   140b0:	1885c83a 	sub	r2,r3,r2
   140b4:	e0bff815 	stw	r2,-32(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
   140b8:	e03ff715 	stw	zero,-36(fp)
   140bc:	00000d06 	br	140f4 <alt_flash_program_block+0x230>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
   140c0:	e0fff617 	ldw	r3,-40(fp)
   140c4:	e0bff717 	ldw	r2,-36(fp)
   140c8:	1885883a 	add	r2,r3,r2
   140cc:	e0fffe17 	ldw	r3,-8(fp)
   140d0:	1885883a 	add	r2,r3,r2
   140d4:	10c00003 	ldbu	r3,0(r2)
   140d8:	e13ffb04 	addi	r4,fp,-20
   140dc:	e0bff717 	ldw	r2,-36(fp)
   140e0:	2085883a 	add	r2,r4,r2
   140e4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
   140e8:	e0bff717 	ldw	r2,-36(fp)
   140ec:	10800044 	addi	r2,r2,1
   140f0:	e0bff715 	stw	r2,-36(fp)
   140f4:	e0fff717 	ldw	r3,-36(fp)
   140f8:	e0bffa17 	ldw	r2,-24(fp)
   140fc:	18bff016 	blt	r3,r2,140c0 <__alt_data_end+0xf00140c0>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   14100:	e03ff715 	stw	zero,-36(fp)
   14104:	00001406 	br	14158 <alt_flash_program_block+0x294>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
   14108:	e0fffa17 	ldw	r3,-24(fp)
   1410c:	e0bff717 	ldw	r2,-36(fp)
   14110:	1885883a 	add	r2,r3,r2
   14114:	e0fffc17 	ldw	r3,-16(fp)
   14118:	18c00a17 	ldw	r3,40(r3)
   1411c:	e17ffd17 	ldw	r5,-12(fp)
   14120:	e13fff17 	ldw	r4,-4(fp)
   14124:	290b883a 	add	r5,r5,r4
   14128:	e13ff717 	ldw	r4,-36(fp)
   1412c:	2909883a 	add	r4,r5,r4
   14130:	1907883a 	add	r3,r3,r4
   14134:	18c00023 	ldbuio	r3,0(r3)
   14138:	18c03fcc 	andi	r3,r3,255
   1413c:	1809883a 	mov	r4,r3
   14140:	e0fffb04 	addi	r3,fp,-20
   14144:	1885883a 	add	r2,r3,r2
   14148:	11000005 	stb	r4,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
   1414c:	e0bff717 	ldw	r2,-36(fp)
   14150:	10800044 	addi	r2,r2,1
   14154:	e0bff715 	stw	r2,-36(fp)
   14158:	e0fff717 	ldw	r3,-36(fp)
   1415c:	e0bff817 	ldw	r2,-32(fp)
   14160:	18bfe916 	blt	r3,r2,14108 <__alt_data_end+0xf0014108>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
   14164:	e0fffd17 	ldw	r3,-12(fp)
   14168:	e0bff617 	ldw	r2,-40(fp)
   1416c:	1887883a 	add	r3,r3,r2
   14170:	e13ffb04 	addi	r4,fp,-20
   14174:	e0800217 	ldw	r2,8(fp)
   14178:	200d883a 	mov	r6,r4
   1417c:	180b883a 	mov	r5,r3
   14180:	e13ffc17 	ldw	r4,-16(fp)
   14184:	103ee83a 	callr	r2
   14188:	e0bff515 	stw	r2,-44(fp)
  }

  return ret_code;
   1418c:	e0bff517 	ldw	r2,-44(fp)
}
   14190:	e037883a 	mov	sp,fp
   14194:	dfc00117 	ldw	ra,4(sp)
   14198:	df000017 	ldw	fp,0(sp)
   1419c:	dec00204 	addi	sp,sp,8
   141a0:	f800283a 	ret

000141a4 <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
   141a4:	defffd04 	addi	sp,sp,-12
   141a8:	df000215 	stw	fp,8(sp)
   141ac:	df000204 	addi	fp,sp,8
   141b0:	e13ffe15 	stw	r4,-8(fp)
   141b4:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
   141b8:	e0bffe17 	ldw	r2,-8(fp)
   141bc:	10c00a17 	ldw	r3,40(r2)
   141c0:	e0bfff17 	ldw	r2,-4(fp)
   141c4:	1885883a 	add	r2,r3,r2
   141c8:	10800023 	ldbuio	r2,0(r2)
   141cc:	10803fcc 	andi	r2,r2,255
}
   141d0:	e037883a 	mov	sp,fp
   141d4:	df000017 	ldw	fp,0(sp)
   141d8:	dec00104 	addi	sp,sp,4
   141dc:	f800283a 	ret

000141e0 <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
   141e0:	defffd04 	addi	sp,sp,-12
   141e4:	df000215 	stw	fp,8(sp)
   141e8:	df000204 	addi	fp,sp,8
   141ec:	e13ffe15 	stw	r4,-8(fp)
   141f0:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
   141f4:	e0bffe17 	ldw	r2,-8(fp)
   141f8:	10c00a17 	ldw	r3,40(r2)
   141fc:	e0bfff17 	ldw	r2,-4(fp)
   14200:	1085883a 	add	r2,r2,r2
   14204:	1885883a 	add	r2,r3,r2
   14208:	1080002b 	ldhuio	r2,0(r2)
   1420c:	10bfffcc 	andi	r2,r2,65535
}
   14210:	e037883a 	mov	sp,fp
   14214:	df000017 	ldw	fp,0(sp)
   14218:	dec00104 	addi	sp,sp,4
   1421c:	f800283a 	ret

00014220 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
   14220:	defffd04 	addi	sp,sp,-12
   14224:	df000215 	stw	fp,8(sp)
   14228:	df000204 	addi	fp,sp,8
   1422c:	e13ffe15 	stw	r4,-8(fp)
   14230:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
   14234:	e0bffe17 	ldw	r2,-8(fp)
   14238:	10c00a17 	ldw	r3,40(r2)
   1423c:	e0bfff17 	ldw	r2,-4(fp)
   14240:	1085883a 	add	r2,r2,r2
   14244:	1085883a 	add	r2,r2,r2
   14248:	1885883a 	add	r2,r3,r2
   1424c:	10800037 	ldwio	r2,0(r2)
}
   14250:	e037883a 	mov	sp,fp
   14254:	df000017 	ldw	fp,0(sp)
   14258:	dec00104 	addi	sp,sp,4
   1425c:	f800283a 	ret

00014260 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14260:	defffc04 	addi	sp,sp,-16
   14264:	df000315 	stw	fp,12(sp)
   14268:	df000304 	addi	fp,sp,12
   1426c:	e13ffd15 	stw	r4,-12(fp)
   14270:	e17ffe15 	stw	r5,-8(fp)
   14274:	3005883a 	mov	r2,r6
   14278:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
   1427c:	e0bffe17 	ldw	r2,-8(fp)
   14280:	e0fffd17 	ldw	r3,-12(fp)
   14284:	1885883a 	add	r2,r3,r2
   14288:	e0ffff03 	ldbu	r3,-4(fp)
   1428c:	10c00025 	stbio	r3,0(r2)
  return;
   14290:	0001883a 	nop
}
   14294:	e037883a 	mov	sp,fp
   14298:	df000017 	ldw	fp,0(sp)
   1429c:	dec00104 	addi	sp,sp,4
   142a0:	f800283a 	ret

000142a4 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   142a4:	defffc04 	addi	sp,sp,-16
   142a8:	df000315 	stw	fp,12(sp)
   142ac:	df000304 	addi	fp,sp,12
   142b0:	e13ffd15 	stw	r4,-12(fp)
   142b4:	e17ffe15 	stw	r5,-8(fp)
   142b8:	3005883a 	mov	r2,r6
   142bc:	e0bfff05 	stb	r2,-4(fp)
  if (offset % 2)
   142c0:	e0bffe17 	ldw	r2,-8(fp)
   142c4:	1080004c 	andi	r2,r2,1
   142c8:	10000826 	beq	r2,zero,142ec <alt_write_flash_command_16bit_device_8bit_mode+0x48>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
   142cc:	e0bffe17 	ldw	r2,-8(fp)
   142d0:	1085883a 	add	r2,r2,r2
   142d4:	1007883a 	mov	r3,r2
   142d8:	e0bffd17 	ldw	r2,-12(fp)
   142dc:	10c5883a 	add	r2,r2,r3
   142e0:	e0ffff03 	ldbu	r3,-4(fp)
   142e4:	10c00025 	stbio	r3,0(r2)
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
  }
  return;
   142e8:	00000806 	br	1430c <alt_write_flash_command_16bit_device_8bit_mode+0x68>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
   142ec:	e0bffe17 	ldw	r2,-8(fp)
   142f0:	1085883a 	add	r2,r2,r2
   142f4:	10800044 	addi	r2,r2,1
   142f8:	e0fffd17 	ldw	r3,-12(fp)
   142fc:	1885883a 	add	r2,r3,r2
   14300:	e0ffff03 	ldbu	r3,-4(fp)
   14304:	10c00025 	stbio	r3,0(r2)
  }
  return;
   14308:	0001883a 	nop
}
   1430c:	e037883a 	mov	sp,fp
   14310:	df000017 	ldw	fp,0(sp)
   14314:	dec00104 	addi	sp,sp,4
   14318:	f800283a 	ret

0001431c <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1431c:	defffc04 	addi	sp,sp,-16
   14320:	df000315 	stw	fp,12(sp)
   14324:	df000304 	addi	fp,sp,12
   14328:	e13ffd15 	stw	r4,-12(fp)
   1432c:	e17ffe15 	stw	r5,-8(fp)
   14330:	3005883a 	mov	r2,r6
   14334:	e0bfff05 	stb	r2,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
   14338:	e0bffe17 	ldw	r2,-8(fp)
   1433c:	1085883a 	add	r2,r2,r2
   14340:	1085883a 	add	r2,r2,r2
   14344:	1007883a 	mov	r3,r2
   14348:	e0bffd17 	ldw	r2,-12(fp)
   1434c:	10c5883a 	add	r2,r2,r3
   14350:	e0ffff03 	ldbu	r3,-4(fp)
   14354:	10c00025 	stbio	r3,0(r2)
  return;
   14358:	0001883a 	nop
}
   1435c:	e037883a 	mov	sp,fp
   14360:	df000017 	ldw	fp,0(sp)
   14364:	dec00104 	addi	sp,sp,4
   14368:	f800283a 	ret

0001436c <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   1436c:	defffc04 	addi	sp,sp,-16
   14370:	df000315 	stw	fp,12(sp)
   14374:	df000304 	addi	fp,sp,12
   14378:	e13ffd15 	stw	r4,-12(fp)
   1437c:	e17ffe15 	stw	r5,-8(fp)
   14380:	3005883a 	mov	r2,r6
   14384:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
   14388:	e0bffe17 	ldw	r2,-8(fp)
   1438c:	1085883a 	add	r2,r2,r2
   14390:	1007883a 	mov	r3,r2
   14394:	e0bffd17 	ldw	r2,-12(fp)
   14398:	10c5883a 	add	r2,r2,r3
   1439c:	e0ffff03 	ldbu	r3,-4(fp)
   143a0:	10c0002d 	sthio	r3,0(r2)
  return;
   143a4:	0001883a 	nop
}
   143a8:	e037883a 	mov	sp,fp
   143ac:	df000017 	ldw	fp,0(sp)
   143b0:	dec00104 	addi	sp,sp,4
   143b4:	f800283a 	ret

000143b8 <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
   143b8:	defffc04 	addi	sp,sp,-16
   143bc:	df000315 	stw	fp,12(sp)
   143c0:	df000304 	addi	fp,sp,12
   143c4:	e13ffd15 	stw	r4,-12(fp)
   143c8:	e17ffe15 	stw	r5,-8(fp)
   143cc:	3005883a 	mov	r2,r6
   143d0:	e0bfff05 	stb	r2,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
   143d4:	e0bffe17 	ldw	r2,-8(fp)
   143d8:	1085883a 	add	r2,r2,r2
   143dc:	1085883a 	add	r2,r2,r2
   143e0:	1007883a 	mov	r3,r2
   143e4:	e0bffd17 	ldw	r2,-12(fp)
   143e8:	10c5883a 	add	r2,r2,r3
   143ec:	e0ffff03 	ldbu	r3,-4(fp)
   143f0:	10c0002d 	sthio	r3,0(r2)
  return;
   143f4:	0001883a 	nop
}
   143f8:	e037883a 	mov	sp,fp
   143fc:	df000017 	ldw	fp,0(sp)
   14400:	dec00104 	addi	sp,sp,4
   14404:	f800283a 	ret

00014408 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
   14408:	defffc04 	addi	sp,sp,-16
   1440c:	df000315 	stw	fp,12(sp)
   14410:	df000304 	addi	fp,sp,12
   14414:	e13ffd15 	stw	r4,-12(fp)
   14418:	e17ffe15 	stw	r5,-8(fp)
   1441c:	3005883a 	mov	r2,r6
   14420:	e0bfff05 	stb	r2,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
   14424:	e0bffe17 	ldw	r2,-8(fp)
   14428:	1085883a 	add	r2,r2,r2
   1442c:	1085883a 	add	r2,r2,r2
   14430:	1007883a 	mov	r3,r2
   14434:	e0bffd17 	ldw	r2,-12(fp)
   14438:	10c5883a 	add	r2,r2,r3
   1443c:	e0ffff03 	ldbu	r3,-4(fp)
   14440:	10c00035 	stwio	r3,0(r2)
  return;
   14444:	0001883a 	nop
}
   14448:	e037883a 	mov	sp,fp
   1444c:	df000017 	ldw	fp,0(sp)
   14450:	dec00104 	addi	sp,sp,4
   14454:	f800283a 	ret

00014458 <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
   14458:	defffd04 	addi	sp,sp,-12
   1445c:	df000215 	stw	fp,8(sp)
   14460:	df000204 	addi	fp,sp,8
   14464:	e13ffe15 	stw	r4,-8(fp)
   14468:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
   1446c:	e0bfff17 	ldw	r2,-4(fp)
   14470:	10c03fcc 	andi	r3,r2,255
   14474:	e0bffe17 	ldw	r2,-8(fp)
   14478:	10c00025 	stbio	r3,0(r2)
  return;
   1447c:	0001883a 	nop
}
   14480:	e037883a 	mov	sp,fp
   14484:	df000017 	ldw	fp,0(sp)
   14488:	dec00104 	addi	sp,sp,4
   1448c:	f800283a 	ret

00014490 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
   14490:	defffd04 	addi	sp,sp,-12
   14494:	df000215 	stw	fp,8(sp)
   14498:	df000204 	addi	fp,sp,8
   1449c:	e13ffe15 	stw	r4,-8(fp)
   144a0:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
   144a4:	e0bfff17 	ldw	r2,-4(fp)
   144a8:	10ffffcc 	andi	r3,r2,65535
   144ac:	e0bffe17 	ldw	r2,-8(fp)
   144b0:	10c0002d 	sthio	r3,0(r2)
  return;
   144b4:	0001883a 	nop
}
   144b8:	e037883a 	mov	sp,fp
   144bc:	df000017 	ldw	fp,0(sp)
   144c0:	dec00104 	addi	sp,sp,4
   144c4:	f800283a 	ret

000144c8 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
   144c8:	defffd04 	addi	sp,sp,-12
   144cc:	df000215 	stw	fp,8(sp)
   144d0:	df000204 	addi	fp,sp,8
   144d4:	e13ffe15 	stw	r4,-8(fp)
   144d8:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
   144dc:	e0ffff17 	ldw	r3,-4(fp)
   144e0:	e0bffe17 	ldw	r2,-8(fp)
   144e4:	10c00035 	stwio	r3,0(r2)
  return;
   144e8:	0001883a 	nop
}
   144ec:	e037883a 	mov	sp,fp
   144f0:	df000017 	ldw	fp,0(sp)
   144f4:	dec00104 	addi	sp,sp,4
   144f8:	f800283a 	ret

000144fc <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
   144fc:	defffd04 	addi	sp,sp,-12
   14500:	df000215 	stw	fp,8(sp)
   14504:	df000204 	addi	fp,sp,8
   14508:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   1450c:	e03ffe15 	stw	zero,-8(fp)
  
  switch(flash->mode_width)
   14510:	e0bfff17 	ldw	r2,-4(fp)
   14514:	10802f17 	ldw	r2,188(r2)
   14518:	10c000a0 	cmpeqi	r3,r2,2
   1451c:	1800231e 	bne	r3,zero,145ac <alt_set_flash_width_func+0xb0>
   14520:	10c00120 	cmpeqi	r3,r2,4
   14524:	1800371e 	bne	r3,zero,14604 <alt_set_flash_width_func+0x108>
   14528:	10800060 	cmpeqi	r2,r2,1
   1452c:	10003e26 	beq	r2,zero,14628 <alt_set_flash_width_func+0x12c>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
   14530:	e0ffff17 	ldw	r3,-4(fp)
   14534:	00800074 	movhi	r2,1
   14538:	10911604 	addi	r2,r2,17496
   1453c:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 1)
   14540:	e0bfff17 	ldw	r2,-4(fp)
   14544:	10803017 	ldw	r2,192(r2)
   14548:	10800058 	cmpnei	r2,r2,1
   1454c:	1000051e 	bne	r2,zero,14564 <alt_set_flash_width_func+0x68>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
   14550:	e0ffff17 	ldw	r3,-4(fp)
   14554:	00800074 	movhi	r2,1
   14558:	10909804 	addi	r2,r2,16992
   1455c:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14560:	00003406 	br	14634 <alt_set_flash_width_func+0x138>

      if (flash->device_width == 1)
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
      }
      else if (flash->device_width == 2)
   14564:	e0bfff17 	ldw	r2,-4(fp)
   14568:	10803017 	ldw	r2,192(r2)
   1456c:	10800098 	cmpnei	r2,r2,2
   14570:	1000051e 	bne	r2,zero,14588 <alt_set_flash_width_func+0x8c>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
   14574:	e0ffff17 	ldw	r3,-4(fp)
   14578:	00800074 	movhi	r2,1
   1457c:	1090a904 	addi	r2,r2,17060
   14580:	18803415 	stw	r2,208(r3)
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14584:	00002b06 	br	14634 <alt_set_flash_width_func+0x138>
      }
      else if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
      }
      else if (flash->device_width == 4)
   14588:	e0bfff17 	ldw	r2,-4(fp)
   1458c:	10803017 	ldw	r2,192(r2)
   14590:	10800118 	cmpnei	r2,r2,4
   14594:	1000271e 	bne	r2,zero,14634 <alt_set_flash_width_func+0x138>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
   14598:	e0ffff17 	ldw	r3,-4(fp)
   1459c:	00800074 	movhi	r2,1
   145a0:	1090c704 	addi	r2,r2,17180
   145a4:	18803415 	stw	r2,208(r3)
      }
      break;
   145a8:	00002206 	br	14634 <alt_set_flash_width_func+0x138>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
   145ac:	e0ffff17 	ldw	r3,-4(fp)
   145b0:	00800074 	movhi	r2,1
   145b4:	10912404 	addi	r2,r2,17552
   145b8:	18803615 	stw	r2,216(r3)

      if (flash->device_width == 2)
   145bc:	e0bfff17 	ldw	r2,-4(fp)
   145c0:	10803017 	ldw	r2,192(r2)
   145c4:	10800098 	cmpnei	r2,r2,2
   145c8:	1000051e 	bne	r2,zero,145e0 <alt_set_flash_width_func+0xe4>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
   145cc:	e0ffff17 	ldw	r3,-4(fp)
   145d0:	00800074 	movhi	r2,1
   145d4:	1090db04 	addi	r2,r2,17260
   145d8:	18803415 	stw	r2,208(r3)
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   145dc:	00001706 	br	1463c <alt_set_flash_width_func+0x140>

      if (flash->device_width == 2)
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
      }
      else if (flash->device_width == 4)
   145e0:	e0bfff17 	ldw	r2,-4(fp)
   145e4:	10803017 	ldw	r2,192(r2)
   145e8:	10800118 	cmpnei	r2,r2,4
   145ec:	1000131e 	bne	r2,zero,1463c <alt_set_flash_width_func+0x140>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
   145f0:	e0ffff17 	ldw	r3,-4(fp)
   145f4:	00800074 	movhi	r2,1
   145f8:	1090ee04 	addi	r2,r2,17336
   145fc:	18803415 	stw	r2,208(r3)
      }

      break;
   14600:	00000e06 	br	1463c <alt_set_flash_width_func+0x140>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
   14604:	e0ffff17 	ldw	r3,-4(fp)
   14608:	00800074 	movhi	r2,1
   1460c:	10913204 	addi	r2,r2,17608
   14610:	18803615 	stw	r2,216(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
   14614:	e0ffff17 	ldw	r3,-4(fp)
   14618:	00800074 	movhi	r2,1
   1461c:	10910204 	addi	r2,r2,17416
   14620:	18803415 	stw	r2,208(r3)
      break;
   14624:	00000606 	br	14640 <alt_set_flash_width_func+0x144>
    }
    default:
    {
      ret_code = -EACCES;
   14628:	00bffcc4 	movi	r2,-13
   1462c:	e0bffe15 	stw	r2,-8(fp)
   14630:	00000306 	br	14640 <alt_set_flash_width_func+0x144>
      }
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
      }
      break;
   14634:	0001883a 	nop
   14638:	00000106 	br	14640 <alt_set_flash_width_func+0x144>
      else if (flash->device_width == 4)
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
      }

      break;
   1463c:	0001883a 	nop
    {
      ret_code = -EACCES;
    }
  }

  if (!ret_code)
   14640:	e0bffe17 	ldw	r2,-8(fp)
   14644:	1000191e 	bne	r2,zero,146ac <alt_set_flash_width_func+0x1b0>
  {
    switch(flash->device_width)
   14648:	e0bfff17 	ldw	r2,-4(fp)
   1464c:	10803017 	ldw	r2,192(r2)
   14650:	10c000a0 	cmpeqi	r3,r2,2
   14654:	1800091e 	bne	r3,zero,1467c <alt_set_flash_width_func+0x180>
   14658:	10c00120 	cmpeqi	r3,r2,4
   1465c:	18000c1e 	bne	r3,zero,14690 <alt_set_flash_width_func+0x194>
   14660:	10800060 	cmpeqi	r2,r2,1
   14664:	10000f26 	beq	r2,zero,146a4 <alt_set_flash_width_func+0x1a8>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
   14668:	e0ffff17 	ldw	r3,-4(fp)
   1466c:	00800074 	movhi	r2,1
   14670:	10906904 	addi	r2,r2,16804
   14674:	18803515 	stw	r2,212(r3)
        break;
   14678:	00000c06 	br	146ac <alt_set_flash_width_func+0x1b0>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
   1467c:	e0ffff17 	ldw	r3,-4(fp)
   14680:	00800074 	movhi	r2,1
   14684:	10907804 	addi	r2,r2,16864
   14688:	18803515 	stw	r2,212(r3)
        break;
   1468c:	00000706 	br	146ac <alt_set_flash_width_func+0x1b0>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
   14690:	e0ffff17 	ldw	r3,-4(fp)
   14694:	00800074 	movhi	r2,1
   14698:	10908804 	addi	r2,r2,16928
   1469c:	18803515 	stw	r2,212(r3)
        break;
   146a0:	00000206 	br	146ac <alt_set_flash_width_func+0x1b0>
      }
      default:
      {
        ret_code = -EACCES;
   146a4:	00bffcc4 	movi	r2,-13
   146a8:	e0bffe15 	stw	r2,-8(fp)
      }
    }
  }

  return ret_code;
   146ac:	e0bffe17 	ldw	r2,-8(fp)
}
   146b0:	e037883a 	mov	sp,fp
   146b4:	df000017 	ldw	fp,0(sp)
   146b8:	dec00104 	addi	sp,sp,4
   146bc:	f800283a 	ret

000146c0 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
   146c0:	defffd04 	addi	sp,sp,-12
   146c4:	df000215 	stw	fp,8(sp)
   146c8:	df000204 	addi	fp,sp,8
   146cc:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
   146d0:	e03ffe15 	stw	zero,-8(fp)
 
  switch(flash->algorithm)
   146d4:	e0bfff17 	ldw	r2,-4(fp)
   146d8:	10802e17 	ldw	r2,184(r2)
   146dc:	10c000a0 	cmpeqi	r3,r2,2
   146e0:	1800051e 	bne	r3,zero,146f8 <alt_set_flash_algorithm_func+0x38>
   146e4:	10c000e0 	cmpeqi	r3,r2,3
   146e8:	18000c1e 	bne	r3,zero,1471c <alt_set_flash_algorithm_func+0x5c>
   146ec:	10800060 	cmpeqi	r2,r2,1
   146f0:	10000a1e 	bne	r2,zero,1471c <alt_set_flash_algorithm_func+0x5c>
   146f4:	00001206 	br	14740 <alt_set_flash_algorithm_func+0x80>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
   146f8:	e0ffff17 	ldw	r3,-4(fp)
   146fc:	008000b4 	movhi	r2,2
   14700:	10a33f04 	addi	r2,r2,-29444
   14704:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
   14708:	e0ffff17 	ldw	r3,-4(fp)
   1470c:	008000b4 	movhi	r2,2
   14710:	10a32504 	addi	r2,r2,-29548
   14714:	18800915 	stw	r2,36(r3)
      break;
   14718:	00000b06 	br	14748 <alt_set_flash_algorithm_func+0x88>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
   1471c:	e0ffff17 	ldw	r3,-4(fp)
   14720:	008000b4 	movhi	r2,2
   14724:	10a45d04 	addi	r2,r2,-28300
   14728:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
   1472c:	e0ffff17 	ldw	r3,-4(fp)
   14730:	008000b4 	movhi	r2,2
   14734:	10a43d04 	addi	r2,r2,-28428
   14738:	18800915 	stw	r2,36(r3)
      break;
   1473c:	00000206 	br	14748 <alt_set_flash_algorithm_func+0x88>
    }
    default:
    {
      ret_code = -EIO;
   14740:	00bffec4 	movi	r2,-5
   14744:	e0bffe15 	stw	r2,-8(fp)
    }
  } 
  return ret_code;  
   14748:	e0bffe17 	ldw	r2,-8(fp)
}
   1474c:	e037883a 	mov	sp,fp
   14750:	df000017 	ldw	fp,0(sp)
   14754:	dec00104 	addi	sp,sp,4
   14758:	f800283a 	ret

0001475c <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
   1475c:	defffb04 	addi	sp,sp,-20
   14760:	dfc00415 	stw	ra,16(sp)
   14764:	df000315 	stw	fp,12(sp)
   14768:	df000304 	addi	fp,sp,12
   1476c:	e13ffe15 	stw	r4,-8(fp)
   14770:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
   14774:	e0bffe17 	ldw	r2,-8(fp)
   14778:	10803517 	ldw	r2,212(r2)
   1477c:	e17fff17 	ldw	r5,-4(fp)
   14780:	e13ffe17 	ldw	r4,-8(fp)
   14784:	103ee83a 	callr	r2
   14788:	10803fcc 	andi	r2,r2,255
   1478c:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
   14790:	e0bffe17 	ldw	r2,-8(fp)
   14794:	10803517 	ldw	r2,212(r2)
   14798:	e0ffff17 	ldw	r3,-4(fp)
   1479c:	18c00044 	addi	r3,r3,1
   147a0:	180b883a 	mov	r5,r3
   147a4:	e13ffe17 	ldw	r4,-8(fp)
   147a8:	103ee83a 	callr	r2
   147ac:	10803fcc 	andi	r2,r2,255
   147b0:	1004923a 	slli	r2,r2,8
   147b4:	1007883a 	mov	r3,r2
   147b8:	e0bffd0b 	ldhu	r2,-12(fp)
   147bc:	1884b03a 	or	r2,r3,r2
   147c0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
   147c4:	e0bffd0b 	ldhu	r2,-12(fp)
}
   147c8:	e037883a 	mov	sp,fp
   147cc:	dfc00117 	ldw	ra,4(sp)
   147d0:	df000017 	ldw	fp,0(sp)
   147d4:	dec00204 	addi	sp,sp,8
   147d8:	f800283a 	ret

000147dc <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
   147dc:	defff304 	addi	sp,sp,-52
   147e0:	dfc00c15 	stw	ra,48(sp)
   147e4:	df000b15 	stw	fp,44(sp)
   147e8:	df000b04 	addi	fp,sp,44
   147ec:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
   147f0:	e03ff715 	stw	zero,-36(fp)
  int   size = 0;
   147f4:	e03ff815 	stw	zero,-32(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
   147f8:	e03ff915 	stw	zero,-28(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
   147fc:	e13fff17 	ldw	r4,-4(fp)
   14800:	00155140 	call	15514 <alt_check_primary_table>
   14804:	e0bff715 	stw	r2,-36(fp)

  if (!ret_code)
   14808:	e0bff717 	ldw	r2,-36(fp)
   1480c:	10015f1e 	bne	r2,zero,14d8c <alt_read_cfi_table+0x5b0>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
   14810:	e0bfff17 	ldw	r2,-4(fp)
   14814:	10803517 	ldw	r2,212(r2)
   14818:	014004c4 	movi	r5,19
   1481c:	e13fff17 	ldw	r4,-4(fp)
   14820:	103ee83a 	callr	r2
   14824:	10c03fcc 	andi	r3,r2,255
   14828:	e0bfff17 	ldw	r2,-4(fp)
   1482c:	10c02e15 	stw	r3,184(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
   14830:	e0bfff17 	ldw	r2,-4(fp)
   14834:	10803517 	ldw	r2,212(r2)
   14838:	014007c4 	movi	r5,31
   1483c:	e13fff17 	ldw	r4,-4(fp)
   14840:	103ee83a 	callr	r2
   14844:	10803fcc 	andi	r2,r2,255
   14848:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
   1484c:	e0bfff17 	ldw	r2,-4(fp)
   14850:	10803517 	ldw	r2,212(r2)
   14854:	014008c4 	movi	r5,35
   14858:	e13fff17 	ldw	r4,-4(fp)
   1485c:	103ee83a 	callr	r2
   14860:	10803fcc 	andi	r2,r2,255
   14864:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   14868:	e0bffa17 	ldw	r2,-24(fp)
   1486c:	10000226 	beq	r2,zero,14878 <alt_read_cfi_table+0x9c>
   14870:	e0bffb17 	ldw	r2,-20(fp)
   14874:	1000041e 	bne	r2,zero,14888 <alt_read_cfi_table+0xac>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
   14878:	e0bfff17 	ldw	r2,-4(fp)
   1487c:	00c0fa04 	movi	r3,1000
   14880:	10c03115 	stw	r3,196(r2)
   14884:	00000706 	br	148a4 <alt_read_cfi_table+0xc8>
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
   14888:	00c00044 	movi	r3,1
   1488c:	e0bffa17 	ldw	r2,-24(fp)
   14890:	1886983a 	sll	r3,r3,r2
   14894:	e0bffb17 	ldw	r2,-20(fp)
   14898:	1886983a 	sll	r3,r3,r2
   1489c:	e0bfff17 	ldw	r2,-4(fp)
   148a0:	10c03115 	stw	r3,196(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
   148a4:	e0bfff17 	ldw	r2,-4(fp)
   148a8:	10803517 	ldw	r2,212(r2)
   148ac:	01400844 	movi	r5,33
   148b0:	e13fff17 	ldw	r4,-4(fp)
   148b4:	103ee83a 	callr	r2
   148b8:	10803fcc 	andi	r2,r2,255
   148bc:	e0bffa15 	stw	r2,-24(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
   148c0:	e0bfff17 	ldw	r2,-4(fp)
   148c4:	10803517 	ldw	r2,212(r2)
   148c8:	01400944 	movi	r5,37
   148cc:	e13fff17 	ldw	r4,-4(fp)
   148d0:	103ee83a 	callr	r2
   148d4:	10803fcc 	andi	r2,r2,255
   148d8:	e0bffb15 	stw	r2,-20(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
   148dc:	e0bffa17 	ldw	r2,-24(fp)
   148e0:	10000226 	beq	r2,zero,148ec <alt_read_cfi_table+0x110>
   148e4:	e0bffb17 	ldw	r2,-20(fp)
   148e8:	1000051e 	bne	r2,zero,14900 <alt_read_cfi_table+0x124>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
   148ec:	e0ffff17 	ldw	r3,-4(fp)
   148f0:	00804c74 	movhi	r2,305
   148f4:	108b4004 	addi	r2,r2,11520
   148f8:	18803215 	stw	r2,200(r3)
   148fc:	00000806 	br	14920 <alt_read_cfi_table+0x144>
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
   14900:	00c00044 	movi	r3,1
   14904:	e0bffa17 	ldw	r2,-24(fp)
   14908:	1886983a 	sll	r3,r3,r2
   1490c:	e0bffb17 	ldw	r2,-20(fp)
   14910:	1884983a 	sll	r2,r3,r2
   14914:	10c0fa24 	muli	r3,r2,1000
   14918:	e0bfff17 	ldw	r2,-4(fp)
   1491c:	10c03215 	stw	r3,200(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
   14920:	e0bfff17 	ldw	r2,-4(fp)
   14924:	10803517 	ldw	r2,212(r2)
   14928:	014009c4 	movi	r5,39
   1492c:	e13fff17 	ldw	r4,-4(fp)
   14930:	103ee83a 	callr	r2
   14934:	10803fcc 	andi	r2,r2,255
   14938:	00c00044 	movi	r3,1
   1493c:	1884983a 	sll	r2,r3,r2
   14940:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
   14944:	e0bfff17 	ldw	r2,-4(fp)
   14948:	10803517 	ldw	r2,212(r2)
   1494c:	01400b04 	movi	r5,44
   14950:	e13fff17 	ldw	r4,-4(fp)
   14954:	103ee83a 	callr	r2
   14958:	10c03fcc 	andi	r3,r2,255
   1495c:	e0bfff17 	ldw	r2,-4(fp)
   14960:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
   14964:	e0bfff17 	ldw	r2,-4(fp)
   14968:	10800c17 	ldw	r2,48(r2)
   1496c:	10800250 	cmplti	r2,r2,9
   14970:	1000031e 	bne	r2,zero,14980 <alt_read_cfi_table+0x1a4>
    {
      ret_code = -ENOMEM;
   14974:	00bffd04 	movi	r2,-12
   14978:	e0bff715 	stw	r2,-36(fp)
   1497c:	00006006 	br	14b00 <alt_read_cfi_table+0x324>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14980:	e03ff515 	stw	zero,-44(fp)
   14984:	00005506 	br	14adc <alt_read_cfi_table+0x300>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
   14988:	e0bff517 	ldw	r2,-44(fp)
   1498c:	1085883a 	add	r2,r2,r2
   14990:	1085883a 	add	r2,r2,r2
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
   14994:	10800b44 	addi	r2,r2,45
   14998:	100b883a 	mov	r5,r2
   1499c:	e13fff17 	ldw	r4,-4(fp)
   149a0:	001475c0 	call	1475c <alt_read_16bit_query_entry>
   149a4:	10ffffcc 	andi	r3,r2,65535
   149a8:	e13fff17 	ldw	r4,-4(fp)
   149ac:	e0bff517 	ldw	r2,-44(fp)
   149b0:	1004913a 	slli	r2,r2,4
   149b4:	2085883a 	add	r2,r4,r2
   149b8:	10800f04 	addi	r2,r2,60
   149bc:	10c00015 	stw	r3,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
   149c0:	e0ffff17 	ldw	r3,-4(fp)
   149c4:	e0bff517 	ldw	r2,-44(fp)
   149c8:	1004913a 	slli	r2,r2,4
   149cc:	1885883a 	add	r2,r3,r2
   149d0:	10800f04 	addi	r2,r2,60
   149d4:	10800017 	ldw	r2,0(r2)
   149d8:	10c00044 	addi	r3,r2,1
   149dc:	e13fff17 	ldw	r4,-4(fp)
   149e0:	e0bff517 	ldw	r2,-44(fp)
   149e4:	1004913a 	slli	r2,r2,4
   149e8:	2085883a 	add	r2,r4,r2
   149ec:	10800f04 	addi	r2,r2,60
   149f0:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
   149f4:	e0bff517 	ldw	r2,-44(fp)
   149f8:	1085883a 	add	r2,r2,r2
   149fc:	1085883a 	add	r2,r2,r2
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
   14a00:	10800bc4 	addi	r2,r2,47
   14a04:	100b883a 	mov	r5,r2
   14a08:	e13fff17 	ldw	r4,-4(fp)
   14a0c:	001475c0 	call	1475c <alt_read_16bit_query_entry>
   14a10:	10ffffcc 	andi	r3,r2,65535
   14a14:	e13fff17 	ldw	r4,-4(fp)
   14a18:	e0bff517 	ldw	r2,-44(fp)
   14a1c:	10800104 	addi	r2,r2,4
   14a20:	1004913a 	slli	r2,r2,4
   14a24:	2085883a 	add	r2,r4,r2
   14a28:	10c00015 	stw	r3,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
   14a2c:	e0ffff17 	ldw	r3,-4(fp)
   14a30:	e0bff517 	ldw	r2,-44(fp)
   14a34:	10800104 	addi	r2,r2,4
   14a38:	1004913a 	slli	r2,r2,4
   14a3c:	1885883a 	add	r2,r3,r2
   14a40:	10800017 	ldw	r2,0(r2)
   14a44:	1006923a 	slli	r3,r2,8
   14a48:	e13fff17 	ldw	r4,-4(fp)
   14a4c:	e0bff517 	ldw	r2,-44(fp)
   14a50:	10800104 	addi	r2,r2,4
   14a54:	1004913a 	slli	r2,r2,4
   14a58:	2085883a 	add	r2,r4,r2
   14a5c:	10c00015 	stw	r3,0(r2)
        flash->dev.region_info[i].region_size = 
                                    flash->dev.region_info[i].number_of_blocks 
   14a60:	e0ffff17 	ldw	r3,-4(fp)
   14a64:	e0bff517 	ldw	r2,-44(fp)
   14a68:	1004913a 	slli	r2,r2,4
   14a6c:	1885883a 	add	r2,r3,r2
   14a70:	10800f04 	addi	r2,r2,60
   14a74:	10c00017 	ldw	r3,0(r2)
                                    * flash->dev.region_info[i].block_size;
   14a78:	e13fff17 	ldw	r4,-4(fp)
   14a7c:	e0bff517 	ldw	r2,-44(fp)
   14a80:	10800104 	addi	r2,r2,4
   14a84:	1004913a 	slli	r2,r2,4
   14a88:	2085883a 	add	r2,r4,r2
   14a8c:	10800017 	ldw	r2,0(r2)
   14a90:	1887383a 	mul	r3,r3,r2
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
        flash->dev.region_info[i].region_size = 
   14a94:	e13fff17 	ldw	r4,-4(fp)
   14a98:	e0bff517 	ldw	r2,-44(fp)
   14a9c:	1004913a 	slli	r2,r2,4
   14aa0:	2085883a 	add	r2,r4,r2
   14aa4:	10800e04 	addi	r2,r2,56
   14aa8:	10c00015 	stw	r3,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
   14aac:	e0ffff17 	ldw	r3,-4(fp)
   14ab0:	e0bff517 	ldw	r2,-44(fp)
   14ab4:	1004913a 	slli	r2,r2,4
   14ab8:	1885883a 	add	r2,r3,r2
   14abc:	10800e04 	addi	r2,r2,56
   14ac0:	10800017 	ldw	r2,0(r2)
   14ac4:	e0fff817 	ldw	r3,-32(fp)
   14ac8:	1885883a 	add	r2,r3,r2
   14acc:	e0bff815 	stw	r2,-32(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
   14ad0:	e0bff517 	ldw	r2,-44(fp)
   14ad4:	10800044 	addi	r2,r2,1
   14ad8:	e0bff515 	stw	r2,-44(fp)
   14adc:	e0bfff17 	ldw	r2,-4(fp)
   14ae0:	10800c17 	ldw	r2,48(r2)
   14ae4:	e0fff517 	ldw	r3,-44(fp)
   14ae8:	18bfa716 	blt	r3,r2,14988 <__alt_data_end+0xf0014988>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
   14aec:	e0fff817 	ldw	r3,-32(fp)
   14af0:	e0bffc17 	ldw	r2,-16(fp)
   14af4:	18800226 	beq	r3,r2,14b00 <alt_read_cfi_table+0x324>
      {
        ret_code = -ENODEV;
   14af8:	00bffb44 	movi	r2,-19
   14afc:	e0bff715 	stw	r2,-36(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
   14b00:	e0bfff17 	ldw	r2,-4(fp)
   14b04:	10803517 	ldw	r2,212(r2)
   14b08:	e0ffff17 	ldw	r3,-4(fp)
   14b0c:	18c03317 	ldw	r3,204(r3)
   14b10:	18c003c4 	addi	r3,r3,15
   14b14:	180b883a 	mov	r5,r3
   14b18:	e13fff17 	ldw	r4,-4(fp)
   14b1c:	103ee83a 	callr	r2
   14b20:	e0bffd05 	stb	r2,-12(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
   14b24:	e0bfff17 	ldw	r2,-4(fp)
   14b28:	10802e17 	ldw	r2,184(r2)
   14b2c:	10800098 	cmpnei	r2,r2,2
   14b30:	1000601e 	bne	r2,zero,14cb4 <alt_read_cfi_table+0x4d8>
   14b34:	e0bffd03 	ldbu	r2,-12(fp)
   14b38:	108000d8 	cmpnei	r2,r2,3
   14b3c:	10005d1e 	bne	r2,zero,14cb4 <alt_read_cfi_table+0x4d8>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14b40:	e0bfff17 	ldw	r2,-4(fp)
   14b44:	10800c17 	ldw	r2,48(r2)
   14b48:	10bfffc4 	addi	r2,r2,-1
   14b4c:	e0bff515 	stw	r2,-44(fp)
   14b50:	e03ff615 	stw	zero,-40(fp)
   14b54:	00005406 	br	14ca8 <alt_read_cfi_table+0x4cc>
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
   14b58:	e0ffff17 	ldw	r3,-4(fp)
   14b5c:	e0bff517 	ldw	r2,-44(fp)
   14b60:	1004913a 	slli	r2,r2,4
   14b64:	1885883a 	add	r2,r3,r2
   14b68:	10800e04 	addi	r2,r2,56
   14b6c:	10800017 	ldw	r2,0(r2)
   14b70:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
   14b74:	e0ffff17 	ldw	r3,-4(fp)
   14b78:	e0bff617 	ldw	r2,-40(fp)
   14b7c:	1004913a 	slli	r2,r2,4
   14b80:	1885883a 	add	r2,r3,r2
   14b84:	10800e04 	addi	r2,r2,56
   14b88:	10c00017 	ldw	r3,0(r2)
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
      {
        swap = flash->dev.region_info[i].region_size;
        flash->dev.region_info[i].region_size =  
   14b8c:	e13fff17 	ldw	r4,-4(fp)
   14b90:	e0bff517 	ldw	r2,-44(fp)
   14b94:	1004913a 	slli	r2,r2,4
   14b98:	2085883a 	add	r2,r4,r2
   14b9c:	10800e04 	addi	r2,r2,56
   14ba0:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
   14ba4:	e0ffff17 	ldw	r3,-4(fp)
   14ba8:	e0bff617 	ldw	r2,-40(fp)
   14bac:	1004913a 	slli	r2,r2,4
   14bb0:	1885883a 	add	r2,r3,r2
   14bb4:	10800e04 	addi	r2,r2,56
   14bb8:	e0fffe17 	ldw	r3,-8(fp)
   14bbc:	10c00015 	stw	r3,0(r2)

        swap = flash->dev.region_info[i].block_size;
   14bc0:	e0ffff17 	ldw	r3,-4(fp)
   14bc4:	e0bff517 	ldw	r2,-44(fp)
   14bc8:	10800104 	addi	r2,r2,4
   14bcc:	1004913a 	slli	r2,r2,4
   14bd0:	1885883a 	add	r2,r3,r2
   14bd4:	10800017 	ldw	r2,0(r2)
   14bd8:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
   14bdc:	e0ffff17 	ldw	r3,-4(fp)
   14be0:	e0bff617 	ldw	r2,-40(fp)
   14be4:	10800104 	addi	r2,r2,4
   14be8:	1004913a 	slli	r2,r2,4
   14bec:	1885883a 	add	r2,r3,r2
   14bf0:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].region_size =  
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;

        swap = flash->dev.region_info[i].block_size;
        flash->dev.region_info[i].block_size =  
   14bf4:	e13fff17 	ldw	r4,-4(fp)
   14bf8:	e0bff517 	ldw	r2,-44(fp)
   14bfc:	10800104 	addi	r2,r2,4
   14c00:	1004913a 	slli	r2,r2,4
   14c04:	2085883a 	add	r2,r4,r2
   14c08:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
   14c0c:	e0ffff17 	ldw	r3,-4(fp)
   14c10:	e0bff617 	ldw	r2,-40(fp)
   14c14:	10800104 	addi	r2,r2,4
   14c18:	1004913a 	slli	r2,r2,4
   14c1c:	1885883a 	add	r2,r3,r2
   14c20:	e0fffe17 	ldw	r3,-8(fp)
   14c24:	10c00015 	stw	r3,0(r2)
 
        swap = flash->dev.region_info[i].number_of_blocks;
   14c28:	e0ffff17 	ldw	r3,-4(fp)
   14c2c:	e0bff517 	ldw	r2,-44(fp)
   14c30:	1004913a 	slli	r2,r2,4
   14c34:	1885883a 	add	r2,r3,r2
   14c38:	10800f04 	addi	r2,r2,60
   14c3c:	10800017 	ldw	r2,0(r2)
   14c40:	e0bffe15 	stw	r2,-8(fp)
        flash->dev.region_info[i].number_of_blocks =  
                                flash->dev.region_info[j].number_of_blocks;
   14c44:	e0ffff17 	ldw	r3,-4(fp)
   14c48:	e0bff617 	ldw	r2,-40(fp)
   14c4c:	1004913a 	slli	r2,r2,4
   14c50:	1885883a 	add	r2,r3,r2
   14c54:	10800f04 	addi	r2,r2,60
   14c58:	10c00017 	ldw	r3,0(r2)
        flash->dev.region_info[i].block_size =  
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 
        swap = flash->dev.region_info[i].number_of_blocks;
        flash->dev.region_info[i].number_of_blocks =  
   14c5c:	e13fff17 	ldw	r4,-4(fp)
   14c60:	e0bff517 	ldw	r2,-44(fp)
   14c64:	1004913a 	slli	r2,r2,4
   14c68:	2085883a 	add	r2,r4,r2
   14c6c:	10800f04 	addi	r2,r2,60
   14c70:	10c00015 	stw	r3,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
   14c74:	e0ffff17 	ldw	r3,-4(fp)
   14c78:	e0bff617 	ldw	r2,-40(fp)
   14c7c:	1004913a 	slli	r2,r2,4
   14c80:	1885883a 	add	r2,r3,r2
   14c84:	10800f04 	addi	r2,r2,60
   14c88:	e0fffe17 	ldw	r3,-8(fp)
   14c8c:	10c00015 	stw	r3,0(r2)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
   14c90:	e0bff517 	ldw	r2,-44(fp)
   14c94:	10bfffc4 	addi	r2,r2,-1
   14c98:	e0bff515 	stw	r2,-44(fp)
   14c9c:	e0bff617 	ldw	r2,-40(fp)
   14ca0:	10800044 	addi	r2,r2,1
   14ca4:	e0bff615 	stw	r2,-40(fp)
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
   14ca8:	e0bff617 	ldw	r2,-40(fp)
   14cac:	e0fff517 	ldw	r3,-44(fp)
   14cb0:	18bfa90e 	bge	r3,r2,14b58 <__alt_data_end+0xf0014b58>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14cb4:	e03ff515 	stw	zero,-44(fp)
   14cb8:	00001306 	br	14d08 <alt_read_cfi_table+0x52c>
    {
      flash->dev.region_info[i].offset = offset;
   14cbc:	e0ffff17 	ldw	r3,-4(fp)
   14cc0:	e0bff517 	ldw	r2,-44(fp)
   14cc4:	1004913a 	slli	r2,r2,4
   14cc8:	1885883a 	add	r2,r3,r2
   14ccc:	10800d04 	addi	r2,r2,52
   14cd0:	e0fff917 	ldw	r3,-28(fp)
   14cd4:	10c00015 	stw	r3,0(r2)
      offset += flash->dev.region_info[i].region_size;
   14cd8:	e0ffff17 	ldw	r3,-4(fp)
   14cdc:	e0bff517 	ldw	r2,-44(fp)
   14ce0:	1004913a 	slli	r2,r2,4
   14ce4:	1885883a 	add	r2,r3,r2
   14ce8:	10800e04 	addi	r2,r2,56
   14cec:	10800017 	ldw	r2,0(r2)
   14cf0:	e0fff917 	ldw	r3,-28(fp)
   14cf4:	1885883a 	add	r2,r3,r2
   14cf8:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
   14cfc:	e0bff517 	ldw	r2,-44(fp)
   14d00:	10800044 	addi	r2,r2,1
   14d04:	e0bff515 	stw	r2,-44(fp)
   14d08:	e0bfff17 	ldw	r2,-4(fp)
   14d0c:	10800c17 	ldw	r2,48(r2)
   14d10:	e0fff517 	ldw	r3,-44(fp)
   14d14:	18bfe916 	blt	r3,r2,14cbc <__alt_data_end+0xf0014cbc>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }

    switch(flash->algorithm)
   14d18:	e0bfff17 	ldw	r2,-4(fp)
   14d1c:	10802e17 	ldw	r2,184(r2)
   14d20:	10c000a0 	cmpeqi	r3,r2,2
   14d24:	1800051e 	bne	r3,zero,14d3c <alt_read_cfi_table+0x560>
   14d28:	10c000e0 	cmpeqi	r3,r2,3
   14d2c:	18000c1e 	bne	r3,zero,14d60 <alt_read_cfi_table+0x584>
   14d30:	10800060 	cmpeqi	r2,r2,1
   14d34:	10000a1e 	bne	r2,zero,14d60 <alt_read_cfi_table+0x584>
   14d38:	00001206 	br	14d84 <alt_read_cfi_table+0x5a8>
    {
      case CFI_ALG_AMD:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14d3c:	e0bfff17 	ldw	r2,-4(fp)
   14d40:	10803417 	ldw	r2,208(r2)
   14d44:	e0ffff17 	ldw	r3,-4(fp)
   14d48:	18c00a17 	ldw	r3,40(r3)
   14d4c:	01803c04 	movi	r6,240
   14d50:	01401544 	movi	r5,85
   14d54:	1809883a 	mov	r4,r3
   14d58:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_AMD_MODE);
        break;
   14d5c:	00000b06 	br	14d8c <alt_read_cfi_table+0x5b0>
      }
      case CFI_ALG_INTEL:
      case CFI_ALG_INTEL_STRATA:
      {
        (*flash->write_command)(flash->dev.base_addr, 
   14d60:	e0bfff17 	ldw	r2,-4(fp)
   14d64:	10803417 	ldw	r2,208(r2)
   14d68:	e0ffff17 	ldw	r3,-4(fp)
   14d6c:	18c00a17 	ldw	r3,40(r3)
   14d70:	01803fc4 	movi	r6,255
   14d74:	01401544 	movi	r5,85
   14d78:	1809883a 	mov	r4,r3
   14d7c:	103ee83a 	callr	r2
                            0x55, 
                            READ_ARRAY_INTEL_MODE);
        break;
   14d80:	00000206 	br	14d8c <alt_read_cfi_table+0x5b0>
      }
      default:
      {
        ret_code = -EIO;
   14d84:	00bffec4 	movi	r2,-5
   14d88:	e0bff715 	stw	r2,-36(fp)
      }
    } 
  }  

  return ret_code;
   14d8c:	e0bff717 	ldw	r2,-36(fp)
}
   14d90:	e037883a 	mov	sp,fp
   14d94:	dfc00117 	ldw	ra,4(sp)
   14d98:	df000017 	ldw	fp,0(sp)
   14d9c:	dec00204 	addi	sp,sp,8
   14da0:	f800283a 	ret

00014da4 <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
   14da4:	defff704 	addi	sp,sp,-36
   14da8:	dfc00815 	stw	ra,32(sp)
   14dac:	df000715 	stw	fp,28(sp)
   14db0:	df000704 	addi	fp,sp,28
   14db4:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
   14db8:	e03ffa15 	stw	zero,-24(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14dbc:	e0bfff17 	ldw	r2,-4(fp)
   14dc0:	10800a17 	ldw	r2,40(r2)
   14dc4:	01802604 	movi	r6,152
   14dc8:	01401544 	movi	r5,85
   14dcc:	1009883a 	mov	r4,r2
   14dd0:	00142600 	call	14260 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
   14dd4:	e03ff915 	stw	zero,-28(fp)
   14dd8:	00000f06 	br	14e18 <alt_read_cfi_width+0x74>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
   14ddc:	e0bfff17 	ldw	r2,-4(fp)
   14de0:	10800a17 	ldw	r2,40(r2)
   14de4:	e0fff917 	ldw	r3,-28(fp)
   14de8:	18c00404 	addi	r3,r3,16
   14dec:	10c5883a 	add	r2,r2,r3
   14df0:	10800023 	ldbuio	r2,0(r2)
   14df4:	10803fcc 	andi	r2,r2,255
   14df8:	1009883a 	mov	r4,r2
   14dfc:	e0fffb84 	addi	r3,fp,-18
   14e00:	e0bff917 	ldw	r2,-28(fp)
   14e04:	1885883a 	add	r2,r3,r2
   14e08:	11000005 	stb	r4,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
   14e0c:	e0bff917 	ldw	r2,-28(fp)
   14e10:	10800044 	addi	r2,r2,1
   14e14:	e0bff915 	stw	r2,-28(fp)
   14e18:	e0bff917 	ldw	r2,-28(fp)
   14e1c:	108000d0 	cmplti	r2,r2,3
   14e20:	103fee1e 	bne	r2,zero,14ddc <__alt_data_end+0xf0014ddc>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14e24:	e0bffb83 	ldbu	r2,-18(fp)
   14e28:	10803fcc 	andi	r2,r2,255
   14e2c:	10801458 	cmpnei	r2,r2,81
   14e30:	10001d1e 	bne	r2,zero,14ea8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
   14e34:	e0bffbc3 	ldbu	r2,-17(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
   14e38:	10803fcc 	andi	r2,r2,255
   14e3c:	10801498 	cmpnei	r2,r2,82
   14e40:	1000191e 	bne	r2,zero,14ea8 <alt_read_cfi_width+0x104>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
   14e44:	e0bffc03 	ldbu	r2,-16(fp)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
      (byte_id[1] == 'R') &&
   14e48:	10803fcc 	andi	r2,r2,255
   14e4c:	10801658 	cmpnei	r2,r2,89
   14e50:	1000151e 	bne	r2,zero,14ea8 <alt_read_cfi_width+0x104>
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
   14e54:	e0bfff17 	ldw	r2,-4(fp)
   14e58:	00c00044 	movi	r3,1
   14e5c:	10c02f15 	stw	r3,188(r2)
    flash->device_width = 1; 
   14e60:	e0bfff17 	ldw	r2,-4(fp)
   14e64:	00c00044 	movi	r3,1
   14e68:	10c03015 	stw	r3,192(r2)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
   14e6c:	e0bfff17 	ldw	r2,-4(fp)
   14e70:	10800a17 	ldw	r2,40(r2)
   14e74:	10800a04 	addi	r2,r2,40
   14e78:	1080002b 	ldhuio	r2,0(r2)
   14e7c:	10bfffcc 	andi	r2,r2,65535
   14e80:	e0bffb0d 	sth	r2,-20(fp)
    iface += 1;
   14e84:	e0bffb0b 	ldhu	r2,-20(fp)
   14e88:	10800044 	addi	r2,r2,1
   14e8c:	e0bffb0d 	sth	r2,-20(fp)
    if (!(iface & 0x1))
   14e90:	e0bffb0b 	ldhu	r2,-20(fp)
   14e94:	1080004c 	andi	r2,r2,1
   14e98:	1001981e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
    {
      ret_code = -ENODEV;
   14e9c:	00bffb44 	movi	r2,-19
   14ea0:	e0bffa15 	stw	r2,-24(fp)
  {
    flash->mode_width = 1;
    flash->device_width = 1; 
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
    iface += 1;
    if (!(iface & 0x1))
   14ea4:	00019506 	br	154fc <alt_read_cfi_width+0x758>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14ea8:	e0bfff17 	ldw	r2,-4(fp)
   14eac:	10800a17 	ldw	r2,40(r2)
   14eb0:	01802604 	movi	r6,152
   14eb4:	01401544 	movi	r5,85
   14eb8:	1009883a 	mov	r4,r2
   14ebc:	00142a40 	call	142a4 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
   14ec0:	e03ff915 	stw	zero,-28(fp)
   14ec4:	00000f06 	br	14f04 <alt_read_cfi_width+0x160>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14ec8:	e0bfff17 	ldw	r2,-4(fp)
   14ecc:	10800a17 	ldw	r2,40(r2)
   14ed0:	e0fff917 	ldw	r3,-28(fp)
   14ed4:	18c00804 	addi	r3,r3,32
   14ed8:	10c5883a 	add	r2,r2,r3
   14edc:	10800023 	ldbuio	r2,0(r2)
   14ee0:	10803fcc 	andi	r2,r2,255
   14ee4:	1009883a 	mov	r4,r2
   14ee8:	e0fffb84 	addi	r3,fp,-18
   14eec:	e0bff917 	ldw	r2,-28(fp)
   14ef0:	1885883a 	add	r2,r3,r2
   14ef4:	11000005 	stb	r4,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
   14ef8:	e0bff917 	ldw	r2,-28(fp)
   14efc:	10800044 	addi	r2,r2,1
   14f00:	e0bff915 	stw	r2,-28(fp)
   14f04:	e0bff917 	ldw	r2,-28(fp)
   14f08:	10800190 	cmplti	r2,r2,6
   14f0c:	103fee1e 	bne	r2,zero,14ec8 <__alt_data_end+0xf0014ec8>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14f10:	e0bffb83 	ldbu	r2,-18(fp)
   14f14:	10803fcc 	andi	r2,r2,255
   14f18:	10801458 	cmpnei	r2,r2,81
   14f1c:	1000291e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
   14f20:	e0bffbc3 	ldbu	r2,-17(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
   14f24:	10803fcc 	andi	r2,r2,255
   14f28:	10801458 	cmpnei	r2,r2,81
   14f2c:	1000251e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14f30:	e0bffc03 	ldbu	r2,-16(fp)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
   14f34:	10803fcc 	andi	r2,r2,255
   14f38:	10801498 	cmpnei	r2,r2,82
   14f3c:	1000211e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14f40:	e0bffc43 	ldbu	r2,-15(fp)
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
   14f44:	10803fcc 	andi	r2,r2,255
   14f48:	10801498 	cmpnei	r2,r2,82
   14f4c:	10001d1e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14f50:	e0bffc83 	ldbu	r2,-14(fp)
    }

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
   14f54:	10803fcc 	andi	r2,r2,255
   14f58:	10801658 	cmpnei	r2,r2,89
   14f5c:	1000191e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
   14f60:	e0bffcc3 	ldbu	r2,-13(fp)

    if ((byte_id[0] == 'Q') && 
        (byte_id[1] == 'Q') && 
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
   14f64:	10803fcc 	andi	r2,r2,255
   14f68:	10801658 	cmpnei	r2,r2,89
   14f6c:	1000151e 	bne	r2,zero,14fc4 <alt_read_cfi_width+0x220>
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
   14f70:	e0bfff17 	ldw	r2,-4(fp)
   14f74:	00c00044 	movi	r3,1
   14f78:	10c02f15 	stw	r3,188(r2)
      flash->device_width = 2; 
   14f7c:	e0bfff17 	ldw	r2,-4(fp)
   14f80:	00c00084 	movi	r3,2
   14f84:	10c03015 	stw	r3,192(r2)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   14f88:	e0bfff17 	ldw	r2,-4(fp)
   14f8c:	10800a17 	ldw	r2,40(r2)
   14f90:	10801404 	addi	r2,r2,80
   14f94:	1080002b 	ldhuio	r2,0(r2)
   14f98:	10bfffcc 	andi	r2,r2,65535
   14f9c:	e0bffb0d 	sth	r2,-20(fp)
      iface += 1;
   14fa0:	e0bffb0b 	ldhu	r2,-20(fp)
   14fa4:	10800044 	addi	r2,r2,1
   14fa8:	e0bffb0d 	sth	r2,-20(fp)
      if (!(iface & 0x1))
   14fac:	e0bffb0b 	ldhu	r2,-20(fp)
   14fb0:	1080004c 	andi	r2,r2,1
   14fb4:	1001511e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
      {
        ret_code = -ENODEV;
   14fb8:	00bffb44 	movi	r2,-19
   14fbc:	e0bffa15 	stw	r2,-24(fp)
    {
      flash->mode_width = 1;
      flash->device_width = 2; 
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
      iface += 1;
      if (!(iface & 0x1))
   14fc0:	00014e06 	br	154fc <alt_read_cfi_width+0x758>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   14fc4:	e0bfff17 	ldw	r2,-4(fp)
   14fc8:	10800a17 	ldw	r2,40(r2)
   14fcc:	01802604 	movi	r6,152
   14fd0:	01401544 	movi	r5,85
   14fd4:	1009883a 	mov	r4,r2
   14fd8:	001436c0 	call	1436c <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
   14fdc:	e03ff915 	stw	zero,-28(fp)
   14fe0:	00000f06 	br	15020 <alt_read_cfi_width+0x27c>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
   14fe4:	e0bfff17 	ldw	r2,-4(fp)
   14fe8:	10800a17 	ldw	r2,40(r2)
   14fec:	e0fff917 	ldw	r3,-28(fp)
   14ff0:	18c00804 	addi	r3,r3,32
   14ff4:	10c5883a 	add	r2,r2,r3
   14ff8:	10800023 	ldbuio	r2,0(r2)
   14ffc:	10803fcc 	andi	r2,r2,255
   15000:	1009883a 	mov	r4,r2
   15004:	e0fffb84 	addi	r3,fp,-18
   15008:	e0bff917 	ldw	r2,-28(fp)
   1500c:	1885883a 	add	r2,r3,r2
   15010:	11000005 	stb	r4,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
   15014:	e0bff917 	ldw	r2,-28(fp)
   15018:	10800044 	addi	r2,r2,1
   1501c:	e0bff915 	stw	r2,-28(fp)
   15020:	e0bff917 	ldw	r2,-28(fp)
   15024:	10800190 	cmplti	r2,r2,6
   15028:	103fee1e 	bne	r2,zero,14fe4 <__alt_data_end+0xf0014fe4>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   1502c:	e0bffb83 	ldbu	r2,-18(fp)
   15030:	10803fcc 	andi	r2,r2,255
   15034:	10801458 	cmpnei	r2,r2,81
   15038:	1000261e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
   1503c:	e0bffbc3 	ldbu	r2,-17(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
   15040:	10803fcc 	andi	r2,r2,255
   15044:	1000231e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   15048:	e0bffc03 	ldbu	r2,-16(fp)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
   1504c:	10803fcc 	andi	r2,r2,255
   15050:	10801498 	cmpnei	r2,r2,82
   15054:	10001f1e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15058:	e0bffc43 	ldbu	r2,-15(fp)
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
   1505c:	10803fcc 	andi	r2,r2,255
   15060:	10001c1e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15064:	e0bffc83 	ldbu	r2,-14(fp)
      }

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
   15068:	10803fcc 	andi	r2,r2,255
   1506c:	10801658 	cmpnei	r2,r2,89
   15070:	1000181e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
   15074:	e0bffcc3 	ldbu	r2,-13(fp)

      if ((byte_id[0] == 'Q') && 
          (byte_id[1] == '\0') && 
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
   15078:	10803fcc 	andi	r2,r2,255
   1507c:	1000151e 	bne	r2,zero,150d4 <alt_read_cfi_width+0x330>
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
   15080:	e0bfff17 	ldw	r2,-4(fp)
   15084:	00c00084 	movi	r3,2
   15088:	10c02f15 	stw	r3,188(r2)
        flash->device_width = 2; 
   1508c:	e0bfff17 	ldw	r2,-4(fp)
   15090:	00c00084 	movi	r3,2
   15094:	10c03015 	stw	r3,192(r2)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
   15098:	e0bfff17 	ldw	r2,-4(fp)
   1509c:	10800a17 	ldw	r2,40(r2)
   150a0:	10801404 	addi	r2,r2,80
   150a4:	1080002b 	ldhuio	r2,0(r2)
   150a8:	10bfffcc 	andi	r2,r2,65535
   150ac:	e0bffb0d 	sth	r2,-20(fp)
        iface += 1;
   150b0:	e0bffb0b 	ldhu	r2,-20(fp)
   150b4:	10800044 	addi	r2,r2,1
   150b8:	e0bffb0d 	sth	r2,-20(fp)
        if (!(iface & 0x2))
   150bc:	e0bffb0b 	ldhu	r2,-20(fp)
   150c0:	1080008c 	andi	r2,r2,2
   150c4:	10010d1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
        {
          ret_code = -ENODEV;
   150c8:	00bffb44 	movi	r2,-19
   150cc:	e0bffa15 	stw	r2,-24(fp)
      {
        flash->mode_width = 2;
        flash->device_width = 2; 
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
        iface += 1;
        if (!(iface & 0x2))
   150d0:	00010a06 	br	154fc <alt_read_cfi_width+0x758>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   150d4:	e0bfff17 	ldw	r2,-4(fp)
   150d8:	10800a17 	ldw	r2,40(r2)
   150dc:	01802604 	movi	r6,152
   150e0:	01401544 	movi	r5,85
   150e4:	1009883a 	mov	r4,r2
   150e8:	00144080 	call	14408 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
   150ec:	e03ff915 	stw	zero,-28(fp)
   150f0:	00000f06 	br	15130 <alt_read_cfi_width+0x38c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   150f4:	e0bfff17 	ldw	r2,-4(fp)
   150f8:	10800a17 	ldw	r2,40(r2)
   150fc:	e0fff917 	ldw	r3,-28(fp)
   15100:	18c01004 	addi	r3,r3,64
   15104:	10c5883a 	add	r2,r2,r3
   15108:	10800023 	ldbuio	r2,0(r2)
   1510c:	10803fcc 	andi	r2,r2,255
   15110:	1009883a 	mov	r4,r2
   15114:	e0fffb84 	addi	r3,fp,-18
   15118:	e0bff917 	ldw	r2,-28(fp)
   1511c:	1885883a 	add	r2,r3,r2
   15120:	11000005 	stb	r4,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
   15124:	e0bff917 	ldw	r2,-28(fp)
   15128:	10800044 	addi	r2,r2,1
   1512c:	e0bff915 	stw	r2,-28(fp)
   15130:	e0bff917 	ldw	r2,-28(fp)
   15134:	10800310 	cmplti	r2,r2,12
   15138:	103fee1e 	bne	r2,zero,150f4 <__alt_data_end+0xf00150f4>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   1513c:	e0bffb83 	ldbu	r2,-18(fp)
   15140:	10803fcc 	andi	r2,r2,255
   15144:	10801458 	cmpnei	r2,r2,81
   15148:	1000371e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
   1514c:	e0bffbc3 	ldbu	r2,-17(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
   15150:	10803fcc 	andi	r2,r2,255
   15154:	1000341e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15158:	e0bffc03 	ldbu	r2,-16(fp)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
   1515c:	10803fcc 	andi	r2,r2,255
   15160:	1000311e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15164:	e0bffc43 	ldbu	r2,-15(fp)
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
   15168:	10803fcc 	andi	r2,r2,255
   1516c:	10002e1e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15170:	e0bffc83 	ldbu	r2,-14(fp)
        }

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
   15174:	10803fcc 	andi	r2,r2,255
   15178:	10801498 	cmpnei	r2,r2,82
   1517c:	10002a1e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   15180:	e0bffcc3 	ldbu	r2,-13(fp)

        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
   15184:	10803fcc 	andi	r2,r2,255
   15188:	1000271e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1518c:	e0bffd03 	ldbu	r2,-12(fp)
        if ((byte_id[0] == 'Q') &&
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
   15190:	10803fcc 	andi	r2,r2,255
   15194:	1000241e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   15198:	e0bffd43 	ldbu	r2,-11(fp)
          (byte_id[1] == '\0') && 
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
   1519c:	10803fcc 	andi	r2,r2,255
   151a0:	1000211e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   151a4:	e0bffd83 	ldbu	r2,-10(fp)
          (byte_id[2] == '\0') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
   151a8:	10803fcc 	andi	r2,r2,255
   151ac:	10801658 	cmpnei	r2,r2,89
   151b0:	10001d1e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   151b4:	e0bffdc3 	ldbu	r2,-9(fp)
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
   151b8:	10803fcc 	andi	r2,r2,255
   151bc:	10001a1e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   151c0:	e0bffe03 	ldbu	r2,-8(fp)
          (byte_id[4] == 'R') && 
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
   151c4:	10803fcc 	andi	r2,r2,255
   151c8:	1000171e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
   151cc:	e0bffe43 	ldbu	r2,-7(fp)
          (byte_id[5] == '\0') && 
          (byte_id[6] == '\0') && 
          (byte_id[7] == '\0') && 
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
   151d0:	10803fcc 	andi	r2,r2,255
   151d4:	1000141e 	bne	r2,zero,15228 <alt_read_cfi_width+0x484>
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
   151d8:	e0bfff17 	ldw	r2,-4(fp)
   151dc:	00c00104 	movi	r3,4
   151e0:	10c02f15 	stw	r3,188(r2)
          flash->device_width = 4; 
   151e4:	e0bfff17 	ldw	r2,-4(fp)
   151e8:	00c00104 	movi	r3,4
   151ec:	10c03015 	stw	r3,192(r2)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   151f0:	e0bfff17 	ldw	r2,-4(fp)
   151f4:	10800a17 	ldw	r2,40(r2)
   151f8:	10802804 	addi	r2,r2,160
   151fc:	10800037 	ldwio	r2,0(r2)
   15200:	e0bffb0d 	sth	r2,-20(fp)
          iface += 1;
   15204:	e0bffb0b 	ldhu	r2,-20(fp)
   15208:	10800044 	addi	r2,r2,1
   1520c:	e0bffb0d 	sth	r2,-20(fp)
          if (!(iface & 0x4))
   15210:	e0bffb0b 	ldhu	r2,-20(fp)
   15214:	1080010c 	andi	r2,r2,4
   15218:	1000b81e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
          {
            ret_code = -ENODEV;
   1521c:	00bffb44 	movi	r2,-19
   15220:	e0bffa15 	stw	r2,-24(fp)
        {
          flash->mode_width = 4;
          flash->device_width = 4; 
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
          iface += 1;
          if (!(iface & 0x4))
   15224:	0000b506 	br	154fc <alt_read_cfi_width+0x758>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15228:	e0bfff17 	ldw	r2,-4(fp)
   1522c:	10800a17 	ldw	r2,40(r2)
   15230:	01802604 	movi	r6,152
   15234:	01401544 	movi	r5,85
   15238:	1009883a 	mov	r4,r2
   1523c:	00143b80 	call	143b8 <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
   15240:	e03ff915 	stw	zero,-28(fp)
   15244:	00000f06 	br	15284 <alt_read_cfi_width+0x4e0>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   15248:	e0bfff17 	ldw	r2,-4(fp)
   1524c:	10800a17 	ldw	r2,40(r2)
   15250:	e0fff917 	ldw	r3,-28(fp)
   15254:	18c01004 	addi	r3,r3,64
   15258:	10c5883a 	add	r2,r2,r3
   1525c:	10800023 	ldbuio	r2,0(r2)
   15260:	10803fcc 	andi	r2,r2,255
   15264:	1009883a 	mov	r4,r2
   15268:	e0fffb84 	addi	r3,fp,-18
   1526c:	e0bff917 	ldw	r2,-28(fp)
   15270:	1885883a 	add	r2,r3,r2
   15274:	11000005 	stb	r4,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
   15278:	e0bff917 	ldw	r2,-28(fp)
   1527c:	10800044 	addi	r2,r2,1
   15280:	e0bff915 	stw	r2,-28(fp)
   15284:	e0bff917 	ldw	r2,-28(fp)
   15288:	10800310 	cmplti	r2,r2,12
   1528c:	103fee1e 	bne	r2,zero,15248 <__alt_data_end+0xf0015248>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   15290:	e0bffb83 	ldbu	r2,-18(fp)
   15294:	10803fcc 	andi	r2,r2,255
   15298:	10801458 	cmpnei	r2,r2,81
   1529c:	10003a1e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
   152a0:	e0bffbc3 	ldbu	r2,-17(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
   152a4:	10803fcc 	andi	r2,r2,255
   152a8:	1000371e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   152ac:	e0bffc03 	ldbu	r2,-16(fp)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
   152b0:	10803fcc 	andi	r2,r2,255
   152b4:	10801458 	cmpnei	r2,r2,81
   152b8:	1000331e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   152bc:	e0bffc43 	ldbu	r2,-15(fp)
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
   152c0:	10803fcc 	andi	r2,r2,255
   152c4:	1000301e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   152c8:	e0bffc83 	ldbu	r2,-14(fp)
          }

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
   152cc:	10803fcc 	andi	r2,r2,255
   152d0:	10801498 	cmpnei	r2,r2,82
   152d4:	10002c1e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   152d8:	e0bffcc3 	ldbu	r2,-13(fp)

          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
   152dc:	10803fcc 	andi	r2,r2,255
   152e0:	1000291e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   152e4:	e0bffd03 	ldbu	r2,-12(fp)
          if ((byte_id[0] == 'Q') &&
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
   152e8:	10803fcc 	andi	r2,r2,255
   152ec:	10801498 	cmpnei	r2,r2,82
   152f0:	1000251e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   152f4:	e0bffd43 	ldbu	r2,-11(fp)
              (byte_id[1] == '\0') &&
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
   152f8:	10803fcc 	andi	r2,r2,255
   152fc:	1000221e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15300:	e0bffd83 	ldbu	r2,-10(fp)
              (byte_id[2] == 'Q') &&
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
   15304:	10803fcc 	andi	r2,r2,255
   15308:	10801658 	cmpnei	r2,r2,89
   1530c:	10001e1e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15310:	e0bffdc3 	ldbu	r2,-9(fp)
              (byte_id[3] == '\0') &&
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
   15314:	10803fcc 	andi	r2,r2,255
   15318:	10001b1e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   1531c:	e0bffe03 	ldbu	r2,-8(fp)
              (byte_id[4] == 'R') &&
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
   15320:	10803fcc 	andi	r2,r2,255
   15324:	10801658 	cmpnei	r2,r2,89
   15328:	1000171e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
   1532c:	e0bffe43 	ldbu	r2,-7(fp)
              (byte_id[5] == '\0') &&
              (byte_id[6] == 'R') &&
              (byte_id[7] == '\0') &&
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
   15330:	10803fcc 	andi	r2,r2,255
   15334:	1000141e 	bne	r2,zero,15388 <alt_read_cfi_width+0x5e4>
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
   15338:	e0bfff17 	ldw	r2,-4(fp)
   1533c:	00c00084 	movi	r3,2
   15340:	10c02f15 	stw	r3,188(r2)
            flash->device_width = 4; 
   15344:	e0bfff17 	ldw	r2,-4(fp)
   15348:	00c00104 	movi	r3,4
   1534c:	10c03015 	stw	r3,192(r2)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   15350:	e0bfff17 	ldw	r2,-4(fp)
   15354:	10800a17 	ldw	r2,40(r2)
   15358:	10802804 	addi	r2,r2,160
   1535c:	10800037 	ldwio	r2,0(r2)
   15360:	e0bffb0d 	sth	r2,-20(fp)
            iface += 1;
   15364:	e0bffb0b 	ldhu	r2,-20(fp)
   15368:	10800044 	addi	r2,r2,1
   1536c:	e0bffb0d 	sth	r2,-20(fp)
            if (!(iface & 0x4))
   15370:	e0bffb0b 	ldhu	r2,-20(fp)
   15374:	1080010c 	andi	r2,r2,4
   15378:	1000601e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
            {
              ret_code = -ENODEV;
   1537c:	00bffb44 	movi	r2,-19
   15380:	e0bffa15 	stw	r2,-24(fp)
          {
            flash->mode_width = 2;
            flash->device_width = 4; 
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
            iface += 1;
            if (!(iface & 0x4))
   15384:	00005d06 	br	154fc <alt_read_cfi_width+0x758>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
   15388:	e0bfff17 	ldw	r2,-4(fp)
   1538c:	10800a17 	ldw	r2,40(r2)
   15390:	01802604 	movi	r6,152
   15394:	01401544 	movi	r5,85
   15398:	1009883a 	mov	r4,r2
   1539c:	001431c0 	call	1431c <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
   153a0:	e03ff915 	stw	zero,-28(fp)
   153a4:	00000f06 	br	153e4 <alt_read_cfi_width+0x640>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
   153a8:	e0bfff17 	ldw	r2,-4(fp)
   153ac:	10800a17 	ldw	r2,40(r2)
   153b0:	e0fff917 	ldw	r3,-28(fp)
   153b4:	18c01004 	addi	r3,r3,64
   153b8:	10c5883a 	add	r2,r2,r3
   153bc:	10800023 	ldbuio	r2,0(r2)
   153c0:	10803fcc 	andi	r2,r2,255
   153c4:	1009883a 	mov	r4,r2
   153c8:	e0fffb84 	addi	r3,fp,-18
   153cc:	e0bff917 	ldw	r2,-28(fp)
   153d0:	1885883a 	add	r2,r3,r2
   153d4:	11000005 	stb	r4,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
   153d8:	e0bff917 	ldw	r2,-28(fp)
   153dc:	10800044 	addi	r2,r2,1
   153e0:	e0bff915 	stw	r2,-28(fp)
   153e4:	e0bff917 	ldw	r2,-28(fp)
   153e8:	10800310 	cmplti	r2,r2,12
   153ec:	103fee1e 	bne	r2,zero,153a8 <__alt_data_end+0xf00153a8>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   153f0:	e0bffb83 	ldbu	r2,-18(fp)
   153f4:	10803fcc 	andi	r2,r2,255
   153f8:	10801458 	cmpnei	r2,r2,81
   153fc:	10003f1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
   15400:	e0bffbc3 	ldbu	r2,-17(fp)
            for(i=0;i<12;i++)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
   15404:	10803fcc 	andi	r2,r2,255
   15408:	10801458 	cmpnei	r2,r2,81
   1540c:	10003b1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15410:	e0bffc03 	ldbu	r2,-16(fp)
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
   15414:	10803fcc 	andi	r2,r2,255
   15418:	10801458 	cmpnei	r2,r2,81
   1541c:	1000371e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15420:	e0bffc43 	ldbu	r2,-15(fp)
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
   15424:	10803fcc 	andi	r2,r2,255
   15428:	10801458 	cmpnei	r2,r2,81
   1542c:	1000331e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15430:	e0bffc83 	ldbu	r2,-14(fp)
            }

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
   15434:	10803fcc 	andi	r2,r2,255
   15438:	10801498 	cmpnei	r2,r2,82
   1543c:	10002f1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15440:	e0bffcc3 	ldbu	r2,-13(fp)

            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
   15444:	10803fcc 	andi	r2,r2,255
   15448:	10801498 	cmpnei	r2,r2,82
   1544c:	10002b1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15450:	e0bffd03 	ldbu	r2,-12(fp)
            if ((byte_id[0] == 'Q') &&
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
   15454:	10803fcc 	andi	r2,r2,255
   15458:	10801498 	cmpnei	r2,r2,82
   1545c:	1000271e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15460:	e0bffd43 	ldbu	r2,-11(fp)
                (byte_id[1] == 'Q') &&
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
   15464:	10803fcc 	andi	r2,r2,255
   15468:	10801498 	cmpnei	r2,r2,82
   1546c:	1000231e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15470:	e0bffd83 	ldbu	r2,-10(fp)
                (byte_id[2] == 'Q') &&
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
   15474:	10803fcc 	andi	r2,r2,255
   15478:	10801658 	cmpnei	r2,r2,89
   1547c:	10001f1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15480:	e0bffdc3 	ldbu	r2,-9(fp)
                (byte_id[3] == 'Q') &&
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
   15484:	10803fcc 	andi	r2,r2,255
   15488:	10801658 	cmpnei	r2,r2,89
   1548c:	10001b1e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   15490:	e0bffe03 	ldbu	r2,-8(fp)
                (byte_id[4] == 'R') && 
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
   15494:	10803fcc 	andi	r2,r2,255
   15498:	10801658 	cmpnei	r2,r2,89
   1549c:	1000171e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
   154a0:	e0bffe43 	ldbu	r2,-7(fp)
                (byte_id[5] == 'R') && 
                (byte_id[6] == 'R') && 
                (byte_id[7] == 'R') && 
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
   154a4:	10803fcc 	andi	r2,r2,255
   154a8:	10801658 	cmpnei	r2,r2,89
   154ac:	1000131e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
   154b0:	e0bfff17 	ldw	r2,-4(fp)
   154b4:	00c00044 	movi	r3,1
   154b8:	10c02f15 	stw	r3,188(r2)
              flash->device_width = 4; 
   154bc:	e0bfff17 	ldw	r2,-4(fp)
   154c0:	00c00104 	movi	r3,4
   154c4:	10c03015 	stw	r3,192(r2)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
   154c8:	e0bfff17 	ldw	r2,-4(fp)
   154cc:	10800a17 	ldw	r2,40(r2)
   154d0:	10802804 	addi	r2,r2,160
   154d4:	10800037 	ldwio	r2,0(r2)
   154d8:	e0bffb0d 	sth	r2,-20(fp)
              iface += 1;
   154dc:	e0bffb0b 	ldhu	r2,-20(fp)
   154e0:	10800044 	addi	r2,r2,1
   154e4:	e0bffb0d 	sth	r2,-20(fp)
              if (!(iface & 0x4))
   154e8:	e0bffb0b 	ldhu	r2,-20(fp)
   154ec:	1080010c 	andi	r2,r2,4
   154f0:	1000021e 	bne	r2,zero,154fc <alt_read_cfi_width+0x758>
              {
                ret_code = -ENODEV;
   154f4:	00bffb44 	movi	r2,-19
   154f8:	e0bffa15 	stw	r2,-24(fp)
        }
      }
    }
  }
  
  return ret_code;
   154fc:	e0bffa17 	ldw	r2,-24(fp)
}
   15500:	e037883a 	mov	sp,fp
   15504:	dfc00117 	ldw	ra,4(sp)
   15508:	df000017 	ldw	fp,0(sp)
   1550c:	dec00204 	addi	sp,sp,8
   15510:	f800283a 	ret

00015514 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
   15514:	defffa04 	addi	sp,sp,-24
   15518:	dfc00515 	stw	ra,20(sp)
   1551c:	df000415 	stw	fp,16(sp)
   15520:	df000404 	addi	fp,sp,16
   15524:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
   15528:	e03ffd15 	stw	zero,-12(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
   1552c:	01400544 	movi	r5,21
   15530:	e13fff17 	ldw	r4,-4(fp)
   15534:	001475c0 	call	1475c <alt_read_16bit_query_entry>
   15538:	10ffffcc 	andi	r3,r2,65535
   1553c:	e0bfff17 	ldw	r2,-4(fp)
   15540:	10c03315 	stw	r3,204(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15544:	e03ffc15 	stw	zero,-16(fp)
   15548:	00001106 	br	15590 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
   1554c:	e0bfff17 	ldw	r2,-4(fp)
   15550:	10803517 	ldw	r2,212(r2)
   15554:	e0ffff17 	ldw	r3,-4(fp)
   15558:	19003317 	ldw	r4,204(r3)
   1555c:	e0fffc17 	ldw	r3,-16(fp)
   15560:	20c7883a 	add	r3,r4,r3
   15564:	180b883a 	mov	r5,r3
   15568:	e13fff17 	ldw	r4,-4(fp)
   1556c:	103ee83a 	callr	r2
   15570:	1009883a 	mov	r4,r2
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
  {
    primary_query_string[i] = 
   15574:	e0fffe04 	addi	r3,fp,-8
   15578:	e0bffc17 	ldw	r2,-16(fp)
   1557c:	1885883a 	add	r2,r3,r2
   15580:	11000005 	stb	r4,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
   15584:	e0bffc17 	ldw	r2,-16(fp)
   15588:	10800044 	addi	r2,r2,1
   1558c:	e0bffc15 	stw	r2,-16(fp)
   15590:	e0bffc17 	ldw	r2,-16(fp)
   15594:	108000d0 	cmplti	r2,r2,3
   15598:	103fec1e 	bne	r2,zero,1554c <__alt_data_end+0xf001554c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   1559c:	e0bffe03 	ldbu	r2,-8(fp)
   155a0:	10803fcc 	andi	r2,r2,255
   155a4:	10801418 	cmpnei	r2,r2,80
   155a8:	1000081e 	bne	r2,zero,155cc <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
   155ac:	e0bffe43 	ldbu	r2,-7(fp)
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
   155b0:	10803fcc 	andi	r2,r2,255
   155b4:	10801498 	cmpnei	r2,r2,82
   155b8:	1000041e 	bne	r2,zero,155cc <alt_check_primary_table+0xb8>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
   155bc:	e0bffe83 	ldbu	r2,-6(fp)
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
      (primary_query_string[1] != 'R') ||
   155c0:	10803fcc 	andi	r2,r2,255
   155c4:	10801260 	cmpeqi	r2,r2,73
   155c8:	1000021e 	bne	r2,zero,155d4 <alt_check_primary_table+0xc0>
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
   155cc:	00bffb44 	movi	r2,-19
   155d0:	e0bffd15 	stw	r2,-12(fp)
  }
  
  return ret_code;
   155d4:	e0bffd17 	ldw	r2,-12(fp)
}
   155d8:	e037883a 	mov	sp,fp
   155dc:	dfc00117 	ldw	ra,4(sp)
   155e0:	df000017 	ldw	fp,0(sp)
   155e4:	dec00204 	addi	sp,sp,8
   155e8:	f800283a 	ret

000155ec <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   155ec:	defffa04 	addi	sp,sp,-24
   155f0:	dfc00515 	stw	ra,20(sp)
   155f4:	df000415 	stw	fp,16(sp)
   155f8:	df000404 	addi	fp,sp,16
   155fc:	e13ffd15 	stw	r4,-12(fp)
   15600:	e17ffe15 	stw	r5,-8(fp)
   15604:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15608:	e0bffd17 	ldw	r2,-12(fp)
   1560c:	10800017 	ldw	r2,0(r2)
   15610:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
   15614:	e0bffc17 	ldw	r2,-16(fp)
   15618:	10c00a04 	addi	r3,r2,40
   1561c:	e0bffd17 	ldw	r2,-12(fp)
   15620:	10800217 	ldw	r2,8(r2)
   15624:	100f883a 	mov	r7,r2
   15628:	e1bfff17 	ldw	r6,-4(fp)
   1562c:	e17ffe17 	ldw	r5,-8(fp)
   15630:	1809883a 	mov	r4,r3
   15634:	0015c0c0 	call	15c0c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
   15638:	e037883a 	mov	sp,fp
   1563c:	dfc00117 	ldw	ra,4(sp)
   15640:	df000017 	ldw	fp,0(sp)
   15644:	dec00204 	addi	sp,sp,8
   15648:	f800283a 	ret

0001564c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   1564c:	defffa04 	addi	sp,sp,-24
   15650:	dfc00515 	stw	ra,20(sp)
   15654:	df000415 	stw	fp,16(sp)
   15658:	df000404 	addi	fp,sp,16
   1565c:	e13ffd15 	stw	r4,-12(fp)
   15660:	e17ffe15 	stw	r5,-8(fp)
   15664:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   15668:	e0bffd17 	ldw	r2,-12(fp)
   1566c:	10800017 	ldw	r2,0(r2)
   15670:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
   15674:	e0bffc17 	ldw	r2,-16(fp)
   15678:	10c00a04 	addi	r3,r2,40
   1567c:	e0bffd17 	ldw	r2,-12(fp)
   15680:	10800217 	ldw	r2,8(r2)
   15684:	100f883a 	mov	r7,r2
   15688:	e1bfff17 	ldw	r6,-4(fp)
   1568c:	e17ffe17 	ldw	r5,-8(fp)
   15690:	1809883a 	mov	r4,r3
   15694:	0015e280 	call	15e28 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
   15698:	e037883a 	mov	sp,fp
   1569c:	dfc00117 	ldw	ra,4(sp)
   156a0:	df000017 	ldw	fp,0(sp)
   156a4:	dec00204 	addi	sp,sp,8
   156a8:	f800283a 	ret

000156ac <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
   156ac:	defffc04 	addi	sp,sp,-16
   156b0:	dfc00315 	stw	ra,12(sp)
   156b4:	df000215 	stw	fp,8(sp)
   156b8:	df000204 	addi	fp,sp,8
   156bc:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
   156c0:	e0bfff17 	ldw	r2,-4(fp)
   156c4:	10800017 	ldw	r2,0(r2)
   156c8:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
   156cc:	e0bffe17 	ldw	r2,-8(fp)
   156d0:	10c00a04 	addi	r3,r2,40
   156d4:	e0bfff17 	ldw	r2,-4(fp)
   156d8:	10800217 	ldw	r2,8(r2)
   156dc:	100b883a 	mov	r5,r2
   156e0:	1809883a 	mov	r4,r3
   156e4:	0015ab40 	call	15ab4 <altera_avalon_jtag_uart_close>
}
   156e8:	e037883a 	mov	sp,fp
   156ec:	dfc00117 	ldw	ra,4(sp)
   156f0:	df000017 	ldw	fp,0(sp)
   156f4:	dec00204 	addi	sp,sp,8
   156f8:	f800283a 	ret

000156fc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
   156fc:	defffa04 	addi	sp,sp,-24
   15700:	dfc00515 	stw	ra,20(sp)
   15704:	df000415 	stw	fp,16(sp)
   15708:	df000404 	addi	fp,sp,16
   1570c:	e13ffd15 	stw	r4,-12(fp)
   15710:	e17ffe15 	stw	r5,-8(fp)
   15714:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
   15718:	e0bffd17 	ldw	r2,-12(fp)
   1571c:	10800017 	ldw	r2,0(r2)
   15720:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
   15724:	e0bffc17 	ldw	r2,-16(fp)
   15728:	10800a04 	addi	r2,r2,40
   1572c:	e1bfff17 	ldw	r6,-4(fp)
   15730:	e17ffe17 	ldw	r5,-8(fp)
   15734:	1009883a 	mov	r4,r2
   15738:	0015b1c0 	call	15b1c <altera_avalon_jtag_uart_ioctl>
}
   1573c:	e037883a 	mov	sp,fp
   15740:	dfc00117 	ldw	ra,4(sp)
   15744:	df000017 	ldw	fp,0(sp)
   15748:	dec00204 	addi	sp,sp,8
   1574c:	f800283a 	ret

00015750 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
   15750:	defffb04 	addi	sp,sp,-20
   15754:	dfc00415 	stw	ra,16(sp)
   15758:	df000315 	stw	fp,12(sp)
   1575c:	df000304 	addi	fp,sp,12
   15760:	e13ffd15 	stw	r4,-12(fp)
   15764:	e17ffe15 	stw	r5,-8(fp)
   15768:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   1576c:	e0bffd17 	ldw	r2,-12(fp)
   15770:	00c00044 	movi	r3,1
   15774:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
   15778:	e0bffd17 	ldw	r2,-12(fp)
   1577c:	10800017 	ldw	r2,0(r2)
   15780:	10800104 	addi	r2,r2,4
   15784:	1007883a 	mov	r3,r2
   15788:	e0bffd17 	ldw	r2,-12(fp)
   1578c:	10800817 	ldw	r2,32(r2)
   15790:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
   15794:	e0bfff17 	ldw	r2,-4(fp)
   15798:	01800074 	movhi	r6,1
   1579c:	31960104 	addi	r6,r6,22532
   157a0:	e17ffd17 	ldw	r5,-12(fp)
   157a4:	1009883a 	mov	r4,r2
   157a8:	00019200 	call	1920 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
   157ac:	e0bffd17 	ldw	r2,-12(fp)
   157b0:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
   157b4:	e0bffd17 	ldw	r2,-12(fp)
   157b8:	10800204 	addi	r2,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   157bc:	d0e04f17 	ldw	r3,-32452(gp)
   157c0:	e1fffd17 	ldw	r7,-12(fp)
   157c4:	01800074 	movhi	r6,1
   157c8:	31968504 	addi	r6,r6,23060
   157cc:	180b883a 	mov	r5,r3
   157d0:	1009883a 	mov	r4,r2
   157d4:	00182780 	call	18278 <alt_alarm_start>
   157d8:	1000040e 	bge	r2,zero,157ec <altera_avalon_jtag_uart_init+0x9c>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
   157dc:	e0fffd17 	ldw	r3,-12(fp)
   157e0:	00a00034 	movhi	r2,32768
   157e4:	10bfffc4 	addi	r2,r2,-1
   157e8:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
   157ec:	0001883a 	nop
   157f0:	e037883a 	mov	sp,fp
   157f4:	dfc00117 	ldw	ra,4(sp)
   157f8:	df000017 	ldw	fp,0(sp)
   157fc:	dec00204 	addi	sp,sp,8
   15800:	f800283a 	ret

00015804 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
   15804:	defff704 	addi	sp,sp,-36
   15808:	df000815 	stw	fp,32(sp)
   1580c:	df000804 	addi	fp,sp,32
   15810:	e13ffe15 	stw	r4,-8(fp)
   15814:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
   15818:	e0bffe17 	ldw	r2,-8(fp)
   1581c:	e0bffa15 	stw	r2,-24(fp)
  unsigned int base = sp->base;
   15820:	e0bffa17 	ldw	r2,-24(fp)
   15824:	10800017 	ldw	r2,0(r2)
   15828:	e0bffb15 	stw	r2,-20(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1582c:	e0bffb17 	ldw	r2,-20(fp)
   15830:	10800104 	addi	r2,r2,4
   15834:	10800037 	ldwio	r2,0(r2)
   15838:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
   1583c:	e0bffc17 	ldw	r2,-16(fp)
   15840:	1080c00c 	andi	r2,r2,768
   15844:	10006d26 	beq	r2,zero,159fc <altera_avalon_jtag_uart_irq+0x1f8>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
   15848:	e0bffc17 	ldw	r2,-16(fp)
   1584c:	1080400c 	andi	r2,r2,256
   15850:	10003526 	beq	r2,zero,15928 <altera_avalon_jtag_uart_irq+0x124>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
   15854:	00800074 	movhi	r2,1
   15858:	e0bff815 	stw	r2,-32(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   1585c:	e0bffa17 	ldw	r2,-24(fp)
   15860:	10800a17 	ldw	r2,40(r2)
   15864:	10800044 	addi	r2,r2,1
   15868:	1081ffcc 	andi	r2,r2,2047
   1586c:	e0bffd15 	stw	r2,-12(fp)
        if (next == sp->rx_out)
   15870:	e0bffa17 	ldw	r2,-24(fp)
   15874:	10c00b17 	ldw	r3,44(r2)
   15878:	e0bffd17 	ldw	r2,-12(fp)
   1587c:	18801526 	beq	r3,r2,158d4 <altera_avalon_jtag_uart_irq+0xd0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
   15880:	e0bffb17 	ldw	r2,-20(fp)
   15884:	10800037 	ldwio	r2,0(r2)
   15888:	e0bff815 	stw	r2,-32(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
   1588c:	e0bff817 	ldw	r2,-32(fp)
   15890:	10a0000c 	andi	r2,r2,32768
   15894:	10001126 	beq	r2,zero,158dc <altera_avalon_jtag_uart_irq+0xd8>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
   15898:	e0bffa17 	ldw	r2,-24(fp)
   1589c:	10800a17 	ldw	r2,40(r2)
   158a0:	e0fff817 	ldw	r3,-32(fp)
   158a4:	1809883a 	mov	r4,r3
   158a8:	e0fffa17 	ldw	r3,-24(fp)
   158ac:	1885883a 	add	r2,r3,r2
   158b0:	10800e04 	addi	r2,r2,56
   158b4:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   158b8:	e0bffa17 	ldw	r2,-24(fp)
   158bc:	10800a17 	ldw	r2,40(r2)
   158c0:	10800044 	addi	r2,r2,1
   158c4:	10c1ffcc 	andi	r3,r2,2047
   158c8:	e0bffa17 	ldw	r2,-24(fp)
   158cc:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
   158d0:	003fe206 	br	1585c <__alt_data_end+0xf001585c>
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
        if (next == sp->rx_out)
          break;
   158d4:	0001883a 	nop
   158d8:	00000106 	br	158e0 <altera_avalon_jtag_uart_irq+0xdc>
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
          break;
   158dc:	0001883a 	nop

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
   158e0:	e0bff817 	ldw	r2,-32(fp)
   158e4:	10bfffec 	andhi	r2,r2,65535
   158e8:	10000f26 	beq	r2,zero,15928 <altera_avalon_jtag_uart_irq+0x124>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   158ec:	e0bffa17 	ldw	r2,-24(fp)
   158f0:	10c00817 	ldw	r3,32(r2)
   158f4:	00bfff84 	movi	r2,-2
   158f8:	1886703a 	and	r3,r3,r2
   158fc:	e0bffa17 	ldw	r2,-24(fp)
   15900:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
   15904:	e0bffb17 	ldw	r2,-20(fp)
   15908:	10800104 	addi	r2,r2,4
   1590c:	1007883a 	mov	r3,r2
   15910:	e0bffa17 	ldw	r2,-24(fp)
   15914:	10800817 	ldw	r2,32(r2)
   15918:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   1591c:	e0bffb17 	ldw	r2,-20(fp)
   15920:	10800104 	addi	r2,r2,4
   15924:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
   15928:	e0bffc17 	ldw	r2,-16(fp)
   1592c:	1080800c 	andi	r2,r2,512
   15930:	103fbe26 	beq	r2,zero,1582c <__alt_data_end+0xf001582c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
   15934:	e0bffc17 	ldw	r2,-16(fp)
   15938:	1004d43a 	srli	r2,r2,16
   1593c:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
   15940:	00001406 	br	15994 <altera_avalon_jtag_uart_irq+0x190>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
   15944:	e0bffb17 	ldw	r2,-20(fp)
   15948:	e0fffa17 	ldw	r3,-24(fp)
   1594c:	18c00d17 	ldw	r3,52(r3)
   15950:	e13ffa17 	ldw	r4,-24(fp)
   15954:	20c7883a 	add	r3,r4,r3
   15958:	18c20e04 	addi	r3,r3,2104
   1595c:	18c00003 	ldbu	r3,0(r3)
   15960:	18c03fcc 	andi	r3,r3,255
   15964:	18c0201c 	xori	r3,r3,128
   15968:	18ffe004 	addi	r3,r3,-128
   1596c:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15970:	e0bffa17 	ldw	r2,-24(fp)
   15974:	10800d17 	ldw	r2,52(r2)
   15978:	10800044 	addi	r2,r2,1
   1597c:	10c1ffcc 	andi	r3,r2,2047
   15980:	e0bffa17 	ldw	r2,-24(fp)
   15984:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
   15988:	e0bff917 	ldw	r2,-28(fp)
   1598c:	10bfffc4 	addi	r2,r2,-1
   15990:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
   15994:	e0bff917 	ldw	r2,-28(fp)
   15998:	10000526 	beq	r2,zero,159b0 <altera_avalon_jtag_uart_irq+0x1ac>
   1599c:	e0bffa17 	ldw	r2,-24(fp)
   159a0:	10c00d17 	ldw	r3,52(r2)
   159a4:	e0bffa17 	ldw	r2,-24(fp)
   159a8:	10800c17 	ldw	r2,48(r2)
   159ac:	18bfe51e 	bne	r3,r2,15944 <__alt_data_end+0xf0015944>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
   159b0:	e0bff917 	ldw	r2,-28(fp)
   159b4:	103f9d26 	beq	r2,zero,1582c <__alt_data_end+0xf001582c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   159b8:	e0bffa17 	ldw	r2,-24(fp)
   159bc:	10c00817 	ldw	r3,32(r2)
   159c0:	00bfff44 	movi	r2,-3
   159c4:	1886703a 	and	r3,r3,r2
   159c8:	e0bffa17 	ldw	r2,-24(fp)
   159cc:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   159d0:	e0bffa17 	ldw	r2,-24(fp)
   159d4:	10800017 	ldw	r2,0(r2)
   159d8:	10800104 	addi	r2,r2,4
   159dc:	1007883a 	mov	r3,r2
   159e0:	e0bffa17 	ldw	r2,-24(fp)
   159e4:	10800817 	ldw	r2,32(r2)
   159e8:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
   159ec:	e0bffb17 	ldw	r2,-20(fp)
   159f0:	10800104 	addi	r2,r2,4
   159f4:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
   159f8:	003f8c06 	br	1582c <__alt_data_end+0xf001582c>
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
      break;
   159fc:	0001883a 	nop
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
      }
    }
  }
}
   15a00:	0001883a 	nop
   15a04:	e037883a 	mov	sp,fp
   15a08:	df000017 	ldw	fp,0(sp)
   15a0c:	dec00104 	addi	sp,sp,4
   15a10:	f800283a 	ret

00015a14 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
   15a14:	defff804 	addi	sp,sp,-32
   15a18:	df000715 	stw	fp,28(sp)
   15a1c:	df000704 	addi	fp,sp,28
   15a20:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
   15a24:	e0bffb17 	ldw	r2,-20(fp)
   15a28:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
   15a2c:	e0bff917 	ldw	r2,-28(fp)
   15a30:	10800017 	ldw	r2,0(r2)
   15a34:	10800104 	addi	r2,r2,4
   15a38:	10800037 	ldwio	r2,0(r2)
   15a3c:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
   15a40:	e0bffa17 	ldw	r2,-24(fp)
   15a44:	1081000c 	andi	r2,r2,1024
   15a48:	10000b26 	beq	r2,zero,15a78 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
   15a4c:	e0bff917 	ldw	r2,-28(fp)
   15a50:	10800017 	ldw	r2,0(r2)
   15a54:	10800104 	addi	r2,r2,4
   15a58:	1007883a 	mov	r3,r2
   15a5c:	e0bff917 	ldw	r2,-28(fp)
   15a60:	10800817 	ldw	r2,32(r2)
   15a64:	10810014 	ori	r2,r2,1024
   15a68:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
   15a6c:	e0bff917 	ldw	r2,-28(fp)
   15a70:	10000915 	stw	zero,36(r2)
   15a74:	00000a06 	br	15aa0 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
   15a78:	e0bff917 	ldw	r2,-28(fp)
   15a7c:	10c00917 	ldw	r3,36(r2)
   15a80:	00a00034 	movhi	r2,32768
   15a84:	10bfff04 	addi	r2,r2,-4
   15a88:	10c00536 	bltu	r2,r3,15aa0 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
   15a8c:	e0bff917 	ldw	r2,-28(fp)
   15a90:	10800917 	ldw	r2,36(r2)
   15a94:	10c00044 	addi	r3,r2,1
   15a98:	e0bff917 	ldw	r2,-28(fp)
   15a9c:	10c00915 	stw	r3,36(r2)
   15aa0:	d0a04f17 	ldw	r2,-32452(gp)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
   15aa4:	e037883a 	mov	sp,fp
   15aa8:	df000017 	ldw	fp,0(sp)
   15aac:	dec00104 	addi	sp,sp,4
   15ab0:	f800283a 	ret

00015ab4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
   15ab4:	defffd04 	addi	sp,sp,-12
   15ab8:	df000215 	stw	fp,8(sp)
   15abc:	df000204 	addi	fp,sp,8
   15ac0:	e13ffe15 	stw	r4,-8(fp)
   15ac4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   15ac8:	00000506 	br	15ae0 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   15acc:	e0bfff17 	ldw	r2,-4(fp)
   15ad0:	1090000c 	andi	r2,r2,16384
   15ad4:	10000226 	beq	r2,zero,15ae0 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
   15ad8:	00bffd44 	movi	r2,-11
   15adc:	00000b06 	br	15b0c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
   15ae0:	e0bffe17 	ldw	r2,-8(fp)
   15ae4:	10c00d17 	ldw	r3,52(r2)
   15ae8:	e0bffe17 	ldw	r2,-8(fp)
   15aec:	10800c17 	ldw	r2,48(r2)
   15af0:	18800526 	beq	r3,r2,15b08 <altera_avalon_jtag_uart_close+0x54>
   15af4:	e0bffe17 	ldw	r2,-8(fp)
   15af8:	10c00917 	ldw	r3,36(r2)
   15afc:	e0bffe17 	ldw	r2,-8(fp)
   15b00:	10800117 	ldw	r2,4(r2)
   15b04:	18bff136 	bltu	r3,r2,15acc <__alt_data_end+0xf0015acc>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   15b08:	0005883a 	mov	r2,zero
}
   15b0c:	e037883a 	mov	sp,fp
   15b10:	df000017 	ldw	fp,0(sp)
   15b14:	dec00104 	addi	sp,sp,4
   15b18:	f800283a 	ret

00015b1c <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
   15b1c:	defffa04 	addi	sp,sp,-24
   15b20:	df000515 	stw	fp,20(sp)
   15b24:	df000504 	addi	fp,sp,20
   15b28:	e13ffd15 	stw	r4,-12(fp)
   15b2c:	e17ffe15 	stw	r5,-8(fp)
   15b30:	e1bfff15 	stw	r6,-4(fp)
  int rc = -ENOTTY;
   15b34:	00bff9c4 	movi	r2,-25
   15b38:	e0bffb15 	stw	r2,-20(fp)

  switch (req)
   15b3c:	e0bffe17 	ldw	r2,-8(fp)
   15b40:	10da8060 	cmpeqi	r3,r2,27137
   15b44:	1800031e 	bne	r3,zero,15b54 <altera_avalon_jtag_uart_ioctl+0x38>
   15b48:	109a80a0 	cmpeqi	r2,r2,27138
   15b4c:	1000181e 	bne	r2,zero,15bb0 <altera_avalon_jtag_uart_ioctl+0x94>
      rc = 0;
    }
    break;

  default:
    break;
   15b50:	00002906 	br	15bf8 <altera_avalon_jtag_uart_ioctl+0xdc>

  switch (req)
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
   15b54:	e0bffd17 	ldw	r2,-12(fp)
   15b58:	10c00117 	ldw	r3,4(r2)
   15b5c:	00a00034 	movhi	r2,32768
   15b60:	10bfffc4 	addi	r2,r2,-1
   15b64:	18802126 	beq	r3,r2,15bec <altera_avalon_jtag_uart_ioctl+0xd0>
    {
      int timeout = *((int *)arg);
   15b68:	e0bfff17 	ldw	r2,-4(fp)
   15b6c:	10800017 	ldw	r2,0(r2)
   15b70:	e0bffc15 	stw	r2,-16(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
   15b74:	e0bffc17 	ldw	r2,-16(fp)
   15b78:	10800090 	cmplti	r2,r2,2
   15b7c:	1000061e 	bne	r2,zero,15b98 <altera_avalon_jtag_uart_ioctl+0x7c>
   15b80:	e0fffc17 	ldw	r3,-16(fp)
   15b84:	00a00034 	movhi	r2,32768
   15b88:	10bfffc4 	addi	r2,r2,-1
   15b8c:	18800226 	beq	r3,r2,15b98 <altera_avalon_jtag_uart_ioctl+0x7c>
   15b90:	e0bffc17 	ldw	r2,-16(fp)
   15b94:	00000206 	br	15ba0 <altera_avalon_jtag_uart_ioctl+0x84>
   15b98:	00a00034 	movhi	r2,32768
   15b9c:	10bfff84 	addi	r2,r2,-2
   15ba0:	e0fffd17 	ldw	r3,-12(fp)
   15ba4:	18800115 	stw	r2,4(r3)
      rc = 0;
   15ba8:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   15bac:	00000f06 	br	15bec <altera_avalon_jtag_uart_ioctl+0xd0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
   15bb0:	e0bffd17 	ldw	r2,-12(fp)
   15bb4:	10c00117 	ldw	r3,4(r2)
   15bb8:	00a00034 	movhi	r2,32768
   15bbc:	10bfffc4 	addi	r2,r2,-1
   15bc0:	18800c26 	beq	r3,r2,15bf4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
   15bc4:	e0bffd17 	ldw	r2,-12(fp)
   15bc8:	10c00917 	ldw	r3,36(r2)
   15bcc:	e0bffd17 	ldw	r2,-12(fp)
   15bd0:	10800117 	ldw	r2,4(r2)
   15bd4:	1885803a 	cmpltu	r2,r3,r2
   15bd8:	10c03fcc 	andi	r3,r2,255
   15bdc:	e0bfff17 	ldw	r2,-4(fp)
   15be0:	10c00015 	stw	r3,0(r2)
      rc = 0;
   15be4:	e03ffb15 	stw	zero,-20(fp)
    }
    break;
   15be8:	00000206 	br	15bf4 <altera_avalon_jtag_uart_ioctl+0xd8>
    {
      int timeout = *((int *)arg);
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
      rc = 0;
    }
    break;
   15bec:	0001883a 	nop
   15bf0:	00000106 	br	15bf8 <altera_avalon_jtag_uart_ioctl+0xdc>
    if (sp->timeout != INT_MAX)
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
      rc = 0;
    }
    break;
   15bf4:	0001883a 	nop

  default:
    break;
  }

  return rc;
   15bf8:	e0bffb17 	ldw	r2,-20(fp)
}
   15bfc:	e037883a 	mov	sp,fp
   15c00:	df000017 	ldw	fp,0(sp)
   15c04:	dec00104 	addi	sp,sp,4
   15c08:	f800283a 	ret

00015c0c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
   15c0c:	defff304 	addi	sp,sp,-52
   15c10:	dfc00c15 	stw	ra,48(sp)
   15c14:	df000b15 	stw	fp,44(sp)
   15c18:	df000b04 	addi	fp,sp,44
   15c1c:	e13ffc15 	stw	r4,-16(fp)
   15c20:	e17ffd15 	stw	r5,-12(fp)
   15c24:	e1bffe15 	stw	r6,-8(fp)
   15c28:	e1ffff15 	stw	r7,-4(fp)
  char * ptr = buffer;
   15c2c:	e0bffd17 	ldw	r2,-12(fp)
   15c30:	e0bff515 	stw	r2,-44(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15c34:	00004706 	br	15d54 <altera_avalon_jtag_uart_read+0x148>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
   15c38:	e0bffc17 	ldw	r2,-16(fp)
   15c3c:	10800a17 	ldw	r2,40(r2)
   15c40:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
   15c44:	e0bffc17 	ldw	r2,-16(fp)
   15c48:	10800b17 	ldw	r2,44(r2)
   15c4c:	e0bff815 	stw	r2,-32(fp)

      if (in >= out)
   15c50:	e0fff717 	ldw	r3,-36(fp)
   15c54:	e0bff817 	ldw	r2,-32(fp)
   15c58:	18800536 	bltu	r3,r2,15c70 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
   15c5c:	e0fff717 	ldw	r3,-36(fp)
   15c60:	e0bff817 	ldw	r2,-32(fp)
   15c64:	1885c83a 	sub	r2,r3,r2
   15c68:	e0bff615 	stw	r2,-40(fp)
   15c6c:	00000406 	br	15c80 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
   15c70:	00c20004 	movi	r3,2048
   15c74:	e0bff817 	ldw	r2,-32(fp)
   15c78:	1885c83a 	sub	r2,r3,r2
   15c7c:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15c80:	e0bff617 	ldw	r2,-40(fp)
   15c84:	10001e26 	beq	r2,zero,15d00 <altera_avalon_jtag_uart_read+0xf4>
        break; /* No more data available */

      if (n > space)
   15c88:	e0fffe17 	ldw	r3,-8(fp)
   15c8c:	e0bff617 	ldw	r2,-40(fp)
   15c90:	1880022e 	bgeu	r3,r2,15c9c <altera_avalon_jtag_uart_read+0x90>
        n = space;
   15c94:	e0bffe17 	ldw	r2,-8(fp)
   15c98:	e0bff615 	stw	r2,-40(fp)

      memcpy(ptr, sp->rx_buf + out, n);
   15c9c:	e0bffc17 	ldw	r2,-16(fp)
   15ca0:	10c00e04 	addi	r3,r2,56
   15ca4:	e0bff817 	ldw	r2,-32(fp)
   15ca8:	1885883a 	add	r2,r3,r2
   15cac:	e1bff617 	ldw	r6,-40(fp)
   15cb0:	100b883a 	mov	r5,r2
   15cb4:	e13ff517 	ldw	r4,-44(fp)
   15cb8:	0006fb00 	call	6fb0 <memcpy>
      ptr   += n;
   15cbc:	e0fff517 	ldw	r3,-44(fp)
   15cc0:	e0bff617 	ldw	r2,-40(fp)
   15cc4:	1885883a 	add	r2,r3,r2
   15cc8:	e0bff515 	stw	r2,-44(fp)
      space -= n;
   15ccc:	e0fffe17 	ldw	r3,-8(fp)
   15cd0:	e0bff617 	ldw	r2,-40(fp)
   15cd4:	1885c83a 	sub	r2,r3,r2
   15cd8:	e0bffe15 	stw	r2,-8(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15cdc:	e0fff817 	ldw	r3,-32(fp)
   15ce0:	e0bff617 	ldw	r2,-40(fp)
   15ce4:	1885883a 	add	r2,r3,r2
   15ce8:	10c1ffcc 	andi	r3,r2,2047
   15cec:	e0bffc17 	ldw	r2,-16(fp)
   15cf0:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
   15cf4:	e0bffe17 	ldw	r2,-8(fp)
   15cf8:	00bfcf16 	blt	zero,r2,15c38 <__alt_data_end+0xf0015c38>
   15cfc:	00000106 	br	15d04 <altera_avalon_jtag_uart_read+0xf8>
        n = in - out;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;

      if (n == 0)
        break; /* No more data available */
   15d00:	0001883a 	nop
      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
   15d04:	e0fff517 	ldw	r3,-44(fp)
   15d08:	e0bffd17 	ldw	r2,-12(fp)
   15d0c:	1880141e 	bne	r3,r2,15d60 <altera_avalon_jtag_uart_read+0x154>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
   15d10:	e0bfff17 	ldw	r2,-4(fp)
   15d14:	1090000c 	andi	r2,r2,16384
   15d18:	1000131e 	bne	r2,zero,15d68 <altera_avalon_jtag_uart_read+0x15c>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
   15d1c:	0001883a 	nop
   15d20:	e0bffc17 	ldw	r2,-16(fp)
   15d24:	10c00a17 	ldw	r3,40(r2)
   15d28:	e0bff717 	ldw	r2,-36(fp)
   15d2c:	1880051e 	bne	r3,r2,15d44 <altera_avalon_jtag_uart_read+0x138>
   15d30:	e0bffc17 	ldw	r2,-16(fp)
   15d34:	10c00917 	ldw	r3,36(r2)
   15d38:	e0bffc17 	ldw	r2,-16(fp)
   15d3c:	10800117 	ldw	r2,4(r2)
   15d40:	18bff736 	bltu	r3,r2,15d20 <__alt_data_end+0xf0015d20>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
   15d44:	e0bffc17 	ldw	r2,-16(fp)
   15d48:	10c00a17 	ldw	r3,40(r2)
   15d4c:	e0bff717 	ldw	r2,-36(fp)
   15d50:	18800726 	beq	r3,r2,15d70 <altera_avalon_jtag_uart_read+0x164>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
   15d54:	e0bffe17 	ldw	r2,-8(fp)
   15d58:	00bfb716 	blt	zero,r2,15c38 <__alt_data_end+0xf0015c38>
   15d5c:	00000506 	br	15d74 <altera_avalon_jtag_uart_read+0x168>
    }
    while (space > 0);

    /* If we read any data then return it */
    if (ptr != buffer)
      break;
   15d60:	0001883a 	nop
   15d64:	00000306 	br	15d74 <altera_avalon_jtag_uart_read+0x168>

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
      break;
   15d68:	0001883a 	nop
   15d6c:	00000106 	br	15d74 <altera_avalon_jtag_uart_read+0x168>
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
      break;
   15d70:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
   15d74:	e0fff517 	ldw	r3,-44(fp)
   15d78:	e0bffd17 	ldw	r2,-12(fp)
   15d7c:	18801826 	beq	r3,r2,15de0 <altera_avalon_jtag_uart_read+0x1d4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15d80:	0005303a 	rdctl	r2,status
   15d84:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15d88:	e0fffb17 	ldw	r3,-20(fp)
   15d8c:	00bfff84 	movi	r2,-2
   15d90:	1884703a 	and	r2,r3,r2
   15d94:	1001703a 	wrctl	status,r2
  
  return context;
   15d98:	e0bffb17 	ldw	r2,-20(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
   15d9c:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
   15da0:	e0bffc17 	ldw	r2,-16(fp)
   15da4:	10800817 	ldw	r2,32(r2)
   15da8:	10c00054 	ori	r3,r2,1
   15dac:	e0bffc17 	ldw	r2,-16(fp)
   15db0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15db4:	e0bffc17 	ldw	r2,-16(fp)
   15db8:	10800017 	ldw	r2,0(r2)
   15dbc:	10800104 	addi	r2,r2,4
   15dc0:	1007883a 	mov	r3,r2
   15dc4:	e0bffc17 	ldw	r2,-16(fp)
   15dc8:	10800817 	ldw	r2,32(r2)
   15dcc:	18800035 	stwio	r2,0(r3)
   15dd0:	e0bffa17 	ldw	r2,-24(fp)
   15dd4:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15dd8:	e0bff917 	ldw	r2,-28(fp)
   15ddc:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
   15de0:	e0fff517 	ldw	r3,-44(fp)
   15de4:	e0bffd17 	ldw	r2,-12(fp)
   15de8:	18800426 	beq	r3,r2,15dfc <altera_avalon_jtag_uart_read+0x1f0>
    return ptr - buffer;
   15dec:	e0fff517 	ldw	r3,-44(fp)
   15df0:	e0bffd17 	ldw	r2,-12(fp)
   15df4:	1885c83a 	sub	r2,r3,r2
   15df8:	00000606 	br	15e14 <altera_avalon_jtag_uart_read+0x208>
  else if (flags & O_NONBLOCK)
   15dfc:	e0bfff17 	ldw	r2,-4(fp)
   15e00:	1090000c 	andi	r2,r2,16384
   15e04:	10000226 	beq	r2,zero,15e10 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
   15e08:	00bffd44 	movi	r2,-11
   15e0c:	00000106 	br	15e14 <altera_avalon_jtag_uart_read+0x208>
  else
    return -EIO;
   15e10:	00bffec4 	movi	r2,-5
}
   15e14:	e037883a 	mov	sp,fp
   15e18:	dfc00117 	ldw	ra,4(sp)
   15e1c:	df000017 	ldw	fp,0(sp)
   15e20:	dec00204 	addi	sp,sp,8
   15e24:	f800283a 	ret

00015e28 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   15e28:	defff304 	addi	sp,sp,-52
   15e2c:	dfc00c15 	stw	ra,48(sp)
   15e30:	df000b15 	stw	fp,44(sp)
   15e34:	df000b04 	addi	fp,sp,44
   15e38:	e13ffc15 	stw	r4,-16(fp)
   15e3c:	e17ffd15 	stw	r5,-12(fp)
   15e40:	e1bffe15 	stw	r6,-8(fp)
   15e44:	e1ffff15 	stw	r7,-4(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
   15e48:	e03ff515 	stw	zero,-44(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
   15e4c:	e0bffd17 	ldw	r2,-12(fp)
   15e50:	e0bff715 	stw	r2,-36(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15e54:	00003706 	br	15f34 <altera_avalon_jtag_uart_write+0x10c>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
   15e58:	e0bffc17 	ldw	r2,-16(fp)
   15e5c:	10800c17 	ldw	r2,48(r2)
   15e60:	e0bff915 	stw	r2,-28(fp)
      out = sp->tx_out;
   15e64:	e0bffc17 	ldw	r2,-16(fp)
   15e68:	10800d17 	ldw	r2,52(r2)
   15e6c:	e0bff515 	stw	r2,-44(fp)

      if (in < out)
   15e70:	e0fff917 	ldw	r3,-28(fp)
   15e74:	e0bff517 	ldw	r2,-44(fp)
   15e78:	1880062e 	bgeu	r3,r2,15e94 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
   15e7c:	e0fff517 	ldw	r3,-44(fp)
   15e80:	e0bff917 	ldw	r2,-28(fp)
   15e84:	1885c83a 	sub	r2,r3,r2
   15e88:	10bfffc4 	addi	r2,r2,-1
   15e8c:	e0bff615 	stw	r2,-40(fp)
   15e90:	00000b06 	br	15ec0 <altera_avalon_jtag_uart_write+0x98>
      else if (out > 0)
   15e94:	e0bff517 	ldw	r2,-44(fp)
   15e98:	10000526 	beq	r2,zero,15eb0 <altera_avalon_jtag_uart_write+0x88>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
   15e9c:	00c20004 	movi	r3,2048
   15ea0:	e0bff917 	ldw	r2,-28(fp)
   15ea4:	1885c83a 	sub	r2,r3,r2
   15ea8:	e0bff615 	stw	r2,-40(fp)
   15eac:	00000406 	br	15ec0 <altera_avalon_jtag_uart_write+0x98>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
   15eb0:	00c1ffc4 	movi	r3,2047
   15eb4:	e0bff917 	ldw	r2,-28(fp)
   15eb8:	1885c83a 	sub	r2,r3,r2
   15ebc:	e0bff615 	stw	r2,-40(fp)

      if (n == 0)
   15ec0:	e0bff617 	ldw	r2,-40(fp)
   15ec4:	10001e26 	beq	r2,zero,15f40 <altera_avalon_jtag_uart_write+0x118>
        break;

      if (n > count)
   15ec8:	e0fffe17 	ldw	r3,-8(fp)
   15ecc:	e0bff617 	ldw	r2,-40(fp)
   15ed0:	1880022e 	bgeu	r3,r2,15edc <altera_avalon_jtag_uart_write+0xb4>
        n = count;
   15ed4:	e0bffe17 	ldw	r2,-8(fp)
   15ed8:	e0bff615 	stw	r2,-40(fp)

      memcpy(sp->tx_buf + in, ptr, n);
   15edc:	e0bffc17 	ldw	r2,-16(fp)
   15ee0:	10c20e04 	addi	r3,r2,2104
   15ee4:	e0bff917 	ldw	r2,-28(fp)
   15ee8:	1885883a 	add	r2,r3,r2
   15eec:	e1bff617 	ldw	r6,-40(fp)
   15ef0:	e17ffd17 	ldw	r5,-12(fp)
   15ef4:	1009883a 	mov	r4,r2
   15ef8:	0006fb00 	call	6fb0 <memcpy>
      ptr   += n;
   15efc:	e0fffd17 	ldw	r3,-12(fp)
   15f00:	e0bff617 	ldw	r2,-40(fp)
   15f04:	1885883a 	add	r2,r3,r2
   15f08:	e0bffd15 	stw	r2,-12(fp)
      count -= n;
   15f0c:	e0fffe17 	ldw	r3,-8(fp)
   15f10:	e0bff617 	ldw	r2,-40(fp)
   15f14:	1885c83a 	sub	r2,r3,r2
   15f18:	e0bffe15 	stw	r2,-8(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
   15f1c:	e0fff917 	ldw	r3,-28(fp)
   15f20:	e0bff617 	ldw	r2,-40(fp)
   15f24:	1885883a 	add	r2,r3,r2
   15f28:	10c1ffcc 	andi	r3,r2,2047
   15f2c:	e0bffc17 	ldw	r2,-16(fp)
   15f30:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
   15f34:	e0bffe17 	ldw	r2,-8(fp)
   15f38:	00bfc716 	blt	zero,r2,15e58 <__alt_data_end+0xf0015e58>
   15f3c:	00000106 	br	15f44 <altera_avalon_jtag_uart_write+0x11c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;

      if (n == 0)
        break;
   15f40:	0001883a 	nop
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   15f44:	0005303a 	rdctl	r2,status
   15f48:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   15f4c:	e0fffb17 	ldw	r3,-20(fp)
   15f50:	00bfff84 	movi	r2,-2
   15f54:	1884703a 	and	r2,r3,r2
   15f58:	1001703a 	wrctl	status,r2
  
  return context;
   15f5c:	e0bffb17 	ldw	r2,-20(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
   15f60:	e0bffa15 	stw	r2,-24(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
   15f64:	e0bffc17 	ldw	r2,-16(fp)
   15f68:	10800817 	ldw	r2,32(r2)
   15f6c:	10c00094 	ori	r3,r2,2
   15f70:	e0bffc17 	ldw	r2,-16(fp)
   15f74:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
   15f78:	e0bffc17 	ldw	r2,-16(fp)
   15f7c:	10800017 	ldw	r2,0(r2)
   15f80:	10800104 	addi	r2,r2,4
   15f84:	1007883a 	mov	r3,r2
   15f88:	e0bffc17 	ldw	r2,-16(fp)
   15f8c:	10800817 	ldw	r2,32(r2)
   15f90:	18800035 	stwio	r2,0(r3)
   15f94:	e0bffa17 	ldw	r2,-24(fp)
   15f98:	e0bff815 	stw	r2,-32(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   15f9c:	e0bff817 	ldw	r2,-32(fp)
   15fa0:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
   15fa4:	e0bffe17 	ldw	r2,-8(fp)
   15fa8:	0080100e 	bge	zero,r2,15fec <altera_avalon_jtag_uart_write+0x1c4>
    {
      if (flags & O_NONBLOCK)
   15fac:	e0bfff17 	ldw	r2,-4(fp)
   15fb0:	1090000c 	andi	r2,r2,16384
   15fb4:	1000101e 	bne	r2,zero,15ff8 <altera_avalon_jtag_uart_write+0x1d0>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
   15fb8:	0001883a 	nop
   15fbc:	e0bffc17 	ldw	r2,-16(fp)
   15fc0:	10c00d17 	ldw	r3,52(r2)
   15fc4:	e0bff517 	ldw	r2,-44(fp)
   15fc8:	1880051e 	bne	r3,r2,15fe0 <altera_avalon_jtag_uart_write+0x1b8>
   15fcc:	e0bffc17 	ldw	r2,-16(fp)
   15fd0:	10c00917 	ldw	r3,36(r2)
   15fd4:	e0bffc17 	ldw	r2,-16(fp)
   15fd8:	10800117 	ldw	r2,4(r2)
   15fdc:	18bff736 	bltu	r3,r2,15fbc <__alt_data_end+0xf0015fbc>
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
   15fe0:	e0bffc17 	ldw	r2,-16(fp)
   15fe4:	10800917 	ldw	r2,36(r2)
   15fe8:	1000051e 	bne	r2,zero,16000 <altera_avalon_jtag_uart_write+0x1d8>
         break;
    }
  }
  while (count > 0);
   15fec:	e0bffe17 	ldw	r2,-8(fp)
   15ff0:	00bfd016 	blt	zero,r2,15f34 <__alt_data_end+0xf0015f34>
   15ff4:	00000306 	br	16004 <altera_avalon_jtag_uart_write+0x1dc>
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
    {
      if (flags & O_NONBLOCK)
        break;
   15ff8:	0001883a 	nop
   15ffc:	00000106 	br	16004 <altera_avalon_jtag_uart_write+0x1dc>
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
        ;
#endif /* __ucosii__ */

      if  (sp->host_inactive)
         break;
   16000:	0001883a 	nop
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
   16004:	e0fffd17 	ldw	r3,-12(fp)
   16008:	e0bff717 	ldw	r2,-36(fp)
   1600c:	18800426 	beq	r3,r2,16020 <altera_avalon_jtag_uart_write+0x1f8>
    return ptr - start;
   16010:	e0fffd17 	ldw	r3,-12(fp)
   16014:	e0bff717 	ldw	r2,-36(fp)
   16018:	1885c83a 	sub	r2,r3,r2
   1601c:	00000606 	br	16038 <altera_avalon_jtag_uart_write+0x210>
  else if (flags & O_NONBLOCK)
   16020:	e0bfff17 	ldw	r2,-4(fp)
   16024:	1090000c 	andi	r2,r2,16384
   16028:	10000226 	beq	r2,zero,16034 <altera_avalon_jtag_uart_write+0x20c>
    return -EWOULDBLOCK;
   1602c:	00bffd44 	movi	r2,-11
   16030:	00000106 	br	16038 <altera_avalon_jtag_uart_write+0x210>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
   16034:	00bffec4 	movi	r2,-5
}
   16038:	e037883a 	mov	sp,fp
   1603c:	dfc00117 	ldw	ra,4(sp)
   16040:	df000017 	ldw	fp,0(sp)
   16044:	dec00204 	addi	sp,sp,8
   16048:	f800283a 	ret

0001604c <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
   1604c:	defffa04 	addi	sp,sp,-24
   16050:	dfc00515 	stw	ra,20(sp)
   16054:	df000415 	stw	fp,16(sp)
   16058:	df000404 	addi	fp,sp,16
   1605c:	e13ffe15 	stw	r4,-8(fp)
   16060:	2805883a 	mov	r2,r5
   16064:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16068:	e0bffe17 	ldw	r2,-8(fp)
   1606c:	10800017 	ldw	r2,0(r2)
   16070:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   16074:	008003f4 	movhi	r2,15
   16078:	10909004 	addi	r2,r2,16960
   1607c:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   16080:	e0bffe17 	ldw	r2,-8(fp)
   16084:	10800803 	ldbu	r2,32(r2)
   16088:	10803fcc 	andi	r2,r2,255
   1608c:	1080201c 	xori	r2,r2,128
   16090:	10bfe004 	addi	r2,r2,-128
   16094:	1000151e 	bne	r2,zero,160ec <lcd_write_command+0xa0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16098:	00000906 	br	160c0 <lcd_write_command+0x74>
    if (--i == 0)
   1609c:	e0bffc17 	ldw	r2,-16(fp)
   160a0:	10bfffc4 	addi	r2,r2,-1
   160a4:	e0bffc15 	stw	r2,-16(fp)
   160a8:	e0bffc17 	ldw	r2,-16(fp)
   160ac:	1000041e 	bne	r2,zero,160c0 <lcd_write_command+0x74>
    {
      sp->broken = 1;
   160b0:	e0bffe17 	ldw	r2,-8(fp)
   160b4:	00c00044 	movi	r3,1
   160b8:	10c00805 	stb	r3,32(r2)
      return;
   160bc:	00000c06 	br	160f0 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   160c0:	e0bffd17 	ldw	r2,-12(fp)
   160c4:	10800104 	addi	r2,r2,4
   160c8:	10800037 	ldwio	r2,0(r2)
   160cc:	1080200c 	andi	r2,r2,128
   160d0:	103ff21e 	bne	r2,zero,1609c <__alt_data_end+0xf001609c>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   160d4:	01001904 	movi	r4,100
   160d8:	0018c400 	call	18c40 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
   160dc:	e0bffd17 	ldw	r2,-12(fp)
   160e0:	e0ffff03 	ldbu	r3,-4(fp)
   160e4:	10c00035 	stwio	r3,0(r2)
   160e8:	00000106 	br	160f0 <lcd_write_command+0xa4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   160ec:	0001883a 	nop
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
}
   160f0:	e037883a 	mov	sp,fp
   160f4:	dfc00117 	ldw	ra,4(sp)
   160f8:	df000017 	ldw	fp,0(sp)
   160fc:	dec00204 	addi	sp,sp,8
   16100:	f800283a 	ret

00016104 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
   16104:	defffa04 	addi	sp,sp,-24
   16108:	dfc00515 	stw	ra,20(sp)
   1610c:	df000415 	stw	fp,16(sp)
   16110:	df000404 	addi	fp,sp,16
   16114:	e13ffe15 	stw	r4,-8(fp)
   16118:	2805883a 	mov	r2,r5
   1611c:	e0bfff05 	stb	r2,-4(fp)
  unsigned int base = sp->base;
   16120:	e0bffe17 	ldw	r2,-8(fp)
   16124:	10800017 	ldw	r2,0(r2)
   16128:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
   1612c:	008003f4 	movhi	r2,15
   16130:	10909004 	addi	r2,r2,16960
   16134:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
   16138:	e0bffe17 	ldw	r2,-8(fp)
   1613c:	10800803 	ldbu	r2,32(r2)
   16140:	10803fcc 	andi	r2,r2,255
   16144:	1080201c 	xori	r2,r2,128
   16148:	10bfe004 	addi	r2,r2,-128
   1614c:	10001d1e 	bne	r2,zero,161c4 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16150:	00000906 	br	16178 <lcd_write_data+0x74>
    if (--i == 0)
   16154:	e0bffc17 	ldw	r2,-16(fp)
   16158:	10bfffc4 	addi	r2,r2,-1
   1615c:	e0bffc15 	stw	r2,-16(fp)
   16160:	e0bffc17 	ldw	r2,-16(fp)
   16164:	1000041e 	bne	r2,zero,16178 <lcd_write_data+0x74>
    {
      sp->broken = 1;
   16168:	e0bffe17 	ldw	r2,-8(fp)
   1616c:	00c00044 	movi	r3,1
   16170:	10c00805 	stb	r3,32(r2)
      return;
   16174:	00001406 	br	161c8 <lcd_write_data+0xc4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
   16178:	e0bffd17 	ldw	r2,-12(fp)
   1617c:	10800104 	addi	r2,r2,4
   16180:	10800037 	ldwio	r2,0(r2)
   16184:	1080200c 	andi	r2,r2,128
   16188:	103ff21e 	bne	r2,zero,16154 <__alt_data_end+0xf0016154>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
   1618c:	01001904 	movi	r4,100
   16190:	0018c400 	call	18c40 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
   16194:	e0bffd17 	ldw	r2,-12(fp)
   16198:	10800204 	addi	r2,r2,8
   1619c:	1007883a 	mov	r3,r2
   161a0:	e0bfff03 	ldbu	r2,-4(fp)
   161a4:	18800035 	stwio	r2,0(r3)

  sp->address++;
   161a8:	e0bffe17 	ldw	r2,-8(fp)
   161ac:	108008c3 	ldbu	r2,35(r2)
   161b0:	10800044 	addi	r2,r2,1
   161b4:	1007883a 	mov	r3,r2
   161b8:	e0bffe17 	ldw	r2,-8(fp)
   161bc:	10c008c5 	stb	r3,35(r2)
   161c0:	00000106 	br	161c8 <lcd_write_data+0xc4>
   */
  int i = 1000000;

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;
   161c4:	0001883a 	nop
  usleep(100);

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);

  sp->address++;
}
   161c8:	e037883a 	mov	sp,fp
   161cc:	dfc00117 	ldw	ra,4(sp)
   161d0:	df000017 	ldw	fp,0(sp)
   161d4:	dec00204 	addi	sp,sp,8
   161d8:	f800283a 	ret

000161dc <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
   161dc:	defffc04 	addi	sp,sp,-16
   161e0:	dfc00315 	stw	ra,12(sp)
   161e4:	df000215 	stw	fp,8(sp)
   161e8:	df000204 	addi	fp,sp,8
   161ec:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
   161f0:	01400044 	movi	r5,1
   161f4:	e13fff17 	ldw	r4,-4(fp)
   161f8:	001604c0 	call	1604c <lcd_write_command>

  sp->x = 0;
   161fc:	e0bfff17 	ldw	r2,-4(fp)
   16200:	10000845 	stb	zero,33(r2)
  sp->y = 0;
   16204:	e0bfff17 	ldw	r2,-4(fp)
   16208:	10000885 	stb	zero,34(r2)
  sp->address = 0;
   1620c:	e0bfff17 	ldw	r2,-4(fp)
   16210:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16214:	e03ffe15 	stw	zero,-8(fp)
   16218:	00001b06 	br	16288 <lcd_clear_screen+0xac>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
   1621c:	e0bffe17 	ldw	r2,-8(fp)
   16220:	108018e4 	muli	r2,r2,99
   16224:	10801004 	addi	r2,r2,64
   16228:	e0ffff17 	ldw	r3,-4(fp)
   1622c:	1885883a 	add	r2,r3,r2
   16230:	01801444 	movi	r6,81
   16234:	01400804 	movi	r5,32
   16238:	1009883a 	mov	r4,r2
   1623c:	00070f80 	call	70f8 <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
   16240:	e0bffe17 	ldw	r2,-8(fp)
   16244:	108018e4 	muli	r2,r2,99
   16248:	10800c04 	addi	r2,r2,48
   1624c:	e0ffff17 	ldw	r3,-4(fp)
   16250:	1885883a 	add	r2,r3,r2
   16254:	01800404 	movi	r6,16
   16258:	01400804 	movi	r5,32
   1625c:	1009883a 	mov	r4,r2
   16260:	00070f80 	call	70f8 <memset>
    sp->line[y].width = 0;
   16264:	e0ffff17 	ldw	r3,-4(fp)
   16268:	e0bffe17 	ldw	r2,-8(fp)
   1626c:	108018e4 	muli	r2,r2,99
   16270:	1885883a 	add	r2,r3,r2
   16274:	10802444 	addi	r2,r2,145
   16278:	10000005 	stb	zero,0(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1627c:	e0bffe17 	ldw	r2,-8(fp)
   16280:	10800044 	addi	r2,r2,1
   16284:	e0bffe15 	stw	r2,-8(fp)
   16288:	e0bffe17 	ldw	r2,-8(fp)
   1628c:	10800090 	cmplti	r2,r2,2
   16290:	103fe21e 	bne	r2,zero,1621c <__alt_data_end+0xf001621c>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
   16294:	0001883a 	nop
   16298:	e037883a 	mov	sp,fp
   1629c:	dfc00117 	ldw	ra,4(sp)
   162a0:	df000017 	ldw	fp,0(sp)
   162a4:	dec00204 	addi	sp,sp,8
   162a8:	f800283a 	ret

000162ac <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
   162ac:	defff704 	addi	sp,sp,-36
   162b0:	dfc00815 	stw	ra,32(sp)
   162b4:	df000715 	stw	fp,28(sp)
   162b8:	df000704 	addi	fp,sp,28
   162bc:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
   162c0:	e0bfff17 	ldw	r2,-4(fp)
   162c4:	10800943 	ldbu	r2,37(r2)
   162c8:	10803fcc 	andi	r2,r2,255
   162cc:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   162d0:	e03ff915 	stw	zero,-28(fp)
   162d4:	00006806 	br	16478 <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
   162d8:	e0ffff17 	ldw	r3,-4(fp)
   162dc:	e0bff917 	ldw	r2,-28(fp)
   162e0:	108018e4 	muli	r2,r2,99
   162e4:	1885883a 	add	r2,r3,r2
   162e8:	10802444 	addi	r2,r2,145
   162ec:	10800003 	ldbu	r2,0(r2)
   162f0:	10803fcc 	andi	r2,r2,255
   162f4:	1080201c 	xori	r2,r2,128
   162f8:	10bfe004 	addi	r2,r2,-128
   162fc:	e0bffd15 	stw	r2,-12(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
   16300:	e0ffff17 	ldw	r3,-4(fp)
   16304:	e0bff917 	ldw	r2,-28(fp)
   16308:	108018e4 	muli	r2,r2,99
   1630c:	1885883a 	add	r2,r3,r2
   16310:	10802484 	addi	r2,r2,146
   16314:	10800003 	ldbu	r2,0(r2)
   16318:	10c03fcc 	andi	r3,r2,255
   1631c:	e0bffc17 	ldw	r2,-16(fp)
   16320:	1885383a 	mul	r2,r3,r2
   16324:	1005d23a 	srai	r2,r2,8
   16328:	e0bffb15 	stw	r2,-20(fp)
    if (offset >= width)
   1632c:	e0fffb17 	ldw	r3,-20(fp)
   16330:	e0bffd17 	ldw	r2,-12(fp)
   16334:	18800116 	blt	r3,r2,1633c <lcd_repaint_screen+0x90>
      offset = 0;
   16338:	e03ffb15 	stw	zero,-20(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   1633c:	e03ffa15 	stw	zero,-24(fp)
   16340:	00004706 	br	16460 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
   16344:	e0fffa17 	ldw	r3,-24(fp)
   16348:	e0bffb17 	ldw	r2,-20(fp)
   1634c:	1885883a 	add	r2,r3,r2
   16350:	e0fffd17 	ldw	r3,-12(fp)
   16354:	10c9283a 	div	r4,r2,r3
   16358:	e0fffd17 	ldw	r3,-12(fp)
   1635c:	20c7383a 	mul	r3,r4,r3
   16360:	10c5c83a 	sub	r2,r2,r3
   16364:	e13fff17 	ldw	r4,-4(fp)
   16368:	e0fff917 	ldw	r3,-28(fp)
   1636c:	18c018e4 	muli	r3,r3,99
   16370:	20c7883a 	add	r3,r4,r3
   16374:	1885883a 	add	r2,r3,r2
   16378:	10801004 	addi	r2,r2,64
   1637c:	10800003 	ldbu	r2,0(r2)
   16380:	e0bffe05 	stb	r2,-8(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
   16384:	e0ffff17 	ldw	r3,-4(fp)
   16388:	e0bff917 	ldw	r2,-28(fp)
   1638c:	108018e4 	muli	r2,r2,99
   16390:	1887883a 	add	r3,r3,r2
   16394:	e0bffa17 	ldw	r2,-24(fp)
   16398:	1885883a 	add	r2,r3,r2
   1639c:	10800c04 	addi	r2,r2,48
   163a0:	10800003 	ldbu	r2,0(r2)
   163a4:	10c03fcc 	andi	r3,r2,255
   163a8:	18c0201c 	xori	r3,r3,128
   163ac:	18ffe004 	addi	r3,r3,-128
   163b0:	e0bffe07 	ldb	r2,-8(fp)
   163b4:	18802726 	beq	r3,r2,16454 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
   163b8:	e0fff917 	ldw	r3,-28(fp)
   163bc:	d0a01604 	addi	r2,gp,-32680
   163c0:	1885883a 	add	r2,r3,r2
   163c4:	10800003 	ldbu	r2,0(r2)
   163c8:	1007883a 	mov	r3,r2
   163cc:	e0bffa17 	ldw	r2,-24(fp)
   163d0:	1885883a 	add	r2,r3,r2
   163d4:	e0bffe45 	stb	r2,-7(fp)

        if (address != sp->address)
   163d8:	e0fffe43 	ldbu	r3,-7(fp)
   163dc:	e0bfff17 	ldw	r2,-4(fp)
   163e0:	108008c3 	ldbu	r2,35(r2)
   163e4:	10803fcc 	andi	r2,r2,255
   163e8:	1080201c 	xori	r2,r2,128
   163ec:	10bfe004 	addi	r2,r2,-128
   163f0:	18800a26 	beq	r3,r2,1641c <lcd_repaint_screen+0x170>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
   163f4:	e0fffe43 	ldbu	r3,-7(fp)
   163f8:	00bfe004 	movi	r2,-128
   163fc:	1884b03a 	or	r2,r3,r2
   16400:	10803fcc 	andi	r2,r2,255
   16404:	100b883a 	mov	r5,r2
   16408:	e13fff17 	ldw	r4,-4(fp)
   1640c:	001604c0 	call	1604c <lcd_write_command>
          sp->address = address;
   16410:	e0fffe43 	ldbu	r3,-7(fp)
   16414:	e0bfff17 	ldw	r2,-4(fp)
   16418:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
   1641c:	e0bffe03 	ldbu	r2,-8(fp)
   16420:	10803fcc 	andi	r2,r2,255
   16424:	100b883a 	mov	r5,r2
   16428:	e13fff17 	ldw	r4,-4(fp)
   1642c:	00161040 	call	16104 <lcd_write_data>
        sp->line[y].visible[x] = c;
   16430:	e0ffff17 	ldw	r3,-4(fp)
   16434:	e0bff917 	ldw	r2,-28(fp)
   16438:	108018e4 	muli	r2,r2,99
   1643c:	1887883a 	add	r3,r3,r2
   16440:	e0bffa17 	ldw	r2,-24(fp)
   16444:	1885883a 	add	r2,r3,r2
   16448:	10800c04 	addi	r2,r2,48
   1644c:	e0fffe03 	ldbu	r3,-8(fp)
   16450:	10c00005 	stb	r3,0(r2)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
   16454:	e0bffa17 	ldw	r2,-24(fp)
   16458:	10800044 	addi	r2,r2,1
   1645c:	e0bffa15 	stw	r2,-24(fp)
   16460:	e0bffa17 	ldw	r2,-24(fp)
   16464:	10800410 	cmplti	r2,r2,16
   16468:	103fb61e 	bne	r2,zero,16344 <__alt_data_end+0xf0016344>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   1646c:	e0bff917 	ldw	r2,-28(fp)
   16470:	10800044 	addi	r2,r2,1
   16474:	e0bff915 	stw	r2,-28(fp)
   16478:	e0bff917 	ldw	r2,-28(fp)
   1647c:	10800090 	cmplti	r2,r2,2
   16480:	103f951e 	bne	r2,zero,162d8 <__alt_data_end+0xf00162d8>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
   16484:	0001883a 	nop
   16488:	e037883a 	mov	sp,fp
   1648c:	dfc00117 	ldw	ra,4(sp)
   16490:	df000017 	ldw	fp,0(sp)
   16494:	dec00204 	addi	sp,sp,8
   16498:	f800283a 	ret

0001649c <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
   1649c:	defffc04 	addi	sp,sp,-16
   164a0:	dfc00315 	stw	ra,12(sp)
   164a4:	df000215 	stw	fp,8(sp)
   164a8:	df000204 	addi	fp,sp,8
   164ac:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   164b0:	e03ffe15 	stw	zero,-8(fp)
   164b4:	00001d06 	br	1652c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
   164b8:	e0bffe17 	ldw	r2,-8(fp)
   164bc:	00800f16 	blt	zero,r2,164fc <lcd_scroll_up+0x60>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
   164c0:	e0bffe17 	ldw	r2,-8(fp)
   164c4:	108018e4 	muli	r2,r2,99
   164c8:	10801004 	addi	r2,r2,64
   164cc:	e0ffff17 	ldw	r3,-4(fp)
   164d0:	1889883a 	add	r4,r3,r2
   164d4:	e0bffe17 	ldw	r2,-8(fp)
   164d8:	10800044 	addi	r2,r2,1
   164dc:	108018e4 	muli	r2,r2,99
   164e0:	10801004 	addi	r2,r2,64
   164e4:	e0ffff17 	ldw	r3,-4(fp)
   164e8:	1885883a 	add	r2,r3,r2
   164ec:	01801404 	movi	r6,80
   164f0:	100b883a 	mov	r5,r2
   164f4:	0006fb00 	call	6fb0 <memcpy>
   164f8:	00000906 	br	16520 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
   164fc:	e0bffe17 	ldw	r2,-8(fp)
   16500:	108018e4 	muli	r2,r2,99
   16504:	10801004 	addi	r2,r2,64
   16508:	e0ffff17 	ldw	r3,-4(fp)
   1650c:	1885883a 	add	r2,r3,r2
   16510:	01801404 	movi	r6,80
   16514:	01400804 	movi	r5,32
   16518:	1009883a 	mov	r4,r2
   1651c:	00070f80 	call	70f8 <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16520:	e0bffe17 	ldw	r2,-8(fp)
   16524:	10800044 	addi	r2,r2,1
   16528:	e0bffe15 	stw	r2,-8(fp)
   1652c:	e0bffe17 	ldw	r2,-8(fp)
   16530:	10800090 	cmplti	r2,r2,2
   16534:	103fe01e 	bne	r2,zero,164b8 <__alt_data_end+0xf00164b8>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
   16538:	e0bfff17 	ldw	r2,-4(fp)
   1653c:	10800883 	ldbu	r2,34(r2)
   16540:	10bfffc4 	addi	r2,r2,-1
   16544:	1007883a 	mov	r3,r2
   16548:	e0bfff17 	ldw	r2,-4(fp)
   1654c:	10c00885 	stb	r3,34(r2)
}
   16550:	0001883a 	nop
   16554:	e037883a 	mov	sp,fp
   16558:	dfc00117 	ldw	ra,4(sp)
   1655c:	df000017 	ldw	fp,0(sp)
   16560:	dec00204 	addi	sp,sp,8
   16564:	f800283a 	ret

00016568 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
   16568:	defff904 	addi	sp,sp,-28
   1656c:	dfc00615 	stw	ra,24(sp)
   16570:	df000515 	stw	fp,20(sp)
   16574:	df000504 	addi	fp,sp,20
   16578:	e13ffe15 	stw	r4,-8(fp)
   1657c:	2805883a 	mov	r2,r5
   16580:	e0bfff05 	stb	r2,-4(fp)
  int parm1 = 0, parm2 = 0;
   16584:	e03ffb15 	stw	zero,-20(fp)
   16588:	e03ffc15 	stw	zero,-16(fp)

  if (sp->escape[0] == '[')
   1658c:	e0bffe17 	ldw	r2,-8(fp)
   16590:	10800a03 	ldbu	r2,40(r2)
   16594:	10803fcc 	andi	r2,r2,255
   16598:	1080201c 	xori	r2,r2,128
   1659c:	10bfe004 	addi	r2,r2,-128
   165a0:	108016d8 	cmpnei	r2,r2,91
   165a4:	1000411e 	bne	r2,zero,166ac <lcd_handle_escape+0x144>
  {
    char * ptr = sp->escape+1;
   165a8:	e0bffe17 	ldw	r2,-8(fp)
   165ac:	10800a04 	addi	r2,r2,40
   165b0:	10800044 	addi	r2,r2,1
   165b4:	e0bffd15 	stw	r2,-12(fp)
    while (isdigit(*ptr))
   165b8:	00000c06 	br	165ec <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
   165bc:	e0bffb17 	ldw	r2,-20(fp)
   165c0:	10c002a4 	muli	r3,r2,10
   165c4:	e0bffd17 	ldw	r2,-12(fp)
   165c8:	11000044 	addi	r4,r2,1
   165cc:	e13ffd15 	stw	r4,-12(fp)
   165d0:	10800003 	ldbu	r2,0(r2)
   165d4:	10803fcc 	andi	r2,r2,255
   165d8:	1080201c 	xori	r2,r2,128
   165dc:	10bfe004 	addi	r2,r2,-128
   165e0:	10bff404 	addi	r2,r2,-48
   165e4:	1885883a 	add	r2,r3,r2
   165e8:	e0bffb15 	stw	r2,-20(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
   165ec:	d0e01b17 	ldw	r3,-32660(gp)
   165f0:	e0bffd17 	ldw	r2,-12(fp)
   165f4:	10800003 	ldbu	r2,0(r2)
   165f8:	10803fcc 	andi	r2,r2,255
   165fc:	1080201c 	xori	r2,r2,128
   16600:	10bfe004 	addi	r2,r2,-128
   16604:	10800044 	addi	r2,r2,1
   16608:	1885883a 	add	r2,r3,r2
   1660c:	10800003 	ldbu	r2,0(r2)
   16610:	10803fcc 	andi	r2,r2,255
   16614:	1080010c 	andi	r2,r2,4
   16618:	103fe81e 	bne	r2,zero,165bc <__alt_data_end+0xf00165bc>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
   1661c:	e0bffd17 	ldw	r2,-12(fp)
   16620:	10800003 	ldbu	r2,0(r2)
   16624:	10803fcc 	andi	r2,r2,255
   16628:	1080201c 	xori	r2,r2,128
   1662c:	10bfe004 	addi	r2,r2,-128
   16630:	10800ed8 	cmpnei	r2,r2,59
   16634:	10001f1e 	bne	r2,zero,166b4 <lcd_handle_escape+0x14c>
    {
      ptr++;
   16638:	e0bffd17 	ldw	r2,-12(fp)
   1663c:	10800044 	addi	r2,r2,1
   16640:	e0bffd15 	stw	r2,-12(fp)
      while (isdigit(*ptr))
   16644:	00000c06 	br	16678 <lcd_handle_escape+0x110>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
   16648:	e0bffc17 	ldw	r2,-16(fp)
   1664c:	10c002a4 	muli	r3,r2,10
   16650:	e0bffd17 	ldw	r2,-12(fp)
   16654:	11000044 	addi	r4,r2,1
   16658:	e13ffd15 	stw	r4,-12(fp)
   1665c:	10800003 	ldbu	r2,0(r2)
   16660:	10803fcc 	andi	r2,r2,255
   16664:	1080201c 	xori	r2,r2,128
   16668:	10bfe004 	addi	r2,r2,-128
   1666c:	10bff404 	addi	r2,r2,-48
   16670:	1885883a 	add	r2,r3,r2
   16674:	e0bffc15 	stw	r2,-16(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
   16678:	d0e01b17 	ldw	r3,-32660(gp)
   1667c:	e0bffd17 	ldw	r2,-12(fp)
   16680:	10800003 	ldbu	r2,0(r2)
   16684:	10803fcc 	andi	r2,r2,255
   16688:	1080201c 	xori	r2,r2,128
   1668c:	10bfe004 	addi	r2,r2,-128
   16690:	10800044 	addi	r2,r2,1
   16694:	1885883a 	add	r2,r3,r2
   16698:	10800003 	ldbu	r2,0(r2)
   1669c:	10803fcc 	andi	r2,r2,255
   166a0:	1080010c 	andi	r2,r2,4
   166a4:	103fe81e 	bne	r2,zero,16648 <__alt_data_end+0xf0016648>
   166a8:	00000206 	br	166b4 <lcd_handle_escape+0x14c>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
   166ac:	00bfffc4 	movi	r2,-1
   166b0:	e0bffb15 	stw	r2,-20(fp)

  switch (c)
   166b4:	e0bfff07 	ldb	r2,-4(fp)
   166b8:	10c012a0 	cmpeqi	r3,r2,74
   166bc:	1800291e 	bne	r3,zero,16764 <lcd_handle_escape+0x1fc>
   166c0:	10c012c8 	cmpgei	r3,r2,75
   166c4:	1800031e 	bne	r3,zero,166d4 <lcd_handle_escape+0x16c>
   166c8:	10801220 	cmpeqi	r2,r2,72
   166cc:	1000061e 	bne	r2,zero,166e8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   166d0:	00004a06 	br	167fc <lcd_handle_escape+0x294>
    }
  }
  else
    parm1 = -1;

  switch (c)
   166d4:	10c012e0 	cmpeqi	r3,r2,75
   166d8:	1800281e 	bne	r3,zero,1677c <lcd_handle_escape+0x214>
   166dc:	108019a0 	cmpeqi	r2,r2,102
   166e0:	1000011e 	bne	r2,zero,166e8 <lcd_handle_escape+0x180>
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
  }
}
   166e4:	00004506 	br	167fc <lcd_handle_escape+0x294>

  switch (c)
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
   166e8:	e0bffc17 	ldw	r2,-16(fp)
   166ec:	0080050e 	bge	zero,r2,16704 <lcd_handle_escape+0x19c>
      sp->x = parm2 - 1;
   166f0:	e0bffc17 	ldw	r2,-16(fp)
   166f4:	10bfffc4 	addi	r2,r2,-1
   166f8:	1007883a 	mov	r3,r2
   166fc:	e0bffe17 	ldw	r2,-8(fp)
   16700:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
   16704:	e0bffb17 	ldw	r2,-20(fp)
   16708:	0080370e 	bge	zero,r2,167e8 <lcd_handle_escape+0x280>
    {
      sp->y = parm1 - 1;
   1670c:	e0bffb17 	ldw	r2,-20(fp)
   16710:	10bfffc4 	addi	r2,r2,-1
   16714:	1007883a 	mov	r3,r2
   16718:	e0bffe17 	ldw	r2,-8(fp)
   1671c:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
   16720:	e0bffe17 	ldw	r2,-8(fp)
   16724:	10800883 	ldbu	r2,34(r2)
   16728:	10803fcc 	andi	r2,r2,255
   1672c:	10800170 	cmpltui	r2,r2,5
   16730:	1000061e 	bne	r2,zero,1674c <lcd_handle_escape+0x1e4>
        sp->y = ALT_LCD_HEIGHT * 2;
   16734:	e0bffe17 	ldw	r2,-8(fp)
   16738:	00c00104 	movi	r3,4
   1673c:	10c00885 	stb	r3,34(r2)
      while (sp->y > ALT_LCD_HEIGHT)
   16740:	00000206 	br	1674c <lcd_handle_escape+0x1e4>
        lcd_scroll_up(sp);
   16744:	e13ffe17 	ldw	r4,-8(fp)
   16748:	001649c0 	call	1649c <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
   1674c:	e0bffe17 	ldw	r2,-8(fp)
   16750:	10800883 	ldbu	r2,34(r2)
   16754:	10803fcc 	andi	r2,r2,255
   16758:	108000e8 	cmpgeui	r2,r2,3
   1675c:	103ff91e 	bne	r2,zero,16744 <__alt_data_end+0xf0016744>
        lcd_scroll_up(sp);
    }
    break;
   16760:	00002106 	br	167e8 <lcd_handle_escape+0x280>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
   16764:	e0bffb17 	ldw	r2,-20(fp)
   16768:	10800098 	cmpnei	r2,r2,2
   1676c:	1000201e 	bne	r2,zero,167f0 <lcd_handle_escape+0x288>
      lcd_clear_screen(sp);
   16770:	e13ffe17 	ldw	r4,-8(fp)
   16774:	00161dc0 	call	161dc <lcd_clear_screen>
    break;
   16778:	00001d06 	br	167f0 <lcd_handle_escape+0x288>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
   1677c:	e0bffb17 	ldw	r2,-20(fp)
   16780:	00801d16 	blt	zero,r2,167f8 <lcd_handle_escape+0x290>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16784:	e0bffe17 	ldw	r2,-8(fp)
   16788:	10800843 	ldbu	r2,33(r2)
   1678c:	10803fcc 	andi	r2,r2,255
   16790:	10801428 	cmpgeui	r2,r2,80
   16794:	1000181e 	bne	r2,zero,167f8 <lcd_handle_escape+0x290>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
   16798:	e0bffe17 	ldw	r2,-8(fp)
   1679c:	10800883 	ldbu	r2,34(r2)
   167a0:	10803fcc 	andi	r2,r2,255
   167a4:	108018e4 	muli	r2,r2,99
   167a8:	10801004 	addi	r2,r2,64
   167ac:	e0fffe17 	ldw	r3,-8(fp)
   167b0:	1887883a 	add	r3,r3,r2
   167b4:	e0bffe17 	ldw	r2,-8(fp)
   167b8:	10800843 	ldbu	r2,33(r2)
   167bc:	10803fcc 	andi	r2,r2,255
   167c0:	1889883a 	add	r4,r3,r2
   167c4:	e0bffe17 	ldw	r2,-8(fp)
   167c8:	10800843 	ldbu	r2,33(r2)
   167cc:	10803fcc 	andi	r2,r2,255
   167d0:	00c01404 	movi	r3,80
   167d4:	1885c83a 	sub	r2,r3,r2
   167d8:	100d883a 	mov	r6,r2
   167dc:	01400804 	movi	r5,32
   167e0:	00070f80 	call	70f8 <memset>
    }
    break;
   167e4:	00000406 	br	167f8 <lcd_handle_escape+0x290>
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
        lcd_scroll_up(sp);
    }
    break;
   167e8:	0001883a 	nop
   167ec:	00000306 	br	167fc <lcd_handle_escape+0x294>
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
      lcd_clear_screen(sp);
    break;
   167f0:	0001883a 	nop
   167f4:	00000106 	br	167fc <lcd_handle_escape+0x294>
    if (parm1 < 1)
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
    }
    break;
   167f8:	0001883a 	nop
  }
}
   167fc:	0001883a 	nop
   16800:	e037883a 	mov	sp,fp
   16804:	dfc00117 	ldw	ra,4(sp)
   16808:	df000017 	ldw	fp,0(sp)
   1680c:	dec00204 	addi	sp,sp,8
   16810:	f800283a 	ret

00016814 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
   16814:	defff304 	addi	sp,sp,-52
   16818:	dfc00c15 	stw	ra,48(sp)
   1681c:	df000b15 	stw	fp,44(sp)
   16820:	df000b04 	addi	fp,sp,44
   16824:	e13ffc15 	stw	r4,-16(fp)
   16828:	e17ffd15 	stw	r5,-12(fp)
   1682c:	e1bffe15 	stw	r6,-8(fp)
   16830:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
   16834:	e0bffe17 	ldw	r2,-8(fp)
   16838:	e0fffd17 	ldw	r3,-12(fp)
   1683c:	1885883a 	add	r2,r3,r2
   16840:	e0bff815 	stw	r2,-32(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
   16844:	e0bffc17 	ldw	r2,-16(fp)
   16848:	00c00044 	movi	r3,1
   1684c:	10c009c5 	stb	r3,39(r2)

  for ( ; ptr < end ; ptr++)
   16850:	00009906 	br	16ab8 <altera_avalon_lcd_16207_write+0x2a4>
  {
    char c = *ptr;
   16854:	e0bffd17 	ldw	r2,-12(fp)
   16858:	10800003 	ldbu	r2,0(r2)
   1685c:	e0bff905 	stb	r2,-28(fp)

    if (sp->esccount >= 0)
   16860:	e0bffc17 	ldw	r2,-16(fp)
   16864:	10800903 	ldbu	r2,36(r2)
   16868:	10803fcc 	andi	r2,r2,255
   1686c:	1080201c 	xori	r2,r2,128
   16870:	10bfe004 	addi	r2,r2,-128
   16874:	10003716 	blt	r2,zero,16954 <altera_avalon_lcd_16207_write+0x140>
    {
      unsigned int esccount = sp->esccount;
   16878:	e0bffc17 	ldw	r2,-16(fp)
   1687c:	10800903 	ldbu	r2,36(r2)
   16880:	10803fcc 	andi	r2,r2,255
   16884:	1080201c 	xori	r2,r2,128
   16888:	10bfe004 	addi	r2,r2,-128
   1688c:	e0bffa15 	stw	r2,-24(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
   16890:	e0bffa17 	ldw	r2,-24(fp)
   16894:	1000031e 	bne	r2,zero,168a4 <altera_avalon_lcd_16207_write+0x90>
   16898:	e0bff907 	ldb	r2,-28(fp)
   1689c:	108016d8 	cmpnei	r2,r2,91
   168a0:	10000d1e 	bne	r2,zero,168d8 <altera_avalon_lcd_16207_write+0xc4>
   168a4:	e0bffa17 	ldw	r2,-24(fp)
   168a8:	10001826 	beq	r2,zero,1690c <altera_avalon_lcd_16207_write+0xf8>
          (esccount > 0 && !isdigit(c) && c != ';'))
   168ac:	d0e01b17 	ldw	r3,-32660(gp)
   168b0:	e0bff907 	ldb	r2,-28(fp)
   168b4:	10800044 	addi	r2,r2,1
   168b8:	1885883a 	add	r2,r3,r2
   168bc:	10800003 	ldbu	r2,0(r2)
   168c0:	10803fcc 	andi	r2,r2,255
   168c4:	1080010c 	andi	r2,r2,4
   168c8:	1000101e 	bne	r2,zero,1690c <altera_avalon_lcd_16207_write+0xf8>
   168cc:	e0bff907 	ldb	r2,-28(fp)
   168d0:	10800ee0 	cmpeqi	r2,r2,59
   168d4:	10000d1e 	bne	r2,zero,1690c <altera_avalon_lcd_16207_write+0xf8>
      {
        sp->escape[esccount] = 0;
   168d8:	e0fffc17 	ldw	r3,-16(fp)
   168dc:	e0bffa17 	ldw	r2,-24(fp)
   168e0:	1885883a 	add	r2,r3,r2
   168e4:	10800a04 	addi	r2,r2,40
   168e8:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
   168ec:	e0bff907 	ldb	r2,-28(fp)
   168f0:	100b883a 	mov	r5,r2
   168f4:	e13ffc17 	ldw	r4,-16(fp)
   168f8:	00165680 	call	16568 <lcd_handle_escape>

        sp->esccount = -1;
   168fc:	e0bffc17 	ldw	r2,-16(fp)
   16900:	00ffffc4 	movi	r3,-1
   16904:	10c00905 	stb	r3,36(r2)
   16908:	00006806 	br	16aac <altera_avalon_lcd_16207_write+0x298>
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
   1690c:	e0bffc17 	ldw	r2,-16(fp)
   16910:	10800903 	ldbu	r2,36(r2)
   16914:	10803fcc 	andi	r2,r2,255
   16918:	108001e8 	cmpgeui	r2,r2,7
   1691c:	1000631e 	bne	r2,zero,16aac <altera_avalon_lcd_16207_write+0x298>
      {
        sp->escape[esccount] = c;
   16920:	e0fffc17 	ldw	r3,-16(fp)
   16924:	e0bffa17 	ldw	r2,-24(fp)
   16928:	1885883a 	add	r2,r3,r2
   1692c:	10800a04 	addi	r2,r2,40
   16930:	e0fff903 	ldbu	r3,-28(fp)
   16934:	10c00005 	stb	r3,0(r2)
        sp->esccount++;
   16938:	e0bffc17 	ldw	r2,-16(fp)
   1693c:	10800903 	ldbu	r2,36(r2)
   16940:	10800044 	addi	r2,r2,1
   16944:	1007883a 	mov	r3,r2
   16948:	e0bffc17 	ldw	r2,-16(fp)
   1694c:	10c00905 	stb	r3,36(r2)
   16950:	00005606 	br	16aac <altera_avalon_lcd_16207_write+0x298>
      }
    }
    else if (c == 27) /* ESC */
   16954:	e0bff907 	ldb	r2,-28(fp)
   16958:	108006d8 	cmpnei	r2,r2,27
   1695c:	1000031e 	bne	r2,zero,1696c <altera_avalon_lcd_16207_write+0x158>
    {
      sp->esccount = 0;
   16960:	e0bffc17 	ldw	r2,-16(fp)
   16964:	10000905 	stb	zero,36(r2)
   16968:	00005006 	br	16aac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\r')
   1696c:	e0bff907 	ldb	r2,-28(fp)
   16970:	10800358 	cmpnei	r2,r2,13
   16974:	1000031e 	bne	r2,zero,16984 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->x = 0;
   16978:	e0bffc17 	ldw	r2,-16(fp)
   1697c:	10000845 	stb	zero,33(r2)
   16980:	00004a06 	br	16aac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\n')
   16984:	e0bff907 	ldb	r2,-28(fp)
   16988:	10800298 	cmpnei	r2,r2,10
   1698c:	1000101e 	bne	r2,zero,169d0 <altera_avalon_lcd_16207_write+0x1bc>
    {
      sp->x = 0;
   16990:	e0bffc17 	ldw	r2,-16(fp)
   16994:	10000845 	stb	zero,33(r2)
      sp->y++;
   16998:	e0bffc17 	ldw	r2,-16(fp)
   1699c:	10800883 	ldbu	r2,34(r2)
   169a0:	10800044 	addi	r2,r2,1
   169a4:	1007883a 	mov	r3,r2
   169a8:	e0bffc17 	ldw	r2,-16(fp)
   169ac:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
   169b0:	e0bffc17 	ldw	r2,-16(fp)
   169b4:	10800883 	ldbu	r2,34(r2)
   169b8:	10803fcc 	andi	r2,r2,255
   169bc:	108000f0 	cmpltui	r2,r2,3
   169c0:	10003a1e 	bne	r2,zero,16aac <altera_avalon_lcd_16207_write+0x298>
        lcd_scroll_up(sp);
   169c4:	e13ffc17 	ldw	r4,-16(fp)
   169c8:	001649c0 	call	1649c <lcd_scroll_up>
   169cc:	00003706 	br	16aac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (c == '\b')
   169d0:	e0bff907 	ldb	r2,-28(fp)
   169d4:	10800218 	cmpnei	r2,r2,8
   169d8:	10000b1e 	bne	r2,zero,16a08 <altera_avalon_lcd_16207_write+0x1f4>
    {
      if (sp->x > 0)
   169dc:	e0bffc17 	ldw	r2,-16(fp)
   169e0:	10800843 	ldbu	r2,33(r2)
   169e4:	10803fcc 	andi	r2,r2,255
   169e8:	10003026 	beq	r2,zero,16aac <altera_avalon_lcd_16207_write+0x298>
        sp->x--;
   169ec:	e0bffc17 	ldw	r2,-16(fp)
   169f0:	10800843 	ldbu	r2,33(r2)
   169f4:	10bfffc4 	addi	r2,r2,-1
   169f8:	1007883a 	mov	r3,r2
   169fc:	e0bffc17 	ldw	r2,-16(fp)
   16a00:	10c00845 	stb	r3,33(r2)
   16a04:	00002906 	br	16aac <altera_avalon_lcd_16207_write+0x298>
    }
    else if (isprint(c))
   16a08:	d0e01b17 	ldw	r3,-32660(gp)
   16a0c:	e0bff907 	ldb	r2,-28(fp)
   16a10:	10800044 	addi	r2,r2,1
   16a14:	1885883a 	add	r2,r3,r2
   16a18:	10800003 	ldbu	r2,0(r2)
   16a1c:	10803fcc 	andi	r2,r2,255
   16a20:	1080201c 	xori	r2,r2,128
   16a24:	10bfe004 	addi	r2,r2,-128
   16a28:	108025cc 	andi	r2,r2,151
   16a2c:	10001f26 	beq	r2,zero,16aac <altera_avalon_lcd_16207_write+0x298>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
   16a30:	e0bffc17 	ldw	r2,-16(fp)
   16a34:	10800883 	ldbu	r2,34(r2)
   16a38:	10803fcc 	andi	r2,r2,255
   16a3c:	108000b0 	cmpltui	r2,r2,2
   16a40:	1000021e 	bne	r2,zero,16a4c <altera_avalon_lcd_16207_write+0x238>
        lcd_scroll_up(sp);
   16a44:	e13ffc17 	ldw	r4,-16(fp)
   16a48:	001649c0 	call	1649c <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
   16a4c:	e0bffc17 	ldw	r2,-16(fp)
   16a50:	10800843 	ldbu	r2,33(r2)
   16a54:	10803fcc 	andi	r2,r2,255
   16a58:	10801428 	cmpgeui	r2,r2,80
   16a5c:	10000d1e 	bne	r2,zero,16a94 <altera_avalon_lcd_16207_write+0x280>
        sp->line[sp->y].data[sp->x] = c;
   16a60:	e0bffc17 	ldw	r2,-16(fp)
   16a64:	10800883 	ldbu	r2,34(r2)
   16a68:	10c03fcc 	andi	r3,r2,255
   16a6c:	e0bffc17 	ldw	r2,-16(fp)
   16a70:	10800843 	ldbu	r2,33(r2)
   16a74:	10803fcc 	andi	r2,r2,255
   16a78:	e13ffc17 	ldw	r4,-16(fp)
   16a7c:	18c018e4 	muli	r3,r3,99
   16a80:	20c7883a 	add	r3,r4,r3
   16a84:	1885883a 	add	r2,r3,r2
   16a88:	10801004 	addi	r2,r2,64
   16a8c:	e0fff903 	ldbu	r3,-28(fp)
   16a90:	10c00005 	stb	r3,0(r2)

      sp->x++;
   16a94:	e0bffc17 	ldw	r2,-16(fp)
   16a98:	10800843 	ldbu	r2,33(r2)
   16a9c:	10800044 	addi	r2,r2,1
   16aa0:	1007883a 	mov	r3,r2
   16aa4:	e0bffc17 	ldw	r2,-16(fp)
   16aa8:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
   16aac:	e0bffd17 	ldw	r2,-12(fp)
   16ab0:	10800044 	addi	r2,r2,1
   16ab4:	e0bffd15 	stw	r2,-12(fp)
   16ab8:	e0fffd17 	ldw	r3,-12(fp)
   16abc:	e0bff817 	ldw	r2,-32(fp)
   16ac0:	18bf6436 	bltu	r3,r2,16854 <__alt_data_end+0xf0016854>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
   16ac4:	00800404 	movi	r2,16
   16ac8:	e0bff615 	stw	r2,-40(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16acc:	e03ff515 	stw	zero,-44(fp)
   16ad0:	00003706 	br	16bb0 <altera_avalon_lcd_16207_write+0x39c>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16ad4:	00801404 	movi	r2,80
   16ad8:	e0bff715 	stw	r2,-36(fp)
   16adc:	00001106 	br	16b24 <altera_avalon_lcd_16207_write+0x310>
      if (sp->line[y].data[width-1] != ' ')
   16ae0:	e0bff717 	ldw	r2,-36(fp)
   16ae4:	10bfffc4 	addi	r2,r2,-1
   16ae8:	e13ffc17 	ldw	r4,-16(fp)
   16aec:	e0fff517 	ldw	r3,-44(fp)
   16af0:	18c018e4 	muli	r3,r3,99
   16af4:	20c7883a 	add	r3,r4,r3
   16af8:	1885883a 	add	r2,r3,r2
   16afc:	10801004 	addi	r2,r2,64
   16b00:	10800003 	ldbu	r2,0(r2)
   16b04:	10803fcc 	andi	r2,r2,255
   16b08:	1080201c 	xori	r2,r2,128
   16b0c:	10bfe004 	addi	r2,r2,-128
   16b10:	10800820 	cmpeqi	r2,r2,32
   16b14:	10000626 	beq	r2,zero,16b30 <altera_avalon_lcd_16207_write+0x31c>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
   16b18:	e0bff717 	ldw	r2,-36(fp)
   16b1c:	10bfffc4 	addi	r2,r2,-1
   16b20:	e0bff715 	stw	r2,-36(fp)
   16b24:	e0bff717 	ldw	r2,-36(fp)
   16b28:	00bfed16 	blt	zero,r2,16ae0 <__alt_data_end+0xf0016ae0>
   16b2c:	00000106 	br	16b34 <altera_avalon_lcd_16207_write+0x320>
      if (sp->line[y].data[width-1] != ' ')
        break;
   16b30:	0001883a 	nop

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
   16b34:	e0bff717 	ldw	r2,-36(fp)
   16b38:	10800448 	cmpgei	r2,r2,17
   16b3c:	1000031e 	bne	r2,zero,16b4c <altera_avalon_lcd_16207_write+0x338>
      width = ALT_LCD_WIDTH;
   16b40:	00800404 	movi	r2,16
   16b44:	e0bff715 	stw	r2,-36(fp)
   16b48:	00000306 	br	16b58 <altera_avalon_lcd_16207_write+0x344>
    else
      width++;
   16b4c:	e0bff717 	ldw	r2,-36(fp)
   16b50:	10800044 	addi	r2,r2,1
   16b54:	e0bff715 	stw	r2,-36(fp)

    sp->line[y].width = width;
   16b58:	e0bff717 	ldw	r2,-36(fp)
   16b5c:	1009883a 	mov	r4,r2
   16b60:	e0fffc17 	ldw	r3,-16(fp)
   16b64:	e0bff517 	ldw	r2,-44(fp)
   16b68:	108018e4 	muli	r2,r2,99
   16b6c:	1885883a 	add	r2,r3,r2
   16b70:	10802444 	addi	r2,r2,145
   16b74:	11000005 	stb	r4,0(r2)
    if (widthmax < width)
   16b78:	e0fff617 	ldw	r3,-40(fp)
   16b7c:	e0bff717 	ldw	r2,-36(fp)
   16b80:	1880020e 	bge	r3,r2,16b8c <altera_avalon_lcd_16207_write+0x378>
      widthmax = width;
   16b84:	e0bff717 	ldw	r2,-36(fp)
   16b88:	e0bff615 	stw	r2,-40(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
   16b8c:	e0fffc17 	ldw	r3,-16(fp)
   16b90:	e0bff517 	ldw	r2,-44(fp)
   16b94:	108018e4 	muli	r2,r2,99
   16b98:	1885883a 	add	r2,r3,r2
   16b9c:	10802484 	addi	r2,r2,146
   16ba0:	10000005 	stb	zero,0(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16ba4:	e0bff517 	ldw	r2,-44(fp)
   16ba8:	10800044 	addi	r2,r2,1
   16bac:	e0bff515 	stw	r2,-44(fp)
   16bb0:	e0bff517 	ldw	r2,-44(fp)
   16bb4:	10800090 	cmplti	r2,r2,2
   16bb8:	103fc61e 	bne	r2,zero,16ad4 <__alt_data_end+0xf0016ad4>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
   16bbc:	e0bff617 	ldw	r2,-40(fp)
   16bc0:	10800448 	cmpgei	r2,r2,17
   16bc4:	1000031e 	bne	r2,zero,16bd4 <altera_avalon_lcd_16207_write+0x3c0>
    sp->scrollmax = 0;
   16bc8:	e0bffc17 	ldw	r2,-16(fp)
   16bcc:	10000985 	stb	zero,38(r2)
   16bd0:	00002d06 	br	16c88 <altera_avalon_lcd_16207_write+0x474>
  else
  {
    widthmax *= 2;
   16bd4:	e0bff617 	ldw	r2,-40(fp)
   16bd8:	1085883a 	add	r2,r2,r2
   16bdc:	e0bff615 	stw	r2,-40(fp)
    sp->scrollmax = widthmax;
   16be0:	e0bff617 	ldw	r2,-40(fp)
   16be4:	1007883a 	mov	r3,r2
   16be8:	e0bffc17 	ldw	r2,-16(fp)
   16bec:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16bf0:	e03ff515 	stw	zero,-44(fp)
   16bf4:	00002106 	br	16c7c <altera_avalon_lcd_16207_write+0x468>
      if (sp->line[y].width > ALT_LCD_WIDTH)
   16bf8:	e0fffc17 	ldw	r3,-16(fp)
   16bfc:	e0bff517 	ldw	r2,-44(fp)
   16c00:	108018e4 	muli	r2,r2,99
   16c04:	1885883a 	add	r2,r3,r2
   16c08:	10802444 	addi	r2,r2,145
   16c0c:	10800003 	ldbu	r2,0(r2)
   16c10:	10803fcc 	andi	r2,r2,255
   16c14:	1080201c 	xori	r2,r2,128
   16c18:	10bfe004 	addi	r2,r2,-128
   16c1c:	10800450 	cmplti	r2,r2,17
   16c20:	1000131e 	bne	r2,zero,16c70 <altera_avalon_lcd_16207_write+0x45c>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
   16c24:	e0fffc17 	ldw	r3,-16(fp)
   16c28:	e0bff517 	ldw	r2,-44(fp)
   16c2c:	108018e4 	muli	r2,r2,99
   16c30:	1885883a 	add	r2,r3,r2
   16c34:	10802444 	addi	r2,r2,145
   16c38:	10800003 	ldbu	r2,0(r2)
   16c3c:	10803fcc 	andi	r2,r2,255
   16c40:	1080201c 	xori	r2,r2,128
   16c44:	10bfe004 	addi	r2,r2,-128
   16c48:	1006923a 	slli	r3,r2,8
   16c4c:	e0bff617 	ldw	r2,-40(fp)
   16c50:	1885283a 	div	r2,r3,r2
   16c54:	1009883a 	mov	r4,r2
   16c58:	e0fffc17 	ldw	r3,-16(fp)
   16c5c:	e0bff517 	ldw	r2,-44(fp)
   16c60:	108018e4 	muli	r2,r2,99
   16c64:	1885883a 	add	r2,r3,r2
   16c68:	10802484 	addi	r2,r2,146
   16c6c:	11000005 	stb	r4,0(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
   16c70:	e0bff517 	ldw	r2,-44(fp)
   16c74:	10800044 	addi	r2,r2,1
   16c78:	e0bff515 	stw	r2,-44(fp)
   16c7c:	e0bff517 	ldw	r2,-44(fp)
   16c80:	10800090 	cmplti	r2,r2,2
   16c84:	103fdc1e 	bne	r2,zero,16bf8 <__alt_data_end+0xf0016bf8>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
   16c88:	e0bffc17 	ldw	r2,-16(fp)
   16c8c:	10800943 	ldbu	r2,37(r2)
   16c90:	10803fcc 	andi	r2,r2,255
   16c94:	e0bffb15 	stw	r2,-20(fp)

    lcd_repaint_screen(sp);
   16c98:	e13ffc17 	ldw	r4,-16(fp)
   16c9c:	00162ac0 	call	162ac <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
   16ca0:	e0bffc17 	ldw	r2,-16(fp)
   16ca4:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
   16ca8:	e0bffc17 	ldw	r2,-16(fp)
   16cac:	10800943 	ldbu	r2,37(r2)
   16cb0:	10c03fcc 	andi	r3,r2,255
   16cb4:	e0bffb17 	ldw	r2,-20(fp)
   16cb8:	18800426 	beq	r3,r2,16ccc <altera_avalon_lcd_16207_write+0x4b8>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
   16cbc:	e0bffc17 	ldw	r2,-16(fp)
   16cc0:	00c00044 	movi	r3,1
   16cc4:	10c009c5 	stb	r3,39(r2)
  }
   16cc8:	003fef06 	br	16c88 <__alt_data_end+0xf0016c88>
    sp->active = 0;

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
      break;
   16ccc:	0001883a 	nop
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
   16cd0:	e0bffe17 	ldw	r2,-8(fp)
}
   16cd4:	e037883a 	mov	sp,fp
   16cd8:	dfc00117 	ldw	ra,4(sp)
   16cdc:	df000017 	ldw	fp,0(sp)
   16ce0:	dec00204 	addi	sp,sp,8
   16ce4:	f800283a 	ret

00016ce8 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
   16ce8:	defffc04 	addi	sp,sp,-16
   16cec:	dfc00315 	stw	ra,12(sp)
   16cf0:	df000215 	stw	fp,8(sp)
   16cf4:	df000204 	addi	fp,sp,8
   16cf8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
   16cfc:	e0bfff17 	ldw	r2,-4(fp)
   16d00:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
   16d04:	e0bffe17 	ldw	r2,-8(fp)
   16d08:	10800943 	ldbu	r2,37(r2)
   16d0c:	10803fcc 	andi	r2,r2,255
   16d10:	10c00044 	addi	r3,r2,1
   16d14:	e0bffe17 	ldw	r2,-8(fp)
   16d18:	10800983 	ldbu	r2,38(r2)
   16d1c:	10803fcc 	andi	r2,r2,255
   16d20:	18800316 	blt	r3,r2,16d30 <alt_lcd_16207_timeout+0x48>
    sp->scrollpos = 0;
   16d24:	e0bffe17 	ldw	r2,-8(fp)
   16d28:	10000945 	stb	zero,37(r2)
   16d2c:	00000606 	br	16d48 <alt_lcd_16207_timeout+0x60>
  else
    sp->scrollpos = sp->scrollpos + 1;
   16d30:	e0bffe17 	ldw	r2,-8(fp)
   16d34:	10800943 	ldbu	r2,37(r2)
   16d38:	10800044 	addi	r2,r2,1
   16d3c:	1007883a 	mov	r3,r2
   16d40:	e0bffe17 	ldw	r2,-8(fp)
   16d44:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
   16d48:	e0bffe17 	ldw	r2,-8(fp)
   16d4c:	10800983 	ldbu	r2,38(r2)
   16d50:	10803fcc 	andi	r2,r2,255
   16d54:	10000826 	beq	r2,zero,16d78 <alt_lcd_16207_timeout+0x90>
   16d58:	e0bffe17 	ldw	r2,-8(fp)
   16d5c:	108009c3 	ldbu	r2,39(r2)
   16d60:	10803fcc 	andi	r2,r2,255
   16d64:	1080201c 	xori	r2,r2,128
   16d68:	10bfe004 	addi	r2,r2,-128
   16d6c:	1000021e 	bne	r2,zero,16d78 <alt_lcd_16207_timeout+0x90>
    lcd_repaint_screen(sp);
   16d70:	e13ffe17 	ldw	r4,-8(fp)
   16d74:	00162ac0 	call	162ac <lcd_repaint_screen>

  return sp->period;
   16d78:	e0bffe17 	ldw	r2,-8(fp)
   16d7c:	10800717 	ldw	r2,28(r2)
}
   16d80:	e037883a 	mov	sp,fp
   16d84:	dfc00117 	ldw	ra,4(sp)
   16d88:	df000017 	ldw	fp,0(sp)
   16d8c:	dec00204 	addi	sp,sp,8
   16d90:	f800283a 	ret

00016d94 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
   16d94:	defffc04 	addi	sp,sp,-16
   16d98:	dfc00315 	stw	ra,12(sp)
   16d9c:	df000215 	stw	fp,8(sp)
   16da0:	df000204 	addi	fp,sp,8
   16da4:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
   16da8:	e0bfff17 	ldw	r2,-4(fp)
   16dac:	10800017 	ldw	r2,0(r2)
   16db0:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
   16db4:	e0bfff17 	ldw	r2,-4(fp)
   16db8:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
   16dbc:	010ea604 	movi	r4,15000
   16dc0:	0018c400 	call	18c40 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16dc4:	e0bffe17 	ldw	r2,-8(fp)
   16dc8:	00c00c04 	movi	r3,48
   16dcc:	10c00035 	stwio	r3,0(r2)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
   16dd0:	01040104 	movi	r4,4100
   16dd4:	0018c400 	call	18c40 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16dd8:	e0bffe17 	ldw	r2,-8(fp)
   16ddc:	00c00c04 	movi	r3,48
   16de0:	10c00035 	stwio	r3,0(r2)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
   16de4:	0100fa04 	movi	r4,1000
   16de8:	0018c400 	call	18c40 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
   16dec:	e0bffe17 	ldw	r2,-8(fp)
   16df0:	00c00c04 	movi	r3,48
   16df4:	10c00035 	stwio	r3,0(r2)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
   16df8:	01400e04 	movi	r5,56
   16dfc:	e13fff17 	ldw	r4,-4(fp)
   16e00:	001604c0 	call	1604c <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
   16e04:	01400204 	movi	r5,8
   16e08:	e13fff17 	ldw	r4,-4(fp)
   16e0c:	001604c0 	call	1604c <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
   16e10:	e13fff17 	ldw	r4,-4(fp)
   16e14:	00161dc0 	call	161dc <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
   16e18:	01400184 	movi	r5,6
   16e1c:	e13fff17 	ldw	r4,-4(fp)
   16e20:	001604c0 	call	1604c <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
   16e24:	01400304 	movi	r5,12
   16e28:	e13fff17 	ldw	r4,-4(fp)
   16e2c:	001604c0 	call	1604c <lcd_write_command>

  sp->esccount = -1;
   16e30:	e0bfff17 	ldw	r2,-4(fp)
   16e34:	00ffffc4 	movi	r3,-1
   16e38:	10c00905 	stb	r3,36(r2)
  memset(sp->escape, 0, sizeof(sp->escape));
   16e3c:	e0bfff17 	ldw	r2,-4(fp)
   16e40:	10800a04 	addi	r2,r2,40
   16e44:	01800204 	movi	r6,8
   16e48:	000b883a 	mov	r5,zero
   16e4c:	1009883a 	mov	r4,r2
   16e50:	00070f80 	call	70f8 <memset>

  sp->scrollpos = 0;
   16e54:	e0bfff17 	ldw	r2,-4(fp)
   16e58:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
   16e5c:	e0bfff17 	ldw	r2,-4(fp)
   16e60:	10000985 	stb	zero,38(r2)
  sp->active = 0;
   16e64:	e0bfff17 	ldw	r2,-4(fp)
   16e68:	100009c5 	stb	zero,39(r2)
   16e6c:	d0e04f17 	ldw	r3,-32452(gp)

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
   16e70:	00800284 	movi	r2,10
   16e74:	1885203a 	divu	r2,r3,r2
   16e78:	1007883a 	mov	r3,r2
   16e7c:	e0bfff17 	ldw	r2,-4(fp)
   16e80:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
   16e84:	e0bfff17 	ldw	r2,-4(fp)
   16e88:	10c00104 	addi	r3,r2,4
   16e8c:	e0bfff17 	ldw	r2,-4(fp)
   16e90:	10800717 	ldw	r2,28(r2)
   16e94:	e1ffff17 	ldw	r7,-4(fp)
   16e98:	01800074 	movhi	r6,1
   16e9c:	319b3a04 	addi	r6,r6,27880
   16ea0:	100b883a 	mov	r5,r2
   16ea4:	1809883a 	mov	r4,r3
   16ea8:	00182780 	call	18278 <alt_alarm_start>
}
   16eac:	0001883a 	nop
   16eb0:	e037883a 	mov	sp,fp
   16eb4:	dfc00117 	ldw	ra,4(sp)
   16eb8:	df000017 	ldw	fp,0(sp)
   16ebc:	dec00204 	addi	sp,sp,8
   16ec0:	f800283a 	ret

00016ec4 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
   16ec4:	defffa04 	addi	sp,sp,-24
   16ec8:	dfc00515 	stw	ra,20(sp)
   16ecc:	df000415 	stw	fp,16(sp)
   16ed0:	df000404 	addi	fp,sp,16
   16ed4:	e13ffd15 	stw	r4,-12(fp)
   16ed8:	e17ffe15 	stw	r5,-8(fp)
   16edc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
   16ee0:	e0bffd17 	ldw	r2,-12(fp)
   16ee4:	10800017 	ldw	r2,0(r2)
   16ee8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
   16eec:	e0bffc17 	ldw	r2,-16(fp)
   16ef0:	10c00a04 	addi	r3,r2,40
   16ef4:	e0bffd17 	ldw	r2,-12(fp)
   16ef8:	10800217 	ldw	r2,8(r2)
   16efc:	100f883a 	mov	r7,r2
   16f00:	e1bfff17 	ldw	r6,-4(fp)
   16f04:	e17ffe17 	ldw	r5,-8(fp)
   16f08:	1809883a 	mov	r4,r3
   16f0c:	00168140 	call	16814 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
   16f10:	e037883a 	mov	sp,fp
   16f14:	dfc00117 	ldw	ra,4(sp)
   16f18:	df000017 	ldw	fp,0(sp)
   16f1c:	dec00204 	addi	sp,sp,8
   16f20:	f800283a 	ret

00016f24 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   16f24:	defff904 	addi	sp,sp,-28
   16f28:	dfc00615 	stw	ra,24(sp)
   16f2c:	df000515 	stw	fp,20(sp)
   16f30:	df000504 	addi	fp,sp,20
   16f34:	e13ffe15 	stw	r4,-8(fp)
   16f38:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   16f3c:	0007883a 	mov	r3,zero
   16f40:	e0bffe17 	ldw	r2,-8(fp)
   16f44:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   16f48:	e0bffe17 	ldw	r2,-8(fp)
   16f4c:	10800104 	addi	r2,r2,4
   16f50:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   16f54:	0005303a 	rdctl	r2,status
   16f58:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   16f5c:	e0fffc17 	ldw	r3,-16(fp)
   16f60:	00bfff84 	movi	r2,-2
   16f64:	1884703a 	and	r2,r3,r2
   16f68:	1001703a 	wrctl	status,r2
  
  return context;
   16f6c:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
   16f70:	e0bffb15 	stw	r2,-20(fp)
  alt_tick ();
   16f74:	0018b380 	call	18b38 <alt_tick>
   16f78:	e0bffb17 	ldw	r2,-20(fp)
   16f7c:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   16f80:	e0bffd17 	ldw	r2,-12(fp)
   16f84:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
   16f88:	0001883a 	nop
   16f8c:	e037883a 	mov	sp,fp
   16f90:	dfc00117 	ldw	ra,4(sp)
   16f94:	df000017 	ldw	fp,0(sp)
   16f98:	dec00204 	addi	sp,sp,8
   16f9c:	f800283a 	ret

00016fa0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   16fa0:	defff904 	addi	sp,sp,-28
   16fa4:	dfc00615 	stw	ra,24(sp)
   16fa8:	df000515 	stw	fp,20(sp)
   16fac:	df000504 	addi	fp,sp,20
   16fb0:	e13ffc15 	stw	r4,-16(fp)
   16fb4:	e17ffd15 	stw	r5,-12(fp)
   16fb8:	e1bffe15 	stw	r6,-8(fp)
   16fbc:	e1ffff15 	stw	r7,-4(fp)
   16fc0:	e0bfff17 	ldw	r2,-4(fp)
   16fc4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   16fc8:	d0a04f17 	ldw	r2,-32452(gp)
   16fcc:	1000021e 	bne	r2,zero,16fd8 <alt_avalon_timer_sc_init+0x38>
  {
    _alt_tick_rate = nticks;
   16fd0:	e0bffb17 	ldw	r2,-20(fp)
   16fd4:	d0a04f15 	stw	r2,-32452(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   16fd8:	e0bffc17 	ldw	r2,-16(fp)
   16fdc:	10800104 	addi	r2,r2,4
   16fe0:	00c001c4 	movi	r3,7
   16fe4:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   16fe8:	01800074 	movhi	r6,1
   16fec:	319bc904 	addi	r6,r6,28452
   16ff0:	e17ffc17 	ldw	r5,-16(fp)
   16ff4:	e13ffe17 	ldw	r4,-8(fp)
   16ff8:	00019200 	call	1920 <alt_irq_register>
#endif  
}
   16ffc:	0001883a 	nop
   17000:	e037883a 	mov	sp,fp
   17004:	dfc00117 	ldw	ra,4(sp)
   17008:	df000017 	ldw	fp,0(sp)
   1700c:	dec00204 	addi	sp,sp,8
   17010:	f800283a 	ret

00017014 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
   17014:	defffa04 	addi	sp,sp,-24
   17018:	dfc00515 	stw	ra,20(sp)
   1701c:	df000415 	stw	fp,16(sp)
   17020:	df000404 	addi	fp,sp,16
   17024:	e13ffd15 	stw	r4,-12(fp)
   17028:	e17ffe15 	stw	r5,-8(fp)
   1702c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17030:	e0bffd17 	ldw	r2,-12(fp)
   17034:	10800017 	ldw	r2,0(r2)
   17038:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
   1703c:	e0bffc17 	ldw	r2,-16(fp)
   17040:	10c00a04 	addi	r3,r2,40
   17044:	e0bffd17 	ldw	r2,-12(fp)
   17048:	10800217 	ldw	r2,8(r2)
   1704c:	100f883a 	mov	r7,r2
   17050:	e1bfff17 	ldw	r6,-4(fp)
   17054:	e17ffe17 	ldw	r5,-8(fp)
   17058:	1809883a 	mov	r4,r3
   1705c:	00175240 	call	17524 <altera_avalon_uart_read>
      fd->fd_flags);
}
   17060:	e037883a 	mov	sp,fp
   17064:	dfc00117 	ldw	ra,4(sp)
   17068:	df000017 	ldw	fp,0(sp)
   1706c:	dec00204 	addi	sp,sp,8
   17070:	f800283a 	ret

00017074 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
   17074:	defffa04 	addi	sp,sp,-24
   17078:	dfc00515 	stw	ra,20(sp)
   1707c:	df000415 	stw	fp,16(sp)
   17080:	df000404 	addi	fp,sp,16
   17084:	e13ffd15 	stw	r4,-12(fp)
   17088:	e17ffe15 	stw	r5,-8(fp)
   1708c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   17090:	e0bffd17 	ldw	r2,-12(fp)
   17094:	10800017 	ldw	r2,0(r2)
   17098:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
   1709c:	e0bffc17 	ldw	r2,-16(fp)
   170a0:	10c00a04 	addi	r3,r2,40
   170a4:	e0bffd17 	ldw	r2,-12(fp)
   170a8:	10800217 	ldw	r2,8(r2)
   170ac:	100f883a 	mov	r7,r2
   170b0:	e1bfff17 	ldw	r6,-4(fp)
   170b4:	e17ffe17 	ldw	r5,-8(fp)
   170b8:	1809883a 	mov	r4,r3
   170bc:	001773c0 	call	1773c <altera_avalon_uart_write>
      fd->fd_flags);
}
   170c0:	e037883a 	mov	sp,fp
   170c4:	dfc00117 	ldw	ra,4(sp)
   170c8:	df000017 	ldw	fp,0(sp)
   170cc:	dec00204 	addi	sp,sp,8
   170d0:	f800283a 	ret

000170d4 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
   170d4:	defffc04 	addi	sp,sp,-16
   170d8:	dfc00315 	stw	ra,12(sp)
   170dc:	df000215 	stw	fp,8(sp)
   170e0:	df000204 	addi	fp,sp,8
   170e4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
   170e8:	e0bfff17 	ldw	r2,-4(fp)
   170ec:	10800017 	ldw	r2,0(r2)
   170f0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
   170f4:	e0bffe17 	ldw	r2,-8(fp)
   170f8:	10c00a04 	addi	r3,r2,40
   170fc:	e0bfff17 	ldw	r2,-4(fp)
   17100:	10800217 	ldw	r2,8(r2)
   17104:	100b883a 	mov	r5,r2
   17108:	1809883a 	mov	r4,r3
   1710c:	00174940 	call	17494 <altera_avalon_uart_close>
}
   17110:	e037883a 	mov	sp,fp
   17114:	dfc00117 	ldw	ra,4(sp)
   17118:	df000017 	ldw	fp,0(sp)
   1711c:	dec00204 	addi	sp,sp,8
   17120:	f800283a 	ret

00017124 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
   17124:	defff904 	addi	sp,sp,-28
   17128:	dfc00615 	stw	ra,24(sp)
   1712c:	df000515 	stw	fp,20(sp)
   17130:	df000504 	addi	fp,sp,20
   17134:	e13ffd15 	stw	r4,-12(fp)
   17138:	e17ffe15 	stw	r5,-8(fp)
   1713c:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
   17140:	e0bffd17 	ldw	r2,-12(fp)
   17144:	10800017 	ldw	r2,0(r2)
   17148:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
   1714c:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   17150:	1000041e 	bne	r2,zero,17164 <altera_avalon_uart_init+0x40>
   17154:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   17158:	1000021e 	bne	r2,zero,17164 <altera_avalon_uart_init+0x40>
   1715c:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
   17160:	10000226 	beq	r2,zero,1716c <altera_avalon_uart_init+0x48>
   17164:	00800044 	movi	r2,1
   17168:	00000106 	br	17170 <altera_avalon_uart_init+0x4c>
   1716c:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
   17170:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
   17174:	e0bffc17 	ldw	r2,-16(fp)
   17178:	10000d1e 	bne	r2,zero,171b0 <altera_avalon_uart_init+0x8c>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
   1717c:	e0bffd17 	ldw	r2,-12(fp)
   17180:	00c32004 	movi	r3,3200
   17184:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
   17188:	e0bffb17 	ldw	r2,-20(fp)
   1718c:	10800304 	addi	r2,r2,12
   17190:	e0fffd17 	ldw	r3,-12(fp)
   17194:	18c00117 	ldw	r3,4(r3)
   17198:	10c00035 	stwio	r3,0(r2)
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
   1719c:	01800074 	movhi	r6,1
   171a0:	319c7204 	addi	r6,r6,29128
   171a4:	e17ffd17 	ldw	r5,-12(fp)
   171a8:	e13fff17 	ldw	r4,-4(fp)
   171ac:	00019200 	call	1920 <alt_irq_register>
#endif  
  }
}
   171b0:	0001883a 	nop
   171b4:	e037883a 	mov	sp,fp
   171b8:	dfc00117 	ldw	ra,4(sp)
   171bc:	df000017 	ldw	fp,0(sp)
   171c0:	dec00204 	addi	sp,sp,8
   171c4:	f800283a 	ret

000171c8 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
   171c8:	defff904 	addi	sp,sp,-28
   171cc:	dfc00615 	stw	ra,24(sp)
   171d0:	df000515 	stw	fp,20(sp)
   171d4:	df000504 	addi	fp,sp,20
   171d8:	e13ffe15 	stw	r4,-8(fp)
   171dc:	e17fff15 	stw	r5,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
   171e0:	e0bffe17 	ldw	r2,-8(fp)
   171e4:	e0bffb15 	stw	r2,-20(fp)
  void* base               = sp->base;
   171e8:	e0bffb17 	ldw	r2,-20(fp)
   171ec:	10800017 	ldw	r2,0(r2)
   171f0:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
   171f4:	e0bffc17 	ldw	r2,-16(fp)
   171f8:	10800204 	addi	r2,r2,8
   171fc:	10800037 	ldwio	r2,0(r2)
   17200:	e0bffd15 	stw	r2,-12(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
   17204:	e0bffc17 	ldw	r2,-16(fp)
   17208:	10800204 	addi	r2,r2,8
   1720c:	0007883a 	mov	r3,zero
   17210:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
   17214:	e0bffc17 	ldw	r2,-16(fp)
   17218:	10800204 	addi	r2,r2,8
   1721c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
   17220:	e0bffd17 	ldw	r2,-12(fp)
   17224:	1080200c 	andi	r2,r2,128
   17228:	10000326 	beq	r2,zero,17238 <altera_avalon_uart_irq+0x70>
  {
    altera_avalon_uart_rxirq(sp, status);
   1722c:	e17ffd17 	ldw	r5,-12(fp)
   17230:	e13ffb17 	ldw	r4,-20(fp)
   17234:	00172680 	call	17268 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
   17238:	e0bffd17 	ldw	r2,-12(fp)
   1723c:	1081100c 	andi	r2,r2,1088
   17240:	10000326 	beq	r2,zero,17250 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
   17244:	e17ffd17 	ldw	r5,-12(fp)
   17248:	e13ffb17 	ldw	r4,-20(fp)
   1724c:	001734c0 	call	1734c <altera_avalon_uart_txirq>
  }
  

}
   17250:	0001883a 	nop
   17254:	e037883a 	mov	sp,fp
   17258:	dfc00117 	ldw	ra,4(sp)
   1725c:	df000017 	ldw	fp,0(sp)
   17260:	dec00204 	addi	sp,sp,8
   17264:	f800283a 	ret

00017268 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   17268:	defffc04 	addi	sp,sp,-16
   1726c:	df000315 	stw	fp,12(sp)
   17270:	df000304 	addi	fp,sp,12
   17274:	e13ffe15 	stw	r4,-8(fp)
   17278:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
   1727c:	e0bfff17 	ldw	r2,-4(fp)
   17280:	108000cc 	andi	r2,r2,3
   17284:	10002c1e 	bne	r2,zero,17338 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
   17288:	e0bffe17 	ldw	r2,-8(fp)
   1728c:	10800317 	ldw	r2,12(r2)
   17290:	e0bffe17 	ldw	r2,-8(fp)
   17294:	10800217 	ldw	r2,8(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17298:	e0bffe17 	ldw	r2,-8(fp)
   1729c:	10800317 	ldw	r2,12(r2)
   172a0:	10800044 	addi	r2,r2,1
   172a4:	10800fcc 	andi	r2,r2,63
   172a8:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
   172ac:	e0bffe17 	ldw	r2,-8(fp)
   172b0:	10800317 	ldw	r2,12(r2)
   172b4:	e0fffe17 	ldw	r3,-8(fp)
   172b8:	18c00017 	ldw	r3,0(r3)
   172bc:	18c00037 	ldwio	r3,0(r3)
   172c0:	1809883a 	mov	r4,r3
   172c4:	e0fffe17 	ldw	r3,-8(fp)
   172c8:	1885883a 	add	r2,r3,r2
   172cc:	10800704 	addi	r2,r2,28
   172d0:	11000005 	stb	r4,0(r2)

  sp->rx_end = next;
   172d4:	e0bffe17 	ldw	r2,-8(fp)
   172d8:	e0fffd17 	ldw	r3,-12(fp)
   172dc:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   172e0:	e0bffe17 	ldw	r2,-8(fp)
   172e4:	10800317 	ldw	r2,12(r2)
   172e8:	10800044 	addi	r2,r2,1
   172ec:	10800fcc 	andi	r2,r2,63
   172f0:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
   172f4:	e0bffe17 	ldw	r2,-8(fp)
   172f8:	10c00217 	ldw	r3,8(r2)
   172fc:	e0bffd17 	ldw	r2,-12(fp)
   17300:	18800e1e 	bne	r3,r2,1733c <altera_avalon_uart_rxirq+0xd4>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17304:	e0bffe17 	ldw	r2,-8(fp)
   17308:	10c00117 	ldw	r3,4(r2)
   1730c:	00bfdfc4 	movi	r2,-129
   17310:	1886703a 	and	r3,r3,r2
   17314:	e0bffe17 	ldw	r2,-8(fp)
   17318:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
   1731c:	e0bffe17 	ldw	r2,-8(fp)
   17320:	10800017 	ldw	r2,0(r2)
   17324:	10800304 	addi	r2,r2,12
   17328:	e0fffe17 	ldw	r3,-8(fp)
   1732c:	18c00117 	ldw	r3,4(r3)
   17330:	10c00035 	stwio	r3,0(r2)
   17334:	00000106 	br	1733c <altera_avalon_uart_rxirq+0xd4>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
   17338:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
   1733c:	e037883a 	mov	sp,fp
   17340:	df000017 	ldw	fp,0(sp)
   17344:	dec00104 	addi	sp,sp,4
   17348:	f800283a 	ret

0001734c <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
   1734c:	defffb04 	addi	sp,sp,-20
   17350:	df000415 	stw	fp,16(sp)
   17354:	df000404 	addi	fp,sp,16
   17358:	e13ffc15 	stw	r4,-16(fp)
   1735c:	e17ffd15 	stw	r5,-12(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
   17360:	e0bffc17 	ldw	r2,-16(fp)
   17364:	10c00417 	ldw	r3,16(r2)
   17368:	e0bffc17 	ldw	r2,-16(fp)
   1736c:	10800517 	ldw	r2,20(r2)
   17370:	18803226 	beq	r3,r2,1743c <altera_avalon_uart_txirq+0xf0>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   17374:	e0bffc17 	ldw	r2,-16(fp)
   17378:	10800617 	ldw	r2,24(r2)
   1737c:	1080008c 	andi	r2,r2,2
   17380:	10000326 	beq	r2,zero,17390 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17384:	e0bffd17 	ldw	r2,-12(fp)
   17388:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
   1738c:	10001d26 	beq	r2,zero,17404 <altera_avalon_uart_txirq+0xb8>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
   17390:	e0bffc17 	ldw	r2,-16(fp)
   17394:	10800417 	ldw	r2,16(r2)
   17398:	e0bffc17 	ldw	r2,-16(fp)
   1739c:	10800517 	ldw	r2,20(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
   173a0:	e0bffc17 	ldw	r2,-16(fp)
   173a4:	10800017 	ldw	r2,0(r2)
   173a8:	10800104 	addi	r2,r2,4
   173ac:	e0fffc17 	ldw	r3,-16(fp)
   173b0:	18c00417 	ldw	r3,16(r3)
   173b4:	e13ffc17 	ldw	r4,-16(fp)
   173b8:	20c7883a 	add	r3,r4,r3
   173bc:	18c01704 	addi	r3,r3,92
   173c0:	18c00003 	ldbu	r3,0(r3)
   173c4:	18c03fcc 	andi	r3,r3,255
   173c8:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
   173cc:	e0bffc17 	ldw	r2,-16(fp)
   173d0:	10800417 	ldw	r2,16(r2)
   173d4:	10800044 	addi	r2,r2,1
   173d8:	e0fffc17 	ldw	r3,-16(fp)
   173dc:	18800415 	stw	r2,16(r3)
   173e0:	10c00fcc 	andi	r3,r2,63
   173e4:	e0bffc17 	ldw	r2,-16(fp)
   173e8:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   173ec:	e0bffc17 	ldw	r2,-16(fp)
   173f0:	10800117 	ldw	r2,4(r2)
   173f4:	10c01014 	ori	r3,r2,64
   173f8:	e0bffc17 	ldw	r2,-16(fp)
   173fc:	10c00115 	stw	r3,4(r2)
   17400:	00000e06 	br	1743c <altera_avalon_uart_txirq+0xf0>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
   17404:	e0bffc17 	ldw	r2,-16(fp)
   17408:	10800017 	ldw	r2,0(r2)
   1740c:	10800204 	addi	r2,r2,8
   17410:	10800037 	ldwio	r2,0(r2)
   17414:	e0bffd15 	stw	r2,-12(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
   17418:	e0bffd17 	ldw	r2,-12(fp)
   1741c:	1082000c 	andi	r2,r2,2048
   17420:	1000061e 	bne	r2,zero,1743c <altera_avalon_uart_txirq+0xf0>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
   17424:	e0bffc17 	ldw	r2,-16(fp)
   17428:	10c00117 	ldw	r3,4(r2)
   1742c:	00bfefc4 	movi	r2,-65
   17430:	1886703a 	and	r3,r3,r2
   17434:	e0bffc17 	ldw	r2,-16(fp)
   17438:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
   1743c:	e0bffc17 	ldw	r2,-16(fp)
   17440:	10c00417 	ldw	r3,16(r2)
   17444:	e0bffc17 	ldw	r2,-16(fp)
   17448:	10800517 	ldw	r2,20(r2)
   1744c:	1880061e 	bne	r3,r2,17468 <altera_avalon_uart_txirq+0x11c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   17450:	e0bffc17 	ldw	r2,-16(fp)
   17454:	10c00117 	ldw	r3,4(r2)
   17458:	00beefc4 	movi	r2,-1089
   1745c:	1886703a 	and	r3,r3,r2
   17460:	e0bffc17 	ldw	r2,-16(fp)
   17464:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17468:	e0bffc17 	ldw	r2,-16(fp)
   1746c:	10800017 	ldw	r2,0(r2)
   17470:	10800304 	addi	r2,r2,12
   17474:	e0fffc17 	ldw	r3,-16(fp)
   17478:	18c00117 	ldw	r3,4(r3)
   1747c:	10c00035 	stwio	r3,0(r2)
}
   17480:	0001883a 	nop
   17484:	e037883a 	mov	sp,fp
   17488:	df000017 	ldw	fp,0(sp)
   1748c:	dec00104 	addi	sp,sp,4
   17490:	f800283a 	ret

00017494 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
   17494:	defffd04 	addi	sp,sp,-12
   17498:	df000215 	stw	fp,8(sp)
   1749c:	df000204 	addi	fp,sp,8
   174a0:	e13ffe15 	stw	r4,-8(fp)
   174a4:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   174a8:	00000506 	br	174c0 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
   174ac:	e0bfff17 	ldw	r2,-4(fp)
   174b0:	1090000c 	andi	r2,r2,16384
   174b4:	10000226 	beq	r2,zero,174c0 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
   174b8:	00bffd44 	movi	r2,-11
   174bc:	00000606 	br	174d8 <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
   174c0:	e0bffe17 	ldw	r2,-8(fp)
   174c4:	10c00417 	ldw	r3,16(r2)
   174c8:	e0bffe17 	ldw	r2,-8(fp)
   174cc:	10800517 	ldw	r2,20(r2)
   174d0:	18bff61e 	bne	r3,r2,174ac <__alt_data_end+0xf00174ac>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
   174d4:	0005883a 	mov	r2,zero
}
   174d8:	e037883a 	mov	sp,fp
   174dc:	df000017 	ldw	fp,0(sp)
   174e0:	dec00104 	addi	sp,sp,4
   174e4:	f800283a 	ret

000174e8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   174e8:	defffe04 	addi	sp,sp,-8
   174ec:	dfc00115 	stw	ra,4(sp)
   174f0:	df000015 	stw	fp,0(sp)
   174f4:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   174f8:	d0a01317 	ldw	r2,-32692(gp)
   174fc:	10000326 	beq	r2,zero,1750c <alt_get_errno+0x24>
   17500:	d0a01317 	ldw	r2,-32692(gp)
   17504:	103ee83a 	callr	r2
   17508:	00000106 	br	17510 <alt_get_errno+0x28>
   1750c:	d0a04a04 	addi	r2,gp,-32472
}
   17510:	e037883a 	mov	sp,fp
   17514:	dfc00117 	ldw	ra,4(sp)
   17518:	df000017 	ldw	fp,0(sp)
   1751c:	dec00204 	addi	sp,sp,8
   17520:	f800283a 	ret

00017524 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
   17524:	defff204 	addi	sp,sp,-56
   17528:	dfc00d15 	stw	ra,52(sp)
   1752c:	df000c15 	stw	fp,48(sp)
   17530:	df000c04 	addi	fp,sp,48
   17534:	e13ffc15 	stw	r4,-16(fp)
   17538:	e17ffd15 	stw	r5,-12(fp)
   1753c:	e1bffe15 	stw	r6,-8(fp)
   17540:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
   17544:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
   17548:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
   1754c:	e0bfff17 	ldw	r2,-4(fp)
   17550:	1090000c 	andi	r2,r2,16384
   17554:	1005003a 	cmpeq	r2,r2,zero
   17558:	10803fcc 	andi	r2,r2,255
   1755c:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   17560:	00001306 	br	175b0 <altera_avalon_uart_read+0x8c>
    {
      count++;
   17564:	e0bff517 	ldw	r2,-44(fp)
   17568:	10800044 	addi	r2,r2,1
   1756c:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
   17570:	e0bffd17 	ldw	r2,-12(fp)
   17574:	10c00044 	addi	r3,r2,1
   17578:	e0fffd15 	stw	r3,-12(fp)
   1757c:	e0fffc17 	ldw	r3,-16(fp)
   17580:	18c00217 	ldw	r3,8(r3)
   17584:	e13ffc17 	ldw	r4,-16(fp)
   17588:	20c7883a 	add	r3,r4,r3
   1758c:	18c00704 	addi	r3,r3,28
   17590:	18c00003 	ldbu	r3,0(r3)
   17594:	10c00005 	stb	r3,0(r2)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
   17598:	e0bffc17 	ldw	r2,-16(fp)
   1759c:	10800217 	ldw	r2,8(r2)
   175a0:	10800044 	addi	r2,r2,1
   175a4:	10c00fcc 	andi	r3,r2,63
   175a8:	e0bffc17 	ldw	r2,-16(fp)
   175ac:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
   175b0:	e0fff517 	ldw	r3,-44(fp)
   175b4:	e0bffe17 	ldw	r2,-8(fp)
   175b8:	1880050e 	bge	r3,r2,175d0 <altera_avalon_uart_read+0xac>
   175bc:	e0bffc17 	ldw	r2,-16(fp)
   175c0:	10c00217 	ldw	r3,8(r2)
   175c4:	e0bffc17 	ldw	r2,-16(fp)
   175c8:	10800317 	ldw	r2,12(r2)
   175cc:	18bfe51e 	bne	r3,r2,17564 <__alt_data_end+0xf0017564>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
   175d0:	e0bff517 	ldw	r2,-44(fp)
   175d4:	1000251e 	bne	r2,zero,1766c <altera_avalon_uart_read+0x148>
   175d8:	e0bffc17 	ldw	r2,-16(fp)
   175dc:	10c00217 	ldw	r3,8(r2)
   175e0:	e0bffc17 	ldw	r2,-16(fp)
   175e4:	10800317 	ldw	r2,12(r2)
   175e8:	1880201e 	bne	r3,r2,1766c <altera_avalon_uart_read+0x148>
    {
      if (!block)
   175ec:	e0bff617 	ldw	r2,-40(fp)
   175f0:	1000071e 	bne	r2,zero,17610 <altera_avalon_uart_read+0xec>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
   175f4:	00174e80 	call	174e8 <alt_get_errno>
   175f8:	1007883a 	mov	r3,r2
   175fc:	008002c4 	movi	r2,11
   17600:	18800015 	stw	r2,0(r3)
        read_would_block = 1;
   17604:	00800044 	movi	r2,1
   17608:	e0bff405 	stb	r2,-48(fp)
        break;
   1760c:	00001b06 	br	1767c <altera_avalon_uart_read+0x158>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   17610:	0005303a 	rdctl	r2,status
   17614:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17618:	e0fff917 	ldw	r3,-28(fp)
   1761c:	00bfff84 	movi	r2,-2
   17620:	1884703a 	and	r2,r3,r2
   17624:	1001703a 	wrctl	status,r2
  
  return context;
   17628:	e0bff917 	ldw	r2,-28(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
   1762c:	e0bff815 	stw	r2,-32(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   17630:	e0bffc17 	ldw	r2,-16(fp)
   17634:	10800117 	ldw	r2,4(r2)
   17638:	10c02014 	ori	r3,r2,128
   1763c:	e0bffc17 	ldw	r2,-16(fp)
   17640:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   17644:	e0bffc17 	ldw	r2,-16(fp)
   17648:	10800017 	ldw	r2,0(r2)
   1764c:	10800304 	addi	r2,r2,12
   17650:	e0fffc17 	ldw	r3,-16(fp)
   17654:	18c00117 	ldw	r3,4(r3)
   17658:	10c00035 	stwio	r3,0(r2)
   1765c:	e0bff817 	ldw	r2,-32(fp)
   17660:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17664:	e0bffa17 	ldw	r2,-24(fp)
   17668:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
   1766c:	e0bff517 	ldw	r2,-44(fp)
   17670:	1000021e 	bne	r2,zero,1767c <altera_avalon_uart_read+0x158>
   17674:	e0bffe17 	ldw	r2,-8(fp)
   17678:	103fcd1e 	bne	r2,zero,175b0 <__alt_data_end+0xf00175b0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1767c:	0005303a 	rdctl	r2,status
   17680:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17684:	e0fffb17 	ldw	r3,-20(fp)
   17688:	00bfff84 	movi	r2,-2
   1768c:	1884703a 	and	r2,r3,r2
   17690:	1001703a 	wrctl	status,r2
  
  return context;
   17694:	e0bffb17 	ldw	r2,-20(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
   17698:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
   1769c:	e0bffc17 	ldw	r2,-16(fp)
   176a0:	10800117 	ldw	r2,4(r2)
   176a4:	10c02014 	ori	r3,r2,128
   176a8:	e0bffc17 	ldw	r2,-16(fp)
   176ac:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   176b0:	e0bffc17 	ldw	r2,-16(fp)
   176b4:	10800017 	ldw	r2,0(r2)
   176b8:	10800304 	addi	r2,r2,12
   176bc:	e0fffc17 	ldw	r3,-16(fp)
   176c0:	18c00117 	ldw	r3,4(r3)
   176c4:	10c00035 	stwio	r3,0(r2)
   176c8:	e0bff817 	ldw	r2,-32(fp)
   176cc:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   176d0:	e0bff717 	ldw	r2,-36(fp)
   176d4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
   176d8:	e0bff403 	ldbu	r2,-48(fp)
   176dc:	10000226 	beq	r2,zero,176e8 <altera_avalon_uart_read+0x1c4>
    return -EWOULDBLOCK;
   176e0:	00bffd44 	movi	r2,-11
   176e4:	00000106 	br	176ec <altera_avalon_uart_read+0x1c8>
  }
  else {
    return count;
   176e8:	e0bff517 	ldw	r2,-44(fp)
  }
}
   176ec:	e037883a 	mov	sp,fp
   176f0:	dfc00117 	ldw	ra,4(sp)
   176f4:	df000017 	ldw	fp,0(sp)
   176f8:	dec00204 	addi	sp,sp,8
   176fc:	f800283a 	ret

00017700 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   17700:	defffe04 	addi	sp,sp,-8
   17704:	dfc00115 	stw	ra,4(sp)
   17708:	df000015 	stw	fp,0(sp)
   1770c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   17710:	d0a01317 	ldw	r2,-32692(gp)
   17714:	10000326 	beq	r2,zero,17724 <alt_get_errno+0x24>
   17718:	d0a01317 	ldw	r2,-32692(gp)
   1771c:	103ee83a 	callr	r2
   17720:	00000106 	br	17728 <alt_get_errno+0x28>
   17724:	d0a04a04 	addi	r2,gp,-32472
}
   17728:	e037883a 	mov	sp,fp
   1772c:	dfc00117 	ldw	ra,4(sp)
   17730:	df000017 	ldw	fp,0(sp)
   17734:	dec00204 	addi	sp,sp,8
   17738:	f800283a 	ret

0001773c <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
   1773c:	defff204 	addi	sp,sp,-56
   17740:	dfc00d15 	stw	ra,52(sp)
   17744:	df000c15 	stw	fp,48(sp)
   17748:	df000c04 	addi	fp,sp,48
   1774c:	e13ffc15 	stw	r4,-16(fp)
   17750:	e17ffd15 	stw	r5,-12(fp)
   17754:	e1bffe15 	stw	r6,-8(fp)
   17758:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
   1775c:	e0bffe17 	ldw	r2,-8(fp)
   17760:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
   17764:	e0bfff17 	ldw	r2,-4(fp)
   17768:	1090000c 	andi	r2,r2,16384
   1776c:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17770:	00003c06 	br	17864 <altera_avalon_uart_write+0x128>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
   17774:	e0bffc17 	ldw	r2,-16(fp)
   17778:	10800517 	ldw	r2,20(r2)
   1777c:	10800044 	addi	r2,r2,1
   17780:	10800fcc 	andi	r2,r2,63
   17784:	e0bff715 	stw	r2,-36(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
   17788:	e0bffc17 	ldw	r2,-16(fp)
   1778c:	10c00417 	ldw	r3,16(r2)
   17790:	e0bff717 	ldw	r2,-36(fp)
   17794:	1880221e 	bne	r3,r2,17820 <altera_avalon_uart_write+0xe4>
    {
      if (no_block)
   17798:	e0bff517 	ldw	r2,-44(fp)
   1779c:	10000526 	beq	r2,zero,177b4 <altera_avalon_uart_write+0x78>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
   177a0:	00177000 	call	17700 <alt_get_errno>
   177a4:	1007883a 	mov	r3,r2
   177a8:	008002c4 	movi	r2,11
   177ac:	18800015 	stw	r2,0(r3)
        break;
   177b0:	00002e06 	br	1786c <altera_avalon_uart_write+0x130>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   177b4:	0005303a 	rdctl	r2,status
   177b8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   177bc:	e0fff917 	ldw	r3,-28(fp)
   177c0:	00bfff84 	movi	r2,-2
   177c4:	1884703a 	and	r2,r3,r2
   177c8:	1001703a 	wrctl	status,r2
  
  return context;
   177cc:	e0bff917 	ldw	r2,-28(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
   177d0:	e0bff815 	stw	r2,-32(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   177d4:	e0bffc17 	ldw	r2,-16(fp)
   177d8:	10800117 	ldw	r2,4(r2)
   177dc:	10c11014 	ori	r3,r2,1088
   177e0:	e0bffc17 	ldw	r2,-16(fp)
   177e4:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   177e8:	e0bffc17 	ldw	r2,-16(fp)
   177ec:	10800017 	ldw	r2,0(r2)
   177f0:	10800304 	addi	r2,r2,12
   177f4:	e0fffc17 	ldw	r3,-16(fp)
   177f8:	18c00117 	ldw	r3,4(r3)
   177fc:	10c00035 	stwio	r3,0(r2)
   17800:	e0bff817 	ldw	r2,-32(fp)
   17804:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   17808:	e0bff617 	ldw	r2,-40(fp)
   1780c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
   17810:	e0bffc17 	ldw	r2,-16(fp)
   17814:	10c00417 	ldw	r3,16(r2)
   17818:	e0bff717 	ldw	r2,-36(fp)
   1781c:	18bffc26 	beq	r3,r2,17810 <__alt_data_end+0xf0017810>
      }
    }

    count--;
   17820:	e0bff417 	ldw	r2,-48(fp)
   17824:	10bfffc4 	addi	r2,r2,-1
   17828:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
   1782c:	e0bffc17 	ldw	r2,-16(fp)
   17830:	10c00517 	ldw	r3,20(r2)
   17834:	e0bffd17 	ldw	r2,-12(fp)
   17838:	11000044 	addi	r4,r2,1
   1783c:	e13ffd15 	stw	r4,-12(fp)
   17840:	10800003 	ldbu	r2,0(r2)
   17844:	1009883a 	mov	r4,r2
   17848:	e0bffc17 	ldw	r2,-16(fp)
   1784c:	10c5883a 	add	r2,r2,r3
   17850:	10801704 	addi	r2,r2,92
   17854:	11000005 	stb	r4,0(r2)
    sp->tx_end = next;
   17858:	e0bffc17 	ldw	r2,-16(fp)
   1785c:	e0fff717 	ldw	r3,-36(fp)
   17860:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
   17864:	e0bff417 	ldw	r2,-48(fp)
   17868:	103fc21e 	bne	r2,zero,17774 <__alt_data_end+0xf0017774>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   1786c:	0005303a 	rdctl	r2,status
   17870:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   17874:	e0fffb17 	ldw	r3,-20(fp)
   17878:	00bfff84 	movi	r2,-2
   1787c:	1884703a 	and	r2,r3,r2
   17880:	1001703a 	wrctl	status,r2
  
  return context;
   17884:	e0bffb17 	ldw	r2,-20(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
   17888:	e0bff815 	stw	r2,-32(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
   1788c:	e0bffc17 	ldw	r2,-16(fp)
   17890:	10800117 	ldw	r2,4(r2)
   17894:	10c11014 	ori	r3,r2,1088
   17898:	e0bffc17 	ldw	r2,-16(fp)
   1789c:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
   178a0:	e0bffc17 	ldw	r2,-16(fp)
   178a4:	10800017 	ldw	r2,0(r2)
   178a8:	10800304 	addi	r2,r2,12
   178ac:	e0fffc17 	ldw	r3,-16(fp)
   178b0:	18c00117 	ldw	r3,4(r3)
   178b4:	10c00035 	stwio	r3,0(r2)
   178b8:	e0bff817 	ldw	r2,-32(fp)
   178bc:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   178c0:	e0bffa17 	ldw	r2,-24(fp)
   178c4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
   178c8:	e0fffe17 	ldw	r3,-8(fp)
   178cc:	e0bff417 	ldw	r2,-48(fp)
   178d0:	1885c83a 	sub	r2,r3,r2
}
   178d4:	e037883a 	mov	sp,fp
   178d8:	dfc00117 	ldw	ra,4(sp)
   178dc:	df000017 	ldw	fp,0(sp)
   178e0:	dec00204 	addi	sp,sp,8
   178e4:	f800283a 	ret

000178e8 <read_RI_bit>:


//////////////////////////////////////////////////////////////////////////////////////////////
// Internal Functions
alt_u8 read_RI_bit(alt_u32 ctrl_reg)
{
   178e8:	defffd04 	addi	sp,sp,-12
   178ec:	df000215 	stw	fp,8(sp)
   178f0:	df000204 	addi	fp,sp,8
   178f4:	e13fff15 	stw	r4,-4(fp)
	alt_u8 ri = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RI_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RI_OFST);
   178f8:	e0bfff17 	ldw	r2,-4(fp)
   178fc:	1080400c 	andi	r2,r2,256
   17900:	1004d23a 	srli	r2,r2,8
   17904:	e0bffe05 	stb	r2,-8(fp)
	return ri;
   17908:	e0bffe03 	ldbu	r2,-8(fp)
}
   1790c:	e037883a 	mov	sp,fp
   17910:	df000017 	ldw	fp,0(sp)
   17914:	dec00104 	addi	sp,sp,4
   17918:	f800283a 	ret

0001791c <read_RE_bit>:

alt_u8 read_RE_bit(alt_u32 ctrl_reg)
{
   1791c:	defffd04 	addi	sp,sp,-12
   17920:	df000215 	stw	fp,8(sp)
   17924:	df000204 	addi	fp,sp,8
   17928:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_RE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_RE_OFST);
   1792c:	e0bfff17 	ldw	r2,-4(fp)
   17930:	1080004c 	andi	r2,r2,1
   17934:	e0bffe05 	stb	r2,-8(fp)
	return re;
   17938:	e0bffe03 	ldbu	r2,-8(fp)
}
   1793c:	e037883a 	mov	sp,fp
   17940:	df000017 	ldw	fp,0(sp)
   17944:	dec00104 	addi	sp,sp,4
   17948:	f800283a 	ret

0001794c <read_CE_bit>:

alt_u8 read_CE_bit(alt_u32 ctrl_reg)
{
   1794c:	defffd04 	addi	sp,sp,-12
   17950:	df000215 	stw	fp,8(sp)
   17954:	df000204 	addi	fp,sp,8
   17958:	e13fff15 	stw	r4,-4(fp)
	alt_u8 re = (alt_u8) ((ctrl_reg & ALT_UP_PS2_PORT_CTRL_REG_CE_MSK) >> ALT_UP_PS2_PORT_CTRL_REG_CE_OFST);
   1795c:	e0bfff17 	ldw	r2,-4(fp)
   17960:	1081000c 	andi	r2,r2,1024
   17964:	1004d2ba 	srli	r2,r2,10
   17968:	e0bffe05 	stb	r2,-8(fp)
	return re;
   1796c:	e0bffe03 	ldbu	r2,-8(fp)
}
   17970:	e037883a 	mov	sp,fp
   17974:	df000017 	ldw	fp,0(sp)
   17978:	dec00104 	addi	sp,sp,4
   1797c:	f800283a 	ret

00017980 <read_num_bytes_available>:

alt_u16 read_num_bytes_available(alt_u32 data_reg)
{
   17980:	defffd04 	addi	sp,sp,-12
   17984:	df000215 	stw	fp,8(sp)
   17988:	df000204 	addi	fp,sp,8
   1798c:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = (alt_u16)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RAVAIL_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RAVAIL_OFST);
   17990:	e0bfff17 	ldw	r2,-4(fp)
   17994:	1004d43a 	srli	r2,r2,16
   17998:	e0bffe0d 	sth	r2,-8(fp)
	return ravail;
   1799c:	e0bffe0b 	ldhu	r2,-8(fp)
}
   179a0:	e037883a 	mov	sp,fp
   179a4:	df000017 	ldw	fp,0(sp)
   179a8:	dec00104 	addi	sp,sp,4
   179ac:	f800283a 	ret

000179b0 <read_data_valid>:

alt_u8 read_data_valid(alt_u32 data_reg)
{
   179b0:	defffd04 	addi	sp,sp,-12
   179b4:	df000215 	stw	fp,8(sp)
   179b8:	df000204 	addi	fp,sp,8
   179bc:	e13fff15 	stw	r4,-4(fp)
	alt_u8 rvalid = (alt_u8)((data_reg & ALT_UP_PS2_PORT_DATA_REG_RVALID_MSK ) >> ALT_UP_PS2_PORT_DATA_REG_RVALID_OFST);
   179c0:	e0bfff17 	ldw	r2,-4(fp)
   179c4:	10a0000c 	andi	r2,r2,32768
   179c8:	1004d3fa 	srli	r2,r2,15
   179cc:	e0bffe05 	stb	r2,-8(fp)
	return rvalid;
   179d0:	e0bffe03 	ldbu	r2,-8(fp)
}
   179d4:	e037883a 	mov	sp,fp
   179d8:	df000017 	ldw	fp,0(sp)
   179dc:	dec00104 	addi	sp,sp,4
   179e0:	f800283a 	ret

000179e4 <read_data_byte>:

alt_u8 read_data_byte(alt_u32 data_reg)
{
   179e4:	defffd04 	addi	sp,sp,-12
   179e8:	df000215 	stw	fp,8(sp)
   179ec:	df000204 	addi	fp,sp,8
   179f0:	e13fff15 	stw	r4,-4(fp)
	alt_u8 data = (alt_u8) ( (data_reg & ALT_UP_PS2_PORT_DATA_REG_DATA_MSK) >> ALT_UP_PS2_PORT_DATA_REG_DATA_OFST) ;
   179f4:	e0bfff17 	ldw	r2,-4(fp)
   179f8:	e0bffe05 	stb	r2,-8(fp)
	return data;
   179fc:	e0bffe03 	ldbu	r2,-8(fp)
}
   17a00:	e037883a 	mov	sp,fp
   17a04:	df000017 	ldw	fp,0(sp)
   17a08:	dec00104 	addi	sp,sp,4
   17a0c:	f800283a 	ret

00017a10 <alt_up_ps2_init>:

//////////////////////////////////////////////////////////////////////////////////////////////
// HAL Functions
void alt_up_ps2_init(alt_up_ps2_dev *ps2)
{
   17a10:	defffb04 	addi	sp,sp,-20
   17a14:	dfc00415 	stw	ra,16(sp)
   17a18:	df000315 	stw	fp,12(sp)
   17a1c:	df000304 	addi	fp,sp,12
   17a20:	e13fff15 	stw	r4,-4(fp)
	// initialize the device
	unsigned char byte;
	//send the reset request, wait for ACK
	int status = alt_up_ps2_write_data_byte_with_ack(ps2, 0xff);
   17a24:	01403fc4 	movi	r5,255
   17a28:	e13fff17 	ldw	r4,-4(fp)
   17a2c:	0017c700 	call	17c70 <alt_up_ps2_write_data_byte_with_ack>
   17a30:	e0bffd15 	stw	r2,-12(fp)
	if (status == 0)
   17a34:	e0bffd17 	ldw	r2,-12(fp)
   17a38:	1000211e 	bne	r2,zero,17ac0 <alt_up_ps2_init+0xb0>
	{
		// reset succeed, now try to get the BAT result, AA means passed
		status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17a3c:	e0bffe04 	addi	r2,fp,-8
   17a40:	100b883a 	mov	r5,r2
   17a44:	e13fff17 	ldw	r4,-4(fp)
   17a48:	0017cd40 	call	17cd4 <alt_up_ps2_read_data_byte_timeout>
   17a4c:	e0bffd15 	stw	r2,-12(fp)
		if (status == 0 && byte == 0xAA)
   17a50:	e0bffd17 	ldw	r2,-12(fp)
   17a54:	10001a1e 	bne	r2,zero,17ac0 <alt_up_ps2_init+0xb0>
   17a58:	e0bffe03 	ldbu	r2,-8(fp)
   17a5c:	10803fcc 	andi	r2,r2,255
   17a60:	10802a98 	cmpnei	r2,r2,170
   17a64:	1000161e 	bne	r2,zero,17ac0 <alt_up_ps2_init+0xb0>
		{
			//get the 2nd byte
			status = alt_up_ps2_read_data_byte_timeout(ps2, &byte);
   17a68:	e0bffe04 	addi	r2,fp,-8
   17a6c:	100b883a 	mov	r5,r2
   17a70:	e13fff17 	ldw	r4,-4(fp)
   17a74:	0017cd40 	call	17cd4 <alt_up_ps2_read_data_byte_timeout>
   17a78:	e0bffd15 	stw	r2,-12(fp)
			if (status == -ETIMEDOUT)
   17a7c:	e0bffd17 	ldw	r2,-12(fp)
   17a80:	10bfe318 	cmpnei	r2,r2,-116
   17a84:	1000041e 	bne	r2,zero,17a98 <alt_up_ps2_init+0x88>
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
   17a88:	e0bfff17 	ldw	r2,-4(fp)
   17a8c:	00c00044 	movi	r3,1
   17a90:	10c00d15 	stw	r3,52(r2)
				ps2->device_type = PS2_MOUSE;
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
			}
		}
	}
}
   17a94:	00000a06 	br	17ac0 <alt_up_ps2_init+0xb0>
			if (status == -ETIMEDOUT)
			{
				//for keyboard, only 2 bytes are sent(ACK, PASS/FAIL), so timeout
				ps2->device_type = PS2_KEYBOARD;
			}
			else if (status == 0 && byte == 0x00)
   17a98:	e0bffd17 	ldw	r2,-12(fp)
   17a9c:	1000081e 	bne	r2,zero,17ac0 <alt_up_ps2_init+0xb0>
   17aa0:	e0bffe03 	ldbu	r2,-8(fp)
   17aa4:	10803fcc 	andi	r2,r2,255
   17aa8:	1000051e 	bne	r2,zero,17ac0 <alt_up_ps2_init+0xb0>
			{
				//for mouse, it will sent out 0x00 after sending out ACK and PASS/FAIL.
				ps2->device_type = PS2_MOUSE;
   17aac:	e0bfff17 	ldw	r2,-4(fp)
   17ab0:	10000d15 	stw	zero,52(r2)
				(void) alt_up_ps2_write_data_byte (ps2, 0xf4); // enable data from mouse
   17ab4:	01403d04 	movi	r5,244
   17ab8:	e13fff17 	ldw	r4,-4(fp)
   17abc:	0017b940 	call	17b94 <alt_up_ps2_write_data_byte>
			}
		}
	}
}
   17ac0:	0001883a 	nop
   17ac4:	e037883a 	mov	sp,fp
   17ac8:	dfc00117 	ldw	ra,4(sp)
   17acc:	df000017 	ldw	fp,0(sp)
   17ad0:	dec00204 	addi	sp,sp,8
   17ad4:	f800283a 	ret

00017ad8 <alt_up_ps2_enable_read_interrupt>:

void alt_up_ps2_enable_read_interrupt(alt_up_ps2_dev *ps2)
{
   17ad8:	defffd04 	addi	sp,sp,-12
   17adc:	df000215 	stw	fp,8(sp)
   17ae0:	df000204 	addi	fp,sp,8
   17ae4:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   17ae8:	e0bfff17 	ldw	r2,-4(fp)
   17aec:	10800a17 	ldw	r2,40(r2)
   17af0:	10800104 	addi	r2,r2,4
   17af4:	10800037 	ldwio	r2,0(r2)
   17af8:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17afc:	e0bffe17 	ldw	r2,-8(fp)
   17b00:	10800054 	ori	r2,r2,1
   17b04:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17b08:	e0bfff17 	ldw	r2,-4(fp)
   17b0c:	10800a17 	ldw	r2,40(r2)
   17b10:	10800104 	addi	r2,r2,4
   17b14:	1007883a 	mov	r3,r2
   17b18:	e0bffe17 	ldw	r2,-8(fp)
   17b1c:	18800035 	stwio	r2,0(r3)
}
   17b20:	0001883a 	nop
   17b24:	e037883a 	mov	sp,fp
   17b28:	df000017 	ldw	fp,0(sp)
   17b2c:	dec00104 	addi	sp,sp,4
   17b30:	f800283a 	ret

00017b34 <alt_up_ps2_disable_read_interrupt>:

void alt_up_ps2_disable_read_interrupt(alt_up_ps2_dev *ps2)
{
   17b34:	defffd04 	addi	sp,sp,-12
   17b38:	df000215 	stw	fp,8(sp)
   17b3c:	df000204 	addi	fp,sp,8
   17b40:	e13fff15 	stw	r4,-4(fp)
	unsigned int ctrl_reg;
	ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base); 
   17b44:	e0bfff17 	ldw	r2,-4(fp)
   17b48:	10800a17 	ldw	r2,40(r2)
   17b4c:	10800104 	addi	r2,r2,4
   17b50:	10800037 	ldwio	r2,0(r2)
   17b54:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_PS2_PORT_CTRL_REG_RE_MSK;
   17b58:	e0fffe17 	ldw	r3,-8(fp)
   17b5c:	00bfff84 	movi	r2,-2
   17b60:	1884703a 	and	r2,r3,r2
   17b64:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_PS2_PORT_CTRL_REG(ps2->base, ctrl_reg);
   17b68:	e0bfff17 	ldw	r2,-4(fp)
   17b6c:	10800a17 	ldw	r2,40(r2)
   17b70:	10800104 	addi	r2,r2,4
   17b74:	1007883a 	mov	r3,r2
   17b78:	e0bffe17 	ldw	r2,-8(fp)
   17b7c:	18800035 	stwio	r2,0(r3)
}
   17b80:	0001883a 	nop
   17b84:	e037883a 	mov	sp,fp
   17b88:	df000017 	ldw	fp,0(sp)
   17b8c:	dec00104 	addi	sp,sp,4
   17b90:	f800283a 	ret

00017b94 <alt_up_ps2_write_data_byte>:

int alt_up_ps2_write_data_byte(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17b94:	defffb04 	addi	sp,sp,-20
   17b98:	dfc00415 	stw	ra,16(sp)
   17b9c:	df000315 	stw	fp,12(sp)
   17ba0:	df000304 	addi	fp,sp,12
   17ba4:	e13ffe15 	stw	r4,-8(fp)
   17ba8:	2805883a 	mov	r2,r5
   17bac:	e0bfff05 	stb	r2,-4(fp)
	//note: data are only located at the lower 8 bits
	//note: the software send command to the PS2 peripheral through the data
	//		register rather than the control register
	IOWR_ALT_UP_PS2_PORT_DATA(ps2->base, byte);
   17bb0:	e0bffe17 	ldw	r2,-8(fp)
   17bb4:	10800a17 	ldw	r2,40(r2)
   17bb8:	1007883a 	mov	r3,r2
   17bbc:	e0bfff03 	ldbu	r2,-4(fp)
   17bc0:	18800025 	stbio	r2,0(r3)
	alt_u32 ctrl_reg = IORD_ALT_UP_PS2_PORT_CTRL_REG(ps2->base);
   17bc4:	e0bffe17 	ldw	r2,-8(fp)
   17bc8:	10800a17 	ldw	r2,40(r2)
   17bcc:	10800104 	addi	r2,r2,4
   17bd0:	10800037 	ldwio	r2,0(r2)
   17bd4:	e0bffd15 	stw	r2,-12(fp)
	if (read_CE_bit(ctrl_reg))
   17bd8:	e13ffd17 	ldw	r4,-12(fp)
   17bdc:	001794c0 	call	1794c <read_CE_bit>
   17be0:	10803fcc 	andi	r2,r2,255
   17be4:	10000226 	beq	r2,zero,17bf0 <alt_up_ps2_write_data_byte+0x5c>
	{
		//CE bit is set --> error occurs on sending commands
		return -EIO;
   17be8:	00bffec4 	movi	r2,-5
   17bec:	00000106 	br	17bf4 <alt_up_ps2_write_data_byte+0x60>
	}
	return 0;
   17bf0:	0005883a 	mov	r2,zero
}
   17bf4:	e037883a 	mov	sp,fp
   17bf8:	dfc00117 	ldw	ra,4(sp)
   17bfc:	df000017 	ldw	fp,0(sp)
   17c00:	dec00204 	addi	sp,sp,8
   17c04:	f800283a 	ret

00017c08 <alt_up_ps2_wait_for_ack>:

int alt_up_ps2_wait_for_ack(alt_up_ps2_dev *ps2)
{
   17c08:	defffc04 	addi	sp,sp,-16
   17c0c:	dfc00315 	stw	ra,12(sp)
   17c10:	df000215 	stw	fp,8(sp)
   17c14:	df000204 	addi	fp,sp,8
   17c18:	e13fff15 	stw	r4,-4(fp)
	unsigned char data = 0;
   17c1c:	e03ffe45 	stb	zero,-7(fp)
	unsigned char status = 0;
   17c20:	e03ffe05 	stb	zero,-8(fp)
	do
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, &data); 
   17c24:	e0bffe44 	addi	r2,fp,-7
   17c28:	100b883a 	mov	r5,r2
   17c2c:	e13fff17 	ldw	r4,-4(fp)
   17c30:	0017cd40 	call	17cd4 <alt_up_ps2_read_data_byte_timeout>
   17c34:	e0bffe05 	stb	r2,-8(fp)
		if ( status == 0)
   17c38:	e0bffe03 	ldbu	r2,-8(fp)
   17c3c:	1000061e 	bne	r2,zero,17c58 <alt_up_ps2_wait_for_ack+0x50>
		{
			if (data == PS2_ACK)
   17c40:	e0bffe43 	ldbu	r2,-7(fp)
   17c44:	10803fcc 	andi	r2,r2,255
   17c48:	10803e98 	cmpnei	r2,r2,250
   17c4c:	103ff51e 	bne	r2,zero,17c24 <__alt_data_end+0xf0017c24>
				return 0;
   17c50:	0005883a 	mov	r2,zero
   17c54:	00000106 	br	17c5c <alt_up_ps2_wait_for_ack+0x54>
		}
		else 
		{
			return status;
   17c58:	e0bffe03 	ldbu	r2,-8(fp)
		}
	} while(1);
	return -ETIMEDOUT;
}
   17c5c:	e037883a 	mov	sp,fp
   17c60:	dfc00117 	ldw	ra,4(sp)
   17c64:	df000017 	ldw	fp,0(sp)
   17c68:	dec00204 	addi	sp,sp,8
   17c6c:	f800283a 	ret

00017c70 <alt_up_ps2_write_data_byte_with_ack>:

int alt_up_ps2_write_data_byte_with_ack(alt_up_ps2_dev *ps2, unsigned char byte)
{
   17c70:	defffa04 	addi	sp,sp,-24
   17c74:	dfc00515 	stw	ra,20(sp)
   17c78:	df000415 	stw	fp,16(sp)
   17c7c:	df000404 	addi	fp,sp,16
   17c80:	e13ffe15 	stw	r4,-8(fp)
   17c84:	2805883a 	mov	r2,r5
   17c88:	e0bfff05 	stb	r2,-4(fp)
	int send_status = alt_up_ps2_write_data_byte(ps2, byte);
   17c8c:	e0bfff03 	ldbu	r2,-4(fp)
   17c90:	100b883a 	mov	r5,r2
   17c94:	e13ffe17 	ldw	r4,-8(fp)
   17c98:	0017b940 	call	17b94 <alt_up_ps2_write_data_byte>
   17c9c:	e0bffc15 	stw	r2,-16(fp)
	if ( send_status != 0)
   17ca0:	e0bffc17 	ldw	r2,-16(fp)
   17ca4:	10000226 	beq	r2,zero,17cb0 <alt_up_ps2_write_data_byte_with_ack+0x40>
		// return on sending error
		return send_status;
   17ca8:	e0bffc17 	ldw	r2,-16(fp)
   17cac:	00000406 	br	17cc0 <alt_up_ps2_write_data_byte_with_ack+0x50>

	int ack_status = alt_up_ps2_wait_for_ack(ps2);
   17cb0:	e13ffe17 	ldw	r4,-8(fp)
   17cb4:	0017c080 	call	17c08 <alt_up_ps2_wait_for_ack>
   17cb8:	e0bffd15 	stw	r2,-12(fp)
	return ack_status;
   17cbc:	e0bffd17 	ldw	r2,-12(fp)
}
   17cc0:	e037883a 	mov	sp,fp
   17cc4:	dfc00117 	ldw	ra,4(sp)
   17cc8:	df000017 	ldw	fp,0(sp)
   17ccc:	dec00204 	addi	sp,sp,8
   17cd0:	f800283a 	ret

00017cd4 <alt_up_ps2_read_data_byte_timeout>:

int alt_up_ps2_read_data_byte_timeout(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17cd4:	defffa04 	addi	sp,sp,-24
   17cd8:	dfc00515 	stw	ra,20(sp)
   17cdc:	df000415 	stw	fp,16(sp)
   17ce0:	df000404 	addi	fp,sp,16
   17ce4:	e13ffe15 	stw	r4,-8(fp)
   17ce8:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17cec:	e03ffd15 	stw	zero,-12(fp)
	unsigned int count = 0;
   17cf0:	e03ffc15 	stw	zero,-16(fp)
	do {
		count++;
   17cf4:	e0bffc17 	ldw	r2,-16(fp)
   17cf8:	10800044 	addi	r2,r2,1
   17cfc:	e0bffc15 	stw	r2,-16(fp)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17d00:	e0bffe17 	ldw	r2,-8(fp)
   17d04:	10800a17 	ldw	r2,40(r2)
   17d08:	10800037 	ldwio	r2,0(r2)
   17d0c:	e0bffd15 	stw	r2,-12(fp)
		if (read_data_valid(data_reg))
   17d10:	e13ffd17 	ldw	r4,-12(fp)
   17d14:	00179b00 	call	179b0 <read_data_valid>
   17d18:	10803fcc 	andi	r2,r2,255
   17d1c:	10000726 	beq	r2,zero,17d3c <alt_up_ps2_read_data_byte_timeout+0x68>
		{
			*byte = read_data_byte(data_reg);
   17d20:	e13ffd17 	ldw	r4,-12(fp)
   17d24:	00179e40 	call	179e4 <read_data_byte>
   17d28:	1007883a 	mov	r3,r2
   17d2c:	e0bfff17 	ldw	r2,-4(fp)
   17d30:	10c00005 	stb	r3,0(r2)
			return 0;
   17d34:	0005883a 	mov	r2,zero
   17d38:	00000806 	br	17d5c <alt_up_ps2_read_data_byte_timeout+0x88>
		}
		//timeout = 0 means to disable the timeout
		if ( ps2->timeout != 0 && count > ps2->timeout)
   17d3c:	e0bffe17 	ldw	r2,-8(fp)
   17d40:	10800c17 	ldw	r2,48(r2)
   17d44:	103feb26 	beq	r2,zero,17cf4 <__alt_data_end+0xf0017cf4>
   17d48:	e0bffe17 	ldw	r2,-8(fp)
   17d4c:	10c00c17 	ldw	r3,48(r2)
   17d50:	e0bffc17 	ldw	r2,-16(fp)
   17d54:	18bfe72e 	bgeu	r3,r2,17cf4 <__alt_data_end+0xf0017cf4>
		{
			return -ETIMEDOUT;
   17d58:	00bfe304 	movi	r2,-116
		}
	} while (1);
}
   17d5c:	e037883a 	mov	sp,fp
   17d60:	dfc00117 	ldw	ra,4(sp)
   17d64:	df000017 	ldw	fp,0(sp)
   17d68:	dec00204 	addi	sp,sp,8
   17d6c:	f800283a 	ret

00017d70 <alt_up_ps2_read_data_byte>:

int alt_up_ps2_read_data_byte(alt_up_ps2_dev *ps2, unsigned char *byte)
{
   17d70:	defffb04 	addi	sp,sp,-20
   17d74:	dfc00415 	stw	ra,16(sp)
   17d78:	df000315 	stw	fp,12(sp)
   17d7c:	df000304 	addi	fp,sp,12
   17d80:	e13ffe15 	stw	r4,-8(fp)
   17d84:	e17fff15 	stw	r5,-4(fp)
	unsigned int data_reg = 0; 
   17d88:	e03ffd15 	stw	zero,-12(fp)
	data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17d8c:	e0bffe17 	ldw	r2,-8(fp)
   17d90:	10800a17 	ldw	r2,40(r2)
   17d94:	10800037 	ldwio	r2,0(r2)
   17d98:	e0bffd15 	stw	r2,-12(fp)
	if (read_data_valid(data_reg))
   17d9c:	e13ffd17 	ldw	r4,-12(fp)
   17da0:	00179b00 	call	179b0 <read_data_valid>
   17da4:	10803fcc 	andi	r2,r2,255
   17da8:	10000726 	beq	r2,zero,17dc8 <alt_up_ps2_read_data_byte+0x58>
	{
		*byte = read_data_byte(data_reg);
   17dac:	e13ffd17 	ldw	r4,-12(fp)
   17db0:	00179e40 	call	179e4 <read_data_byte>
   17db4:	1007883a 	mov	r3,r2
   17db8:	e0bfff17 	ldw	r2,-4(fp)
   17dbc:	10c00005 	stb	r3,0(r2)
		return 0;
   17dc0:	0005883a 	mov	r2,zero
   17dc4:	00000106 	br	17dcc <alt_up_ps2_read_data_byte+0x5c>
	}
	return -1;
   17dc8:	00bfffc4 	movi	r2,-1
}
   17dcc:	e037883a 	mov	sp,fp
   17dd0:	dfc00117 	ldw	ra,4(sp)
   17dd4:	df000017 	ldw	fp,0(sp)
   17dd8:	dec00204 	addi	sp,sp,8
   17ddc:	f800283a 	ret

00017de0 <alt_up_ps2_clear_fifo>:

void alt_up_ps2_clear_fifo(alt_up_ps2_dev *ps2)
{
   17de0:	defffb04 	addi	sp,sp,-20
   17de4:	dfc00415 	stw	ra,16(sp)
   17de8:	df000315 	stw	fp,12(sp)
   17dec:	df000304 	addi	fp,sp,12
   17df0:	e13fff15 	stw	r4,-4(fp)
	// The DATA byte of the data register will be automatically cleared after a read
	// So we simply keep reading it until there are no available bytes
	alt_u16 num = 0;
   17df4:	e03ffd0d 	sth	zero,-12(fp)
	unsigned int data_reg = 0;
   17df8:	e03ffe15 	stw	zero,-8(fp)
	do
	{
		// read the data register (the DATA byte is cleared)
		data_reg = IORD_ALT_UP_PS2_PORT_DATA_REG(ps2->base);
   17dfc:	e0bfff17 	ldw	r2,-4(fp)
   17e00:	10800a17 	ldw	r2,40(r2)
   17e04:	10800037 	ldwio	r2,0(r2)
   17e08:	e0bffe15 	stw	r2,-8(fp)
		// get the number of available bytes from the RAVAIL part of data register
		num = read_num_bytes_available(data_reg);
   17e0c:	e13ffe17 	ldw	r4,-8(fp)
   17e10:	00179800 	call	17980 <read_num_bytes_available>
   17e14:	e0bffd0d 	sth	r2,-12(fp)
	} while (num > 0);
   17e18:	e0bffd0b 	ldhu	r2,-12(fp)
   17e1c:	103ff71e 	bne	r2,zero,17dfc <__alt_data_end+0xf0017dfc>
}
   17e20:	0001883a 	nop
   17e24:	e037883a 	mov	sp,fp
   17e28:	dfc00117 	ldw	ra,4(sp)
   17e2c:	df000017 	ldw	fp,0(sp)
   17e30:	dec00204 	addi	sp,sp,8
   17e34:	f800283a 	ret

00017e38 <alt_up_ps2_read_fd>:

//////////////////////////////////////////////////////////////
// FD Functions
int alt_up_ps2_read_fd (alt_fd* fd, char* ptr, int len)
{
   17e38:	defff804 	addi	sp,sp,-32
   17e3c:	dfc00715 	stw	ra,28(sp)
   17e40:	df000615 	stw	fp,24(sp)
   17e44:	df000604 	addi	fp,sp,24
   17e48:	e13ffd15 	stw	r4,-12(fp)
   17e4c:	e17ffe15 	stw	r5,-8(fp)
   17e50:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17e54:	e0bffd17 	ldw	r2,-12(fp)
   17e58:	10800017 	ldw	r2,0(r2)
   17e5c:	e0bffa15 	stw	r2,-24(fp)
	int status = 0;
   17e60:	e03ffb15 	stw	zero,-20(fp)
	int count = 0;
   17e64:	e03ffc15 	stw	zero,-16(fp)
	while (count < len);
   17e68:	e0fffc17 	ldw	r3,-16(fp)
   17e6c:	e0bfff17 	ldw	r2,-4(fp)
   17e70:	18bffd16 	blt	r3,r2,17e68 <__alt_data_end+0xf0017e68>
	{
		status = alt_up_ps2_read_data_byte_timeout(ps2, (unsigned char *)ptr++);
   17e74:	e0bffe17 	ldw	r2,-8(fp)
   17e78:	10c00044 	addi	r3,r2,1
   17e7c:	e0fffe15 	stw	r3,-8(fp)
   17e80:	100b883a 	mov	r5,r2
   17e84:	e13ffa17 	ldw	r4,-24(fp)
   17e88:	0017cd40 	call	17cd4 <alt_up_ps2_read_data_byte_timeout>
   17e8c:	e0bffb15 	stw	r2,-20(fp)
		if (status!=0)
   17e90:	e0bffb17 	ldw	r2,-20(fp)
   17e94:	10000226 	beq	r2,zero,17ea0 <alt_up_ps2_read_fd+0x68>
			return count;
   17e98:	e0bffc17 	ldw	r2,-16(fp)
   17e9c:	00000406 	br	17eb0 <alt_up_ps2_read_fd+0x78>
		count++;
   17ea0:	e0bffc17 	ldw	r2,-16(fp)
   17ea4:	10800044 	addi	r2,r2,1
   17ea8:	e0bffc15 	stw	r2,-16(fp)
	} 
	return count;
   17eac:	e0bffc17 	ldw	r2,-16(fp)
}
   17eb0:	e037883a 	mov	sp,fp
   17eb4:	dfc00117 	ldw	ra,4(sp)
   17eb8:	df000017 	ldw	fp,0(sp)
   17ebc:	dec00204 	addi	sp,sp,8
   17ec0:	f800283a 	ret

00017ec4 <alt_up_ps2_write_fd>:

int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
   17ec4:	defff804 	addi	sp,sp,-32
   17ec8:	dfc00715 	stw	ra,28(sp)
   17ecc:	df000615 	stw	fp,24(sp)
   17ed0:	df000604 	addi	fp,sp,24
   17ed4:	e13ffd15 	stw	r4,-12(fp)
   17ed8:	e17ffe15 	stw	r5,-8(fp)
   17edc:	e1bfff15 	stw	r6,-4(fp)
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
   17ee0:	e0bffd17 	ldw	r2,-12(fp)
   17ee4:	10800017 	ldw	r2,0(r2)
   17ee8:	e0bffb15 	stw	r2,-20(fp)
	int status = 0;
   17eec:	e03ffc15 	stw	zero,-16(fp)
	int count = 0;
   17ef0:	e03ffa15 	stw	zero,-24(fp)
	while (count < len)
   17ef4:	00001006 	br	17f38 <alt_up_ps2_write_fd+0x74>
	{
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
   17ef8:	e0bffe17 	ldw	r2,-8(fp)
   17efc:	10c00044 	addi	r3,r2,1
   17f00:	e0fffe15 	stw	r3,-8(fp)
   17f04:	10800003 	ldbu	r2,0(r2)
   17f08:	10803fcc 	andi	r2,r2,255
   17f0c:	100b883a 	mov	r5,r2
   17f10:	e13ffb17 	ldw	r4,-20(fp)
   17f14:	0017b940 	call	17b94 <alt_up_ps2_write_data_byte>
   17f18:	e0bffc15 	stw	r2,-16(fp)
		if (status!=0)
   17f1c:	e0bffc17 	ldw	r2,-16(fp)
   17f20:	10000226 	beq	r2,zero,17f2c <alt_up_ps2_write_fd+0x68>
			return count;
   17f24:	e0bffa17 	ldw	r2,-24(fp)
   17f28:	00000706 	br	17f48 <alt_up_ps2_write_fd+0x84>
		count++;
   17f2c:	e0bffa17 	ldw	r2,-24(fp)
   17f30:	10800044 	addi	r2,r2,1
   17f34:	e0bffa15 	stw	r2,-24(fp)
int alt_up_ps2_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_ps2_dev *ps2 = (alt_up_ps2_dev*) fd->dev;
	int status = 0;
	int count = 0;
	while (count < len)
   17f38:	e0fffa17 	ldw	r3,-24(fp)
   17f3c:	e0bfff17 	ldw	r2,-4(fp)
   17f40:	18bfed16 	blt	r3,r2,17ef8 <__alt_data_end+0xf0017ef8>
		status = alt_up_ps2_write_data_byte(ps2, *(ptr++) );
		if (status!=0)
			return count;
		count++;
	}
	return count;
   17f44:	e0bffa17 	ldw	r2,-24(fp)
}
   17f48:	e037883a 	mov	sp,fp
   17f4c:	dfc00117 	ldw	ra,4(sp)
   17f50:	df000017 	ldw	fp,0(sp)
   17f54:	dec00204 	addi	sp,sp,8
   17f58:	f800283a 	ret

00017f5c <alt_up_ps2_open_dev>:

alt_up_ps2_dev* alt_up_ps2_open_dev(const char* name)
{
   17f5c:	defffc04 	addi	sp,sp,-16
   17f60:	dfc00315 	stw	ra,12(sp)
   17f64:	df000215 	stw	fp,8(sp)
   17f68:	df000204 	addi	fp,sp,8
   17f6c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_ps2_dev *dev = (alt_up_ps2_dev*)alt_find_dev(name, &alt_dev_list);
   17f70:	d1601004 	addi	r5,gp,-32704
   17f74:	e13fff17 	ldw	r4,-4(fp)
   17f78:	00185bc0 	call	185bc <alt_find_dev>
   17f7c:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   17f80:	e0bffe17 	ldw	r2,-8(fp)
}
   17f84:	e037883a 	mov	sp,fp
   17f88:	dfc00117 	ldw	ra,4(sp)
   17f8c:	df000017 	ldw	fp,0(sp)
   17f90:	dec00204 	addi	sp,sp,8
   17f94:	f800283a 	ret

00017f98 <alt_up_char_buffer_init>:
#include <priv/alt_file.h>

#include "altera_up_avalon_video_character_buffer_with_dma.h"
#include "altera_up_avalon_video_character_buffer_with_dma_regs.h"

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
   17f98:	defffc04 	addi	sp,sp,-16
   17f9c:	dfc00315 	stw	ra,12(sp)
   17fa0:	df000215 	stw	fp,8(sp)
   17fa4:	df000204 	addi	fp,sp,8
   17fa8:	e13fff15 	stw	r4,-4(fp)
	char * name;
	name = (char *) char_buffer->dev.name;
   17fac:	e0bfff17 	ldw	r2,-4(fp)
   17fb0:	10800217 	ldw	r2,8(r2)
   17fb4:	e0bffe15 	stw	r2,-8(fp)

	for ( ; (*name) != '\0'; name++) {
   17fb8:	00000b06 	br	17fe8 <alt_up_char_buffer_init+0x50>
		if (strcmp(name, "_avalon_char_buffer_slave") == 0) {
   17fbc:	01420034 	movhi	r5,2048
   17fc0:	29413c04 	addi	r5,r5,1264
   17fc4:	e13ffe17 	ldw	r4,-8(fp)
   17fc8:	000e5ac0 	call	e5ac <strcmp>
   17fcc:	1000031e 	bne	r2,zero,17fdc <alt_up_char_buffer_init+0x44>
			(*name) = '\0';
   17fd0:	e0bffe17 	ldw	r2,-8(fp)
   17fd4:	10000005 	stb	zero,0(r2)
			break;
   17fd8:	00000906 	br	18000 <alt_up_char_buffer_init+0x68>

void alt_up_char_buffer_init(alt_up_char_buffer_dev *char_buffer) {
	char * name;
	name = (char *) char_buffer->dev.name;

	for ( ; (*name) != '\0'; name++) {
   17fdc:	e0bffe17 	ldw	r2,-8(fp)
   17fe0:	10800044 	addi	r2,r2,1
   17fe4:	e0bffe15 	stw	r2,-8(fp)
   17fe8:	e0bffe17 	ldw	r2,-8(fp)
   17fec:	10800003 	ldbu	r2,0(r2)
   17ff0:	10803fcc 	andi	r2,r2,255
   17ff4:	1080201c 	xori	r2,r2,128
   17ff8:	10bfe004 	addi	r2,r2,-128
   17ffc:	103fef1e 	bne	r2,zero,17fbc <__alt_data_end+0xf0017fbc>
			(*name) = '\0';
			break;
		}
	}
	
	return;
   18000:	0001883a 	nop
}
   18004:	e037883a 	mov	sp,fp
   18008:	dfc00117 	ldw	ra,4(sp)
   1800c:	df000017 	ldw	fp,0(sp)
   18010:	dec00204 	addi	sp,sp,8
   18014:	f800283a 	ret

00018018 <alt_up_char_buffer_open_dev>:

alt_up_char_buffer_dev* alt_up_char_buffer_open_dev(const char* name) {
   18018:	defffc04 	addi	sp,sp,-16
   1801c:	dfc00315 	stw	ra,12(sp)
   18020:	df000215 	stw	fp,8(sp)
   18024:	df000204 	addi	fp,sp,8
   18028:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_char_buffer_dev *dev = (alt_up_char_buffer_dev *)alt_find_dev(name, &alt_dev_list);
   1802c:	d1601004 	addi	r5,gp,-32704
   18030:	e13fff17 	ldw	r4,-4(fp)
   18034:	00185bc0 	call	185bc <alt_find_dev>
   18038:	e0bffe15 	stw	r2,-8(fp)

  return dev;
   1803c:	e0bffe17 	ldw	r2,-8(fp)
}
   18040:	e037883a 	mov	sp,fp
   18044:	dfc00117 	ldw	ra,4(sp)
   18048:	df000017 	ldw	fp,0(sp)
   1804c:	dec00204 	addi	sp,sp,8
   18050:	f800283a 	ret

00018054 <alt_up_char_buffer_draw>:

int alt_up_char_buffer_draw(alt_up_char_buffer_dev *char_buffer, unsigned char ch, 
	unsigned int x, unsigned int y) {
   18054:	defffa04 	addi	sp,sp,-24
   18058:	df000515 	stw	fp,20(sp)
   1805c:	df000504 	addi	fp,sp,20
   18060:	e13ffc15 	stw	r4,-16(fp)
   18064:	2805883a 	mov	r2,r5
   18068:	e1bffe15 	stw	r6,-8(fp)
   1806c:	e1ffff15 	stw	r7,-4(fp)
   18070:	e0bffd05 	stb	r2,-12(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   18074:	e0bffc17 	ldw	r2,-16(fp)
   18078:	10800c17 	ldw	r2,48(r2)
   1807c:	e0fffe17 	ldw	r3,-8(fp)
   18080:	1880042e 	bgeu	r3,r2,18094 <alt_up_char_buffer_draw+0x40>
   18084:	e0bffc17 	ldw	r2,-16(fp)
   18088:	10800d17 	ldw	r2,52(r2)
   1808c:	e0ffff17 	ldw	r3,-4(fp)
   18090:	18800236 	bltu	r3,r2,1809c <alt_up_char_buffer_draw+0x48>
		return -1;
   18094:	00bfffc4 	movi	r2,-1
   18098:	00001d06 	br	18110 <alt_up_char_buffer_draw+0xbc>
	
	unsigned int addr = 0;
   1809c:	e03ffb15 	stw	zero,-20(fp)
	addr |= ((x & char_buffer->x_coord_mask) << char_buffer->x_coord_offset);
   180a0:	e0bffc17 	ldw	r2,-16(fp)
   180a4:	10c00f17 	ldw	r3,60(r2)
   180a8:	e0bffe17 	ldw	r2,-8(fp)
   180ac:	1886703a 	and	r3,r3,r2
   180b0:	e0bffc17 	ldw	r2,-16(fp)
   180b4:	10800e17 	ldw	r2,56(r2)
   180b8:	1884983a 	sll	r2,r3,r2
   180bc:	e0fffb17 	ldw	r3,-20(fp)
   180c0:	1884b03a 	or	r2,r3,r2
   180c4:	e0bffb15 	stw	r2,-20(fp)
	addr |= ((y & char_buffer->y_coord_mask) << char_buffer->y_coord_offset);
   180c8:	e0bffc17 	ldw	r2,-16(fp)
   180cc:	10c01117 	ldw	r3,68(r2)
   180d0:	e0bfff17 	ldw	r2,-4(fp)
   180d4:	1886703a 	and	r3,r3,r2
   180d8:	e0bffc17 	ldw	r2,-16(fp)
   180dc:	10801017 	ldw	r2,64(r2)
   180e0:	1884983a 	sll	r2,r3,r2
   180e4:	e0fffb17 	ldw	r3,-20(fp)
   180e8:	1884b03a 	or	r2,r3,r2
   180ec:	e0bffb15 	stw	r2,-20(fp)
	IOWR_8DIRECT(char_buffer->buffer_base, addr, ch);
   180f0:	e0bffc17 	ldw	r2,-16(fp)
   180f4:	10c00b17 	ldw	r3,44(r2)
   180f8:	e0bffb17 	ldw	r2,-20(fp)
   180fc:	1885883a 	add	r2,r3,r2
   18100:	1007883a 	mov	r3,r2
   18104:	e0bffd03 	ldbu	r2,-12(fp)
   18108:	18800025 	stbio	r2,0(r3)

	return 0;
   1810c:	0005883a 	mov	r2,zero
}
   18110:	e037883a 	mov	sp,fp
   18114:	df000017 	ldw	fp,0(sp)
   18118:	dec00104 	addi	sp,sp,4
   1811c:	f800283a 	ret

00018120 <alt_up_char_buffer_string>:

int alt_up_char_buffer_string(alt_up_char_buffer_dev *char_buffer, const char *ptr, 
	unsigned int x, unsigned int y) {
   18120:	defffa04 	addi	sp,sp,-24
   18124:	df000515 	stw	fp,20(sp)
   18128:	df000504 	addi	fp,sp,20
   1812c:	e13ffc15 	stw	r4,-16(fp)
   18130:	e17ffd15 	stw	r5,-12(fp)
   18134:	e1bffe15 	stw	r6,-8(fp)
   18138:	e1ffff15 	stw	r7,-4(fp)
	// boundary check
	if (x >= char_buffer->x_resolution || y >= char_buffer->y_resolution )
   1813c:	e0bffc17 	ldw	r2,-16(fp)
   18140:	10800c17 	ldw	r2,48(r2)
   18144:	e0fffe17 	ldw	r3,-8(fp)
   18148:	1880042e 	bgeu	r3,r2,1815c <alt_up_char_buffer_string+0x3c>
   1814c:	e0bffc17 	ldw	r2,-16(fp)
   18150:	10800d17 	ldw	r2,52(r2)
   18154:	e0ffff17 	ldw	r3,-4(fp)
   18158:	18800236 	bltu	r3,r2,18164 <alt_up_char_buffer_string+0x44>
		return -1;
   1815c:	00bfffc4 	movi	r2,-1
   18160:	00002a06 	br	1820c <alt_up_char_buffer_string+0xec>
	
	unsigned int offset = 0;
   18164:	e03ffb15 	stw	zero,-20(fp)
	offset = (y << char_buffer->y_coord_offset) + x;
   18168:	e0bffc17 	ldw	r2,-16(fp)
   1816c:	10801017 	ldw	r2,64(r2)
   18170:	e0ffff17 	ldw	r3,-4(fp)
   18174:	1886983a 	sll	r3,r3,r2
   18178:	e0bffe17 	ldw	r2,-8(fp)
   1817c:	1885883a 	add	r2,r3,r2
   18180:	e0bffb15 	stw	r2,-20(fp)

	while ( *ptr )
   18184:	00001a06 	br	181f0 <alt_up_char_buffer_string+0xd0>
	{
		IOWR_8DIRECT(char_buffer->buffer_base, offset, *ptr);
   18188:	e0bffc17 	ldw	r2,-16(fp)
   1818c:	10c00b17 	ldw	r3,44(r2)
   18190:	e0bffb17 	ldw	r2,-20(fp)
   18194:	1885883a 	add	r2,r3,r2
   18198:	1007883a 	mov	r3,r2
   1819c:	e0bffd17 	ldw	r2,-12(fp)
   181a0:	10800003 	ldbu	r2,0(r2)
   181a4:	10803fcc 	andi	r2,r2,255
   181a8:	1080201c 	xori	r2,r2,128
   181ac:	10bfe004 	addi	r2,r2,-128
   181b0:	18800025 	stbio	r2,0(r3)
		++ptr;
   181b4:	e0bffd17 	ldw	r2,-12(fp)
   181b8:	10800044 	addi	r2,r2,1
   181bc:	e0bffd15 	stw	r2,-12(fp)
		if (++x >= char_buffer->x_resolution)
   181c0:	e0bffe17 	ldw	r2,-8(fp)
   181c4:	10800044 	addi	r2,r2,1
   181c8:	e0bffe15 	stw	r2,-8(fp)
   181cc:	e0bffc17 	ldw	r2,-16(fp)
   181d0:	10800c17 	ldw	r2,48(r2)
   181d4:	e0fffe17 	ldw	r3,-8(fp)
   181d8:	18800236 	bltu	r3,r2,181e4 <alt_up_char_buffer_string+0xc4>
			return -1;
   181dc:	00bfffc4 	movi	r2,-1
   181e0:	00000a06 	br	1820c <alt_up_char_buffer_string+0xec>
		++offset;
   181e4:	e0bffb17 	ldw	r2,-20(fp)
   181e8:	10800044 	addi	r2,r2,1
   181ec:	e0bffb15 	stw	r2,-20(fp)
		return -1;
	
	unsigned int offset = 0;
	offset = (y << char_buffer->y_coord_offset) + x;

	while ( *ptr )
   181f0:	e0bffd17 	ldw	r2,-12(fp)
   181f4:	10800003 	ldbu	r2,0(r2)
   181f8:	10803fcc 	andi	r2,r2,255
   181fc:	1080201c 	xori	r2,r2,128
   18200:	10bfe004 	addi	r2,r2,-128
   18204:	103fe01e 	bne	r2,zero,18188 <__alt_data_end+0xf0018188>
		++ptr;
		if (++x >= char_buffer->x_resolution)
			return -1;
		++offset;
	}
	return 0;
   18208:	0005883a 	mov	r2,zero
}
   1820c:	e037883a 	mov	sp,fp
   18210:	df000017 	ldw	fp,0(sp)
   18214:	dec00104 	addi	sp,sp,4
   18218:	f800283a 	ret

0001821c <alt_up_char_buffer_clear>:

int alt_up_char_buffer_clear(alt_up_char_buffer_dev *char_buffer) {
   1821c:	defffe04 	addi	sp,sp,-8
   18220:	df000115 	stw	fp,4(sp)
   18224:	df000104 	addi	fp,sp,4
   18228:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base, 1);
   1822c:	e0bfff17 	ldw	r2,-4(fp)
   18230:	10800a17 	ldw	r2,40(r2)
   18234:	10800084 	addi	r2,r2,2
   18238:	1007883a 	mov	r3,r2
   1823c:	00800044 	movi	r2,1
   18240:	18800025 	stbio	r2,0(r3)
	while ((IORD_ALT_UP_CHAR_BUFFER_CLR_SCRN(char_buffer->ctrl_reg_base) & ALT_UP_CHAR_BUFFER_CLR_SCRN_MSK) >> ALT_UP_CHAR_BUFFER_CLR_SCRN_OFST);
   18244:	0001883a 	nop
   18248:	e0bfff17 	ldw	r2,-4(fp)
   1824c:	10800a17 	ldw	r2,40(r2)
   18250:	10800084 	addi	r2,r2,2
   18254:	10800023 	ldbuio	r2,0(r2)
   18258:	10803fcc 	andi	r2,r2,255
   1825c:	1080004c 	andi	r2,r2,1
   18260:	103ff91e 	bne	r2,zero,18248 <__alt_data_end+0xf0018248>
	return 0;
   18264:	0005883a 	mov	r2,zero
}
   18268:	e037883a 	mov	sp,fp
   1826c:	df000017 	ldw	fp,0(sp)
   18270:	dec00104 	addi	sp,sp,4
   18274:	f800283a 	ret

00018278 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
   18278:	defff504 	addi	sp,sp,-44
   1827c:	df000a15 	stw	fp,40(sp)
   18280:	df000a04 	addi	fp,sp,40
   18284:	e13ffc15 	stw	r4,-16(fp)
   18288:	e17ffd15 	stw	r5,-12(fp)
   1828c:	e1bffe15 	stw	r6,-8(fp)
   18290:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
   18294:	e03ff615 	stw	zero,-40(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
   18298:	d0a04f17 	ldw	r2,-32452(gp)
  
  if (alt_ticks_per_second ())
   1829c:	10003c26 	beq	r2,zero,18390 <alt_alarm_start+0x118>
  {
    if (alarm)
   182a0:	e0bffc17 	ldw	r2,-16(fp)
   182a4:	10003826 	beq	r2,zero,18388 <alt_alarm_start+0x110>
    {
      alarm->callback = callback;
   182a8:	e0bffc17 	ldw	r2,-16(fp)
   182ac:	e0fffe17 	ldw	r3,-8(fp)
   182b0:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
   182b4:	e0bffc17 	ldw	r2,-16(fp)
   182b8:	e0ffff17 	ldw	r3,-4(fp)
   182bc:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   182c0:	0005303a 	rdctl	r2,status
   182c4:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   182c8:	e0fff917 	ldw	r3,-28(fp)
   182cc:	00bfff84 	movi	r2,-2
   182d0:	1884703a 	and	r2,r3,r2
   182d4:	1001703a 	wrctl	status,r2
  
  return context;
   182d8:	e0bff917 	ldw	r2,-28(fp)
 
      irq_context = alt_irq_disable_all ();
   182dc:	e0bff815 	stw	r2,-32(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
   182e0:	d0a05017 	ldw	r2,-32448(gp)
      
      current_nticks = alt_nticks();
   182e4:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
   182e8:	e0fffd17 	ldw	r3,-12(fp)
   182ec:	e0bff617 	ldw	r2,-40(fp)
   182f0:	1885883a 	add	r2,r3,r2
   182f4:	10c00044 	addi	r3,r2,1
   182f8:	e0bffc17 	ldw	r2,-16(fp)
   182fc:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
   18300:	e0bffc17 	ldw	r2,-16(fp)
   18304:	10c00217 	ldw	r3,8(r2)
   18308:	e0bff617 	ldw	r2,-40(fp)
   1830c:	1880042e 	bgeu	r3,r2,18320 <alt_alarm_start+0xa8>
      {
        alarm->rollover = 1;
   18310:	e0bffc17 	ldw	r2,-16(fp)
   18314:	00c00044 	movi	r3,1
   18318:	10c00405 	stb	r3,16(r2)
   1831c:	00000206 	br	18328 <alt_alarm_start+0xb0>
      }
      else
      {
        alarm->rollover = 0;
   18320:	e0bffc17 	ldw	r2,-16(fp)
   18324:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
   18328:	e0bffc17 	ldw	r2,-16(fp)
   1832c:	d0e01904 	addi	r3,gp,-32668
   18330:	e0fffa15 	stw	r3,-24(fp)
   18334:	e0bffb15 	stw	r2,-20(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   18338:	e0bffb17 	ldw	r2,-20(fp)
   1833c:	e0fffa17 	ldw	r3,-24(fp)
   18340:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   18344:	e0bffa17 	ldw	r2,-24(fp)
   18348:	10c00017 	ldw	r3,0(r2)
   1834c:	e0bffb17 	ldw	r2,-20(fp)
   18350:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   18354:	e0bffa17 	ldw	r2,-24(fp)
   18358:	10800017 	ldw	r2,0(r2)
   1835c:	e0fffb17 	ldw	r3,-20(fp)
   18360:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   18364:	e0bffa17 	ldw	r2,-24(fp)
   18368:	e0fffb17 	ldw	r3,-20(fp)
   1836c:	10c00015 	stw	r3,0(r2)
   18370:	e0bff817 	ldw	r2,-32(fp)
   18374:	e0bff715 	stw	r2,-36(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18378:	e0bff717 	ldw	r2,-36(fp)
   1837c:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
   18380:	0005883a 	mov	r2,zero
   18384:	00000306 	br	18394 <alt_alarm_start+0x11c>
    }
    else
    {
      return -EINVAL;
   18388:	00bffa84 	movi	r2,-22
   1838c:	00000106 	br	18394 <alt_alarm_start+0x11c>
    }
  }
  else
  {
    return -ENOTSUP;
   18390:	00bfde84 	movi	r2,-134
  }
}
   18394:	e037883a 	mov	sp,fp
   18398:	df000017 	ldw	fp,0(sp)
   1839c:	dec00104 	addi	sp,sp,4
   183a0:	f800283a 	ret

000183a4 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
   183a4:	defffb04 	addi	sp,sp,-20
   183a8:	df000415 	stw	fp,16(sp)
   183ac:	df000404 	addi	fp,sp,16
   183b0:	e13ffe15 	stw	r4,-8(fp)
   183b4:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
   183b8:	e0fffe17 	ldw	r3,-8(fp)
   183bc:	e0bfff17 	ldw	r2,-4(fp)
   183c0:	1885883a 	add	r2,r3,r2
   183c4:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   183c8:	e0bffe17 	ldw	r2,-8(fp)
   183cc:	e0bffc15 	stw	r2,-16(fp)
   183d0:	00000506 	br	183e8 <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
   183d4:	e0bffc17 	ldw	r2,-16(fp)
   183d8:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
   183dc:	e0bffc17 	ldw	r2,-16(fp)
   183e0:	10800804 	addi	r2,r2,32
   183e4:	e0bffc15 	stw	r2,-16(fp)
   183e8:	e0fffc17 	ldw	r3,-16(fp)
   183ec:	e0bffd17 	ldw	r2,-12(fp)
   183f0:	18bff836 	bltu	r3,r2,183d4 <__alt_data_end+0xf00183d4>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
   183f4:	e0bffe17 	ldw	r2,-8(fp)
   183f8:	108007cc 	andi	r2,r2,31
   183fc:	10000226 	beq	r2,zero,18408 <alt_dcache_flush+0x64>
  {
    ALT_FLUSH_DATA(i);
   18400:	e0bffc17 	ldw	r2,-16(fp)
   18404:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
   18408:	0001883a 	nop
   1840c:	e037883a 	mov	sp,fp
   18410:	df000017 	ldw	fp,0(sp)
   18414:	dec00104 	addi	sp,sp,4
   18418:	f800283a 	ret

0001841c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   1841c:	defffe04 	addi	sp,sp,-8
   18420:	dfc00115 	stw	ra,4(sp)
   18424:	df000015 	stw	fp,0(sp)
   18428:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   1842c:	d0a01317 	ldw	r2,-32692(gp)
   18430:	10000326 	beq	r2,zero,18440 <alt_get_errno+0x24>
   18434:	d0a01317 	ldw	r2,-32692(gp)
   18438:	103ee83a 	callr	r2
   1843c:	00000106 	br	18444 <alt_get_errno+0x28>
   18440:	d0a04a04 	addi	r2,gp,-32472
}
   18444:	e037883a 	mov	sp,fp
   18448:	dfc00117 	ldw	ra,4(sp)
   1844c:	df000017 	ldw	fp,0(sp)
   18450:	dec00204 	addi	sp,sp,8
   18454:	f800283a 	ret

00018458 <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   18458:	defffa04 	addi	sp,sp,-24
   1845c:	dfc00515 	stw	ra,20(sp)
   18460:	df000415 	stw	fp,16(sp)
   18464:	df000404 	addi	fp,sp,16
   18468:	e13ffe15 	stw	r4,-8(fp)
   1846c:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   18470:	e0bffe17 	ldw	r2,-8(fp)
   18474:	10000326 	beq	r2,zero,18484 <alt_dev_llist_insert+0x2c>
   18478:	e0bffe17 	ldw	r2,-8(fp)
   1847c:	10800217 	ldw	r2,8(r2)
   18480:	1000061e 	bne	r2,zero,1849c <alt_dev_llist_insert+0x44>
  {
    ALT_ERRNO = EINVAL;
   18484:	001841c0 	call	1841c <alt_get_errno>
   18488:	1007883a 	mov	r3,r2
   1848c:	00800584 	movi	r2,22
   18490:	18800015 	stw	r2,0(r3)
    return -EINVAL;
   18494:	00bffa84 	movi	r2,-22
   18498:	00001306 	br	184e8 <alt_dev_llist_insert+0x90>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
   1849c:	e0bffe17 	ldw	r2,-8(fp)
   184a0:	e0ffff17 	ldw	r3,-4(fp)
   184a4:	e0fffc15 	stw	r3,-16(fp)
   184a8:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   184ac:	e0bffd17 	ldw	r2,-12(fp)
   184b0:	e0fffc17 	ldw	r3,-16(fp)
   184b4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
   184b8:	e0bffc17 	ldw	r2,-16(fp)
   184bc:	10c00017 	ldw	r3,0(r2)
   184c0:	e0bffd17 	ldw	r2,-12(fp)
   184c4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
   184c8:	e0bffc17 	ldw	r2,-16(fp)
   184cc:	10800017 	ldw	r2,0(r2)
   184d0:	e0fffd17 	ldw	r3,-12(fp)
   184d4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
   184d8:	e0bffc17 	ldw	r2,-16(fp)
   184dc:	e0fffd17 	ldw	r3,-12(fp)
   184e0:	10c00015 	stw	r3,0(r2)

  return 0;  
   184e4:	0005883a 	mov	r2,zero
}
   184e8:	e037883a 	mov	sp,fp
   184ec:	dfc00117 	ldw	ra,4(sp)
   184f0:	df000017 	ldw	fp,0(sp)
   184f4:	dec00204 	addi	sp,sp,8
   184f8:	f800283a 	ret

000184fc <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
   184fc:	defffd04 	addi	sp,sp,-12
   18500:	dfc00215 	stw	ra,8(sp)
   18504:	df000115 	stw	fp,4(sp)
   18508:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   1850c:	008000b4 	movhi	r2,2
   18510:	10a6ce04 	addi	r2,r2,-25800
   18514:	e0bfff15 	stw	r2,-4(fp)
   18518:	00000606 	br	18534 <_do_ctors+0x38>
        (*ctor) (); 
   1851c:	e0bfff17 	ldw	r2,-4(fp)
   18520:	10800017 	ldw	r2,0(r2)
   18524:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
   18528:	e0bfff17 	ldw	r2,-4(fp)
   1852c:	10bfff04 	addi	r2,r2,-4
   18530:	e0bfff15 	stw	r2,-4(fp)
   18534:	e0ffff17 	ldw	r3,-4(fp)
   18538:	008000b4 	movhi	r2,2
   1853c:	10a6cf04 	addi	r2,r2,-25796
   18540:	18bff62e 	bgeu	r3,r2,1851c <__alt_data_end+0xf001851c>
        (*ctor) (); 
}
   18544:	0001883a 	nop
   18548:	e037883a 	mov	sp,fp
   1854c:	dfc00117 	ldw	ra,4(sp)
   18550:	df000017 	ldw	fp,0(sp)
   18554:	dec00204 	addi	sp,sp,8
   18558:	f800283a 	ret

0001855c <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
   1855c:	defffd04 	addi	sp,sp,-12
   18560:	dfc00215 	stw	ra,8(sp)
   18564:	df000115 	stw	fp,4(sp)
   18568:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   1856c:	008000b4 	movhi	r2,2
   18570:	10a6ce04 	addi	r2,r2,-25800
   18574:	e0bfff15 	stw	r2,-4(fp)
   18578:	00000606 	br	18594 <_do_dtors+0x38>
        (*dtor) (); 
   1857c:	e0bfff17 	ldw	r2,-4(fp)
   18580:	10800017 	ldw	r2,0(r2)
   18584:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
   18588:	e0bfff17 	ldw	r2,-4(fp)
   1858c:	10bfff04 	addi	r2,r2,-4
   18590:	e0bfff15 	stw	r2,-4(fp)
   18594:	e0ffff17 	ldw	r3,-4(fp)
   18598:	008000b4 	movhi	r2,2
   1859c:	10a6cf04 	addi	r2,r2,-25796
   185a0:	18bff62e 	bgeu	r3,r2,1857c <__alt_data_end+0xf001857c>
        (*dtor) (); 
}
   185a4:	0001883a 	nop
   185a8:	e037883a 	mov	sp,fp
   185ac:	dfc00117 	ldw	ra,4(sp)
   185b0:	df000017 	ldw	fp,0(sp)
   185b4:	dec00204 	addi	sp,sp,8
   185b8:	f800283a 	ret

000185bc <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   185bc:	defffa04 	addi	sp,sp,-24
   185c0:	dfc00515 	stw	ra,20(sp)
   185c4:	df000415 	stw	fp,16(sp)
   185c8:	df000404 	addi	fp,sp,16
   185cc:	e13ffe15 	stw	r4,-8(fp)
   185d0:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
   185d4:	e0bfff17 	ldw	r2,-4(fp)
   185d8:	10800017 	ldw	r2,0(r2)
   185dc:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
   185e0:	e13ffe17 	ldw	r4,-8(fp)
   185e4:	00073600 	call	7360 <strlen>
   185e8:	10800044 	addi	r2,r2,1
   185ec:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   185f0:	00000d06 	br	18628 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   185f4:	e0bffc17 	ldw	r2,-16(fp)
   185f8:	10800217 	ldw	r2,8(r2)
   185fc:	e0fffd17 	ldw	r3,-12(fp)
   18600:	180d883a 	mov	r6,r3
   18604:	e17ffe17 	ldw	r5,-8(fp)
   18608:	1009883a 	mov	r4,r2
   1860c:	0006f340 	call	6f34 <memcmp>
   18610:	1000021e 	bne	r2,zero,1861c <alt_find_dev+0x60>
    {
      /* match found */

      return next;
   18614:	e0bffc17 	ldw	r2,-16(fp)
   18618:	00000706 	br	18638 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
   1861c:	e0bffc17 	ldw	r2,-16(fp)
   18620:	10800017 	ldw	r2,0(r2)
   18624:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   18628:	e0fffc17 	ldw	r3,-16(fp)
   1862c:	e0bfff17 	ldw	r2,-4(fp)
   18630:	18bff01e 	bne	r3,r2,185f4 <__alt_data_end+0xf00185f4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
   18634:	0005883a 	mov	r2,zero
}
   18638:	e037883a 	mov	sp,fp
   1863c:	dfc00117 	ldw	ra,4(sp)
   18640:	df000017 	ldw	fp,0(sp)
   18644:	dec00204 	addi	sp,sp,8
   18648:	f800283a 	ret

0001864c <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
   1864c:	defffc04 	addi	sp,sp,-16
   18650:	dfc00315 	stw	ra,12(sp)
   18654:	df000215 	stw	fp,8(sp)
   18658:	df000204 	addi	fp,sp,8
   1865c:	e13fff15 	stw	r4,-4(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
   18660:	d1601704 	addi	r5,gp,-32676
   18664:	e13fff17 	ldw	r4,-4(fp)
   18668:	00185bc0 	call	185bc <alt_find_dev>
   1866c:	e0bffe15 	stw	r2,-8(fp)

  if ((dev) && dev->open)
   18670:	e0bffe17 	ldw	r2,-8(fp)
   18674:	10000926 	beq	r2,zero,1869c <alt_flash_open_dev+0x50>
   18678:	e0bffe17 	ldw	r2,-8(fp)
   1867c:	10800317 	ldw	r2,12(r2)
   18680:	10000626 	beq	r2,zero,1869c <alt_flash_open_dev+0x50>
  {
    return dev->open(dev, name);
   18684:	e0bffe17 	ldw	r2,-8(fp)
   18688:	10800317 	ldw	r2,12(r2)
   1868c:	e17fff17 	ldw	r5,-4(fp)
   18690:	e13ffe17 	ldw	r4,-8(fp)
   18694:	103ee83a 	callr	r2
   18698:	00000106 	br	186a0 <alt_flash_open_dev+0x54>
  }

  return dev;
   1869c:	e0bffe17 	ldw	r2,-8(fp)
}
   186a0:	e037883a 	mov	sp,fp
   186a4:	dfc00117 	ldw	ra,4(sp)
   186a8:	df000017 	ldw	fp,0(sp)
   186ac:	dec00204 	addi	sp,sp,8
   186b0:	f800283a 	ret

000186b4 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
   186b4:	defffd04 	addi	sp,sp,-12
   186b8:	dfc00215 	stw	ra,8(sp)
   186bc:	df000115 	stw	fp,4(sp)
   186c0:	df000104 	addi	fp,sp,4
   186c4:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
   186c8:	e0bfff17 	ldw	r2,-4(fp)
   186cc:	10000826 	beq	r2,zero,186f0 <alt_flash_close_dev+0x3c>
   186d0:	e0bfff17 	ldw	r2,-4(fp)
   186d4:	10800417 	ldw	r2,16(r2)
   186d8:	10000526 	beq	r2,zero,186f0 <alt_flash_close_dev+0x3c>
  {
    fd->close(fd);
   186dc:	e0bfff17 	ldw	r2,-4(fp)
   186e0:	10800417 	ldw	r2,16(r2)
   186e4:	e13fff17 	ldw	r4,-4(fp)
   186e8:	103ee83a 	callr	r2
  }
  return;
   186ec:	0001883a 	nop
   186f0:	0001883a 	nop
}
   186f4:	e037883a 	mov	sp,fp
   186f8:	dfc00117 	ldw	ra,4(sp)
   186fc:	df000017 	ldw	fp,0(sp)
   18700:	dec00204 	addi	sp,sp,8
   18704:	f800283a 	ret

00018708 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
   18708:	defff904 	addi	sp,sp,-28
   1870c:	dfc00615 	stw	ra,24(sp)
   18710:	df000515 	stw	fp,20(sp)
   18714:	df000504 	addi	fp,sp,20
   18718:	e13ffc15 	stw	r4,-16(fp)
   1871c:	e17ffd15 	stw	r5,-12(fp)
   18720:	e1bffe15 	stw	r6,-8(fp)
   18724:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
   18728:	e1bfff17 	ldw	r6,-4(fp)
   1872c:	e17ffe17 	ldw	r5,-8(fp)
   18730:	e13ffd17 	ldw	r4,-12(fp)
   18734:	00189480 	call	18948 <open>
   18738:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
   1873c:	e0bffb17 	ldw	r2,-20(fp)
   18740:	10001c16 	blt	r2,zero,187b4 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
   18744:	00820034 	movhi	r2,2048
   18748:	10841604 	addi	r2,r2,4184
   1874c:	e0fffb17 	ldw	r3,-20(fp)
   18750:	18c00324 	muli	r3,r3,12
   18754:	10c5883a 	add	r2,r2,r3
   18758:	10c00017 	ldw	r3,0(r2)
   1875c:	e0bffc17 	ldw	r2,-16(fp)
   18760:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
   18764:	00820034 	movhi	r2,2048
   18768:	10841604 	addi	r2,r2,4184
   1876c:	e0fffb17 	ldw	r3,-20(fp)
   18770:	18c00324 	muli	r3,r3,12
   18774:	10c5883a 	add	r2,r2,r3
   18778:	10800104 	addi	r2,r2,4
   1877c:	10c00017 	ldw	r3,0(r2)
   18780:	e0bffc17 	ldw	r2,-16(fp)
   18784:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
   18788:	00820034 	movhi	r2,2048
   1878c:	10841604 	addi	r2,r2,4184
   18790:	e0fffb17 	ldw	r3,-20(fp)
   18794:	18c00324 	muli	r3,r3,12
   18798:	10c5883a 	add	r2,r2,r3
   1879c:	10800204 	addi	r2,r2,8
   187a0:	10c00017 	ldw	r3,0(r2)
   187a4:	e0bffc17 	ldw	r2,-16(fp)
   187a8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
   187ac:	e13ffb17 	ldw	r4,-20(fp)
   187b0:	00133040 	call	13304 <alt_release_fd>
  }
} 
   187b4:	0001883a 	nop
   187b8:	e037883a 	mov	sp,fp
   187bc:	dfc00117 	ldw	ra,4(sp)
   187c0:	df000017 	ldw	fp,0(sp)
   187c4:	dec00204 	addi	sp,sp,8
   187c8:	f800283a 	ret

000187cc <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
   187cc:	defffb04 	addi	sp,sp,-20
   187d0:	dfc00415 	stw	ra,16(sp)
   187d4:	df000315 	stw	fp,12(sp)
   187d8:	df000304 	addi	fp,sp,12
   187dc:	e13ffd15 	stw	r4,-12(fp)
   187e0:	e17ffe15 	stw	r5,-8(fp)
   187e4:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
   187e8:	01c07fc4 	movi	r7,511
   187ec:	01800044 	movi	r6,1
   187f0:	e17ffd17 	ldw	r5,-12(fp)
   187f4:	01020034 	movhi	r4,2048
   187f8:	21041904 	addi	r4,r4,4196
   187fc:	00187080 	call	18708 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
   18800:	01c07fc4 	movi	r7,511
   18804:	000d883a 	mov	r6,zero
   18808:	e17ffe17 	ldw	r5,-8(fp)
   1880c:	01020034 	movhi	r4,2048
   18810:	21041604 	addi	r4,r4,4184
   18814:	00187080 	call	18708 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
   18818:	01c07fc4 	movi	r7,511
   1881c:	01800044 	movi	r6,1
   18820:	e17fff17 	ldw	r5,-4(fp)
   18824:	01020034 	movhi	r4,2048
   18828:	21041c04 	addi	r4,r4,4208
   1882c:	00187080 	call	18708 <alt_open_fd>
}  
   18830:	0001883a 	nop
   18834:	e037883a 	mov	sp,fp
   18838:	dfc00117 	ldw	ra,4(sp)
   1883c:	df000017 	ldw	fp,0(sp)
   18840:	dec00204 	addi	sp,sp,8
   18844:	f800283a 	ret

00018848 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
   18848:	defffe04 	addi	sp,sp,-8
   1884c:	dfc00115 	stw	ra,4(sp)
   18850:	df000015 	stw	fp,0(sp)
   18854:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
   18858:	d0a01317 	ldw	r2,-32692(gp)
   1885c:	10000326 	beq	r2,zero,1886c <alt_get_errno+0x24>
   18860:	d0a01317 	ldw	r2,-32692(gp)
   18864:	103ee83a 	callr	r2
   18868:	00000106 	br	18870 <alt_get_errno+0x28>
   1886c:	d0a04a04 	addi	r2,gp,-32472
}
   18870:	e037883a 	mov	sp,fp
   18874:	dfc00117 	ldw	ra,4(sp)
   18878:	df000017 	ldw	fp,0(sp)
   1887c:	dec00204 	addi	sp,sp,8
   18880:	f800283a 	ret

00018884 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
   18884:	defffd04 	addi	sp,sp,-12
   18888:	df000215 	stw	fp,8(sp)
   1888c:	df000204 	addi	fp,sp,8
   18890:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
   18894:	e0bfff17 	ldw	r2,-4(fp)
   18898:	10800217 	ldw	r2,8(r2)
   1889c:	10d00034 	orhi	r3,r2,16384
   188a0:	e0bfff17 	ldw	r2,-4(fp)
   188a4:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   188a8:	e03ffe15 	stw	zero,-8(fp)
   188ac:	00001d06 	br	18924 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   188b0:	00820034 	movhi	r2,2048
   188b4:	10841604 	addi	r2,r2,4184
   188b8:	e0fffe17 	ldw	r3,-8(fp)
   188bc:	18c00324 	muli	r3,r3,12
   188c0:	10c5883a 	add	r2,r2,r3
   188c4:	10c00017 	ldw	r3,0(r2)
   188c8:	e0bfff17 	ldw	r2,-4(fp)
   188cc:	10800017 	ldw	r2,0(r2)
   188d0:	1880111e 	bne	r3,r2,18918 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   188d4:	00820034 	movhi	r2,2048
   188d8:	10841604 	addi	r2,r2,4184
   188dc:	e0fffe17 	ldw	r3,-8(fp)
   188e0:	18c00324 	muli	r3,r3,12
   188e4:	10c5883a 	add	r2,r2,r3
   188e8:	10800204 	addi	r2,r2,8
   188ec:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
   188f0:	1000090e 	bge	r2,zero,18918 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
   188f4:	e0bffe17 	ldw	r2,-8(fp)
   188f8:	10c00324 	muli	r3,r2,12
   188fc:	00820034 	movhi	r2,2048
   18900:	10841604 	addi	r2,r2,4184
   18904:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
   18908:	e0bfff17 	ldw	r2,-4(fp)
   1890c:	18800226 	beq	r3,r2,18918 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
   18910:	00bffcc4 	movi	r2,-13
   18914:	00000806 	br	18938 <alt_file_locked+0xb4>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
   18918:	e0bffe17 	ldw	r2,-8(fp)
   1891c:	10800044 	addi	r2,r2,1
   18920:	e0bffe15 	stw	r2,-8(fp)
   18924:	d0a01217 	ldw	r2,-32696(gp)
   18928:	1007883a 	mov	r3,r2
   1892c:	e0bffe17 	ldw	r2,-8(fp)
   18930:	18bfdf2e 	bgeu	r3,r2,188b0 <__alt_data_end+0xf00188b0>
    }
  }
  
  /* The device is not locked */
 
  return 0;
   18934:	0005883a 	mov	r2,zero
}
   18938:	e037883a 	mov	sp,fp
   1893c:	df000017 	ldw	fp,0(sp)
   18940:	dec00104 	addi	sp,sp,4
   18944:	f800283a 	ret

00018948 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
   18948:	defff604 	addi	sp,sp,-40
   1894c:	dfc00915 	stw	ra,36(sp)
   18950:	df000815 	stw	fp,32(sp)
   18954:	df000804 	addi	fp,sp,32
   18958:	e13ffd15 	stw	r4,-12(fp)
   1895c:	e17ffe15 	stw	r5,-8(fp)
   18960:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
   18964:	00bfffc4 	movi	r2,-1
   18968:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
   1896c:	00bffb44 	movi	r2,-19
   18970:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
   18974:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
   18978:	d1601004 	addi	r5,gp,-32704
   1897c:	e13ffd17 	ldw	r4,-12(fp)
   18980:	00185bc0 	call	185bc <alt_find_dev>
   18984:	e0bff815 	stw	r2,-32(fp)
   18988:	e0bff817 	ldw	r2,-32(fp)
   1898c:	1000051e 	bne	r2,zero,189a4 <open+0x5c>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
   18990:	e13ffd17 	ldw	r4,-12(fp)
   18994:	00196780 	call	19678 <alt_find_file>
   18998:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
   1899c:	00800044 	movi	r2,1
   189a0:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
   189a4:	e0bff817 	ldw	r2,-32(fp)
   189a8:	10002926 	beq	r2,zero,18a50 <open+0x108>
  {
    if ((index = alt_get_fd (dev)) < 0)
   189ac:	e13ff817 	ldw	r4,-32(fp)
   189b0:	00197800 	call	19780 <alt_get_fd>
   189b4:	e0bff915 	stw	r2,-28(fp)
   189b8:	e0bff917 	ldw	r2,-28(fp)
   189bc:	1000030e 	bge	r2,zero,189cc <open+0x84>
    {
      status = index;
   189c0:	e0bff917 	ldw	r2,-28(fp)
   189c4:	e0bffa15 	stw	r2,-24(fp)
   189c8:	00002306 	br	18a58 <open+0x110>
    }
    else
    {
      fd = &alt_fd_list[index];
   189cc:	e0bff917 	ldw	r2,-28(fp)
   189d0:	10c00324 	muli	r3,r2,12
   189d4:	00820034 	movhi	r2,2048
   189d8:	10841604 	addi	r2,r2,4184
   189dc:	1885883a 	add	r2,r3,r2
   189e0:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
   189e4:	e0fffe17 	ldw	r3,-8(fp)
   189e8:	00900034 	movhi	r2,16384
   189ec:	10bfffc4 	addi	r2,r2,-1
   189f0:	1886703a 	and	r3,r3,r2
   189f4:	e0bffc17 	ldw	r2,-16(fp)
   189f8:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
   189fc:	e0bffb17 	ldw	r2,-20(fp)
   18a00:	1000051e 	bne	r2,zero,18a18 <open+0xd0>
   18a04:	e13ffc17 	ldw	r4,-16(fp)
   18a08:	00188840 	call	18884 <alt_file_locked>
   18a0c:	e0bffa15 	stw	r2,-24(fp)
   18a10:	e0bffa17 	ldw	r2,-24(fp)
   18a14:	10001016 	blt	r2,zero,18a58 <open+0x110>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
   18a18:	e0bff817 	ldw	r2,-32(fp)
   18a1c:	10800317 	ldw	r2,12(r2)
   18a20:	10000826 	beq	r2,zero,18a44 <open+0xfc>
   18a24:	e0bff817 	ldw	r2,-32(fp)
   18a28:	10800317 	ldw	r2,12(r2)
   18a2c:	e1ffff17 	ldw	r7,-4(fp)
   18a30:	e1bffe17 	ldw	r6,-8(fp)
   18a34:	e17ffd17 	ldw	r5,-12(fp)
   18a38:	e13ffc17 	ldw	r4,-16(fp)
   18a3c:	103ee83a 	callr	r2
   18a40:	00000106 	br	18a48 <open+0x100>
   18a44:	0005883a 	mov	r2,zero
   18a48:	e0bffa15 	stw	r2,-24(fp)
   18a4c:	00000206 	br	18a58 <open+0x110>
      }
    }
  }
  else
  {
    status = -ENODEV;
   18a50:	00bffb44 	movi	r2,-19
   18a54:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
   18a58:	e0bffa17 	ldw	r2,-24(fp)
   18a5c:	1000090e 	bge	r2,zero,18a84 <open+0x13c>
  {
    alt_release_fd (index);  
   18a60:	e13ff917 	ldw	r4,-28(fp)
   18a64:	00133040 	call	13304 <alt_release_fd>
    ALT_ERRNO = -status;
   18a68:	00188480 	call	18848 <alt_get_errno>
   18a6c:	1007883a 	mov	r3,r2
   18a70:	e0bffa17 	ldw	r2,-24(fp)
   18a74:	0085c83a 	sub	r2,zero,r2
   18a78:	18800015 	stw	r2,0(r3)
    return -1;
   18a7c:	00bfffc4 	movi	r2,-1
   18a80:	00000106 	br	18a88 <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
   18a84:	e0bff917 	ldw	r2,-28(fp)
}
   18a88:	e037883a 	mov	sp,fp
   18a8c:	dfc00117 	ldw	ra,4(sp)
   18a90:	df000017 	ldw	fp,0(sp)
   18a94:	dec00204 	addi	sp,sp,8
   18a98:	f800283a 	ret

00018a9c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
   18a9c:	defffa04 	addi	sp,sp,-24
   18aa0:	df000515 	stw	fp,20(sp)
   18aa4:	df000504 	addi	fp,sp,20
   18aa8:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   18aac:	0005303a 	rdctl	r2,status
   18ab0:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   18ab4:	e0fffc17 	ldw	r3,-16(fp)
   18ab8:	00bfff84 	movi	r2,-2
   18abc:	1884703a 	and	r2,r3,r2
   18ac0:	1001703a 	wrctl	status,r2
  
  return context;
   18ac4:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
   18ac8:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
   18acc:	e0bfff17 	ldw	r2,-4(fp)
   18ad0:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   18ad4:	e0bffd17 	ldw	r2,-12(fp)
   18ad8:	10800017 	ldw	r2,0(r2)
   18adc:	e0fffd17 	ldw	r3,-12(fp)
   18ae0:	18c00117 	ldw	r3,4(r3)
   18ae4:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
   18ae8:	e0bffd17 	ldw	r2,-12(fp)
   18aec:	10800117 	ldw	r2,4(r2)
   18af0:	e0fffd17 	ldw	r3,-12(fp)
   18af4:	18c00017 	ldw	r3,0(r3)
   18af8:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   18afc:	e0bffd17 	ldw	r2,-12(fp)
   18b00:	e0fffd17 	ldw	r3,-12(fp)
   18b04:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
   18b08:	e0bffd17 	ldw	r2,-12(fp)
   18b0c:	e0fffd17 	ldw	r3,-12(fp)
   18b10:	10c00015 	stw	r3,0(r2)
   18b14:	e0bffb17 	ldw	r2,-20(fp)
   18b18:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   18b1c:	e0bffe17 	ldw	r2,-8(fp)
   18b20:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
   18b24:	0001883a 	nop
   18b28:	e037883a 	mov	sp,fp
   18b2c:	df000017 	ldw	fp,0(sp)
   18b30:	dec00104 	addi	sp,sp,4
   18b34:	f800283a 	ret

00018b38 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   18b38:	defffb04 	addi	sp,sp,-20
   18b3c:	dfc00415 	stw	ra,16(sp)
   18b40:	df000315 	stw	fp,12(sp)
   18b44:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   18b48:	d0a01917 	ldw	r2,-32668(gp)
   18b4c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   18b50:	d0a05017 	ldw	r2,-32448(gp)
   18b54:	10800044 	addi	r2,r2,1
   18b58:	d0a05015 	stw	r2,-32448(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   18b5c:	00002e06 	br	18c18 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
   18b60:	e0bffd17 	ldw	r2,-12(fp)
   18b64:	10800017 	ldw	r2,0(r2)
   18b68:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   18b6c:	e0bffd17 	ldw	r2,-12(fp)
   18b70:	10800403 	ldbu	r2,16(r2)
   18b74:	10803fcc 	andi	r2,r2,255
   18b78:	10000426 	beq	r2,zero,18b8c <alt_tick+0x54>
   18b7c:	d0a05017 	ldw	r2,-32448(gp)
   18b80:	1000021e 	bne	r2,zero,18b8c <alt_tick+0x54>
    {
      alarm->rollover = 0;
   18b84:	e0bffd17 	ldw	r2,-12(fp)
   18b88:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   18b8c:	e0bffd17 	ldw	r2,-12(fp)
   18b90:	10800217 	ldw	r2,8(r2)
   18b94:	d0e05017 	ldw	r3,-32448(gp)
   18b98:	18801d36 	bltu	r3,r2,18c10 <alt_tick+0xd8>
   18b9c:	e0bffd17 	ldw	r2,-12(fp)
   18ba0:	10800403 	ldbu	r2,16(r2)
   18ba4:	10803fcc 	andi	r2,r2,255
   18ba8:	1000191e 	bne	r2,zero,18c10 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
   18bac:	e0bffd17 	ldw	r2,-12(fp)
   18bb0:	10800317 	ldw	r2,12(r2)
   18bb4:	e0fffd17 	ldw	r3,-12(fp)
   18bb8:	18c00517 	ldw	r3,20(r3)
   18bbc:	1809883a 	mov	r4,r3
   18bc0:	103ee83a 	callr	r2
   18bc4:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   18bc8:	e0bfff17 	ldw	r2,-4(fp)
   18bcc:	1000031e 	bne	r2,zero,18bdc <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
   18bd0:	e13ffd17 	ldw	r4,-12(fp)
   18bd4:	0018a9c0 	call	18a9c <alt_alarm_stop>
   18bd8:	00000d06 	br	18c10 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
   18bdc:	e0bffd17 	ldw	r2,-12(fp)
   18be0:	10c00217 	ldw	r3,8(r2)
   18be4:	e0bfff17 	ldw	r2,-4(fp)
   18be8:	1887883a 	add	r3,r3,r2
   18bec:	e0bffd17 	ldw	r2,-12(fp)
   18bf0:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   18bf4:	e0bffd17 	ldw	r2,-12(fp)
   18bf8:	10c00217 	ldw	r3,8(r2)
   18bfc:	d0a05017 	ldw	r2,-32448(gp)
   18c00:	1880032e 	bgeu	r3,r2,18c10 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
   18c04:	e0bffd17 	ldw	r2,-12(fp)
   18c08:	00c00044 	movi	r3,1
   18c0c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
   18c10:	e0bffe17 	ldw	r2,-8(fp)
   18c14:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   18c18:	e0fffd17 	ldw	r3,-12(fp)
   18c1c:	d0a01904 	addi	r2,gp,-32668
   18c20:	18bfcf1e 	bne	r3,r2,18b60 <__alt_data_end+0xf0018b60>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
   18c24:	0001883a 	nop
}
   18c28:	0001883a 	nop
   18c2c:	e037883a 	mov	sp,fp
   18c30:	dfc00117 	ldw	ra,4(sp)
   18c34:	df000017 	ldw	fp,0(sp)
   18c38:	dec00204 	addi	sp,sp,8
   18c3c:	f800283a 	ret

00018c40 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
   18c40:	defffd04 	addi	sp,sp,-12
   18c44:	dfc00215 	stw	ra,8(sp)
   18c48:	df000115 	stw	fp,4(sp)
   18c4c:	df000104 	addi	fp,sp,4
   18c50:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
   18c54:	e13fff17 	ldw	r4,-4(fp)
   18c58:	00195500 	call	19550 <alt_busy_sleep>
}
   18c5c:	e037883a 	mov	sp,fp
   18c60:	dfc00117 	ldw	ra,4(sp)
   18c64:	df000017 	ldw	fp,0(sp)
   18c68:	dec00204 	addi	sp,sp,8
   18c6c:	f800283a 	ret

00018c70 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
   18c70:	deffff04 	addi	sp,sp,-4
   18c74:	df000015 	stw	fp,0(sp)
   18c78:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
   18c7c:	000170fa 	wrctl	ienable,zero
}
   18c80:	0001883a 	nop
   18c84:	e037883a 	mov	sp,fp
   18c88:	df000017 	ldw	fp,0(sp)
   18c8c:	dec00104 	addi	sp,sp,4
   18c90:	f800283a 	ret

00018c94 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   18c94:	defff704 	addi	sp,sp,-36
   18c98:	dfc00815 	stw	ra,32(sp)
   18c9c:	df000715 	stw	fp,28(sp)
   18ca0:	df000704 	addi	fp,sp,28
   18ca4:	e13ffc15 	stw	r4,-16(fp)
   18ca8:	e17ffd15 	stw	r5,-12(fp)
   18cac:	e1bffe15 	stw	r6,-8(fp)
   18cb0:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   18cb4:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   18cb8:	e0bffc17 	ldw	r2,-16(fp)
   18cbc:	e0bffb15 	stw	r2,-20(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   18cc0:	008000b4 	movhi	r2,2
   18cc4:	10a40a04 	addi	r2,r2,-28632
   18cc8:	d8800015 	stw	r2,0(sp)
   18ccc:	e1c00217 	ldw	r7,8(fp)
   18cd0:	e1bfff17 	ldw	r6,-4(fp)
   18cd4:	e17ffe17 	ldw	r5,-8(fp)
   18cd8:	e13ffb17 	ldw	r4,-20(fp)
   18cdc:	0013ec40 	call	13ec4 <alt_flash_program_block>
   18ce0:	e0bffa15 	stw	r2,-24(fp)
                                    alt_write_word_amd);
  return ret_code;
   18ce4:	e0bffa17 	ldw	r2,-24(fp)
}
   18ce8:	e037883a 	mov	sp,fp
   18cec:	dfc00117 	ldw	ra,4(sp)
   18cf0:	df000017 	ldw	fp,0(sp)
   18cf4:	dec00204 	addi	sp,sp,8
   18cf8:	f800283a 	ret

00018cfc <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
   18cfc:	defff804 	addi	sp,sp,-32
   18d00:	dfc00715 	stw	ra,28(sp)
   18d04:	df000615 	stw	fp,24(sp)
   18d08:	df000604 	addi	fp,sp,24
   18d0c:	e13ffe15 	stw	r4,-8(fp)
   18d10:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   18d14:	e03ffa15 	stw	zero,-24(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   18d18:	e0bffe17 	ldw	r2,-8(fp)
   18d1c:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   18d20:	e0bffc17 	ldw	r2,-16(fp)
   18d24:	10803417 	ldw	r2,208(r2)
   18d28:	e0fffc17 	ldw	r3,-16(fp)
   18d2c:	18c00a17 	ldw	r3,40(r3)
   18d30:	01802a84 	movi	r6,170
   18d34:	01415544 	movi	r5,1365
   18d38:	1809883a 	mov	r4,r3
   18d3c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   18d40:	e0bffc17 	ldw	r2,-16(fp)
   18d44:	10803417 	ldw	r2,208(r2)
   18d48:	e0fffc17 	ldw	r3,-16(fp)
   18d4c:	18c00a17 	ldw	r3,40(r3)
   18d50:	01801544 	movi	r6,85
   18d54:	0140aa84 	movi	r5,682
   18d58:	1809883a 	mov	r4,r3
   18d5c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
   18d60:	e0bffc17 	ldw	r2,-16(fp)
   18d64:	10803417 	ldw	r2,208(r2)
   18d68:	e0fffc17 	ldw	r3,-16(fp)
   18d6c:	18c00a17 	ldw	r3,40(r3)
   18d70:	01802004 	movi	r6,128
   18d74:	01415544 	movi	r5,1365
   18d78:	1809883a 	mov	r4,r3
   18d7c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   18d80:	e0bffc17 	ldw	r2,-16(fp)
   18d84:	10803417 	ldw	r2,208(r2)
   18d88:	e0fffc17 	ldw	r3,-16(fp)
   18d8c:	18c00a17 	ldw	r3,40(r3)
   18d90:	01802a84 	movi	r6,170
   18d94:	01415544 	movi	r5,1365
   18d98:	1809883a 	mov	r4,r3
   18d9c:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   18da0:	e0bffc17 	ldw	r2,-16(fp)
   18da4:	10803417 	ldw	r2,208(r2)
   18da8:	e0fffc17 	ldw	r3,-16(fp)
   18dac:	18c00a17 	ldw	r3,40(r3)
   18db0:	01801544 	movi	r6,85
   18db4:	0140aa84 	movi	r5,682
   18db8:	1809883a 	mov	r4,r3
   18dbc:	103ee83a 	callr	r2

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
   18dc0:	e0bffc17 	ldw	r2,-16(fp)
   18dc4:	10803617 	ldw	r2,216(r2)
   18dc8:	e0fffc17 	ldw	r3,-16(fp)
   18dcc:	19000a17 	ldw	r4,40(r3)
   18dd0:	e0ffff17 	ldw	r3,-4(fp)
   18dd4:	20c7883a 	add	r3,r4,r3
   18dd8:	01400c04 	movi	r5,48
   18ddc:	1809883a 	mov	r4,r3
   18de0:	103ee83a 	callr	r2

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
   18de4:	0109c404 	movi	r4,10000
   18de8:	0018c400 	call	18c40 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
   18dec:	00800c84 	movi	r2,50
   18df0:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   18df4:	e0bffc17 	ldw	r2,-16(fp)
   18df8:	10c00a17 	ldw	r3,40(r2)
   18dfc:	e0bfff17 	ldw	r2,-4(fp)
   18e00:	1885883a 	add	r2,r3,r2
   18e04:	10800023 	ldbuio	r2,0(r2)
   18e08:	10803fcc 	andi	r2,r2,255
   18e0c:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
   18e10:	0100fa04 	movi	r4,1000
   18e14:	0018c400 	call	18c40 <usleep>
    timeout--;
   18e18:	e0bffb17 	ldw	r2,-20(fp)
   18e1c:	10bfffc4 	addi	r2,r2,-1
   18e20:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
   18e24:	e0bffd03 	ldbu	r2,-12(fp)
   18e28:	10803fcc 	andi	r2,r2,255
   18e2c:	1080020c 	andi	r2,r2,8
   18e30:	1000021e 	bne	r2,zero,18e3c <alt_erase_block_amd+0x140>
   18e34:	e0bffb17 	ldw	r2,-20(fp)
   18e38:	00bfee16 	blt	zero,r2,18df4 <__alt_data_end+0xf0018df4>


  timeout = flash->erase_timeout;
   18e3c:	e0bffc17 	ldw	r2,-16(fp)
   18e40:	10803217 	ldw	r2,200(r2)
   18e44:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   18e48:	00001506 	br	18ea0 <alt_erase_block_amd+0x1a4>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   18e4c:	e0bffc17 	ldw	r2,-16(fp)
   18e50:	10c00a17 	ldw	r3,40(r2)
   18e54:	e0bfff17 	ldw	r2,-4(fp)
   18e58:	1885883a 	add	r2,r3,r2
   18e5c:	10800023 	ldbuio	r2,0(r2)
   18e60:	10803fcc 	andi	r2,r2,255
   18e64:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
   18e68:	e0bffd03 	ldbu	r2,-12(fp)
   18e6c:	10803fcc 	andi	r2,r2,255
   18e70:	1080201c 	xori	r2,r2,128
   18e74:	10bfe004 	addi	r2,r2,-128
   18e78:	10000b16 	blt	r2,zero,18ea8 <alt_erase_block_amd+0x1ac>
   18e7c:	e0bffd03 	ldbu	r2,-12(fp)
   18e80:	10803fcc 	andi	r2,r2,255
   18e84:	1080080c 	andi	r2,r2,32
   18e88:	1000071e 	bne	r2,zero,18ea8 <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
   18e8c:	0100fa04 	movi	r4,1000
   18e90:	0018c400 	call	18c40 <usleep>
    timeout -= 1000;
   18e94:	e0bffb17 	ldw	r2,-20(fp)
   18e98:	10bf0604 	addi	r2,r2,-1000
   18e9c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
   18ea0:	e0bffb17 	ldw	r2,-20(fp)
   18ea4:	00bfe916 	blt	zero,r2,18e4c <__alt_data_end+0xf0018e4c>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
   18ea8:	e0bffb17 	ldw	r2,-20(fp)
   18eac:	00800316 	blt	zero,r2,18ebc <alt_erase_block_amd+0x1c0>
  {
    ret_code = -ETIMEDOUT;
   18eb0:	00bfe304 	movi	r2,-116
   18eb4:	e0bffa15 	stw	r2,-24(fp)
   18eb8:	00000e06 	br	18ef4 <alt_erase_block_amd+0x1f8>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
   18ebc:	e0bffc17 	ldw	r2,-16(fp)
   18ec0:	10c00a17 	ldw	r3,40(r2)
   18ec4:	e0bfff17 	ldw	r2,-4(fp)
   18ec8:	1885883a 	add	r2,r3,r2
   18ecc:	10800023 	ldbuio	r2,0(r2)
   18ed0:	10803fcc 	andi	r2,r2,255
   18ed4:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
   18ed8:	e0bffd03 	ldbu	r2,-12(fp)
   18edc:	10803fcc 	andi	r2,r2,255
   18ee0:	1080201c 	xori	r2,r2,128
   18ee4:	10bfe004 	addi	r2,r2,-128
   18ee8:	10000216 	blt	r2,zero,18ef4 <alt_erase_block_amd+0x1f8>
    {
      ret_code = -EIO;
   18eec:	00bffec4 	movi	r2,-5
   18ef0:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  
  return ret_code;
   18ef4:	e0bffa17 	ldw	r2,-24(fp)
}
   18ef8:	e037883a 	mov	sp,fp
   18efc:	dfc00117 	ldw	ra,4(sp)
   18f00:	df000017 	ldw	fp,0(sp)
   18f04:	dec00204 	addi	sp,sp,8
   18f08:	f800283a 	ret

00018f0c <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
   18f0c:	defff804 	addi	sp,sp,-32
   18f10:	dfc00715 	stw	ra,28(sp)
   18f14:	df000615 	stw	fp,24(sp)
   18f18:	df000604 	addi	fp,sp,24
   18f1c:	e13ffd15 	stw	r4,-12(fp)
   18f20:	e17ffe15 	stw	r5,-8(fp)
   18f24:	3005883a 	mov	r2,r6
   18f28:	e0bfff05 	stb	r2,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
   18f2c:	e0bffd17 	ldw	r2,-12(fp)
   18f30:	10803117 	ldw	r2,196(r2)
   18f34:	10801924 	muli	r2,r2,100
   18f38:	e0bffa15 	stw	r2,-24(fp)
  int ret_code = 0;
   18f3c:	e03ffb15 	stw	zero,-20(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
   18f40:	e0bffd17 	ldw	r2,-12(fp)
   18f44:	10c00a17 	ldw	r3,40(r2)
   18f48:	e0bffe17 	ldw	r2,-8(fp)
   18f4c:	1885883a 	add	r2,r3,r2
   18f50:	10800023 	ldbuio	r2,0(r2)
   18f54:	10803fcc 	andi	r2,r2,255
   18f58:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
   18f5c:	00001606 	br	18fb8 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   18f60:	e0bffc03 	ldbu	r2,-16(fp)
   18f64:	10c03fcc 	andi	r3,r2,255
   18f68:	e0bfff03 	ldbu	r2,-4(fp)
   18f6c:	1884f03a 	xor	r2,r3,r2
   18f70:	1080200c 	andi	r2,r2,128
   18f74:	10001226 	beq	r2,zero,18fc0 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
   18f78:	e0bffc03 	ldbu	r2,-16(fp)
   18f7c:	10803fcc 	andi	r2,r2,255
   18f80:	1080080c 	andi	r2,r2,32
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
  {
    if (((value & 0x80 ) == (data &0x80)) ||
   18f84:	10000e1e 	bne	r2,zero,18fc0 <alt_wait_for_command_to_complete_amd+0xb4>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
   18f88:	01000044 	movi	r4,1
   18f8c:	0018c400 	call	18c40 <usleep>
    timeout--;
   18f90:	e0bffa17 	ldw	r2,-24(fp)
   18f94:	10bfffc4 	addi	r2,r2,-1
   18f98:	e0bffa15 	stw	r2,-24(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   18f9c:	e0bffd17 	ldw	r2,-12(fp)
   18fa0:	10c00a17 	ldw	r3,40(r2)
   18fa4:	e0bffe17 	ldw	r2,-8(fp)
   18fa8:	1885883a 	add	r2,r3,r2
   18fac:	10800023 	ldbuio	r2,0(r2)
   18fb0:	10803fcc 	andi	r2,r2,255
   18fb4:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
   18fb8:	e0bffa17 	ldw	r2,-24(fp)
   18fbc:	00bfe816 	blt	zero,r2,18f60 <__alt_data_end+0xf0018f60>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
   18fc0:	e0bffa17 	ldw	r2,-24(fp)
   18fc4:	1000031e 	bne	r2,zero,18fd4 <alt_wait_for_command_to_complete_amd+0xc8>
  {
    ret_code = -ETIMEDOUT;
   18fc8:	00bfe304 	movi	r2,-116
   18fcc:	e0bffb15 	stw	r2,-20(fp)
   18fd0:	00000f06 	br	19010 <alt_wait_for_command_to_complete_amd+0x104>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
   18fd4:	e0bffd17 	ldw	r2,-12(fp)
   18fd8:	10c00a17 	ldw	r3,40(r2)
   18fdc:	e0bffe17 	ldw	r2,-8(fp)
   18fe0:	1885883a 	add	r2,r3,r2
   18fe4:	10800023 	ldbuio	r2,0(r2)
   18fe8:	10803fcc 	andi	r2,r2,255
   18fec:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
   18ff0:	e0bffc03 	ldbu	r2,-16(fp)
   18ff4:	10c03fcc 	andi	r3,r2,255
   18ff8:	e0bfff03 	ldbu	r2,-4(fp)
   18ffc:	1884f03a 	xor	r2,r3,r2
   19000:	1080200c 	andi	r2,r2,128
   19004:	10000226 	beq	r2,zero,19010 <alt_wait_for_command_to_complete_amd+0x104>
    {
      ret_code = -EIO;
   19008:	00bffec4 	movi	r2,-5
   1900c:	e0bffb15 	stw	r2,-20(fp)
    }
  }    
  return ret_code;
   19010:	e0bffb17 	ldw	r2,-20(fp)
}
   19014:	e037883a 	mov	sp,fp
   19018:	dfc00117 	ldw	ra,4(sp)
   1901c:	df000017 	ldw	fp,0(sp)
   19020:	dec00204 	addi	sp,sp,8
   19024:	f800283a 	ret

00019028 <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
   19028:	defff904 	addi	sp,sp,-28
   1902c:	dfc00615 	stw	ra,24(sp)
   19030:	df000515 	stw	fp,20(sp)
   19034:	df000504 	addi	fp,sp,20
   19038:	e13ffd15 	stw	r4,-12(fp)
   1903c:	e17ffe15 	stw	r5,-8(fp)
   19040:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19044:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
   19048:	e0bffd17 	ldw	r2,-12(fp)
   1904c:	10803417 	ldw	r2,208(r2)
   19050:	e0fffd17 	ldw	r3,-12(fp)
   19054:	18c00a17 	ldw	r3,40(r3)
   19058:	01802a84 	movi	r6,170
   1905c:	01415544 	movi	r5,1365
   19060:	1809883a 	mov	r4,r3
   19064:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
   19068:	e0bffd17 	ldw	r2,-12(fp)
   1906c:	10803417 	ldw	r2,208(r2)
   19070:	e0fffd17 	ldw	r3,-12(fp)
   19074:	18c00a17 	ldw	r3,40(r3)
   19078:	01801544 	movi	r6,85
   1907c:	0140aa84 	movi	r5,682
   19080:	1809883a 	mov	r4,r3
   19084:	103ee83a 	callr	r2
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
   19088:	e0bffd17 	ldw	r2,-12(fp)
   1908c:	10803417 	ldw	r2,208(r2)
   19090:	e0fffd17 	ldw	r3,-12(fp)
   19094:	18c00a17 	ldw	r3,40(r3)
   19098:	01802804 	movi	r6,160
   1909c:	01415544 	movi	r5,1365
   190a0:	1809883a 	mov	r4,r3
   190a4:	103ee83a 	callr	r2
  
  value = *src_addr;
   190a8:	e0bfff17 	ldw	r2,-4(fp)
   190ac:	10800003 	ldbu	r2,0(r2)
   190b0:	e0bffc05 	stb	r2,-16(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
   190b4:	e1bfff17 	ldw	r6,-4(fp)
   190b8:	e17ffe17 	ldw	r5,-8(fp)
   190bc:	e13ffd17 	ldw	r4,-12(fp)
   190c0:	0013d680 	call	13d68 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
   190c4:	e0bffc03 	ldbu	r2,-16(fp)
   190c8:	100d883a 	mov	r6,r2
   190cc:	e17ffe17 	ldw	r5,-8(fp)
   190d0:	e13ffd17 	ldw	r4,-12(fp)
   190d4:	0018f0c0 	call	18f0c <alt_wait_for_command_to_complete_amd>
   190d8:	e0bffb15 	stw	r2,-20(fp)
                                                  offset,
                                                  value);
  return ret_code;
   190dc:	e0bffb17 	ldw	r2,-20(fp)
  
}
   190e0:	e037883a 	mov	sp,fp
   190e4:	dfc00117 	ldw	ra,4(sp)
   190e8:	df000017 	ldw	fp,0(sp)
   190ec:	dec00204 	addi	sp,sp,8
   190f0:	f800283a 	ret

000190f4 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
   190f4:	defff704 	addi	sp,sp,-36
   190f8:	dfc00815 	stw	ra,32(sp)
   190fc:	df000715 	stw	fp,28(sp)
   19100:	df000704 	addi	fp,sp,28
   19104:	e13ffc15 	stw	r4,-16(fp)
   19108:	e17ffd15 	stw	r5,-12(fp)
   1910c:	e1bffe15 	stw	r6,-8(fp)
   19110:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
   19114:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19118:	e0bffc17 	ldw	r2,-16(fp)
   1911c:	e0bffb15 	stw	r2,-20(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   19120:	e17ffd17 	ldw	r5,-12(fp)
   19124:	e13ffb17 	ldw	r4,-20(fp)
   19128:	00193000 	call	19300 <alt_unlock_block_intel>
   1912c:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   19130:	e0bffa17 	ldw	r2,-24(fp)
   19134:	1000091e 	bne	r2,zero,1915c <alt_program_intel+0x68>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
   19138:	008000b4 	movhi	r2,2
   1913c:	10a51f04 	addi	r2,r2,-27524
   19140:	d8800015 	stw	r2,0(sp)
   19144:	e1c00217 	ldw	r7,8(fp)
   19148:	e1bfff17 	ldw	r6,-4(fp)
   1914c:	e17ffe17 	ldw	r5,-8(fp)
   19150:	e13ffb17 	ldw	r4,-20(fp)
   19154:	0013ec40 	call	13ec4 <alt_flash_program_block>
   19158:	e0bffa15 	stw	r2,-24(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
   1915c:	e0bffa17 	ldw	r2,-24(fp)
}
   19160:	e037883a 	mov	sp,fp
   19164:	dfc00117 	ldw	ra,4(sp)
   19168:	df000017 	ldw	fp,0(sp)
   1916c:	dec00204 	addi	sp,sp,8
   19170:	f800283a 	ret

00019174 <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
   19174:	defff804 	addi	sp,sp,-32
   19178:	dfc00715 	stw	ra,28(sp)
   1917c:	df000615 	stw	fp,24(sp)
   19180:	df000604 	addi	fp,sp,24
   19184:	e13ffe15 	stw	r4,-8(fp)
   19188:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
   1918c:	e03ffa15 	stw	zero,-24(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
   19190:	e0bffe17 	ldw	r2,-8(fp)
   19194:	e0bffc15 	stw	r2,-16(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
   19198:	e0bffc17 	ldw	r2,-16(fp)
   1919c:	10803217 	ldw	r2,200(r2)
   191a0:	e0bffb15 	stw	r2,-20(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
   191a4:	e17fff17 	ldw	r5,-4(fp)
   191a8:	e13ffc17 	ldw	r4,-16(fp)
   191ac:	00193000 	call	19300 <alt_unlock_block_intel>
   191b0:	e0bffa15 	stw	r2,-24(fp)

  if (!ret_code)
   191b4:	e0bffa17 	ldw	r2,-24(fp)
   191b8:	10004b1e 	bne	r2,zero,192e8 <alt_erase_block_intel+0x174>
  {

    /* Clear status priort to erase operation */   
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x50);
   191bc:	e0bffc17 	ldw	r2,-16(fp)
   191c0:	10803617 	ldw	r2,216(r2)
   191c4:	e0fffc17 	ldw	r3,-16(fp)
   191c8:	19000a17 	ldw	r4,40(r3)
   191cc:	e0ffff17 	ldw	r3,-4(fp)
   191d0:	20c7883a 	add	r3,r4,r3
   191d4:	01401404 	movi	r5,80
   191d8:	1809883a 	mov	r4,r3
   191dc:	103ee83a 	callr	r2
    
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
   191e0:	e0bffc17 	ldw	r2,-16(fp)
   191e4:	10803617 	ldw	r2,216(r2)
   191e8:	e0fffc17 	ldw	r3,-16(fp)
   191ec:	19000a17 	ldw	r4,40(r3)
   191f0:	e0ffff17 	ldw	r3,-4(fp)
   191f4:	20c7883a 	add	r3,r4,r3
   191f8:	01400804 	movi	r5,32
   191fc:	1809883a 	mov	r4,r3
   19200:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   19204:	e0bffc17 	ldw	r2,-16(fp)
   19208:	10803617 	ldw	r2,216(r2)
   1920c:	e0fffc17 	ldw	r3,-16(fp)
   19210:	19000a17 	ldw	r4,40(r3)
   19214:	e0ffff17 	ldw	r3,-4(fp)
   19218:	20c7883a 	add	r3,r4,r3
   1921c:	01403404 	movi	r5,208
   19220:	1809883a 	mov	r4,r3
   19224:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   19228:	e0bffc17 	ldw	r2,-16(fp)
   1922c:	10c00a17 	ldw	r3,40(r2)
   19230:	e0bfff17 	ldw	r2,-4(fp)
   19234:	1885883a 	add	r2,r3,r2
   19238:	10800023 	ldbuio	r2,0(r2)
   1923c:	10803fcc 	andi	r2,r2,255
   19240:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
   19244:	e0bffd03 	ldbu	r2,-12(fp)
   19248:	10803fcc 	andi	r2,r2,255
   1924c:	1080201c 	xori	r2,r2,128
   19250:	10bfe004 	addi	r2,r2,-128
   19254:	10000816 	blt	r2,zero,19278 <alt_erase_block_intel+0x104>
      {
        break;
      }
      usleep(1000);
   19258:	0100fa04 	movi	r4,1000
   1925c:	0018c400 	call	18c40 <usleep>
      timeout -= 1000;
   19260:	e0bffb17 	ldw	r2,-20(fp)
   19264:	10bf0604 	addi	r2,r2,-1000
   19268:	e0bffb15 	stw	r2,-20(fp)
    }while(timeout > 0);
   1926c:	e0bffb17 	ldw	r2,-20(fp)
   19270:	00bfed16 	blt	zero,r2,19228 <__alt_data_end+0xf0019228>
   19274:	00000106 	br	1927c <alt_erase_block_intel+0x108>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19278:	0001883a 	nop
      }
      usleep(1000);
      timeout -= 1000;
    }while(timeout > 0);
    
    if (timeout <= 0)
   1927c:	e0bffb17 	ldw	r2,-20(fp)
   19280:	00800316 	blt	zero,r2,19290 <alt_erase_block_intel+0x11c>
    {
      ret_code = -ETIMEDOUT;
   19284:	00bfe304 	movi	r2,-116
   19288:	e0bffa15 	stw	r2,-24(fp)
   1928c:	00000d06 	br	192c4 <alt_erase_block_intel+0x150>
    }
    else if (status & 0x7f)
   19290:	e0bffd03 	ldbu	r2,-12(fp)
   19294:	10803fcc 	andi	r2,r2,255
   19298:	10801fcc 	andi	r2,r2,127
   1929c:	10000926 	beq	r2,zero,192c4 <alt_erase_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   192a0:	00bffec4 	movi	r2,-5
   192a4:	e0bffa15 	stw	r2,-24(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   192a8:	e0bffc17 	ldw	r2,-16(fp)
   192ac:	10c00a17 	ldw	r3,40(r2)
   192b0:	e0bfff17 	ldw	r2,-4(fp)
   192b4:	1885883a 	add	r2,r3,r2
   192b8:	10800023 	ldbuio	r2,0(r2)
   192bc:	10803fcc 	andi	r2,r2,255
   192c0:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   192c4:	e0bffc17 	ldw	r2,-16(fp)
   192c8:	10803617 	ldw	r2,216(r2)
   192cc:	e0fffc17 	ldw	r3,-16(fp)
   192d0:	19000a17 	ldw	r4,40(r3)
   192d4:	e0ffff17 	ldw	r3,-4(fp)
   192d8:	20c7883a 	add	r3,r4,r3
   192dc:	01403fc4 	movi	r5,255
   192e0:	1809883a 	mov	r4,r3
   192e4:	103ee83a 	callr	r2
  }
  
  return ret_code;
   192e8:	e0bffa17 	ldw	r2,-24(fp)
}
   192ec:	e037883a 	mov	sp,fp
   192f0:	dfc00117 	ldw	ra,4(sp)
   192f4:	df000017 	ldw	fp,0(sp)
   192f8:	dec00204 	addi	sp,sp,8
   192fc:	f800283a 	ret

00019300 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
   19300:	defff904 	addi	sp,sp,-28
   19304:	dfc00615 	stw	ra,24(sp)
   19308:	df000515 	stw	fp,20(sp)
   1930c:	df000504 	addi	fp,sp,20
   19310:	e13ffe15 	stw	r4,-8(fp)
   19314:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
   19318:	e03ffb15 	stw	zero,-20(fp)
  int timeout = flash->write_timeout * 100;
   1931c:	e0bffe17 	ldw	r2,-8(fp)
   19320:	10803117 	ldw	r2,196(r2)
   19324:	10801924 	muli	r2,r2,100
   19328:	e0bffc15 	stw	r2,-16(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
   1932c:	e0bffe17 	ldw	r2,-8(fp)
   19330:	10803617 	ldw	r2,216(r2)
   19334:	e0fffe17 	ldw	r3,-8(fp)
   19338:	19000a17 	ldw	r4,40(r3)
   1933c:	e0ffff17 	ldw	r3,-4(fp)
   19340:	20c7883a 	add	r3,r4,r3
   19344:	01402404 	movi	r5,144
   19348:	1809883a 	mov	r4,r3
   1934c:	103ee83a 	callr	r2
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
   19350:	e0bffe17 	ldw	r2,-8(fp)
   19354:	10c00a17 	ldw	r3,40(r2)
   19358:	e0bfff17 	ldw	r2,-4(fp)
   1935c:	10800104 	addi	r2,r2,4
   19360:	1885883a 	add	r2,r3,r2
   19364:	10800023 	ldbuio	r2,0(r2)
   19368:	10803fcc 	andi	r2,r2,255
   1936c:	e0bffd05 	stb	r2,-12(fp)
  if (locked & 0x1)
   19370:	e0bffd03 	ldbu	r2,-12(fp)
   19374:	1080004c 	andi	r2,r2,1
   19378:	10003126 	beq	r2,zero,19440 <alt_unlock_block_intel+0x140>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
   1937c:	e0bffe17 	ldw	r2,-8(fp)
   19380:	10803617 	ldw	r2,216(r2)
   19384:	e0fffe17 	ldw	r3,-8(fp)
   19388:	19000a17 	ldw	r4,40(r3)
   1938c:	e0ffff17 	ldw	r3,-4(fp)
   19390:	20c7883a 	add	r3,r4,r3
   19394:	01401804 	movi	r5,96
   19398:	1809883a 	mov	r4,r3
   1939c:	103ee83a 	callr	r2
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
   193a0:	e0bffe17 	ldw	r2,-8(fp)
   193a4:	10803617 	ldw	r2,216(r2)
   193a8:	e0fffe17 	ldw	r3,-8(fp)
   193ac:	19000a17 	ldw	r4,40(r3)
   193b0:	e0ffff17 	ldw	r3,-4(fp)
   193b4:	20c7883a 	add	r3,r4,r3
   193b8:	01403404 	movi	r5,208
   193bc:	1809883a 	mov	r4,r3
   193c0:	103ee83a 	callr	r2

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
   193c4:	e0bffe17 	ldw	r2,-8(fp)
   193c8:	10c00a17 	ldw	r3,40(r2)
   193cc:	e0bfff17 	ldw	r2,-4(fp)
   193d0:	1885883a 	add	r2,r3,r2
   193d4:	10800023 	ldbuio	r2,0(r2)
   193d8:	10803fcc 	andi	r2,r2,255
   193dc:	e0bffd45 	stb	r2,-11(fp)
      if (status & 0x80)
   193e0:	e0bffd43 	ldbu	r2,-11(fp)
   193e4:	10803fcc 	andi	r2,r2,255
   193e8:	1080201c 	xori	r2,r2,128
   193ec:	10bfe004 	addi	r2,r2,-128
   193f0:	10000816 	blt	r2,zero,19414 <alt_unlock_block_intel+0x114>
      {
        break;
      }
      timeout--;
   193f4:	e0bffc17 	ldw	r2,-16(fp)
   193f8:	10bfffc4 	addi	r2,r2,-1
   193fc:	e0bffc15 	stw	r2,-16(fp)
      usleep(1);
   19400:	01000044 	movi	r4,1
   19404:	0018c400 	call	18c40 <usleep>
    }while(timeout > 0);
   19408:	e0bffc17 	ldw	r2,-16(fp)
   1940c:	00bfed16 	blt	zero,r2,193c4 <__alt_data_end+0xf00193c4>
   19410:	00000106 	br	19418 <alt_unlock_block_intel+0x118>
    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
      if (status & 0x80)
      {
        break;
   19414:	0001883a 	nop
      }
      timeout--;
      usleep(1);
    }while(timeout > 0);

    if (timeout == 0)
   19418:	e0bffc17 	ldw	r2,-16(fp)
   1941c:	1000031e 	bne	r2,zero,1942c <alt_unlock_block_intel+0x12c>
    {
      ret_code = -ETIMEDOUT;
   19420:	00bfe304 	movi	r2,-116
   19424:	e0bffb15 	stw	r2,-20(fp)
   19428:	00000506 	br	19440 <alt_unlock_block_intel+0x140>
    }
    else if (status & 0x7f)
   1942c:	e0bffd43 	ldbu	r2,-11(fp)
   19430:	10801fcc 	andi	r2,r2,127
   19434:	10000226 	beq	r2,zero,19440 <alt_unlock_block_intel+0x140>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
   19438:	00bffec4 	movi	r2,-5
   1943c:	e0bffb15 	stw	r2,-20(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
   19440:	e0bffe17 	ldw	r2,-8(fp)
   19444:	10803617 	ldw	r2,216(r2)
   19448:	e0fffe17 	ldw	r3,-8(fp)
   1944c:	19000a17 	ldw	r4,40(r3)
   19450:	e0ffff17 	ldw	r3,-4(fp)
   19454:	20c7883a 	add	r3,r4,r3
   19458:	01403fc4 	movi	r5,255
   1945c:	1809883a 	mov	r4,r3
   19460:	103ee83a 	callr	r2

  return ret_code;
   19464:	e0bffb17 	ldw	r2,-20(fp)
}
   19468:	e037883a 	mov	sp,fp
   1946c:	dfc00117 	ldw	ra,4(sp)
   19470:	df000017 	ldw	fp,0(sp)
   19474:	dec00204 	addi	sp,sp,8
   19478:	f800283a 	ret

0001947c <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
   1947c:	defff904 	addi	sp,sp,-28
   19480:	dfc00615 	stw	ra,24(sp)
   19484:	df000515 	stw	fp,20(sp)
   19488:	df000504 	addi	fp,sp,20
   1948c:	e13ffd15 	stw	r4,-12(fp)
   19490:	e17ffe15 	stw	r5,-8(fp)
   19494:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
   19498:	e03ffb15 	stw	zero,-20(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
   1949c:	e0bffd17 	ldw	r2,-12(fp)
   194a0:	10803617 	ldw	r2,216(r2)
   194a4:	e0fffd17 	ldw	r3,-12(fp)
   194a8:	19000a17 	ldw	r4,40(r3)
   194ac:	e0fffe17 	ldw	r3,-8(fp)
   194b0:	20c7883a 	add	r3,r4,r3
   194b4:	01401004 	movi	r5,64
   194b8:	1809883a 	mov	r4,r3
   194bc:	103ee83a 	callr	r2
  alt_write_value_to_flash(flash, offset, src_addr);
   194c0:	e1bfff17 	ldw	r6,-4(fp)
   194c4:	e17ffe17 	ldw	r5,-8(fp)
   194c8:	e13ffd17 	ldw	r4,-12(fp)
   194cc:	0013d680 	call	13d68 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
   194d0:	e0bffd17 	ldw	r2,-12(fp)
   194d4:	10c00a17 	ldw	r3,40(r2)
   194d8:	e0bffe17 	ldw	r2,-8(fp)
   194dc:	1885883a 	add	r2,r3,r2
   194e0:	10800023 	ldbuio	r2,0(r2)
   194e4:	10803fcc 	andi	r2,r2,255
   194e8:	e0bffc05 	stb	r2,-16(fp)
  }while(!(status & 0x80));
   194ec:	e0bffc03 	ldbu	r2,-16(fp)
   194f0:	10803fcc 	andi	r2,r2,255
   194f4:	1080201c 	xori	r2,r2,128
   194f8:	10bfe004 	addi	r2,r2,-128
   194fc:	103ff40e 	bge	r2,zero,194d0 <__alt_data_end+0xf00194d0>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
   19500:	e0bffc03 	ldbu	r2,-16(fp)
   19504:	10801fcc 	andi	r2,r2,127
   19508:	10000226 	beq	r2,zero,19514 <alt_write_word_intel+0x98>
  {
    ret_code = -EIO;
   1950c:	00bffec4 	movi	r2,-5
   19510:	e0bffb15 	stw	r2,-20(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
   19514:	e0bffd17 	ldw	r2,-12(fp)
   19518:	10803617 	ldw	r2,216(r2)
   1951c:	e0fffd17 	ldw	r3,-12(fp)
   19520:	19000a17 	ldw	r4,40(r3)
   19524:	e0fffe17 	ldw	r3,-8(fp)
   19528:	20c7883a 	add	r3,r4,r3
   1952c:	01403fc4 	movi	r5,255
   19530:	1809883a 	mov	r4,r3
   19534:	103ee83a 	callr	r2
  
  return ret_code;
   19538:	e0bffb17 	ldw	r2,-20(fp)
}
   1953c:	e037883a 	mov	sp,fp
   19540:	dfc00117 	ldw	ra,4(sp)
   19544:	df000017 	ldw	fp,0(sp)
   19548:	dec00204 	addi	sp,sp,8
   1954c:	f800283a 	ret

00019550 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
   19550:	defffb04 	addi	sp,sp,-20
   19554:	df000415 	stw	fp,16(sp)
   19558:	df000404 	addi	fp,sp,16
   1955c:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
   19560:	008000c4 	movi	r2,3
   19564:	e0bffd15 	stw	r2,-12(fp)
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
   19568:	e0fffd17 	ldw	r3,-12(fp)
   1956c:	008003f4 	movhi	r2,15
   19570:	10909004 	addi	r2,r2,16960
   19574:	1887383a 	mul	r3,r3,r2
   19578:	00817db4 	movhi	r2,1526
   1957c:	10b84004 	addi	r2,r2,-7936
   19580:	10c7203a 	divu	r3,r2,r3
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
   19584:	00a00034 	movhi	r2,32768
   19588:	10bfffc4 	addi	r2,r2,-1
   1958c:	10c5203a 	divu	r2,r2,r3
   19590:	e0ffff17 	ldw	r3,-4(fp)
   19594:	1885203a 	divu	r2,r3,r2
   19598:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
   1959c:	e0bffe17 	ldw	r2,-8(fp)
   195a0:	10002526 	beq	r2,zero,19638 <alt_busy_sleep+0xe8>
  {
    for(i=0;i<big_loops;i++)
   195a4:	e03ffc15 	stw	zero,-16(fp)
   195a8:	00001406 	br	195fc <alt_busy_sleep+0xac>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
   195ac:	00a00034 	movhi	r2,32768
   195b0:	10bfffc4 	addi	r2,r2,-1
   195b4:	10bfffc4 	addi	r2,r2,-1
   195b8:	103ffe1e 	bne	r2,zero,195b4 <__alt_data_end+0xf00195b4>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
   195bc:	e0fffd17 	ldw	r3,-12(fp)
   195c0:	008003f4 	movhi	r2,15
   195c4:	10909004 	addi	r2,r2,16960
   195c8:	1887383a 	mul	r3,r3,r2
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
   195cc:	00817db4 	movhi	r2,1526
   195d0:	10b84004 	addi	r2,r2,-7936
   195d4:	10c7203a 	divu	r3,r2,r3
   195d8:	00a00034 	movhi	r2,32768
   195dc:	10bfffc4 	addi	r2,r2,-1
   195e0:	10c5203a 	divu	r2,r2,r3
   195e4:	e0ffff17 	ldw	r3,-4(fp)
   195e8:	1885c83a 	sub	r2,r3,r2
   195ec:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
   195f0:	e0bffc17 	ldw	r2,-16(fp)
   195f4:	10800044 	addi	r2,r2,1
   195f8:	e0bffc15 	stw	r2,-16(fp)
   195fc:	e0fffc17 	ldw	r3,-16(fp)
   19600:	e0bffe17 	ldw	r2,-8(fp)
   19604:	18bfe916 	blt	r3,r2,195ac <__alt_data_end+0xf00195ac>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   19608:	e0fffd17 	ldw	r3,-12(fp)
   1960c:	008003f4 	movhi	r2,15
   19610:	10909004 	addi	r2,r2,16960
   19614:	1887383a 	mul	r3,r3,r2
   19618:	00817db4 	movhi	r2,1526
   1961c:	10b84004 	addi	r2,r2,-7936
   19620:	10c7203a 	divu	r3,r2,r3
   19624:	e0bfff17 	ldw	r2,-4(fp)
   19628:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1962c:	10bfffc4 	addi	r2,r2,-1
   19630:	103ffe1e 	bne	r2,zero,1962c <__alt_data_end+0xf001962c>
   19634:	00000b06 	br	19664 <alt_busy_sleep+0x114>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
   19638:	e0fffd17 	ldw	r3,-12(fp)
   1963c:	008003f4 	movhi	r2,15
   19640:	10909004 	addi	r2,r2,16960
   19644:	1887383a 	mul	r3,r3,r2
   19648:	00817db4 	movhi	r2,1526
   1964c:	10b84004 	addi	r2,r2,-7936
   19650:	10c7203a 	divu	r3,r2,r3
   19654:	e0bfff17 	ldw	r2,-4(fp)
   19658:	1885383a 	mul	r2,r3,r2
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
   1965c:	10bfffc4 	addi	r2,r2,-1
   19660:	00bffe16 	blt	zero,r2,1965c <__alt_data_end+0xf001965c>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
   19664:	0005883a 	mov	r2,zero
}
   19668:	e037883a 	mov	sp,fp
   1966c:	df000017 	ldw	fp,0(sp)
   19670:	dec00104 	addi	sp,sp,4
   19674:	f800283a 	ret

00019678 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
   19678:	defffb04 	addi	sp,sp,-20
   1967c:	dfc00415 	stw	ra,16(sp)
   19680:	df000315 	stw	fp,12(sp)
   19684:	df000304 	addi	fp,sp,12
   19688:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
   1968c:	d0a00e17 	ldw	r2,-32712(gp)
   19690:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   19694:	00003106 	br	1975c <alt_find_file+0xe4>
  {
    len = strlen(next->name);
   19698:	e0bffd17 	ldw	r2,-12(fp)
   1969c:	10800217 	ldw	r2,8(r2)
   196a0:	1009883a 	mov	r4,r2
   196a4:	00073600 	call	7360 <strlen>
   196a8:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
   196ac:	e0bffd17 	ldw	r2,-12(fp)
   196b0:	10c00217 	ldw	r3,8(r2)
   196b4:	e0bffe17 	ldw	r2,-8(fp)
   196b8:	10bfffc4 	addi	r2,r2,-1
   196bc:	1885883a 	add	r2,r3,r2
   196c0:	10800003 	ldbu	r2,0(r2)
   196c4:	10803fcc 	andi	r2,r2,255
   196c8:	1080201c 	xori	r2,r2,128
   196cc:	10bfe004 	addi	r2,r2,-128
   196d0:	10800bd8 	cmpnei	r2,r2,47
   196d4:	1000031e 	bne	r2,zero,196e4 <alt_find_file+0x6c>
    {
      len -= 1;
   196d8:	e0bffe17 	ldw	r2,-8(fp)
   196dc:	10bfffc4 	addi	r2,r2,-1
   196e0:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   196e4:	e0bffe17 	ldw	r2,-8(fp)
   196e8:	e0ffff17 	ldw	r3,-4(fp)
   196ec:	1885883a 	add	r2,r3,r2
   196f0:	10800003 	ldbu	r2,0(r2)
   196f4:	10803fcc 	andi	r2,r2,255
   196f8:	1080201c 	xori	r2,r2,128
   196fc:	10bfe004 	addi	r2,r2,-128
   19700:	10800be0 	cmpeqi	r2,r2,47
   19704:	1000081e 	bne	r2,zero,19728 <alt_find_file+0xb0>
   19708:	e0bffe17 	ldw	r2,-8(fp)
   1970c:	e0ffff17 	ldw	r3,-4(fp)
   19710:	1885883a 	add	r2,r3,r2
   19714:	10800003 	ldbu	r2,0(r2)
   19718:	10803fcc 	andi	r2,r2,255
   1971c:	1080201c 	xori	r2,r2,128
   19720:	10bfe004 	addi	r2,r2,-128
   19724:	10000a1e 	bne	r2,zero,19750 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
   19728:	e0bffd17 	ldw	r2,-12(fp)
   1972c:	10800217 	ldw	r2,8(r2)
   19730:	e0fffe17 	ldw	r3,-8(fp)
   19734:	180d883a 	mov	r6,r3
   19738:	e17fff17 	ldw	r5,-4(fp)
   1973c:	1009883a 	mov	r4,r2
   19740:	0006f340 	call	6f34 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
   19744:	1000021e 	bne	r2,zero,19750 <alt_find_file+0xd8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
   19748:	e0bffd17 	ldw	r2,-12(fp)
   1974c:	00000706 	br	1976c <alt_find_file+0xf4>
    }
    next = (alt_dev*) next->llist.next;
   19750:	e0bffd17 	ldw	r2,-12(fp)
   19754:	10800017 	ldw	r2,0(r2)
   19758:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
   1975c:	e0fffd17 	ldw	r3,-12(fp)
   19760:	d0a00e04 	addi	r2,gp,-32712
   19764:	18bfcc1e 	bne	r3,r2,19698 <__alt_data_end+0xf0019698>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
   19768:	0005883a 	mov	r2,zero
}
   1976c:	e037883a 	mov	sp,fp
   19770:	dfc00117 	ldw	ra,4(sp)
   19774:	df000017 	ldw	fp,0(sp)
   19778:	dec00204 	addi	sp,sp,8
   1977c:	f800283a 	ret

00019780 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
   19780:	defffc04 	addi	sp,sp,-16
   19784:	df000315 	stw	fp,12(sp)
   19788:	df000304 	addi	fp,sp,12
   1978c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
   19790:	00bffa04 	movi	r2,-24
   19794:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   19798:	e03ffd15 	stw	zero,-12(fp)
   1979c:	00001906 	br	19804 <alt_get_fd+0x84>
  {
    if (!alt_fd_list[i].dev)
   197a0:	00820034 	movhi	r2,2048
   197a4:	10841604 	addi	r2,r2,4184
   197a8:	e0fffd17 	ldw	r3,-12(fp)
   197ac:	18c00324 	muli	r3,r3,12
   197b0:	10c5883a 	add	r2,r2,r3
   197b4:	10800017 	ldw	r2,0(r2)
   197b8:	10000f1e 	bne	r2,zero,197f8 <alt_get_fd+0x78>
    {
      alt_fd_list[i].dev = dev;
   197bc:	00820034 	movhi	r2,2048
   197c0:	10841604 	addi	r2,r2,4184
   197c4:	e0fffd17 	ldw	r3,-12(fp)
   197c8:	18c00324 	muli	r3,r3,12
   197cc:	10c5883a 	add	r2,r2,r3
   197d0:	e0ffff17 	ldw	r3,-4(fp)
   197d4:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
   197d8:	d0e01217 	ldw	r3,-32696(gp)
   197dc:	e0bffd17 	ldw	r2,-12(fp)
   197e0:	1880020e 	bge	r3,r2,197ec <alt_get_fd+0x6c>
      {
        alt_max_fd = i;
   197e4:	e0bffd17 	ldw	r2,-12(fp)
   197e8:	d0a01215 	stw	r2,-32696(gp)
      }
      rc = i;
   197ec:	e0bffd17 	ldw	r2,-12(fp)
   197f0:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
   197f4:	00000606 	br	19810 <alt_get_fd+0x90>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
   197f8:	e0bffd17 	ldw	r2,-12(fp)
   197fc:	10800044 	addi	r2,r2,1
   19800:	e0bffd15 	stw	r2,-12(fp)
   19804:	e0bffd17 	ldw	r2,-12(fp)
   19808:	10800810 	cmplti	r2,r2,32
   1980c:	103fe41e 	bne	r2,zero,197a0 <__alt_data_end+0xf00197a0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
   19810:	e0bffe17 	ldw	r2,-8(fp)
}
   19814:	e037883a 	mov	sp,fp
   19818:	df000017 	ldw	fp,0(sp)
   1981c:	dec00104 	addi	sp,sp,4
   19820:	f800283a 	ret

00019824 <atexit>:
   19824:	200b883a 	mov	r5,r4
   19828:	000f883a 	mov	r7,zero
   1982c:	000d883a 	mov	r6,zero
   19830:	0009883a 	mov	r4,zero
   19834:	00198701 	jmpi	19870 <__register_exitproc>

00019838 <exit>:
   19838:	defffe04 	addi	sp,sp,-8
   1983c:	000b883a 	mov	r5,zero
   19840:	dc000015 	stw	r16,0(sp)
   19844:	dfc00115 	stw	ra,4(sp)
   19848:	2021883a 	mov	r16,r4
   1984c:	00199880 	call	19988 <__call_exitprocs>
   19850:	00820034 	movhi	r2,2048
   19854:	10897b04 	addi	r2,r2,9708
   19858:	11000017 	ldw	r4,0(r2)
   1985c:	20800f17 	ldw	r2,60(r4)
   19860:	10000126 	beq	r2,zero,19868 <exit+0x30>
   19864:	103ee83a 	callr	r2
   19868:	8009883a 	mov	r4,r16
   1986c:	0019b080 	call	19b08 <_exit>

00019870 <__register_exitproc>:
   19870:	defffa04 	addi	sp,sp,-24
   19874:	dc000315 	stw	r16,12(sp)
   19878:	04020034 	movhi	r16,2048
   1987c:	84097b04 	addi	r16,r16,9708
   19880:	80c00017 	ldw	r3,0(r16)
   19884:	dc400415 	stw	r17,16(sp)
   19888:	dfc00515 	stw	ra,20(sp)
   1988c:	18805217 	ldw	r2,328(r3)
   19890:	2023883a 	mov	r17,r4
   19894:	10003726 	beq	r2,zero,19974 <__register_exitproc+0x104>
   19898:	10c00117 	ldw	r3,4(r2)
   1989c:	010007c4 	movi	r4,31
   198a0:	20c00e16 	blt	r4,r3,198dc <__register_exitproc+0x6c>
   198a4:	1a000044 	addi	r8,r3,1
   198a8:	8800221e 	bne	r17,zero,19934 <__register_exitproc+0xc4>
   198ac:	18c00084 	addi	r3,r3,2
   198b0:	18c7883a 	add	r3,r3,r3
   198b4:	18c7883a 	add	r3,r3,r3
   198b8:	12000115 	stw	r8,4(r2)
   198bc:	10c7883a 	add	r3,r2,r3
   198c0:	19400015 	stw	r5,0(r3)
   198c4:	0005883a 	mov	r2,zero
   198c8:	dfc00517 	ldw	ra,20(sp)
   198cc:	dc400417 	ldw	r17,16(sp)
   198d0:	dc000317 	ldw	r16,12(sp)
   198d4:	dec00604 	addi	sp,sp,24
   198d8:	f800283a 	ret
   198dc:	00800034 	movhi	r2,0
   198e0:	10800004 	addi	r2,r2,0
   198e4:	10002626 	beq	r2,zero,19980 <__register_exitproc+0x110>
   198e8:	01006404 	movi	r4,400
   198ec:	d9400015 	stw	r5,0(sp)
   198f0:	d9800115 	stw	r6,4(sp)
   198f4:	d9c00215 	stw	r7,8(sp)
   198f8:	00000000 	call	0 <__alt_mem_onchip_memory>
   198fc:	d9400017 	ldw	r5,0(sp)
   19900:	d9800117 	ldw	r6,4(sp)
   19904:	d9c00217 	ldw	r7,8(sp)
   19908:	10001d26 	beq	r2,zero,19980 <__register_exitproc+0x110>
   1990c:	81000017 	ldw	r4,0(r16)
   19910:	10000115 	stw	zero,4(r2)
   19914:	02000044 	movi	r8,1
   19918:	22405217 	ldw	r9,328(r4)
   1991c:	0007883a 	mov	r3,zero
   19920:	12400015 	stw	r9,0(r2)
   19924:	20805215 	stw	r2,328(r4)
   19928:	10006215 	stw	zero,392(r2)
   1992c:	10006315 	stw	zero,396(r2)
   19930:	883fde26 	beq	r17,zero,198ac <__alt_data_end+0xf00198ac>
   19934:	18c9883a 	add	r4,r3,r3
   19938:	2109883a 	add	r4,r4,r4
   1993c:	1109883a 	add	r4,r2,r4
   19940:	21802215 	stw	r6,136(r4)
   19944:	01800044 	movi	r6,1
   19948:	12406217 	ldw	r9,392(r2)
   1994c:	30cc983a 	sll	r6,r6,r3
   19950:	4992b03a 	or	r9,r9,r6
   19954:	12406215 	stw	r9,392(r2)
   19958:	21c04215 	stw	r7,264(r4)
   1995c:	01000084 	movi	r4,2
   19960:	893fd21e 	bne	r17,r4,198ac <__alt_data_end+0xf00198ac>
   19964:	11006317 	ldw	r4,396(r2)
   19968:	218cb03a 	or	r6,r4,r6
   1996c:	11806315 	stw	r6,396(r2)
   19970:	003fce06 	br	198ac <__alt_data_end+0xf00198ac>
   19974:	18805304 	addi	r2,r3,332
   19978:	18805215 	stw	r2,328(r3)
   1997c:	003fc606 	br	19898 <__alt_data_end+0xf0019898>
   19980:	00bfffc4 	movi	r2,-1
   19984:	003fd006 	br	198c8 <__alt_data_end+0xf00198c8>

00019988 <__call_exitprocs>:
   19988:	defff504 	addi	sp,sp,-44
   1998c:	df000915 	stw	fp,36(sp)
   19990:	dd400615 	stw	r21,24(sp)
   19994:	dc800315 	stw	r18,12(sp)
   19998:	dfc00a15 	stw	ra,40(sp)
   1999c:	ddc00815 	stw	r23,32(sp)
   199a0:	dd800715 	stw	r22,28(sp)
   199a4:	dd000515 	stw	r20,20(sp)
   199a8:	dcc00415 	stw	r19,16(sp)
   199ac:	dc400215 	stw	r17,8(sp)
   199b0:	dc000115 	stw	r16,4(sp)
   199b4:	d9000015 	stw	r4,0(sp)
   199b8:	2839883a 	mov	fp,r5
   199bc:	04800044 	movi	r18,1
   199c0:	057fffc4 	movi	r21,-1
   199c4:	00820034 	movhi	r2,2048
   199c8:	10897b04 	addi	r2,r2,9708
   199cc:	12000017 	ldw	r8,0(r2)
   199d0:	45005217 	ldw	r20,328(r8)
   199d4:	44c05204 	addi	r19,r8,328
   199d8:	a0001c26 	beq	r20,zero,19a4c <__call_exitprocs+0xc4>
   199dc:	a0800117 	ldw	r2,4(r20)
   199e0:	15ffffc4 	addi	r23,r2,-1
   199e4:	b8000d16 	blt	r23,zero,19a1c <__call_exitprocs+0x94>
   199e8:	14000044 	addi	r16,r2,1
   199ec:	8421883a 	add	r16,r16,r16
   199f0:	8421883a 	add	r16,r16,r16
   199f4:	84402004 	addi	r17,r16,128
   199f8:	a463883a 	add	r17,r20,r17
   199fc:	a421883a 	add	r16,r20,r16
   19a00:	e0001e26 	beq	fp,zero,19a7c <__call_exitprocs+0xf4>
   19a04:	80804017 	ldw	r2,256(r16)
   19a08:	e0801c26 	beq	fp,r2,19a7c <__call_exitprocs+0xf4>
   19a0c:	bdffffc4 	addi	r23,r23,-1
   19a10:	843fff04 	addi	r16,r16,-4
   19a14:	8c7fff04 	addi	r17,r17,-4
   19a18:	bd7ff91e 	bne	r23,r21,19a00 <__alt_data_end+0xf0019a00>
   19a1c:	00800034 	movhi	r2,0
   19a20:	10800004 	addi	r2,r2,0
   19a24:	10000926 	beq	r2,zero,19a4c <__call_exitprocs+0xc4>
   19a28:	a0800117 	ldw	r2,4(r20)
   19a2c:	1000301e 	bne	r2,zero,19af0 <__call_exitprocs+0x168>
   19a30:	a0800017 	ldw	r2,0(r20)
   19a34:	10003226 	beq	r2,zero,19b00 <__call_exitprocs+0x178>
   19a38:	a009883a 	mov	r4,r20
   19a3c:	98800015 	stw	r2,0(r19)
   19a40:	00000000 	call	0 <__alt_mem_onchip_memory>
   19a44:	9d000017 	ldw	r20,0(r19)
   19a48:	a03fe41e 	bne	r20,zero,199dc <__alt_data_end+0xf00199dc>
   19a4c:	dfc00a17 	ldw	ra,40(sp)
   19a50:	df000917 	ldw	fp,36(sp)
   19a54:	ddc00817 	ldw	r23,32(sp)
   19a58:	dd800717 	ldw	r22,28(sp)
   19a5c:	dd400617 	ldw	r21,24(sp)
   19a60:	dd000517 	ldw	r20,20(sp)
   19a64:	dcc00417 	ldw	r19,16(sp)
   19a68:	dc800317 	ldw	r18,12(sp)
   19a6c:	dc400217 	ldw	r17,8(sp)
   19a70:	dc000117 	ldw	r16,4(sp)
   19a74:	dec00b04 	addi	sp,sp,44
   19a78:	f800283a 	ret
   19a7c:	a0800117 	ldw	r2,4(r20)
   19a80:	80c00017 	ldw	r3,0(r16)
   19a84:	10bfffc4 	addi	r2,r2,-1
   19a88:	15c01426 	beq	r2,r23,19adc <__call_exitprocs+0x154>
   19a8c:	80000015 	stw	zero,0(r16)
   19a90:	183fde26 	beq	r3,zero,19a0c <__alt_data_end+0xf0019a0c>
   19a94:	95c8983a 	sll	r4,r18,r23
   19a98:	a0806217 	ldw	r2,392(r20)
   19a9c:	a5800117 	ldw	r22,4(r20)
   19aa0:	2084703a 	and	r2,r4,r2
   19aa4:	10000b26 	beq	r2,zero,19ad4 <__call_exitprocs+0x14c>
   19aa8:	a0806317 	ldw	r2,396(r20)
   19aac:	2088703a 	and	r4,r4,r2
   19ab0:	20000c1e 	bne	r4,zero,19ae4 <__call_exitprocs+0x15c>
   19ab4:	89400017 	ldw	r5,0(r17)
   19ab8:	d9000017 	ldw	r4,0(sp)
   19abc:	183ee83a 	callr	r3
   19ac0:	a0800117 	ldw	r2,4(r20)
   19ac4:	15bfbf1e 	bne	r2,r22,199c4 <__alt_data_end+0xf00199c4>
   19ac8:	98800017 	ldw	r2,0(r19)
   19acc:	153fcf26 	beq	r2,r20,19a0c <__alt_data_end+0xf0019a0c>
   19ad0:	003fbc06 	br	199c4 <__alt_data_end+0xf00199c4>
   19ad4:	183ee83a 	callr	r3
   19ad8:	003ff906 	br	19ac0 <__alt_data_end+0xf0019ac0>
   19adc:	a5c00115 	stw	r23,4(r20)
   19ae0:	003feb06 	br	19a90 <__alt_data_end+0xf0019a90>
   19ae4:	89000017 	ldw	r4,0(r17)
   19ae8:	183ee83a 	callr	r3
   19aec:	003ff406 	br	19ac0 <__alt_data_end+0xf0019ac0>
   19af0:	a0800017 	ldw	r2,0(r20)
   19af4:	a027883a 	mov	r19,r20
   19af8:	1029883a 	mov	r20,r2
   19afc:	003fb606 	br	199d8 <__alt_data_end+0xf00199d8>
   19b00:	0005883a 	mov	r2,zero
   19b04:	003ffb06 	br	19af4 <__alt_data_end+0xf0019af4>

00019b08 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
   19b08:	defffd04 	addi	sp,sp,-12
   19b0c:	df000215 	stw	fp,8(sp)
   19b10:	df000204 	addi	fp,sp,8
   19b14:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
   19b18:	0001883a 	nop
   19b1c:	e0bfff17 	ldw	r2,-4(fp)
   19b20:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
   19b24:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
   19b28:	10000226 	beq	r2,zero,19b34 <_exit+0x2c>
    ALT_SIM_FAIL();
   19b2c:	002af070 	cmpltui	zero,zero,43969
   19b30:	00000106 	br	19b38 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
   19b34:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
   19b38:	003fff06 	br	19b38 <__alt_data_end+0xf0019b38>
