/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [15:0] _01_;
  reg [2:0] _02_;
  wire [3:0] _03_;
  reg [2:0] _04_;
  reg [7:0] _05_;
  wire [26:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [23:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [15:0] celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [8:0] celloutsig_0_42z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [8:0] celloutsig_0_54z;
  wire [10:0] celloutsig_0_5z;
  wire [22:0] celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire [4:0] celloutsig_0_64z;
  wire [11:0] celloutsig_0_65z;
  wire celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire [9:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [22:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [17:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z[5] & celloutsig_1_1z[0]);
  assign celloutsig_0_14z = ~(celloutsig_0_12z[0] & celloutsig_0_5z[9]);
  assign celloutsig_0_27z = ~(celloutsig_0_10z & celloutsig_0_8z);
  assign celloutsig_0_6z = ~_00_;
  assign celloutsig_0_8z = celloutsig_0_6z | in_data[10];
  assign celloutsig_1_12z = ~(celloutsig_1_3z ^ celloutsig_1_6z);
  assign celloutsig_0_62z = { in_data[12:3], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_54z, celloutsig_0_39z, celloutsig_0_20z } + { celloutsig_0_0z[22:3], celloutsig_0_45z };
  assign celloutsig_0_17z = { in_data[23:19], celloutsig_0_10z } + celloutsig_0_0z[20:15];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 3'h0;
    else _02_ <= celloutsig_0_16z;
  reg [3:0] _15_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _15_ <= 4'h0;
    else _15_ <= { celloutsig_0_0z[25:23], celloutsig_0_1z };
  assign { _00_, _03_[2:0] } = _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= celloutsig_1_1z[2:0];
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 16'h0000;
    else _01_ <= in_data[37:22];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 8'h00;
    else _05_ <= celloutsig_0_15z[7:0];
  assign celloutsig_0_45z = celloutsig_0_16z / { 1'h1, celloutsig_0_7z[3:2] };
  assign celloutsig_0_5z = { celloutsig_0_0z[14:5], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[23:15], in_data[0] };
  assign celloutsig_0_16z = celloutsig_0_9z[18:16] / { 1'h1, celloutsig_0_4z[0], celloutsig_0_10z };
  assign celloutsig_0_33z = { _02_[2:1], celloutsig_0_10z, celloutsig_0_8z } && celloutsig_0_17z[4:1];
  assign celloutsig_1_10z = celloutsig_1_0z[9:4] && { celloutsig_1_0z[7:3], celloutsig_1_7z };
  assign celloutsig_0_21z = { celloutsig_0_7z[3:2], celloutsig_0_10z, celloutsig_0_4z } && { celloutsig_0_0z[23:20], celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_19z };
  assign celloutsig_0_52z = { celloutsig_0_11z[3], celloutsig_0_39z, celloutsig_0_12z } || { celloutsig_0_16z[2:1], celloutsig_0_33z, celloutsig_0_40z, celloutsig_0_14z, celloutsig_0_41z };
  assign celloutsig_0_10z = celloutsig_0_0z[26:6] || { celloutsig_0_0z[10:7], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_7z = { in_data[135:134], celloutsig_1_2z } < { in_data[170:168], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_13z = { _01_[13:3], celloutsig_0_5z } < celloutsig_0_0z[25:4];
  assign celloutsig_1_15z = in_data[185:178] % { 1'h1, celloutsig_1_11z[0], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_6z };
  assign celloutsig_0_12z = celloutsig_0_11z[9:6] * in_data[42:39];
  assign celloutsig_0_63z = celloutsig_0_54z[3:1] != celloutsig_0_17z[2:0];
  assign celloutsig_0_64z = - { celloutsig_0_62z[21:18], celloutsig_0_48z };
  assign celloutsig_1_1z = - celloutsig_1_0z[7:2];
  assign celloutsig_0_7z = - in_data[44:40];
  assign celloutsig_0_15z = - in_data[67:59];
  assign celloutsig_0_40z = & { celloutsig_0_39z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_41z = & { _02_, celloutsig_0_11z[21:3] };
  assign celloutsig_0_48z = & { celloutsig_0_42z[7:0], celloutsig_0_27z, celloutsig_0_20z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_6z = | { celloutsig_1_5z, celloutsig_1_4z[3:1], celloutsig_1_2z };
  assign celloutsig_1_14z = | { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, in_data[191:185] };
  assign celloutsig_0_20z = | celloutsig_0_11z[23:6];
  assign celloutsig_0_34z = ~^ { in_data[55:48], celloutsig_0_1z, celloutsig_0_25z };
  assign celloutsig_0_37z = ~^ { celloutsig_0_30z[14:11], celloutsig_0_20z, celloutsig_0_29z };
  assign celloutsig_1_5z = ~^ { celloutsig_1_1z[5], celloutsig_1_0z };
  assign celloutsig_0_1z = ~^ in_data[56:46];
  assign celloutsig_0_22z = ~^ { in_data[67:52], celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[68:42] << in_data[80:54];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z } << { celloutsig_1_0z[4:2], celloutsig_1_3z };
  assign celloutsig_0_30z = { celloutsig_0_11z[19:5], celloutsig_0_21z } << { celloutsig_0_11z[14:11], celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_29z };
  assign celloutsig_0_54z = { celloutsig_0_11z[16:9], celloutsig_0_6z } <<< { celloutsig_0_15z[7:0], celloutsig_0_6z };
  assign celloutsig_1_11z = { celloutsig_1_1z[4], celloutsig_1_4z, celloutsig_1_10z } <<< { celloutsig_1_0z[1:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_23z = celloutsig_0_12z[3:1] <<< _03_[2:0];
  assign celloutsig_1_2z = celloutsig_1_0z[6:4] >>> celloutsig_1_1z[3:1];
  assign celloutsig_1_8z = { in_data[144:137], celloutsig_1_0z } >>> { in_data[139:130], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_9z = { in_data[128:127], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_4z } >>> { celloutsig_1_8z[17:10], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_42z = { celloutsig_0_12z[2:1], celloutsig_0_37z, celloutsig_0_17z } - { _05_[5:1], celloutsig_0_37z, celloutsig_0_34z, celloutsig_0_8z, celloutsig_0_22z };
  assign celloutsig_0_65z = { celloutsig_0_16z, celloutsig_0_52z, celloutsig_0_64z, celloutsig_0_23z } - { celloutsig_0_62z[16:11], celloutsig_0_63z, celloutsig_0_64z };
  assign celloutsig_0_11z = { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z } - { celloutsig_0_9z[18:0], celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[150:141] ~^ in_data[106:97];
  assign celloutsig_1_17z = { celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_14z } ~^ { celloutsig_1_9z[6:0], celloutsig_1_15z, celloutsig_1_15z };
  assign celloutsig_0_4z = { _00_, _03_[2:0] } ^ in_data[53:50];
  assign celloutsig_1_19z = celloutsig_1_0z[9:2] ^ { celloutsig_1_9z[5:0], celloutsig_1_6z, celloutsig_1_10z };
  assign celloutsig_0_9z = { celloutsig_0_4z[3], celloutsig_0_7z, _01_, celloutsig_0_1z } ^ { in_data[14:1], celloutsig_0_4z, celloutsig_0_6z, _00_, _03_[2:0] };
  assign celloutsig_0_39z = ~((celloutsig_0_23z[1] & celloutsig_0_1z) | celloutsig_0_12z[3]);
  assign celloutsig_0_19z = ~((celloutsig_0_14z & celloutsig_0_6z) | celloutsig_0_0z[19]);
  assign celloutsig_0_25z = ~((celloutsig_0_8z & celloutsig_0_5z[6]) | celloutsig_0_23z[1]);
  assign celloutsig_0_29z = ~((celloutsig_0_6z & celloutsig_0_4z[2]) | celloutsig_0_0z[3]);
  assign celloutsig_1_18z = ~((celloutsig_1_7z & celloutsig_1_17z[1]) | (celloutsig_1_7z & _04_[2]));
  assign _03_[3] = _00_;
  assign { out_data[128], out_data[103:96], out_data[36:32], out_data[11:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
