description: 'Video Display Processor (composite output)'
aliases: {  }
family: 'Texas Instruments'
datasheet: 'http://www.cs.columbia.edu/&#126;sedwards/papers/TMS9918.pdf'
pins:
  '&#126;RAS':
    desc: 'VRAM row address strobe'
  '&#126;CAS':
    desc: 'VRAM column address strobe'
  AD7:
    desc: 'VRAM address/data bus (least significant bit)'
  AD6:
    desc: 'VRAM address/data bus'
  AD5:
    desc: 'VRAM address/data bus'
  AD4:
    desc: 'VRAM address/data bus'
  AD3:
    desc: 'VRAM address/data bus'
  AD2:
    desc: 'VRAM address/data bus'
  AD1:
    desc: 'VRAM address/data bus'
  AD0:
    desc: 'VRAM address/data bus (most significant bit)'
  'R/&#126;W':
    desc: 'VRAM write strobe'
  GND:
    desc: ground
  MODE:
    desc: 'CPU interface mode select (usu. a CPU address line)'
  '&#126;CSW':
    desc: 'CPU-VDP write strobe'
  '&#126;CSR':
    desc: 'CPU-VDP read strobe'
  '&#126;INT':
    desc: 'CPU interrupt output'
  CD7:
    desc: 'CPU data bus (least significant bit)'
  CD6:
    desc: 'CPU data bus'
  CD5:
    desc: 'CPU data bus'
  CD4:
    desc: 'CPU data bus'
  CD3:
    desc: 'CPU data bus'
  CD2:
    desc: 'CPU data bus'
  CD1:
    desc: 'CPU data bus'
  CD0:
    desc: 'CPU data bus (most significant bit)'
  RD7:
    desc: 'VRAM read data bus (least significant bit)'
  RD6:
    desc: 'VRAM read data bus'
  RD5:
    desc: 'VRAM read data bus'
  RD4:
    desc: 'VRAM read data bus'
  RD3:
    desc: 'VRAM read data bus'
  RD2:
    desc: 'VRAM read data bus'
  RD1:
    desc: 'VRAM read data bus'
  RD0:
    desc: 'VRAM read data bus (most significant bit)'
  Vcc:
    desc: 'supply voltage'
  '&#126;RESET&#126;/SYNC':
    desc: 'reset (active low; when above +9V, sync input for ext. video)'
  EXTVDP:
    desc: 'external VDP input'
  COMVID:
    desc: 'composite video output'
  GROMCLK:
    desc: 'VDP output clock; XTAL/24'
  CPUCLK:
    desc: 'VDP color burst frequency clock'
  XTAL1:
    desc: 'crystal input'
  XTAL2:
    desc: 'crystal input'
specs:
  -
    param: 'XTAL frequency'
    val: '10.738635 &plusmn; 0.05%'
    unit: MHz
  -
    param: 'XTAL load capacitors'
    val:
      - '15 (min)'
      - '39 (max)'
    unit: pF
  -
    param: 'VRAM size'
    val: '4 or 16'
    unit: KB
  -
    param: 'Number of colors'
    val: '15 plus transparent'
  -
    param: 'Number of sprites'
    val: '32'
  -
    param: 'Sprites per line'
    val: '4'
notes:
  - 'Bit order numbering is backwards. 0 is the MSB and 7 is the LSB.'
  - 'Write to control register: set MODE high, write data byte, write destination register in the format 10000RRR.'
  - 'Write to VRAM: set MODE high, write lower address bits, write upper address bits (with highest bits set to 01), set MODE low, write data bytes. Address autoincrements.'
  - 'Read from status register: set MODE high, read byte.'
  - 'Read from VRAM: write lower address bits, write upper address bits (with highest bits set to 00), set MODE low, read data bytes. Address autoincrements.'
  - 'MODE determines the source or destination of a CPU read/write data transfer.'
  - 'Control registers:&NewLine;<table>&NewLine;<tr><td>0</td><td>VDP option control bits (mode, external VDP enable)</td></tr>&NewLine;<tr><td>1</td><td>VDP option control bits (4/16K RAM, BLANK, interrupt enable, mode, sprite size, magnification)</td></tr>&NewLine;<tr><td>2</td><td>Name table base address (0-15)</td></tr>&NewLine;<tr><td>3</td><td>Color table base address (0-255)</td></tr>&NewLine;<tr><td>4</td><td>Pattern generator base address (0-7)</td></tr>&NewLine;<tr><td>5</td><td>Sprite attribute table base address (0-127)</td></tr>&NewLine;<tr><td>6</td><td>Sprite pattern generator base address (0-7)</td></tr>&NewLine;<tr><td>7</td><td>Text color, backdrop color</td></tr>&NewLine;</table>'
  - 'Graphics modes:&NewLine;<table>&NewLine;<tr><td>Text mode</td><td>40x24 text positions, 6x8-pixel patterns, two colors, no sprites</td></tr>&NewLine;<tr><td>Graphics I mode</td><td>32x24 tile positions, 8x8-pixel patterns, 256 possible patterns with 2 colors per pattern, sprites</td></tr>&NewLine;<tr><td>Graphics II mode</td><td>32x24 tile positions, 8x8-pixel patterns, 768 possible patterns with 2 colors per row, sprites</td></tr>&NewLine;<tr><td>Multicolor mode</td><td>64x48 solid 4x4-pixel blocks of any color, sprites</td></tr>&NewLine;</table>'
packages:
  DIP:
    - '&#126;RAS'
    - '&#126;CAS'
    - AD7
    - AD6
    - AD5
    - AD4
    - AD3
    - AD2
    - AD1
    - AD0
    - 'R/&#126;W'
    - GND
    - MODE
    - '&#126;CSW'
    - '&#126;CSR'
    - '&#126;INT'
    - CD7
    - CD6
    - CD5
    - CD4
    - CD3
    - CD2
    - CD1
    - CD0
    - RD7
    - RD6
    - RD5
    - RD4
    - RD3
    - RD2
    - RD1
    - RD0
    - Vcc
    - '&#126;RESET&#126;/SYNC'
    - EXTVDP
    - COMVID
    - GROMCLK
    - CPUCLK
    - XTAL1
    - XTAL2
