;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 8/12/2018 3:21:39 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x2D610000  	11617
0x0008	0x2D050000  	11525
0x000C	0x2D050000  	11525
0x0010	0x2D050000  	11525
0x0014	0x2D050000  	11525
0x0018	0x2D050000  	11525
0x001C	0x2D050000  	11525
0x0020	0x2D050000  	11525
0x0024	0x2D050000  	11525
0x0028	0x2D050000  	11525
0x002C	0x2D050000  	11525
0x0030	0x2D050000  	11525
0x0034	0x2D050000  	11525
0x0038	0x2D050000  	11525
0x003C	0x2D050000  	11525
0x0040	0x2D050000  	11525
0x0044	0x2D050000  	11525
0x0048	0x2D050000  	11525
0x004C	0x2D050000  	11525
0x0050	0x2D050000  	11525
0x0054	0x2D050000  	11525
0x0058	0x2D050000  	11525
0x005C	0x2D050000  	11525
0x0060	0x2D050000  	11525
0x0064	0x2D050000  	11525
0x0068	0x2D050000  	11525
0x006C	0x2D050000  	11525
0x0070	0x2D050000  	11525
0x0074	0x2D050000  	11525
0x0078	0x2D050000  	11525
0x007C	0x2D050000  	11525
0x0080	0x2D050000  	11525
0x0084	0x2D050000  	11525
0x0088	0x2D050000  	11525
0x008C	0x2D050000  	11525
0x0090	0x2D050000  	11525
0x0094	0x2D050000  	11525
0x0098	0x2D050000  	11525
0x009C	0x2D050000  	11525
0x00A0	0x2D050000  	11525
0x00A4	0x2D050000  	11525
0x00A8	0x2D050000  	11525
0x00AC	0x2D050000  	11525
0x00B0	0x2D050000  	11525
0x00B4	0x2D050000  	11525
0x00B8	0x2D050000  	11525
0x00BC	0x2D050000  	11525
0x00C0	0x2D050000  	11525
0x00C4	0x2D050000  	11525
0x00C8	0x2D050000  	11525
0x00CC	0x2D050000  	11525
0x00D0	0x2D050000  	11525
0x00D4	0x2D050000  	11525
0x00D8	0x2D050000  	11525
0x00DC	0x2D050000  	11525
0x00E0	0x2D050000  	11525
0x00E4	0x2D050000  	11525
0x00E8	0x2D050000  	11525
0x00EC	0x2D050000  	11525
0x00F0	0x2D050000  	11525
0x00F4	0x2D050000  	11525
0x00F8	0x2D050000  	11525
0x00FC	0x2D050000  	11525
0x0100	0x2D050000  	11525
0x0104	0x2D050000  	11525
0x0108	0x2D050000  	11525
0x010C	0x2D050000  	11525
0x0110	0x2D050000  	11525
0x0114	0x2D050000  	11525
0x0118	0x2D050000  	11525
0x011C	0x2D050000  	11525
0x0120	0x2D050000  	11525
0x0124	0x2D050000  	11525
0x0128	0x2D050000  	11525
0x012C	0x2D050000  	11525
0x0130	0x2D050000  	11525
0x0134	0x2D050000  	11525
0x0138	0x2D050000  	11525
0x013C	0x2D050000  	11525
0x0140	0x2D050000  	11525
0x0144	0x2D050000  	11525
0x0148	0x2D050000  	11525
0x014C	0x2D050000  	11525
0x0150	0x2D050000  	11525
0x0154	0x2D050000  	11525
0x0158	0x2D050000  	11525
0x015C	0x2D050000  	11525
0x0160	0x2D050000  	11525
0x0164	0x2D050000  	11525
0x0168	0x2D050000  	11525
0x016C	0x2D050000  	11525
0x0170	0x2D050000  	11525
0x0174	0x2D050000  	11525
0x0178	0x2D050000  	11525
0x017C	0x2D050000  	11525
0x0180	0x2D050000  	11525
0x0184	0x2D050000  	11525
; end of ____SysVT
_main:
;buzzer.c, 19 :: 		void main()
0x2D60	0xB082    SUB	SP, SP, #8
0x2D62	0xF000F997  BL	12436
0x2D66	0xF7FFFFD1  BL	11532
0x2D6A	0xF000FFCD  BL	15624
0x2D6E	0xF7FFFFE3  BL	11576
0x2D72	0xF000FF89  BL	15496
;buzzer.c, 22 :: 		u8 R=0;
;buzzer.c, 23 :: 		u8 L=0;
;buzzer.c, 24 :: 		u8 U=0;
;buzzer.c, 25 :: 		u8 D=0;
;buzzer.c, 26 :: 		u8 value=0;
;buzzer.c, 27 :: 		u16 _step_x=1;
;buzzer.c, 28 :: 		u16 _step_y=3;
;buzzer.c, 29 :: 		GPIO_Digital_Input(&GPIOB_IDR,_GPIO_PINMASK_ALL);
0x2D76	0xF64F71FF  MOVW	R1, #65535
0x2D7A	0x48BB    LDR	R0, [PC, #748]
0x2D7C	0xF7FFFF36  BL	_GPIO_Digital_Input+0
;buzzer.c, 30 :: 		GPIO_Digital_Input(&GPIOD_IDR,_GPIO_PINMASK_4);
0x2D80	0xF2400110  MOVW	R1, #16
0x2D84	0x48B9    LDR	R0, [PC, #740]
0x2D86	0xF7FFFF31  BL	_GPIO_Digital_Input+0
;buzzer.c, 31 :: 		GPIO_Digital_Input(&GPIOD_IDR,_GPIO_PINMASK_2);
0x2D8A	0xF2400104  MOVW	R1, #4
0x2D8E	0x48B7    LDR	R0, [PC, #732]
0x2D90	0xF7FFFF2C  BL	_GPIO_Digital_Input+0
;buzzer.c, 32 :: 		GPIO_Digital_Input(&GPIOA_IDR,_GPIO_PINMASK_6);
0x2D94	0xF2400140  MOVW	R1, #64
0x2D98	0x48B5    LDR	R0, [PC, #724]
0x2D9A	0xF7FFFF27  BL	_GPIO_Digital_Input+0
;buzzer.c, 33 :: 		TFT_Set_Default_Mode();
0x2D9E	0xF7FFFF31  BL	_TFT_Set_Default_Mode+0
;buzzer.c, 34 :: 		TFT_Init_ILI9341_8bit(320,240);
0x2DA2	0x21F0    MOVS	R1, #240
0x2DA4	0xF2401040  MOVW	R0, #320
0x2DA8	0xF7FFFF3E  BL	_TFT_Init_ILI9341_8bit+0
;buzzer.c, 35 :: 		TFT_Fill_Screen(CL_RED);
0x2DAC	0xF64F0000  MOVW	R0, #63488
0x2DB0	0xF7FFFED4  BL	_TFT_Fill_Screen+0
;buzzer.c, 37 :: 		TFT_Write_Text("let's play",150,120);
0x2DB4	0x48AF    LDR	R0, [PC, #700]
0x2DB6	0x2278    MOVS	R2, #120
0x2DB8	0x2196    MOVS	R1, #150
0x2DBA	0xF7FFFE8B  BL	_TFT_Write_Text+0
;buzzer.c, 38 :: 		Delay_ms(1000);
0x2DBE	0xF2461753  MOVW	R7, #24915
0x2DC2	0xF2C00751  MOVT	R7, #81
0x2DC6	0xBF00    NOP
0x2DC8	0xBF00    NOP
L_main0:
0x2DCA	0x1E7F    SUBS	R7, R7, #1
0x2DCC	0xD1FD    BNE	L_main0
0x2DCE	0xBF00    NOP
0x2DD0	0xBF00    NOP
0x2DD2	0xBF00    NOP
0x2DD4	0xBF00    NOP
;buzzer.c, 39 :: 		TFT_Fill_Screen(CL_RED);
0x2DD6	0xF64F0000  MOVW	R0, #63488
0x2DDA	0xF7FFFEBF  BL	_TFT_Fill_Screen+0
;buzzer.c, 41 :: 		TFT_Set_Pen(CL_GRAY,10);
0x2DDE	0x210A    MOVS	R1, #10
0x2DE0	0xF2484010  MOVW	R0, #33808
0x2DE4	0xF7FEFEA2  BL	_TFT_Set_Pen+0
;buzzer.c, 42 :: 		TFT_Circle(x, y, 0);
0x2DE8	0x48A3    LDR	R0, [PC, #652]
0x2DEA	0x8801    LDRH	R1, [R0, #0]
0x2DEC	0x48A3    LDR	R0, [PC, #652]
0x2DEE	0x8800    LDRH	R0, [R0, #0]
0x2DF0	0x2200    MOVS	R2, #0
0x2DF2	0xB212    SXTH	R2, R2
0x2DF4	0xF7FFFC80  BL	_TFT_Circle+0
;buzzer.c, 43 :: 		_step_x=rand()/8000;
0x2DF8	0xF7FFFBD4  BL	_rand+0
0x2DFC	0xF6417140  MOVW	R1, #8000
0x2E00	0xB209    SXTH	R1, R1
0x2E02	0xFB90F0F1  SDIV	R0, R0, R1
0x2E06	0xF8AD0002  STRH	R0, [SP, #2]
;buzzer.c, 44 :: 		_step_y=rand()/8000;
0x2E0A	0xF7FFFBCB  BL	_rand+0
0x2E0E	0xF6417140  MOVW	R1, #8000
0x2E12	0xB209    SXTH	R1, R1
0x2E14	0xFB90F0F1  SDIV	R0, R0, R1
0x2E18	0xF8AD0004  STRH	R0, [SP, #4]
;buzzer.c, 45 :: 		while(1)
L_main2:
;buzzer.c, 48 :: 		if(x>=320)
0x2E1C	0x4897    LDR	R0, [PC, #604]
0x2E1E	0x8800    LDRH	R0, [R0, #0]
0x2E20	0xF5B07FA0  CMP	R0, #320
0x2E24	0xD306    BCC	L_main4
;buzzer.c, 50 :: 		ams7();
0x2E26	0xF7FFFC31  BL	_ams7+0
;buzzer.c, 51 :: 		_step_x=-_step_x;
0x2E2A	0xF8BD0002  LDRH	R0, [SP, #2]
0x2E2E	0x4240    RSBS	R0, R0, #0
0x2E30	0xF8AD0002  STRH	R0, [SP, #2]
;buzzer.c, 53 :: 		}
L_main4:
;buzzer.c, 54 :: 		if(x<=0)
0x2E34	0x4891    LDR	R0, [PC, #580]
0x2E36	0x8800    LDRH	R0, [R0, #0]
0x2E38	0x2800    CMP	R0, #0
0x2E3A	0xD806    BHI	L_main5
;buzzer.c, 56 :: 		ams7();
0x2E3C	0xF7FFFC26  BL	_ams7+0
;buzzer.c, 57 :: 		_step_x =-_step_x;
0x2E40	0xF8BD0002  LDRH	R0, [SP, #2]
0x2E44	0x4240    RSBS	R0, R0, #0
0x2E46	0xF8AD0002  STRH	R0, [SP, #2]
;buzzer.c, 58 :: 		}
L_main5:
;buzzer.c, 61 :: 		if(y>=320)
0x2E4A	0x488B    LDR	R0, [PC, #556]
0x2E4C	0x8800    LDRH	R0, [R0, #0]
0x2E4E	0xF5B07FA0  CMP	R0, #320
0x2E52	0xD306    BCC	L_main6
;buzzer.c, 63 :: 		ams7();
0x2E54	0xF7FFFC1A  BL	_ams7+0
;buzzer.c, 64 :: 		_step_y=-_step_y;
0x2E58	0xF8BD0004  LDRH	R0, [SP, #4]
0x2E5C	0x4240    RSBS	R0, R0, #0
0x2E5E	0xF8AD0004  STRH	R0, [SP, #4]
;buzzer.c, 65 :: 		}
L_main6:
;buzzer.c, 66 :: 		if(y<=0)
0x2E62	0x4885    LDR	R0, [PC, #532]
0x2E64	0x8800    LDRH	R0, [R0, #0]
0x2E66	0x2800    CMP	R0, #0
0x2E68	0xD806    BHI	L_main7
;buzzer.c, 68 :: 		ams7();
0x2E6A	0xF7FFFC0F  BL	_ams7+0
;buzzer.c, 69 :: 		_step_y=-_step_y;
0x2E6E	0xF8BD0004  LDRH	R0, [SP, #4]
0x2E72	0x4240    RSBS	R0, R0, #0
0x2E74	0xF8AD0004  STRH	R0, [SP, #4]
;buzzer.c, 70 :: 		}
L_main7:
;buzzer.c, 72 :: 		ams7();
0x2E78	0xF7FFFC08  BL	_ams7+0
;buzzer.c, 73 :: 		x+=_step_x;
0x2E7C	0xF8BD2002  LDRH	R2, [SP, #2]
0x2E80	0x497E    LDR	R1, [PC, #504]
0x2E82	0x8808    LDRH	R0, [R1, #0]
0x2E84	0x1880    ADDS	R0, R0, R2
0x2E86	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 74 :: 		y+=_step_y;
0x2E88	0xF8BD2004  LDRH	R2, [SP, #4]
0x2E8C	0x497A    LDR	R1, [PC, #488]
0x2E8E	0x8808    LDRH	R0, [R1, #0]
0x2E90	0x1880    ADDS	R0, R0, R2
0x2E92	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 75 :: 		draw(flag);
0x2E94	0x487A    LDR	R0, [PC, #488]
0x2E96	0x7800    LDRB	R0, [R0, #0]
0x2E98	0xF7FFFBA6  BL	_draw+0
;buzzer.c, 77 :: 		_step_x=rand()/800;
0x2E9C	0xF7FFFB82  BL	_rand+0
0x2EA0	0xF2403120  MOVW	R1, #800
0x2EA4	0xB209    SXTH	R1, R1
0x2EA6	0xFB90F0F1  SDIV	R0, R0, R1
0x2EAA	0xF8AD0002  STRH	R0, [SP, #2]
;buzzer.c, 78 :: 		_step_y=rand()/800;
0x2EAE	0xF7FFFB79  BL	_rand+0
0x2EB2	0xF2403120  MOVW	R1, #800
0x2EB6	0xB209    SXTH	R1, R1
0x2EB8	0xFB90F0F1  SDIV	R0, R0, R1
0x2EBC	0xF8AD0004  STRH	R0, [SP, #4]
;buzzer.c, 81 :: 		R=Button(&GPIOA_IDR,6,delay_time,active_stateJ);
0x2EC0	0x2300    MOVS	R3, #0
0x2EC2	0x2264    MOVS	R2, #100
0x2EC4	0x2106    MOVS	R1, #6
0x2EC6	0x486A    LDR	R0, [PC, #424]
0x2EC8	0xF7FFFB36  BL	_Button+0
; R start address is: 24 (R6)
0x2ECC	0xB2C6    UXTB	R6, R0
;buzzer.c, 82 :: 		L=Button(&GPIOD_IDR,2,delay_time,active_stateJ);
0x2ECE	0x2300    MOVS	R3, #0
0x2ED0	0x2264    MOVS	R2, #100
0x2ED2	0x2102    MOVS	R1, #2
0x2ED4	0x4865    LDR	R0, [PC, #404]
0x2ED6	0xF7FFFB2F  BL	_Button+0
; L start address is: 32 (R8)
0x2EDA	0xFA5FF880  UXTB	R8, R0
;buzzer.c, 83 :: 		U=Button(&GPIOD_IDR,4,delay_time,active_stateJ);
0x2EDE	0x2300    MOVS	R3, #0
0x2EE0	0x2264    MOVS	R2, #100
0x2EE2	0x2104    MOVS	R1, #4
0x2EE4	0x4861    LDR	R0, [PC, #388]
0x2EE6	0xF7FFFB27  BL	_Button+0
; U start address is: 36 (R9)
0x2EEA	0xFA5FF980  UXTB	R9, R0
;buzzer.c, 84 :: 		D=Button(&GPIOB_IDR,5,delay_time,active_stateJ);
0x2EEE	0x2300    MOVS	R3, #0
0x2EF0	0x2264    MOVS	R2, #100
0x2EF2	0x2105    MOVS	R1, #5
0x2EF4	0x485C    LDR	R0, [PC, #368]
0x2EF6	0xF7FFFB1F  BL	_Button+0
; D start address is: 40 (R10)
0x2EFA	0xFA5FFA80  UXTB	R10, R0
;buzzer.c, 85 :: 		value= Button(&GPIOB_IDR,0,delay_time,active_stateB);
0x2EFE	0x2301    MOVS	R3, #1
0x2F00	0x2264    MOVS	R2, #100
0x2F02	0x2100    MOVS	R1, #0
0x2F04	0x4858    LDR	R0, [PC, #352]
0x2F06	0xF7FFFB17  BL	_Button+0
0x2F0A	0xF88D0000  STRB	R0, [SP, #0]
;buzzer.c, 87 :: 		if(R==255)
0x2F0E	0xF1B60FFF  CMP	R6, #255
0x2F12	0xD11C    BNE	L_main8
; R end address is: 24 (R6)
; L end address is: 32 (R8)
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;buzzer.c, 89 :: 		switch(x)
0x2F14	0xE014    B	L_main9
;buzzer.c, 91 :: 		case 320:   ams7();
L_main11:
0x2F16	0xF7FFFBB9  BL	_ams7+0
;buzzer.c, 92 :: 		x=0;
0x2F1A	0x2100    MOVS	R1, #0
0x2F1C	0x4857    LDR	R0, [PC, #348]
0x2F1E	0x8001    STRH	R1, [R0, #0]
;buzzer.c, 93 :: 		draw(flag);
0x2F20	0x4857    LDR	R0, [PC, #348]
0x2F22	0x7800    LDRB	R0, [R0, #0]
0x2F24	0xF7FFFB60  BL	_draw+0
;buzzer.c, 94 :: 		break;
0x2F28	0xE010    B	L_main10
;buzzer.c, 95 :: 		default:    ams7();
L_main12:
0x2F2A	0xF7FFFBAF  BL	_ams7+0
;buzzer.c, 96 :: 		x+=20;
0x2F2E	0x4953    LDR	R1, [PC, #332]
0x2F30	0x8808    LDRH	R0, [R1, #0]
0x2F32	0x3014    ADDS	R0, #20
0x2F34	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 97 :: 		draw(flag);
0x2F36	0x4852    LDR	R0, [PC, #328]
0x2F38	0x7800    LDRB	R0, [R0, #0]
0x2F3A	0xF7FFFB55  BL	_draw+0
;buzzer.c, 98 :: 		break;
0x2F3E	0xE005    B	L_main10
;buzzer.c, 99 :: 		}
L_main9:
0x2F40	0x484E    LDR	R0, [PC, #312]
0x2F42	0x8800    LDRH	R0, [R0, #0]
0x2F44	0xF5B07FA0  CMP	R0, #320
0x2F48	0xD0E5    BEQ	L_main11
0x2F4A	0xE7EE    B	L_main12
L_main10:
;buzzer.c, 101 :: 		}
0x2F4C	0xE05E    B	L_main13
L_main8:
;buzzer.c, 102 :: 		else if(L==255)
; D start address is: 40 (R10)
; U start address is: 36 (R9)
; L start address is: 32 (R8)
0x2F4E	0xF1B80FFF  CMP	R8, #255
0x2F52	0xD11C    BNE	L_main14
; L end address is: 32 (R8)
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;buzzer.c, 104 :: 		switch(x)
0x2F54	0xE015    B	L_main15
;buzzer.c, 106 :: 		case 0:     ams7();
L_main17:
0x2F56	0xF7FFFB99  BL	_ams7+0
;buzzer.c, 107 :: 		x=320;
0x2F5A	0xF2401140  MOVW	R1, #320
0x2F5E	0x4847    LDR	R0, [PC, #284]
0x2F60	0x8001    STRH	R1, [R0, #0]
;buzzer.c, 108 :: 		draw(flag);
0x2F62	0x4847    LDR	R0, [PC, #284]
0x2F64	0x7800    LDRB	R0, [R0, #0]
0x2F66	0xF7FFFB3F  BL	_draw+0
;buzzer.c, 109 :: 		break;
0x2F6A	0xE00F    B	L_main16
;buzzer.c, 110 :: 		default:    ams7();
L_main18:
0x2F6C	0xF7FFFB8E  BL	_ams7+0
;buzzer.c, 111 :: 		x-=20;
0x2F70	0x4942    LDR	R1, [PC, #264]
0x2F72	0x8808    LDRH	R0, [R1, #0]
0x2F74	0x3814    SUBS	R0, #20
0x2F76	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 112 :: 		draw(flag);
0x2F78	0x4841    LDR	R0, [PC, #260]
0x2F7A	0x7800    LDRB	R0, [R0, #0]
0x2F7C	0xF7FFFB34  BL	_draw+0
;buzzer.c, 113 :: 		break;
0x2F80	0xE004    B	L_main16
;buzzer.c, 114 :: 		}
L_main15:
0x2F82	0x483E    LDR	R0, [PC, #248]
0x2F84	0x8800    LDRH	R0, [R0, #0]
0x2F86	0x2800    CMP	R0, #0
0x2F88	0xD0E5    BEQ	L_main17
0x2F8A	0xE7EF    B	L_main18
L_main16:
;buzzer.c, 115 :: 		}
0x2F8C	0xE03E    B	L_main19
L_main14:
;buzzer.c, 116 :: 		else if(D==255)
; D start address is: 40 (R10)
; U start address is: 36 (R9)
0x2F8E	0xF1BA0FFF  CMP	R10, #255
0x2F92	0xD11C    BNE	L_main20
; U end address is: 36 (R9)
; D end address is: 40 (R10)
;buzzer.c, 118 :: 		switch(y)
0x2F94	0xE014    B	L_main21
;buzzer.c, 120 :: 		case 320:   ams7();
L_main23:
0x2F96	0xF7FFFB79  BL	_ams7+0
;buzzer.c, 121 :: 		y=0;
0x2F9A	0x2100    MOVS	R1, #0
0x2F9C	0x4836    LDR	R0, [PC, #216]
0x2F9E	0x8001    STRH	R1, [R0, #0]
;buzzer.c, 122 :: 		draw(flag);
0x2FA0	0x4837    LDR	R0, [PC, #220]
0x2FA2	0x7800    LDRB	R0, [R0, #0]
0x2FA4	0xF7FFFB20  BL	_draw+0
;buzzer.c, 123 :: 		break;
0x2FA8	0xE010    B	L_main22
;buzzer.c, 124 :: 		default:    ams7();
L_main24:
0x2FAA	0xF7FFFB6F  BL	_ams7+0
;buzzer.c, 125 :: 		y+=20;
0x2FAE	0x4932    LDR	R1, [PC, #200]
0x2FB0	0x8808    LDRH	R0, [R1, #0]
0x2FB2	0x3014    ADDS	R0, #20
0x2FB4	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 126 :: 		draw(flag);
0x2FB6	0x4832    LDR	R0, [PC, #200]
0x2FB8	0x7800    LDRB	R0, [R0, #0]
0x2FBA	0xF7FFFB15  BL	_draw+0
;buzzer.c, 127 :: 		break;
0x2FBE	0xE005    B	L_main22
;buzzer.c, 128 :: 		}
L_main21:
0x2FC0	0x482D    LDR	R0, [PC, #180]
0x2FC2	0x8800    LDRH	R0, [R0, #0]
0x2FC4	0xF5B07FA0  CMP	R0, #320
0x2FC8	0xD0E5    BEQ	L_main23
0x2FCA	0xE7EE    B	L_main24
L_main22:
;buzzer.c, 129 :: 		}
0x2FCC	0xE01E    B	L_main25
L_main20:
;buzzer.c, 130 :: 		else if(U==255)
; U start address is: 36 (R9)
0x2FCE	0xF1B90FFF  CMP	R9, #255
0x2FD2	0xD11B    BNE	L_main26
; U end address is: 36 (R9)
;buzzer.c, 132 :: 		switch(y)
0x2FD4	0xE015    B	L_main27
;buzzer.c, 134 :: 		case 0:     ams7();
L_main29:
0x2FD6	0xF7FFFB59  BL	_ams7+0
;buzzer.c, 135 :: 		y=320;
0x2FDA	0xF2401140  MOVW	R1, #320
0x2FDE	0x4826    LDR	R0, [PC, #152]
0x2FE0	0x8001    STRH	R1, [R0, #0]
;buzzer.c, 136 :: 		draw(flag);
0x2FE2	0x4827    LDR	R0, [PC, #156]
0x2FE4	0x7800    LDRB	R0, [R0, #0]
0x2FE6	0xF7FFFAFF  BL	_draw+0
;buzzer.c, 137 :: 		break;
0x2FEA	0xE00F    B	L_main28
;buzzer.c, 138 :: 		default:    ams7();
L_main30:
0x2FEC	0xF7FFFB4E  BL	_ams7+0
;buzzer.c, 139 :: 		y-=20;
0x2FF0	0x4921    LDR	R1, [PC, #132]
0x2FF2	0x8808    LDRH	R0, [R1, #0]
0x2FF4	0x3814    SUBS	R0, #20
0x2FF6	0x8008    STRH	R0, [R1, #0]
;buzzer.c, 140 :: 		draw(flag);
0x2FF8	0x4821    LDR	R0, [PC, #132]
0x2FFA	0x7800    LDRB	R0, [R0, #0]
0x2FFC	0xF7FFFAF4  BL	_draw+0
;buzzer.c, 141 :: 		break;
0x3000	0xE004    B	L_main28
;buzzer.c, 142 :: 		}
L_main27:
0x3002	0x481D    LDR	R0, [PC, #116]
0x3004	0x8800    LDRH	R0, [R0, #0]
0x3006	0x2800    CMP	R0, #0
0x3008	0xD0E5    BEQ	L_main29
0x300A	0xE7EF    B	L_main30
L_main28:
;buzzer.c, 143 :: 		}
L_main26:
L_main25:
L_main19:
L_main13:
;buzzer.c, 145 :: 		if(value==255)
0x300C	0xF89D0000  LDRB	R0, [SP, #0]
0x3010	0xF1B00FFF  CMP	R0, #255
0x3014	0xD13A    BNE	L_main31
;buzzer.c, 147 :: 		switch(flag)
0x3016	0xE021    B	L_main32
;buzzer.c, 150 :: 		case 0:
L_main34:
;buzzer.c, 151 :: 		TFT_Set_Pen(CL_BLACK,10);
0x3018	0x210A    MOVS	R1, #10
0x301A	0xF2400000  MOVW	R0, #0
0x301E	0xF7FEFD85  BL	_TFT_Set_Pen+0
;buzzer.c, 152 :: 		TFT_Circle(x, y, 0);
0x3022	0x4815    LDR	R0, [PC, #84]
0x3024	0x8801    LDRH	R1, [R0, #0]
0x3026	0x4815    LDR	R0, [PC, #84]
0x3028	0x8800    LDRH	R0, [R0, #0]
0x302A	0x2200    MOVS	R2, #0
0x302C	0xB212    SXTH	R2, R2
0x302E	0xF7FFFB63  BL	_TFT_Circle+0
;buzzer.c, 153 :: 		flag=1;
0x3032	0x2101    MOVS	R1, #1
0x3034	0x4812    LDR	R0, [PC, #72]
0x3036	0x7001    STRB	R1, [R0, #0]
;buzzer.c, 154 :: 		break ;
0x3038	0xE028    B	L_main33
;buzzer.c, 155 :: 		case 1:
L_main35:
;buzzer.c, 156 :: 		TFT_Set_Pen(CL_GRAY,10);
0x303A	0x210A    MOVS	R1, #10
0x303C	0xF2484010  MOVW	R0, #33808
0x3040	0xF7FEFD74  BL	_TFT_Set_Pen+0
;buzzer.c, 157 :: 		TFT_Circle(x, y, 0);
0x3044	0x480C    LDR	R0, [PC, #48]
0x3046	0x8801    LDRH	R1, [R0, #0]
0x3048	0x480C    LDR	R0, [PC, #48]
0x304A	0x8800    LDRH	R0, [R0, #0]
0x304C	0x2200    MOVS	R2, #0
0x304E	0xB212    SXTH	R2, R2
0x3050	0xF7FFFB52  BL	_TFT_Circle+0
;buzzer.c, 158 :: 		flag=0;
0x3054	0x2100    MOVS	R1, #0
0x3056	0x480A    LDR	R0, [PC, #40]
0x3058	0x7001    STRB	R1, [R0, #0]
;buzzer.c, 159 :: 		break ;
0x305A	0xE017    B	L_main33
;buzzer.c, 161 :: 		}
L_main32:
0x305C	0x4808    LDR	R0, [PC, #32]
0x305E	0x7800    LDRB	R0, [R0, #0]
0x3060	0x2800    CMP	R0, #0
0x3062	0xD0D9    BEQ	L_main34
0x3064	0xF000B80E  B	#28
0x3068	0x04104002  	GPIOB_IDR+0
0x306C	0x0C104002  	GPIOD_IDR+0
0x3070	0x00104002  	GPIOA_IDR+0
0x3074	0x00042000  	?lstr1_buzzer+0
0x3078	0x00022000  	_y+0
0x307C	0x00002000  	_x+0
0x3080	0x000F2000  	_flag+0
0x3084	0x4802    LDR	R0, [PC, #8]
0x3086	0x7800    LDRB	R0, [R0, #0]
0x3088	0x2801    CMP	R0, #1
0x308A	0xD0D6    BEQ	L_main35
L_main33:
;buzzer.c, 163 :: 		}
L_main31:
;buzzer.c, 165 :: 		}
0x308C	0xE6C6    B	L_main2
;buzzer.c, 212 :: 		}
L_end_main:
L__main_end_loop:
0x308E	0xE7FE    B	L__main_end_loop
0x3090	0x000F2000  	_flag+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x2524	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x2526	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x252A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x252E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x2532	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x2534	0xB001    ADD	SP, SP, #4
0x2536	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x26BC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x26BE	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x26C2	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x26C6	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x26CA	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x26CC	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x26D0	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x26D2	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x26D4	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x26D6	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x26DA	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x26DE	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x26E0	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x26E4	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x26E6	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x26E8	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x26EC	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x26F0	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x26F2	0xB001    ADD	SP, SP, #4
0x26F4	0x4770    BX	LR
; end of ___FillZeros
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2BEC	0xB081    SUB	SP, SP, #4
0x2BEE	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x2BF2	0xF04F0242  MOV	R2, #66
0x2BF6	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2BF8	0xF7FEFE78  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x2BFC	0xF8DDE000  LDR	LR, [SP, #0]
0x2C00	0xB001    ADD	SP, SP, #4
0x2C02	0x4770    BX	LR
; end of _GPIO_Digital_Input
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x18EC	0xB084    SUB	SP, SP, #16
0x18EE	0xF8CDE000  STR	LR, [SP, #0]
0x18F2	0xB28D    UXTH	R5, R1
0x18F4	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x18F6	0x4B86    LDR	R3, [PC, #536]
0x18F8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x18FC	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x18FE	0x4618    MOV	R0, R3
0x1900	0xF7FEFDCA  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x1904	0xF1B50FFF  CMP	R5, #255
0x1908	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x190A	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x190C	0x4B81    LDR	R3, [PC, #516]
0x190E	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x1912	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x1914	0x4B80    LDR	R3, [PC, #512]
0x1916	0x429E    CMP	R6, R3
0x1918	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x191A	0xF2455355  MOVW	R3, #21845
0x191E	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x1922	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x1924	0x1D3D    ADDS	R5, R7, #4
0x1926	0x682C    LDR	R4, [R5, #0]
0x1928	0xF06F03FF  MVN	R3, #255
0x192C	0xEA040303  AND	R3, R4, R3, LSL #0
0x1930	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x1932	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x1936	0x682C    LDR	R4, [R5, #0]
0x1938	0xF64F73FF  MOVW	R3, #65535
0x193C	0xEA440303  ORR	R3, R4, R3, LSL #0
0x1940	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x1942	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1944	0x2E42    CMP	R6, #66
0x1946	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x1948	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x194A	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x194C	0xF64F73FF  MOVW	R3, #65535
0x1950	0x429D    CMP	R5, R3
0x1952	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x1954	0x4B70    LDR	R3, [PC, #448]
0x1956	0x429E    CMP	R6, R3
0x1958	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x195A	0xF04F3355  MOV	R3, #1431655765
0x195E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x1960	0x1D3C    ADDS	R4, R7, #4
0x1962	0x2300    MOVS	R3, #0
0x1964	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x1966	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x196A	0xF04F33FF  MOV	R3, #-1
0x196E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x1970	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x1972	0x2E42    CMP	R6, #66
0x1974	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x1976	0x2300    MOVS	R3, #0
0x1978	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x197A	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x197C	0xF0060301  AND	R3, R6, #1
0x1980	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x1982	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x1984	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x1986	0xF0060308  AND	R3, R6, #8
0x198A	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x198C	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x198E	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x1990	0xF0060304  AND	R3, R6, #4
0x1994	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x1996	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x1998	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x199A	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x199C	0xF4062301  AND	R3, R6, #528384
0x19A0	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x19A2	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x19A4	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x19A6	0xF4066300  AND	R3, R6, #2048
0x19AA	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x19AC	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x19AE	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x19B0	0xF4066380  AND	R3, R6, #1024
0x19B4	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x19B6	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x19B8	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x19BA	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x19BC	0xF0060320  AND	R3, R6, #32
0x19C0	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x19C2	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x19C4	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x19C6	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x19C8	0xF4067380  AND	R3, R6, #256
0x19CC	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x19CE	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x19D0	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x19D2	0xF0060380  AND	R3, R6, #128
0x19D6	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x19D8	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x19DA	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x19DC	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x19DE	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x19E2	0x9201    STR	R2, [SP, #4]
0x19E4	0xFA1FF985  UXTH	R9, R5
0x19E8	0x46B0    MOV	R8, R6
0x19EA	0x4606    MOV	R6, R0
0x19EC	0x4618    MOV	R0, R3
0x19EE	0x460A    MOV	R2, R1
0x19F0	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x19F2	0xF1BA0F10  CMP	R10, #16
0x19F6	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x19FA	0xF04F0301  MOV	R3, #1
0x19FE	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x1A02	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x1A06	0x42A3    CMP	R3, R4
0x1A08	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x1A0C	0xEA4F044A  LSL	R4, R10, #1
0x1A10	0xF04F0303  MOV	R3, #3
0x1A14	0x40A3    LSLS	R3, R4
0x1A16	0x43DC    MVN	R4, R3
0x1A18	0x683B    LDR	R3, [R7, #0]
0x1A1A	0x4023    ANDS	R3, R4
0x1A1C	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x1A1E	0xEA4F034A  LSL	R3, R10, #1
0x1A22	0xFA06F403  LSL	R4, R6, R3
0x1A26	0x683B    LDR	R3, [R7, #0]
0x1A28	0x4323    ORRS	R3, R4
0x1A2A	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x1A2C	0xF008030C  AND	R3, R8, #12
0x1A30	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x1A32	0xF2070508  ADDW	R5, R7, #8
0x1A36	0xEA4F044A  LSL	R4, R10, #1
0x1A3A	0xF04F0303  MOV	R3, #3
0x1A3E	0x40A3    LSLS	R3, R4
0x1A40	0x43DC    MVN	R4, R3
0x1A42	0x682B    LDR	R3, [R5, #0]
0x1A44	0x4023    ANDS	R3, R4
0x1A46	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x1A48	0xF2070508  ADDW	R5, R7, #8
0x1A4C	0xEA4F034A  LSL	R3, R10, #1
0x1A50	0xFA02F403  LSL	R4, R2, R3
0x1A54	0x682B    LDR	R3, [R5, #0]
0x1A56	0x4323    ORRS	R3, R4
0x1A58	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x1A5A	0x1D3D    ADDS	R5, R7, #4
0x1A5C	0xFA1FF48A  UXTH	R4, R10
0x1A60	0xF04F0301  MOV	R3, #1
0x1A64	0x40A3    LSLS	R3, R4
0x1A66	0x43DC    MVN	R4, R3
0x1A68	0x682B    LDR	R3, [R5, #0]
0x1A6A	0x4023    ANDS	R3, R4
0x1A6C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x1A6E	0x1D3D    ADDS	R5, R7, #4
0x1A70	0xFA1FF48A  UXTH	R4, R10
0x1A74	0xB28B    UXTH	R3, R1
0x1A76	0xFA03F404  LSL	R4, R3, R4
0x1A7A	0xB2A4    UXTH	R4, R4
0x1A7C	0x682B    LDR	R3, [R5, #0]
0x1A7E	0x4323    ORRS	R3, R4
0x1A80	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x1A82	0xF207050C  ADDW	R5, R7, #12
0x1A86	0xFA1FF38A  UXTH	R3, R10
0x1A8A	0x005C    LSLS	R4, R3, #1
0x1A8C	0xB2A4    UXTH	R4, R4
0x1A8E	0xF04F0303  MOV	R3, #3
0x1A92	0x40A3    LSLS	R3, R4
0x1A94	0x43DC    MVN	R4, R3
0x1A96	0x682B    LDR	R3, [R5, #0]
0x1A98	0x4023    ANDS	R3, R4
0x1A9A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x1A9C	0xF207050C  ADDW	R5, R7, #12
0x1AA0	0xEA4F034A  LSL	R3, R10, #1
0x1AA4	0xFA00F403  LSL	R4, R0, R3
0x1AA8	0x682B    LDR	R3, [R5, #0]
0x1AAA	0x4323    ORRS	R3, R4
0x1AAC	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x1AAE	0xF0080308  AND	R3, R8, #8
0x1AB2	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x1AB4	0xF4080370  AND	R3, R8, #15728640
0x1AB8	0x0D1B    LSRS	R3, R3, #20
0x1ABA	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x1ABE	0xF1BA0F07  CMP	R10, #7
0x1AC2	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x1AC4	0xF2070324  ADDW	R3, R7, #36
0x1AC8	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x1ACA	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x1ACE	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x1AD0	0xF2070320  ADDW	R3, R7, #32
0x1AD4	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x1AD6	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x1AD8	0x00AC    LSLS	R4, R5, #2
0x1ADA	0xF04F030F  MOV	R3, #15
0x1ADE	0x40A3    LSLS	R3, R4
0x1AE0	0x43DC    MVN	R4, R3
0x1AE2	0x9B02    LDR	R3, [SP, #8]
0x1AE4	0x681B    LDR	R3, [R3, #0]
0x1AE6	0xEA030404  AND	R4, R3, R4, LSL #0
0x1AEA	0x9B02    LDR	R3, [SP, #8]
0x1AEC	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x1AEE	0xF89D400C  LDRB	R4, [SP, #12]
0x1AF2	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x1AF4	0x409C    LSLS	R4, R3
0x1AF6	0x9B02    LDR	R3, [SP, #8]
0x1AF8	0x681B    LDR	R3, [R3, #0]
0x1AFA	0xEA430404  ORR	R4, R3, R4, LSL #0
0x1AFE	0x9B02    LDR	R3, [SP, #8]
0x1B00	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x1B02	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x1B06	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x1B08	0xF8DDE000  LDR	LR, [SP, #0]
0x1B0C	0xB004    ADD	SP, SP, #16
0x1B0E	0x4770    BX	LR
0x1B10	0xFC00FFFF  	#-1024
0x1B14	0x0000FFFF  	#-65536
0x1B18	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0498	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x049A	0x491E    LDR	R1, [PC, #120]
0x049C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x04A0	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x04A2	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x04A4	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x04A6	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x04A8	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x04AA	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x04AC	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x04AE	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x04B0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x04B2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x04B4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x04B6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x04B8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x04BA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x04BC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x04BE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x04C0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x04C2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x04C4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x04C6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x04CA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x04CC	0x4912    LDR	R1, [PC, #72]
0x04CE	0x4288    CMP	R0, R1
0x04D0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x04D2	0x4912    LDR	R1, [PC, #72]
0x04D4	0x4288    CMP	R0, R1
0x04D6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x04D8	0x4911    LDR	R1, [PC, #68]
0x04DA	0x4288    CMP	R0, R1
0x04DC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x04DE	0x4911    LDR	R1, [PC, #68]
0x04E0	0x4288    CMP	R0, R1
0x04E2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x04E4	0x4910    LDR	R1, [PC, #64]
0x04E6	0x4288    CMP	R0, R1
0x04E8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x04EA	0x4910    LDR	R1, [PC, #64]
0x04EC	0x4288    CMP	R0, R1
0x04EE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x04F0	0x490F    LDR	R1, [PC, #60]
0x04F2	0x4288    CMP	R0, R1
0x04F4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x04F6	0x490F    LDR	R1, [PC, #60]
0x04F8	0x4288    CMP	R0, R1
0x04FA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x04FC	0x490E    LDR	R1, [PC, #56]
0x04FE	0x4288    CMP	R0, R1
0x0500	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0502	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x0504	0x490D    LDR	R1, [PC, #52]
0x0506	0x6809    LDR	R1, [R1, #0]
0x0508	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x050C	0x490B    LDR	R1, [PC, #44]
0x050E	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0510	0xB001    ADD	SP, SP, #4
0x0512	0x4770    BX	LR
0x0514	0xFC00FFFF  	#-1024
0x0518	0x00004002  	#1073872896
0x051C	0x04004002  	#1073873920
0x0520	0x08004002  	#1073874944
0x0524	0x0C004002  	#1073875968
0x0528	0x10004002  	#1073876992
0x052C	0x14004002  	#1073878016
0x0530	0x18004002  	#1073879040
0x0534	0x1C004002  	#1073880064
0x0538	0x20004002  	#1073881088
0x053C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_TFT_Set_Default_Mode:
;__Lib_TFT.c, 4303 :: 		
0x2C04	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 4304 :: 		
0x2C06	0x2100    MOVS	R1, #0
0x2C08	0x4804    LDR	R0, [PC, #16]
0x2C0A	0x8001    STRH	R1, [R0, #0]
;__Lib_TFT.c, 4305 :: 		
0x2C0C	0x2100    MOVS	R1, #0
0x2C0E	0x4804    LDR	R0, [PC, #16]
0x2C10	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4306 :: 		
0x2C12	0x2100    MOVS	R1, #0
0x2C14	0x4803    LDR	R0, [PC, #12]
0x2C16	0x7001    STRB	R1, [R0, #0]
;__Lib_TFT.c, 4307 :: 		
L_end_TFT_Set_Default_Mode:
0x2C18	0xB001    ADD	SP, SP, #4
0x2C1A	0x4770    BX	LR
0x2C1C	0x00122000  	__Lib_TFT_Ptr_Set+0
0x2C20	0x00142000  	__Lib_TFT___no_acceleration+0
0x2C24	0x00152000  	__Lib_TFT___MM_plus+0
; end of _TFT_Set_Default_Mode
_TFT_Init_ILI9341_8bit:
;__Lib_TFT_Defs.c, 2371 :: 		void TFT_Init_ILI9341_8bit(unsigned int display_width, unsigned int display_height) {
; display_height start address is: 4 (R1)
; display_width start address is: 0 (R0)
0x2C28	0xB081    SUB	SP, SP, #4
0x2C2A	0xF8CDE000  STR	LR, [SP, #0]
0x2C2E	0xB28C    UXTH	R4, R1
0x2C30	0xB281    UXTH	R1, R0
; display_height end address is: 4 (R1)
; display_width end address is: 0 (R0)
; display_width start address is: 4 (R1)
; display_height start address is: 16 (R4)
;__Lib_TFT_Defs.c, 2372 :: 		__controller = _8BIT_CONTROLLER;
0x2C32	0xF24003FF  MOVW	R3, #255
0x2C36	0x4A24    LDR	R2, [PC, #144]
0x2C38	0x8013    STRH	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2373 :: 		if (Is_TFT_Set() != 1) {
0x2C3A	0xF7FEFF6F  BL	_Is_TFT_Set+0
0x2C3E	0x2801    CMP	R0, #1
0x2C40	0xD008    BEQ	L_TFT_Init_ILI9341_8bit133
;__Lib_TFT_Defs.c, 2374 :: 		TFT_Set_Index_Ptr = TFT_Set_Index;
0x2C42	0x4B22    LDR	R3, [PC, #136]
0x2C44	0x4A22    LDR	R2, [PC, #136]
0x2C46	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2375 :: 		TFT_Write_Command_Ptr = TFT_Write_Command;
0x2C48	0x4B22    LDR	R3, [PC, #136]
0x2C4A	0x4A23    LDR	R2, [PC, #140]
0x2C4C	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2376 :: 		TFT_Write_Data_Ptr = TFT_Write_Data;
0x2C4E	0x4B23    LDR	R3, [PC, #140]
0x2C50	0x4A23    LDR	R2, [PC, #140]
0x2C52	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2377 :: 		}
L_TFT_Init_ILI9341_8bit133:
;__Lib_TFT_Defs.c, 2379 :: 		TFT_DISP_WIDTH = display_width;
0x2C54	0x4A23    LDR	R2, [PC, #140]
0x2C56	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 2380 :: 		TFT_DISP_HEIGHT = display_height;
0x2C58	0x4A23    LDR	R2, [PC, #140]
0x2C5A	0x8014    STRH	R4, [R2, #0]
;__Lib_TFT_Defs.c, 2381 :: 		if (display_width >= display_height)
0x2C5C	0x42A1    CMP	R1, R4
0x2C5E	0xD303    BCC	L_TFT_Init_ILI9341_8bit134
; display_width end address is: 4 (R1)
; display_height end address is: 16 (R4)
;__Lib_TFT_Defs.c, 2382 :: 		TFT_Disp_Rotation = 0;
0x2C60	0x2300    MOVS	R3, #0
0x2C62	0x4A22    LDR	R2, [PC, #136]
0x2C64	0x7013    STRB	R3, [R2, #0]
0x2C66	0xE002    B	L_TFT_Init_ILI9341_8bit135
L_TFT_Init_ILI9341_8bit134:
;__Lib_TFT_Defs.c, 2384 :: 		TFT_Disp_Rotation = 90;
0x2C68	0x235A    MOVS	R3, #90
0x2C6A	0x4A20    LDR	R2, [PC, #128]
0x2C6C	0x7013    STRB	R3, [R2, #0]
L_TFT_Init_ILI9341_8bit135:
;__Lib_TFT_Defs.c, 2386 :: 		TFT_Set_Pen(CL_BLACK, 1);
0x2C6E	0x2101    MOVS	R1, #1
0x2C70	0xF2400000  MOVW	R0, #0
0x2C74	0xF7FEFF5A  BL	_TFT_Set_Pen+0
;__Lib_TFT_Defs.c, 2387 :: 		TFT_Set_Brush(0, 0, 0, 0, 0, 0);
0x2C78	0x2300    MOVS	R3, #0
0x2C7A	0x2200    MOVS	R2, #0
0x2C7C	0xB408    PUSH	(R3)
0x2C7E	0xB404    PUSH	(R2)
0x2C80	0x2300    MOVS	R3, #0
0x2C82	0x2200    MOVS	R2, #0
0x2C84	0x2100    MOVS	R1, #0
0x2C86	0x2000    MOVS	R0, #0
0x2C88	0xF7FEFE10  BL	_TFT_Set_Brush+0
0x2C8C	0xB002    ADD	SP, SP, #8
;__Lib_TFT_Defs.c, 2389 :: 		TFT_Move_Cursor(0, 0);
0x2C8E	0x2100    MOVS	R1, #0
0x2C90	0x2000    MOVS	R0, #0
0x2C92	0xF7FEFD93  BL	_TFT_Move_Cursor+0
;__Lib_TFT_Defs.c, 2390 :: 		ExternalFontSet = 0;
0x2C96	0x2300    MOVS	R3, #0
0x2C98	0x4A15    LDR	R2, [PC, #84]
0x2C9A	0x7013    STRB	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2391 :: 		TFT_Set_DataPort_Direction();
0x2C9C	0xF7FEFD9A  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2394 :: 		if (TFT_ReadId_ST7789V_or_ILI9341() == TFT_ST7789_HW_ID) {
0x2CA0	0xF7FEFDB2  BL	_TFT_ReadId_ST7789V_or_ILI9341+0
0x2CA4	0x4A13    LDR	R2, [PC, #76]
0x2CA6	0x4290    CMP	R0, R2
0x2CA8	0xD105    BNE	L_TFT_Init_ILI9341_8bit136
;__Lib_TFT_Defs.c, 2396 :: 		TFT_Reset_ST7789V();
0x2CAA	0xF7FFF8C9  BL	__Lib_TFT_Defs_TFT_Reset_ST7789V+0
;__Lib_TFT_Defs.c, 2397 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_SST7715R;
0x2CAE	0x4B12    LDR	R3, [PC, #72]
0x2CB0	0x4A12    LDR	R2, [PC, #72]
0x2CB2	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2398 :: 		} else {
0x2CB4	0xE004    B	L_TFT_Init_ILI9341_8bit137
L_TFT_Init_ILI9341_8bit136:
;__Lib_TFT_Defs.c, 2400 :: 		TFT_Reset_ILI9341();
0x2CB6	0xF7FFFA4D  BL	__Lib_TFT_Defs_TFT_Reset_ILI9341+0
;__Lib_TFT_Defs.c, 2401 :: 		TFT_Set_Address_Ptr = TFT_Set_Address_ILI9342;
0x2CBA	0x4B11    LDR	R3, [PC, #68]
0x2CBC	0x4A0F    LDR	R2, [PC, #60]
0x2CBE	0x6013    STR	R3, [R2, #0]
;__Lib_TFT_Defs.c, 2402 :: 		}
L_TFT_Init_ILI9341_8bit137:
;__Lib_TFT_Defs.c, 2408 :: 		}
L_end_TFT_Init_ILI9341_8bit:
0x2CC0	0xF8DDE000  LDR	LR, [SP, #0]
0x2CC4	0xB001    ADD	SP, SP, #4
0x2CC6	0x4770    BX	LR
0x2CC8	0x00182000  	__Lib_TFT_Defs___controller+0
0x2CCC	0x04650000  	_TFT_Set_Index+0
0x2CD0	0x00682000  	_TFT_Set_Index_Ptr+0
0x2CD4	0x02C90000  	_TFT_Write_Command+0
0x2CD8	0x006C2000  	_TFT_Write_Command_Ptr+0
0x2CDC	0x09F90000  	_TFT_Write_Data+0
0x2CE0	0x00642000  	_TFT_Write_Data_Ptr+0
0x2CE4	0x00582000  	_TFT_DISP_WIDTH+0
0x2CE8	0x005A2000  	_TFT_DISP_HEIGHT+0
0x2CEC	0x00162000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2CF0	0x003C2000  	_ExternalFontSet+0
0x2CF4	0x85005285  	#1384482048
0x2CF8	0x1DD90000  	_TFT_Set_Address_SST7715R+0
0x2CFC	0x00602000  	_TFT_Set_Address_Ptr+0
0x2D00	0x0AED0000  	_TFT_Set_Address_ILI9342+0
; end of _TFT_Init_ILI9341_8bit
_Is_TFT_Set:
;__Lib_TFT.c, 133 :: 		
0x1B1C	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 134 :: 		
0x1B1E	0x4802    LDR	R0, [PC, #8]
0x1B20	0x8800    LDRH	R0, [R0, #0]
;__Lib_TFT.c, 135 :: 		
L_end_Is_TFT_Set:
0x1B22	0xB001    ADD	SP, SP, #4
0x1B24	0x4770    BX	LR
0x1B26	0xBF00    NOP
0x1B28	0x00122000  	__Lib_TFT_Ptr_Set+0
; end of _Is_TFT_Set
_TFT_Set_Pen:
;__Lib_TFT.c, 169 :: 		
; pen_width start address is: 4 (R1)
; pen_color start address is: 0 (R0)
0x1B2C	0xB081    SUB	SP, SP, #4
; pen_width end address is: 4 (R1)
; pen_color end address is: 0 (R0)
; pen_color start address is: 0 (R0)
; pen_width start address is: 4 (R1)
;__Lib_TFT.c, 170 :: 		
0x1B2E	0x4A03    LDR	R2, [PC, #12]
0x1B30	0x8010    STRH	R0, [R2, #0]
; pen_color end address is: 0 (R0)
;__Lib_TFT.c, 175 :: 		
0x1B32	0x4A03    LDR	R2, [PC, #12]
0x1B34	0x7011    STRB	R1, [R2, #0]
; pen_width end address is: 4 (R1)
;__Lib_TFT.c, 176 :: 		
L_end_TFT_Set_Pen:
0x1B36	0xB001    ADD	SP, SP, #4
0x1B38	0x4770    BX	LR
0x1B3A	0xBF00    NOP
0x1B3C	0x002C2000  	__Lib_TFT_PenColor+0
0x1B40	0x002E2000  	__Lib_TFT_PenWidth+0
; end of _TFT_Set_Pen
_TFT_Set_Brush:
;__Lib_TFT.c, 192 :: 		
; gradient_orientation start address is: 12 (R3)
; gradient_enabled start address is: 8 (R2)
; brush_color start address is: 4 (R1)
; brush_enabled start address is: 0 (R0)
0x18AC	0xB081    SUB	SP, SP, #4
; gradient_orientation end address is: 12 (R3)
; gradient_enabled end address is: 8 (R2)
; brush_color end address is: 4 (R1)
; brush_enabled end address is: 0 (R0)
; brush_enabled start address is: 0 (R0)
; brush_color start address is: 4 (R1)
; gradient_enabled start address is: 8 (R2)
; gradient_orientation start address is: 12 (R3)
; gradient_color_from start address is: 20 (R5)
0x18AE	0xF8BD5004  LDRH	R5, [SP, #4]
; gradient_color_to start address is: 24 (R6)
0x18B2	0xF8BD6008  LDRH	R6, [SP, #8]
;__Lib_TFT.c, 193 :: 		
0x18B6	0x4C07    LDR	R4, [PC, #28]
0x18B8	0x7020    STRB	R0, [R4, #0]
; brush_enabled end address is: 0 (R0)
;__Lib_TFT.c, 194 :: 		
0x18BA	0x4C07    LDR	R4, [PC, #28]
0x18BC	0x8021    STRH	R1, [R4, #0]
; brush_color end address is: 4 (R1)
;__Lib_TFT.c, 195 :: 		
0x18BE	0x4C07    LDR	R4, [PC, #28]
0x18C0	0x7022    STRB	R2, [R4, #0]
; gradient_enabled end address is: 8 (R2)
;__Lib_TFT.c, 196 :: 		
0x18C2	0x4C07    LDR	R4, [PC, #28]
0x18C4	0x7023    STRB	R3, [R4, #0]
; gradient_orientation end address is: 12 (R3)
;__Lib_TFT.c, 197 :: 		
0x18C6	0x4C07    LDR	R4, [PC, #28]
0x18C8	0x8025    STRH	R5, [R4, #0]
; gradient_color_from end address is: 20 (R5)
;__Lib_TFT.c, 198 :: 		
0x18CA	0x4C07    LDR	R4, [PC, #28]
0x18CC	0x8026    STRH	R6, [R4, #0]
; gradient_color_to end address is: 24 (R6)
;__Lib_TFT.c, 199 :: 		
L_end_TFT_Set_Brush:
0x18CE	0xB001    ADD	SP, SP, #4
0x18D0	0x4770    BX	LR
0x18D2	0xBF00    NOP
0x18D4	0x00282000  	__Lib_TFT_BrushEnabled+0
0x18D8	0x002A2000  	__Lib_TFT_BrushColor+0
0x18DC	0x00292000  	__Lib_TFT_GradientEnabled+0
0x18E0	0x003D2000  	__Lib_TFT_GradientOrientation+0
0x18E4	0x003E2000  	__Lib_TFT_GradColorFrom+0
0x18E8	0x00402000  	__Lib_TFT_GradColorTo+0
; end of _TFT_Set_Brush
_TFT_Move_Cursor:
;__Lib_TFT.c, 252 :: 		
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x17BC	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;__Lib_TFT.c, 253 :: 		
0x17BE	0x4A03    LDR	R2, [PC, #12]
0x17C0	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;__Lib_TFT.c, 254 :: 		
0x17C2	0x4A03    LDR	R2, [PC, #12]
0x17C4	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;__Lib_TFT.c, 255 :: 		
L_end_TFT_Move_Cursor:
0x17C6	0xB001    ADD	SP, SP, #4
0x17C8	0x4770    BX	LR
0x17CA	0xBF00    NOP
0x17CC	0x00562000  	__Lib_TFT_x_cord+0
0x17D0	0x00542000  	__Lib_TFT_y_cord+0
; end of _TFT_Move_Cursor
__Lib_TFT_Defs_TFT_Set_DataPort_Direction:
;__Lib_TFT_Defs.c, 165 :: 		static void TFT_Set_DataPort_Direction() {
0x17D4	0xB082    SUB	SP, SP, #8
0x17D6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 167 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x17DA	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 168 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x17DE	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 172 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_OUTPUT);
0x17E2	0x4806    LDR	R0, [PC, #24]
0x17E4	0x8800    LDRH	R0, [R0, #0]
0x17E6	0x9101    STR	R1, [SP, #4]
0x17E8	0x4A05    LDR	R2, [PC, #20]
0x17EA	0xB281    UXTH	R1, R0
0x17EC	0x9801    LDR	R0, [SP, #4]
0x17EE	0xF000F87D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 173 :: 		}
L_end_TFT_Set_DataPort_Direction:
0x17F2	0xF8DDE000  LDR	LR, [SP, #0]
0x17F6	0xB002    ADD	SP, SP, #8
0x17F8	0x4770    BX	LR
0x17FA	0xBF00    NOP
0x17FC	0x00182000  	__Lib_TFT_Defs___controller+0
0x1800	0x00140008  	#524308
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction
_TFT_ReadId_ST7789V_or_ILI9341:
;__Lib_TFT_Defs.c, 2100 :: 		unsigned long TFT_ReadId_ST7789V_or_ILI9341(){
0x1808	0xB082    SUB	SP, SP, #8
0x180A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2101 :: 		unsigned long id = 0;
0x180E	0xF04F0000  MOV	R0, #0
0x1812	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2103 :: 		TFT_Set_Pin_Directions();
0x1814	0xF7FEFDAE  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2104 :: 		TFT_Set_DataPort_Direction();
0x1818	0xF7FFFFDC  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2105 :: 		TFT_RST = 1;
0x181C	0x2101    MOVS	R1, #1
0x181E	0xB249    SXTB	R1, R1
0x1820	0x481F    LDR	R0, [PC, #124]
0x1822	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2107 :: 		Delay_ms(100);
0x1824	0xF2423753  MOVW	R7, #9043
0x1828	0xF2C00708  MOVT	R7, #8
0x182C	0xBF00    NOP
0x182E	0xBF00    NOP
L_TFT_ReadId_ST7789V_or_ILI9341115:
0x1830	0x1E7F    SUBS	R7, R7, #1
0x1832	0xD1FD    BNE	L_TFT_ReadId_ST7789V_or_ILI9341115
0x1834	0xBF00    NOP
0x1836	0xBF00    NOP
0x1838	0xBF00    NOP
0x183A	0xBF00    NOP
;__Lib_TFT_Defs.c, 2109 :: 		TFT_CS = 0;
0x183C	0x2100    MOVS	R1, #0
0x183E	0xB249    SXTB	R1, R1
0x1840	0x4818    LDR	R0, [PC, #96]
0x1842	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2111 :: 		TFT_Set_Index_Ptr(0x04);
0x1844	0x2004    MOVS	R0, #4
0x1846	0x4C18    LDR	R4, [PC, #96]
0x1848	0x6824    LDR	R4, [R4, #0]
0x184A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2114 :: 		TFT_Set_DataPort_Direction_Input();
0x184C	0xF7FEFDF4  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input+0
;__Lib_TFT_Defs.c, 2115 :: 		Read_From_Port(); // don't care
0x1850	0xF7FEFD54  BL	__Lib_TFT_Defs_Read_From_Port+0
;__Lib_TFT_Defs.c, 2116 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 8;
0x1854	0xF7FEFD52  BL	__Lib_TFT_Defs_Read_From_Port+0
0x1858	0xF00000FF  AND	R0, R0, #255
0x185C	0xB280    UXTH	R0, R0
0x185E	0x0201    LSLS	R1, R0, #8
0x1860	0x9801    LDR	R0, [SP, #4]
0x1862	0x4308    ORRS	R0, R1
0x1864	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2117 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 16;
0x1866	0xF7FEFD49  BL	__Lib_TFT_Defs_Read_From_Port+0
0x186A	0xF00000FF  AND	R0, R0, #255
0x186E	0xB280    UXTH	R0, R0
0x1870	0x0401    LSLS	R1, R0, #16
0x1872	0x9801    LDR	R0, [SP, #4]
0x1874	0x4308    ORRS	R0, R1
0x1876	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2118 :: 		id |= (unsigned long)(Read_From_Port() & 0x00FF) << 24;
0x1878	0xF7FEFD40  BL	__Lib_TFT_Defs_Read_From_Port+0
0x187C	0xF00000FF  AND	R0, R0, #255
0x1880	0xB280    UXTH	R0, R0
0x1882	0x0601    LSLS	R1, R0, #24
0x1884	0x9801    LDR	R0, [SP, #4]
0x1886	0x4308    ORRS	R0, R1
0x1888	0x9001    STR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2119 :: 		TFT_CS = 1;
0x188A	0x2101    MOVS	R1, #1
0x188C	0xB249    SXTB	R1, R1
0x188E	0x4805    LDR	R0, [PC, #20]
0x1890	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2121 :: 		TFT_Set_DataPort_Direction();
0x1892	0xF7FFFF9F  BL	__Lib_TFT_Defs_TFT_Set_DataPort_Direction+0
;__Lib_TFT_Defs.c, 2123 :: 		return id;
0x1896	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT_Defs.c, 2124 :: 		}
L_end_TFT_ReadId_ST7789V_or_ILI9341:
0x1898	0xF8DDE000  LDR	LR, [SP, #0]
0x189C	0xB002    ADD	SP, SP, #8
0x189E	0x4770    BX	LR
0x18A0	0x02A04242  	TFT_RST+0
0x18A4	0x02BC4242  	TFT_CS+0
0x18A8	0x00682000  	_TFT_Set_Index_Ptr+0
; end of _TFT_ReadId_ST7789V_or_ILI9341
_TFT_Set_Index:
;__Lib_TFT_Defs.c, 70 :: 		void TFT_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x0464	0xB081    SUB	SP, SP, #4
0x0466	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 71 :: 		TFT_RS = 0;
0x046A	0x2200    MOVS	R2, #0
0x046C	0xB252    SXTB	R2, R2
0x046E	0x4908    LDR	R1, [PC, #32]
0x0470	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 72 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0472	0xF7FFFEA9  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 73 :: 		TFT_Write_Strobe();
0x0476	0x2200    MOVS	R2, #0
0x0478	0xB252    SXTB	R2, R2
0x047A	0x4906    LDR	R1, [PC, #24]
0x047C	0x600A    STR	R2, [R1, #0]
0x047E	0xBF00    NOP
0x0480	0x2201    MOVS	R2, #1
0x0482	0xB252    SXTB	R2, R2
0x0484	0x4903    LDR	R1, [PC, #12]
0x0486	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 74 :: 		}
L_end_TFT_Set_Index:
0x0488	0xF8DDE000  LDR	LR, [SP, #0]
0x048C	0xB001    ADD	SP, SP, #4
0x048E	0x4770    BX	LR
0x0490	0x02B04242  	TFT_RS+0
0x0494	0x02AC4242  	TFT_WR+0
; end of _TFT_Set_Index
__Lib_TFT_Defs_Write_to_Port:
;__Lib_TFT_Defs.c, 50 :: 		static void Write_to_Port(char value) {
; value start address is: 0 (R0)
; value end address is: 0 (R0)
; value start address is: 0 (R0)
;__Lib_TFT_Defs.c, 53 :: 		temp &= 0xFF00;
0x01C8	0x4A04    LDR	R2, [PC, #16]
0x01CA	0x8811    LDRH	R1, [R2, #0]
0x01CC	0xF401417F  AND	R1, R1, #65280
0x01D0	0xB289    UXTH	R1, R1
;__Lib_TFT_Defs.c, 54 :: 		TFT_DataPort = value | temp;
0x01D2	0xEA400101  ORR	R1, R0, R1, LSL #0
; value end address is: 0 (R0)
0x01D6	0x8011    STRH	R1, [R2, #0]
;__Lib_TFT_Defs.c, 55 :: 		}
L_end_Write_to_Port:
0x01D8	0x4770    BX	LR
0x01DA	0xBF00    NOP
0x01DC	0x10144002  	TFT_DataPort+0
; end of __Lib_TFT_Defs_Write_to_Port
_TFT_Write_Command:
;__Lib_TFT_Defs.c, 80 :: 		void TFT_Write_Command(unsigned short cmd) {
; cmd start address is: 0 (R0)
0x02C8	0xB081    SUB	SP, SP, #4
0x02CA	0xF8CDE000  STR	LR, [SP, #0]
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
;__Lib_TFT_Defs.c, 81 :: 		TFT_RS = 1;
0x02CE	0x2201    MOVS	R2, #1
0x02D0	0xB252    SXTB	R2, R2
0x02D2	0x4908    LDR	R1, [PC, #32]
0x02D4	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 82 :: 		Write_to_Port(cmd);
; cmd end address is: 0 (R0)
0x02D6	0xF7FFFF77  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 83 :: 		TFT_Write_Strobe();
0x02DA	0x2200    MOVS	R2, #0
0x02DC	0xB252    SXTB	R2, R2
0x02DE	0x4906    LDR	R1, [PC, #24]
0x02E0	0x600A    STR	R2, [R1, #0]
0x02E2	0xBF00    NOP
0x02E4	0x2201    MOVS	R2, #1
0x02E6	0xB252    SXTB	R2, R2
0x02E8	0x4903    LDR	R1, [PC, #12]
0x02EA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 84 :: 		}
L_end_TFT_Write_Command:
0x02EC	0xF8DDE000  LDR	LR, [SP, #0]
0x02F0	0xB001    ADD	SP, SP, #4
0x02F2	0x4770    BX	LR
0x02F4	0x02B04242  	TFT_RS+0
0x02F8	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Command
_TFT_SSD1963_8bit_Set_Index:
;__Lib_TFT_Defs.c, 3239 :: 		void TFT_SSD1963_8bit_Set_Index(unsigned short index) {
; index start address is: 0 (R0)
0x025C	0xB082    SUB	SP, SP, #8
0x025E	0xF8CDE000  STR	LR, [SP, #0]
; index end address is: 0 (R0)
; index start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3240 :: 		Delay_1us(); Delay_1us();
0x0262	0xF7FFFFBD  BL	_Delay_1us+0
0x0266	0xF7FFFFBB  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3241 :: 		TFT_CS = 0;
0x026A	0x2300    MOVS	R3, #0
0x026C	0xB25B    SXTB	R3, R3
0x026E	0x490C    LDR	R1, [PC, #48]
0x0270	0x9101    STR	R1, [SP, #4]
0x0272	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3242 :: 		TFT_RD = 1;
0x0274	0x2201    MOVS	R2, #1
0x0276	0xB252    SXTB	R2, R2
0x0278	0x490A    LDR	R1, [PC, #40]
0x027A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3243 :: 		TFT_RS = 0;
0x027C	0x490A    LDR	R1, [PC, #40]
0x027E	0x600B    STR	R3, [R1, #0]
;__Lib_TFT_Defs.c, 3244 :: 		Write_to_Port(index);
; index end address is: 0 (R0)
0x0280	0xF7FFFFA2  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3245 :: 		TFT_WR = 0;
0x0284	0x2200    MOVS	R2, #0
0x0286	0xB252    SXTB	R2, R2
0x0288	0x4908    LDR	R1, [PC, #32]
0x028A	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3246 :: 		TFT_WR = 1;
0x028C	0x2201    MOVS	R2, #1
0x028E	0xB252    SXTB	R2, R2
0x0290	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3247 :: 		TFT_CS = 1;
0x0292	0x9901    LDR	R1, [SP, #4]
0x0294	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3248 :: 		}
L_end_TFT_SSD1963_8bit_Set_Index:
0x0296	0xF8DDE000  LDR	LR, [SP, #0]
0x029A	0xB002    ADD	SP, SP, #8
0x029C	0x4770    BX	LR
0x029E	0xBF00    NOP
0x02A0	0x02BC4242  	TFT_CS+0
0x02A4	0x02A84242  	TFT_RD+0
0x02A8	0x02B04242  	TFT_RS+0
0x02AC	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963_8bit_Set_Index
_Delay_1us:
;__Lib_Delays.c, 13 :: 		void Delay_1us() {
;__Lib_Delays.c, 14 :: 		Delay_us(1);
0x01E0	0xF2400703  MOVW	R7, #3
0x01E4	0xF2C00700  MOVT	R7, #0
L_Delay_1us0:
0x01E8	0x1E7F    SUBS	R7, R7, #1
0x01EA	0xD1FD    BNE	L_Delay_1us0
0x01EC	0xBF00    NOP
0x01EE	0xBF00    NOP
0x01F0	0xBF00    NOP
0x01F2	0xBF00    NOP
0x01F4	0xBF00    NOP
0x01F6	0xBF00    NOP
;__Lib_Delays.c, 15 :: 		}
L_end_Delay_1us:
0x01F8	0x4770    BX	LR
; end of _Delay_1us
_TFT_SSD1963YT_8bit_Write_Command:
;__Lib_TFT_Defs.c, 3254 :: 		void TFT_SSD1963YT_8bit_Write_Command(unsigned char command) {
; command start address is: 0 (R0)
0x0208	0xB082    SUB	SP, SP, #8
0x020A	0xF8CDE000  STR	LR, [SP, #0]
; command end address is: 0 (R0)
; command start address is: 0 (R0)
;__Lib_TFT_Defs.c, 3255 :: 		TFT_CS = 0;
0x020E	0x2200    MOVS	R2, #0
0x0210	0xB252    SXTB	R2, R2
0x0212	0x490E    LDR	R1, [PC, #56]
0x0214	0x9101    STR	R1, [SP, #4]
0x0216	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3256 :: 		TFT_RD = 1;
0x0218	0x2201    MOVS	R2, #1
0x021A	0xB252    SXTB	R2, R2
0x021C	0x490C    LDR	R1, [PC, #48]
0x021E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3257 :: 		TFT_RS = 1;
0x0220	0x490C    LDR	R1, [PC, #48]
0x0222	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3258 :: 		Write_to_Port(command);
; command end address is: 0 (R0)
0x0224	0xF7FFFFD0  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 3259 :: 		TFT_WR = 0;
0x0228	0x2200    MOVS	R2, #0
0x022A	0xB252    SXTB	R2, R2
0x022C	0x490A    LDR	R1, [PC, #40]
0x022E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3260 :: 		TFT_WR = 1;
0x0230	0x2201    MOVS	R2, #1
0x0232	0xB252    SXTB	R2, R2
0x0234	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3261 :: 		TFT_CS = 1;
0x0236	0x9901    LDR	R1, [SP, #4]
0x0238	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 3262 :: 		Delay_1us(); Delay_1us();
0x023A	0xF7FFFFD1  BL	_Delay_1us+0
0x023E	0xF7FFFFCF  BL	_Delay_1us+0
;__Lib_TFT_Defs.c, 3263 :: 		}
L_end_TFT_SSD1963YT_8bit_Write_Command:
0x0242	0xF8DDE000  LDR	LR, [SP, #0]
0x0246	0xB002    ADD	SP, SP, #8
0x0248	0x4770    BX	LR
0x024A	0xBF00    NOP
0x024C	0x02BC4242  	TFT_CS+0
0x0250	0x02A84242  	TFT_RD+0
0x0254	0x02B04242  	TFT_RS+0
0x0258	0x02AC4242  	TFT_WR+0
; end of _TFT_SSD1963YT_8bit_Write_Command
__Lib_TFT_Defs_TFT_Set_Pin_Directions:
;__Lib_TFT_Defs.c, 102 :: 		static void TFT_Set_Pin_Directions() {
0x0374	0xB081    SUB	SP, SP, #4
0x0376	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 105 :: 		MOVW  R0, #lo_addr(TFT_RST)
0x037A	0xF2410014  MOVW	R0, #lo_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 106 :: 		MOVT  R0, #hi_addr(TFT_RST)
0x037E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RST+0)
;__Lib_TFT_Defs.c, 107 :: 		MOV   R1, #1
0x0382	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 108 :: 		LSL   R1, R1, #bitPos(TFT_RST)
0x0386	0xEA4F2101  LSL	R1, R1, BitPos(TFT_RST+0)
;__Lib_TFT_Defs.c, 110 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x038A	0x4A25    LDR	R2, [PC, #148]
0x038C	0xB289    UXTH	R1, R1
0x038E	0xF001FAAD  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 113 :: 		TFT_RST = 0;
0x0392	0x2100    MOVS	R1, #0
0x0394	0xB249    SXTB	R1, R1
0x0396	0x4823    LDR	R0, [PC, #140]
0x0398	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 117 :: 		MOVW  R0, #lo_addr(TFT_RS)
0x039A	0xF2410014  MOVW	R0, #lo_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 118 :: 		MOVT  R0, #hi_addr(TFT_RS)
0x039E	0xF2C40002  MOVT	R0, #hi_addr(TFT_RS+0)
;__Lib_TFT_Defs.c, 119 :: 		MOV   R1, #1
0x03A2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 120 :: 		LSL   R1, R1, #bitPos(TFT_RS)
0x03A6	0xEA4F3101  LSL	R1, R1, BitPos(TFT_RS+0)
;__Lib_TFT_Defs.c, 122 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03AA	0x4A1D    LDR	R2, [PC, #116]
0x03AC	0xB289    UXTH	R1, R1
0x03AE	0xF001FA9D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 125 :: 		TFT_RS = 1;
0x03B2	0x2101    MOVS	R1, #1
0x03B4	0xB249    SXTB	R1, R1
0x03B6	0x481C    LDR	R0, [PC, #112]
0x03B8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 129 :: 		MOVW  R0, #lo_addr(TFT_CS)
0x03BA	0xF2410014  MOVW	R0, #lo_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 130 :: 		MOVT  R0, #hi_addr(TFT_CS)
0x03BE	0xF2C40002  MOVT	R0, #hi_addr(TFT_CS+0)
;__Lib_TFT_Defs.c, 131 :: 		MOV   R1, #1
0x03C2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 132 :: 		LSL   R1, R1, #bitPos(TFT_CS)
0x03C6	0xEA4F31C1  LSL	R1, R1, BitPos(TFT_CS+0)
;__Lib_TFT_Defs.c, 134 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03CA	0x4A15    LDR	R2, [PC, #84]
0x03CC	0xB289    UXTH	R1, R1
0x03CE	0xF001FA8D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 137 :: 		TFT_CS = 1;
0x03D2	0x2101    MOVS	R1, #1
0x03D4	0xB249    SXTB	R1, R1
0x03D6	0x4815    LDR	R0, [PC, #84]
0x03D8	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 141 :: 		MOVW  R0, #lo_addr(TFT_RD)
0x03DA	0xF2410014  MOVW	R0, #lo_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 142 :: 		MOVT  R0, #hi_addr(TFT_RD)
0x03DE	0xF2C40002  MOVT	R0, #hi_addr(TFT_RD+0)
;__Lib_TFT_Defs.c, 143 :: 		MOV   R1, #1
0x03E2	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 144 :: 		LSL   R1, R1, #bitPos(TFT_RD)
0x03E6	0xEA4F2181  LSL	R1, R1, BitPos(TFT_RD+0)
;__Lib_TFT_Defs.c, 146 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x03EA	0x4A0D    LDR	R2, [PC, #52]
0x03EC	0xB289    UXTH	R1, R1
0x03EE	0xF001FA7D  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 150 :: 		MOVW  R0, #lo_addr(TFT_WR)
0x03F2	0xF2410014  MOVW	R0, #lo_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 151 :: 		MOVT  R0, #hi_addr(TFT_WR)
0x03F6	0xF2C40002  MOVT	R0, #hi_addr(TFT_WR+0)
;__Lib_TFT_Defs.c, 152 :: 		MOV   R1, #1
0x03FA	0xF04F0101  MOV	R1, #1
;__Lib_TFT_Defs.c, 153 :: 		LSL   R1, R1, #bitPos(TFT_WR)
0x03FE	0xEA4F21C1  LSL	R1, R1, BitPos(TFT_WR+0)
;__Lib_TFT_Defs.c, 155 :: 		GPIO_Config(R0, R1, _GPIO_CFG_DIGITAL_OUTPUT);
0x0402	0x4A07    LDR	R2, [PC, #28]
0x0404	0xB289    UXTH	R1, R1
0x0406	0xF001FA71  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 157 :: 		TFT_RD = 1;
0x040A	0x2101    MOVS	R1, #1
0x040C	0xB249    SXTB	R1, R1
0x040E	0x4808    LDR	R0, [PC, #32]
0x0410	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 158 :: 		TFT_WR = 1;
0x0412	0x4808    LDR	R0, [PC, #32]
0x0414	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 159 :: 		}
L_end_TFT_Set_Pin_Directions:
0x0416	0xF8DDE000  LDR	LR, [SP, #0]
0x041A	0xB001    ADD	SP, SP, #4
0x041C	0x4770    BX	LR
0x041E	0xBF00    NOP
0x0420	0x00140008  	#524308
0x0424	0x02A04242  	TFT_RST+0
0x0428	0x02B04242  	TFT_RS+0
0x042C	0x02BC4242  	TFT_CS+0
0x0430	0x02A84242  	TFT_RD+0
0x0434	0x02AC4242  	TFT_WR+0
; end of __Lib_TFT_Defs_TFT_Set_Pin_Directions
__Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input:
;__Lib_TFT_Defs.c, 179 :: 		static void TFT_Set_DataPort_Direction_Input() {
0x0438	0xB082    SUB	SP, SP, #8
0x043A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 181 :: 		MOVW  R1, #lo_addr(TFT_DataPort)
0x043E	0xF2410114  MOVW	R1, #lo_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 182 :: 		MOVT  R1, #hi_addr(TFT_DataPort)
0x0442	0xF2C40102  MOVT	R1, #hi_addr(TFT_DataPort+0)
;__Lib_TFT_Defs.c, 186 :: 		GPIO_Config(R1, __controller, _GPIO_CFG_DIGITAL_INPUT);
0x0446	0x4806    LDR	R0, [PC, #24]
0x0448	0x8800    LDRH	R0, [R0, #0]
0x044A	0x9101    STR	R1, [SP, #4]
0x044C	0xF04F0242  MOV	R2, #66
0x0450	0xB281    UXTH	R1, R0
0x0452	0x9801    LDR	R0, [SP, #4]
0x0454	0xF001FA4A  BL	_GPIO_Config+0
;__Lib_TFT_Defs.c, 187 :: 		}
L_end_TFT_Set_DataPort_Direction_Input:
0x0458	0xF8DDE000  LDR	LR, [SP, #0]
0x045C	0xB002    ADD	SP, SP, #8
0x045E	0x4770    BX	LR
0x0460	0x00182000  	__Lib_TFT_Defs___controller+0
; end of __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
__Lib_TFT_Defs_Read_From_Port:
;__Lib_TFT_Defs.c, 57 :: 		static unsigned int Read_From_Port() {
;__Lib_TFT_Defs.c, 60 :: 		dataPort = (unsigned int*)(&TFT_DataPort - 2);
0x02FC	0x2104    MOVS	R1, #4
0x02FE	0x480B    LDR	R0, [PC, #44]
0x0300	0x1A40    SUB	R0, R0, R1
; dataPort start address is: 8 (R2)
0x0302	0x4602    MOV	R2, R0
;__Lib_TFT_Defs.c, 61 :: 		TFT_RS = 1;
0x0304	0x2101    MOVS	R1, #1
0x0306	0xB249    SXTB	R1, R1
0x0308	0x4809    LDR	R0, [PC, #36]
0x030A	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 62 :: 		TFT_Read_Strobe();
0x030C	0x2100    MOVS	R1, #0
0x030E	0xB249    SXTB	R1, R1
0x0310	0x4808    LDR	R0, [PC, #32]
0x0312	0x6001    STR	R1, [R0, #0]
0x0314	0xBF00    NOP
0x0316	0xBF00    NOP
0x0318	0xBF00    NOP
0x031A	0xBF00    NOP
0x031C	0xBF00    NOP
0x031E	0x2101    MOVS	R1, #1
0x0320	0xB249    SXTB	R1, R1
0x0322	0x4804    LDR	R0, [PC, #16]
0x0324	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 63 :: 		return *dataPort;
0x0326	0x8810    LDRH	R0, [R2, #0]
; dataPort end address is: 8 (R2)
;__Lib_TFT_Defs.c, 64 :: 		}
L_end_Read_From_Port:
0x0328	0x4770    BX	LR
0x032A	0xBF00    NOP
0x032C	0x10144002  	TFT_DataPort+0
0x0330	0x02B04242  	TFT_RS+0
0x0334	0x02A84242  	TFT_RD+0
; end of __Lib_TFT_Defs_Read_From_Port
__Lib_TFT_Defs_TFT_Reset_ST7789V:
;__Lib_TFT_Defs.c, 1862 :: 		static void TFT_Reset_ST7789V() {
0x1E40	0xB081    SUB	SP, SP, #4
0x1E42	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 1863 :: 		TFT_Set_Pin_Directions();
0x1E46	0xF7FEFA95  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 1864 :: 		TFT_RST = 1;
0x1E4A	0x2101    MOVS	R1, #1
0x1E4C	0xB249    SXTB	R1, R1
0x1E4E	0x4894    LDR	R0, [PC, #592]
0x1E50	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1865 :: 		Delay_10ms();
0x1E52	0xF7FEFA71  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1866 :: 		TFT_RST = 0;
0x1E56	0x2100    MOVS	R1, #0
0x1E58	0xB249    SXTB	R1, R1
0x1E5A	0x4891    LDR	R0, [PC, #580]
0x1E5C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1867 :: 		Delay_100ms();
0x1E5E	0xF7FEFA7B  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1868 :: 		TFT_RST = 1;
0x1E62	0x2101    MOVS	R1, #1
0x1E64	0xB249    SXTB	R1, R1
0x1E66	0x488E    LDR	R0, [PC, #568]
0x1E68	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1869 :: 		Delay_100ms(); Delay_10ms(); Delay_10ms();
0x1E6A	0xF7FEFA75  BL	_Delay_100ms+0
0x1E6E	0xF7FEFA63  BL	_Delay_10ms+0
0x1E72	0xF7FEFA61  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1870 :: 		TFT_CS = 0;
0x1E76	0x2100    MOVS	R1, #0
0x1E78	0xB249    SXTB	R1, R1
0x1E7A	0x488A    LDR	R0, [PC, #552]
0x1E7C	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1872 :: 		TFT_Set_Index_Ptr(0x11);
0x1E7E	0x2011    MOVS	R0, #17
0x1E80	0x4C89    LDR	R4, [PC, #548]
0x1E82	0x6824    LDR	R4, [R4, #0]
0x1E84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1873 :: 		Delay_100ms();      //Delay 120ms
0x1E86	0xF7FEFA67  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 1874 :: 		Delay_10ms(); Delay_10ms();
0x1E8A	0xF7FEFA55  BL	_Delay_10ms+0
0x1E8E	0xF7FEFA53  BL	_Delay_10ms+0
;__Lib_TFT_Defs.c, 1876 :: 		TFT_Set_Index_Ptr(0x36);
0x1E92	0x2036    MOVS	R0, #54
0x1E94	0x4C84    LDR	R4, [PC, #528]
0x1E96	0x6824    LDR	R4, [R4, #0]
0x1E98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1877 :: 		TFT_Write_Command_Ptr(0x00);
0x1E9A	0x2000    MOVS	R0, #0
0x1E9C	0x4C83    LDR	R4, [PC, #524]
0x1E9E	0x6824    LDR	R4, [R4, #0]
0x1EA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1879 :: 		TFT_Set_Index_Ptr(0x3a);
0x1EA2	0x203A    MOVS	R0, #58
0x1EA4	0x4C80    LDR	R4, [PC, #512]
0x1EA6	0x6824    LDR	R4, [R4, #0]
0x1EA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1880 :: 		TFT_Write_Command_Ptr(0x05);  //65k
0x1EAA	0x2005    MOVS	R0, #5
0x1EAC	0x4C7F    LDR	R4, [PC, #508]
0x1EAE	0x6824    LDR	R4, [R4, #0]
0x1EB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1882 :: 		TFT_Set_Index_Ptr(0xb2);
0x1EB2	0x20B2    MOVS	R0, #178
0x1EB4	0x4C7C    LDR	R4, [PC, #496]
0x1EB6	0x6824    LDR	R4, [R4, #0]
0x1EB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1883 :: 		TFT_Write_Command_Ptr(0x0c);
0x1EBA	0x200C    MOVS	R0, #12
0x1EBC	0x4C7B    LDR	R4, [PC, #492]
0x1EBE	0x6824    LDR	R4, [R4, #0]
0x1EC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1884 :: 		TFT_Write_Command_Ptr(0x0c);
0x1EC2	0x200C    MOVS	R0, #12
0x1EC4	0x4C79    LDR	R4, [PC, #484]
0x1EC6	0x6824    LDR	R4, [R4, #0]
0x1EC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1885 :: 		TFT_Write_Command_Ptr(0x00);
0x1ECA	0x2000    MOVS	R0, #0
0x1ECC	0x4C77    LDR	R4, [PC, #476]
0x1ECE	0x6824    LDR	R4, [R4, #0]
0x1ED0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1886 :: 		TFT_Write_Command_Ptr(0x33);
0x1ED2	0x2033    MOVS	R0, #51
0x1ED4	0x4C75    LDR	R4, [PC, #468]
0x1ED6	0x6824    LDR	R4, [R4, #0]
0x1ED8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1887 :: 		TFT_Write_Command_Ptr(0x33);
0x1EDA	0x2033    MOVS	R0, #51
0x1EDC	0x4C73    LDR	R4, [PC, #460]
0x1EDE	0x6824    LDR	R4, [R4, #0]
0x1EE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1889 :: 		TFT_Set_Index_Ptr(0xb7);
0x1EE2	0x20B7    MOVS	R0, #183
0x1EE4	0x4C70    LDR	R4, [PC, #448]
0x1EE6	0x6824    LDR	R4, [R4, #0]
0x1EE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1890 :: 		TFT_Write_Command_Ptr(0x70);
0x1EEA	0x2070    MOVS	R0, #112
0x1EEC	0x4C6F    LDR	R4, [PC, #444]
0x1EEE	0x6824    LDR	R4, [R4, #0]
0x1EF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1893 :: 		TFT_Set_Index_Ptr(0xbb);
0x1EF2	0x20BB    MOVS	R0, #187
0x1EF4	0x4C6C    LDR	R4, [PC, #432]
0x1EF6	0x6824    LDR	R4, [R4, #0]
0x1EF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1894 :: 		TFT_Write_Command_Ptr(0x1B);//VCOM
0x1EFA	0x201B    MOVS	R0, #27
0x1EFC	0x4C6B    LDR	R4, [PC, #428]
0x1EFE	0x6824    LDR	R4, [R4, #0]
0x1F00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1896 :: 		TFT_Set_Index_Ptr(0xc0);
0x1F02	0x20C0    MOVS	R0, #192
0x1F04	0x4C68    LDR	R4, [PC, #416]
0x1F06	0x6824    LDR	R4, [R4, #0]
0x1F08	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1897 :: 		TFT_Write_Command_Ptr(0x2c);
0x1F0A	0x202C    MOVS	R0, #44
0x1F0C	0x4C67    LDR	R4, [PC, #412]
0x1F0E	0x6824    LDR	R4, [R4, #0]
0x1F10	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1899 :: 		TFT_Set_Index_Ptr(0xc2);
0x1F12	0x20C2    MOVS	R0, #194
0x1F14	0x4C64    LDR	R4, [PC, #400]
0x1F16	0x6824    LDR	R4, [R4, #0]
0x1F18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1900 :: 		TFT_Write_Command_Ptr(0x01);
0x1F1A	0x2001    MOVS	R0, #1
0x1F1C	0x4C63    LDR	R4, [PC, #396]
0x1F1E	0x6824    LDR	R4, [R4, #0]
0x1F20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1902 :: 		TFT_Set_Index_Ptr(0xc3);
0x1F22	0x20C3    MOVS	R0, #195
0x1F24	0x4C60    LDR	R4, [PC, #384]
0x1F26	0x6824    LDR	R4, [R4, #0]
0x1F28	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1903 :: 		TFT_Write_Command_Ptr(0x0B);
0x1F2A	0x200B    MOVS	R0, #11
0x1F2C	0x4C5F    LDR	R4, [PC, #380]
0x1F2E	0x6824    LDR	R4, [R4, #0]
0x1F30	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1905 :: 		TFT_Set_Index_Ptr(0xc4);
0x1F32	0x20C4    MOVS	R0, #196
0x1F34	0x4C5C    LDR	R4, [PC, #368]
0x1F36	0x6824    LDR	R4, [R4, #0]
0x1F38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1906 :: 		TFT_Write_Command_Ptr(0x27);
0x1F3A	0x2027    MOVS	R0, #39
0x1F3C	0x4C5B    LDR	R4, [PC, #364]
0x1F3E	0x6824    LDR	R4, [R4, #0]
0x1F40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1908 :: 		TFT_Set_Index_Ptr(0xc6);
0x1F42	0x20C6    MOVS	R0, #198
0x1F44	0x4C58    LDR	R4, [PC, #352]
0x1F46	0x6824    LDR	R4, [R4, #0]
0x1F48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1909 :: 		TFT_Write_Command_Ptr(0x0f);
0x1F4A	0x200F    MOVS	R0, #15
0x1F4C	0x4C57    LDR	R4, [PC, #348]
0x1F4E	0x6824    LDR	R4, [R4, #0]
0x1F50	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1911 :: 		TFT_Set_Index_Ptr(0xd0);
0x1F52	0x20D0    MOVS	R0, #208
0x1F54	0x4C54    LDR	R4, [PC, #336]
0x1F56	0x6824    LDR	R4, [R4, #0]
0x1F58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1912 :: 		TFT_Write_Command_Ptr(0xa4);
0x1F5A	0x20A4    MOVS	R0, #164
0x1F5C	0x4C53    LDR	R4, [PC, #332]
0x1F5E	0x6824    LDR	R4, [R4, #0]
0x1F60	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1913 :: 		TFT_Write_Command_Ptr(0xA1);
0x1F62	0x20A1    MOVS	R0, #161
0x1F64	0x4C51    LDR	R4, [PC, #324]
0x1F66	0x6824    LDR	R4, [R4, #0]
0x1F68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1915 :: 		TFT_Set_Index_Ptr(0xe0);
0x1F6A	0x20E0    MOVS	R0, #224
0x1F6C	0x4C4E    LDR	R4, [PC, #312]
0x1F6E	0x6824    LDR	R4, [R4, #0]
0x1F70	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1916 :: 		TFT_Write_Command_Ptr(0xD0);
0x1F72	0x20D0    MOVS	R0, #208
0x1F74	0x4C4D    LDR	R4, [PC, #308]
0x1F76	0x6824    LDR	R4, [R4, #0]
0x1F78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1917 :: 		TFT_Write_Command_Ptr(0x06);
0x1F7A	0x2006    MOVS	R0, #6
0x1F7C	0x4C4B    LDR	R4, [PC, #300]
0x1F7E	0x6824    LDR	R4, [R4, #0]
0x1F80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1918 :: 		TFT_Write_Command_Ptr(0x0B);
0x1F82	0x200B    MOVS	R0, #11
0x1F84	0x4C49    LDR	R4, [PC, #292]
0x1F86	0x6824    LDR	R4, [R4, #0]
0x1F88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1919 :: 		TFT_Write_Command_Ptr(0x09);
0x1F8A	0x2009    MOVS	R0, #9
0x1F8C	0x4C47    LDR	R4, [PC, #284]
0x1F8E	0x6824    LDR	R4, [R4, #0]
0x1F90	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1920 :: 		TFT_Write_Command_Ptr(0x08);
0x1F92	0x2008    MOVS	R0, #8
0x1F94	0x4C45    LDR	R4, [PC, #276]
0x1F96	0x6824    LDR	R4, [R4, #0]
0x1F98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1921 :: 		TFT_Write_Command_Ptr(0x30);
0x1F9A	0x2030    MOVS	R0, #48
0x1F9C	0x4C43    LDR	R4, [PC, #268]
0x1F9E	0x6824    LDR	R4, [R4, #0]
0x1FA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1922 :: 		TFT_Write_Command_Ptr(0x30);
0x1FA2	0x2030    MOVS	R0, #48
0x1FA4	0x4C41    LDR	R4, [PC, #260]
0x1FA6	0x6824    LDR	R4, [R4, #0]
0x1FA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1923 :: 		TFT_Write_Command_Ptr(0x5B);
0x1FAA	0x205B    MOVS	R0, #91
0x1FAC	0x4C3F    LDR	R4, [PC, #252]
0x1FAE	0x6824    LDR	R4, [R4, #0]
0x1FB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1924 :: 		TFT_Write_Command_Ptr(0x4B);
0x1FB2	0x204B    MOVS	R0, #75
0x1FB4	0x4C3D    LDR	R4, [PC, #244]
0x1FB6	0x6824    LDR	R4, [R4, #0]
0x1FB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1925 :: 		TFT_Write_Command_Ptr(0x18);
0x1FBA	0x2018    MOVS	R0, #24
0x1FBC	0x4C3B    LDR	R4, [PC, #236]
0x1FBE	0x6824    LDR	R4, [R4, #0]
0x1FC0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1926 :: 		TFT_Write_Command_Ptr(0x14);
0x1FC2	0x2014    MOVS	R0, #20
0x1FC4	0x4C39    LDR	R4, [PC, #228]
0x1FC6	0x6824    LDR	R4, [R4, #0]
0x1FC8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1927 :: 		TFT_Write_Command_Ptr(0x14);
0x1FCA	0x2014    MOVS	R0, #20
0x1FCC	0x4C37    LDR	R4, [PC, #220]
0x1FCE	0x6824    LDR	R4, [R4, #0]
0x1FD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1928 :: 		TFT_Write_Command_Ptr(0x2C);
0x1FD2	0x202C    MOVS	R0, #44
0x1FD4	0x4C35    LDR	R4, [PC, #212]
0x1FD6	0x6824    LDR	R4, [R4, #0]
0x1FD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1929 :: 		TFT_Write_Command_Ptr(0x32);
0x1FDA	0x2032    MOVS	R0, #50
0x1FDC	0x4C33    LDR	R4, [PC, #204]
0x1FDE	0x6824    LDR	R4, [R4, #0]
0x1FE0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1931 :: 		TFT_Set_Index_Ptr(0xe1);
0x1FE2	0x20E1    MOVS	R0, #225
0x1FE4	0x4C30    LDR	R4, [PC, #192]
0x1FE6	0x6824    LDR	R4, [R4, #0]
0x1FE8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1932 :: 		TFT_Write_Command_Ptr(0xD0);
0x1FEA	0x20D0    MOVS	R0, #208
0x1FEC	0x4C2F    LDR	R4, [PC, #188]
0x1FEE	0x6824    LDR	R4, [R4, #0]
0x1FF0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1933 :: 		TFT_Write_Command_Ptr(0x05);
0x1FF2	0x2005    MOVS	R0, #5
0x1FF4	0x4C2D    LDR	R4, [PC, #180]
0x1FF6	0x6824    LDR	R4, [R4, #0]
0x1FF8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1934 :: 		TFT_Write_Command_Ptr(0x0A);
0x1FFA	0x200A    MOVS	R0, #10
0x1FFC	0x4C2B    LDR	R4, [PC, #172]
0x1FFE	0x6824    LDR	R4, [R4, #0]
0x2000	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1935 :: 		TFT_Write_Command_Ptr(0x0A);
0x2002	0x200A    MOVS	R0, #10
0x2004	0x4C29    LDR	R4, [PC, #164]
0x2006	0x6824    LDR	R4, [R4, #0]
0x2008	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1936 :: 		TFT_Write_Command_Ptr(0x07);
0x200A	0x2007    MOVS	R0, #7
0x200C	0x4C27    LDR	R4, [PC, #156]
0x200E	0x6824    LDR	R4, [R4, #0]
0x2010	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1937 :: 		TFT_Write_Command_Ptr(0x28);
0x2012	0x2028    MOVS	R0, #40
0x2014	0x4C25    LDR	R4, [PC, #148]
0x2016	0x6824    LDR	R4, [R4, #0]
0x2018	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1938 :: 		TFT_Write_Command_Ptr(0x32);
0x201A	0x2032    MOVS	R0, #50
0x201C	0x4C23    LDR	R4, [PC, #140]
0x201E	0x6824    LDR	R4, [R4, #0]
0x2020	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1939 :: 		TFT_Write_Command_Ptr(0x2C);
0x2022	0x202C    MOVS	R0, #44
0x2024	0x4C21    LDR	R4, [PC, #132]
0x2026	0x6824    LDR	R4, [R4, #0]
0x2028	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1940 :: 		TFT_Write_Command_Ptr(0x49);
0x202A	0x2049    MOVS	R0, #73
0x202C	0x4C1F    LDR	R4, [PC, #124]
0x202E	0x6824    LDR	R4, [R4, #0]
0x2030	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1941 :: 		TFT_Write_Command_Ptr(0x18);
0x2032	0x2018    MOVS	R0, #24
0x2034	0x4C1D    LDR	R4, [PC, #116]
0x2036	0x6824    LDR	R4, [R4, #0]
0x2038	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1942 :: 		TFT_Write_Command_Ptr(0x13);
0x203A	0x2013    MOVS	R0, #19
0x203C	0x4C1B    LDR	R4, [PC, #108]
0x203E	0x6824    LDR	R4, [R4, #0]
0x2040	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1943 :: 		TFT_Write_Command_Ptr(0x13);
0x2042	0x2013    MOVS	R0, #19
0x2044	0x4C19    LDR	R4, [PC, #100]
0x2046	0x6824    LDR	R4, [R4, #0]
0x2048	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1944 :: 		TFT_Write_Command_Ptr(0x2C);
0x204A	0x202C    MOVS	R0, #44
0x204C	0x4C17    LDR	R4, [PC, #92]
0x204E	0x6824    LDR	R4, [R4, #0]
0x2050	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1945 :: 		TFT_Write_Command_Ptr(0x33);
0x2052	0x2033    MOVS	R0, #51
0x2054	0x4C15    LDR	R4, [PC, #84]
0x2056	0x6824    LDR	R4, [R4, #0]
0x2058	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1947 :: 		TFT_Set_Index_Ptr(0x21); //
0x205A	0x2021    MOVS	R0, #33
0x205C	0x4C12    LDR	R4, [PC, #72]
0x205E	0x6824    LDR	R4, [R4, #0]
0x2060	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1949 :: 		TFT_Set_Index_Ptr(0x2A); // Column Address Set
0x2062	0x202A    MOVS	R0, #42
0x2064	0x4C10    LDR	R4, [PC, #64]
0x2066	0x6824    LDR	R4, [R4, #0]
0x2068	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1950 :: 		TFT_Write_Command_Ptr(0x00);
0x206A	0x2000    MOVS	R0, #0
0x206C	0x4C0F    LDR	R4, [PC, #60]
0x206E	0x6824    LDR	R4, [R4, #0]
0x2070	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1951 :: 		TFT_Write_Command_Ptr(0x00);
0x2072	0x2000    MOVS	R0, #0
0x2074	0x4C0D    LDR	R4, [PC, #52]
0x2076	0x6824    LDR	R4, [R4, #0]
0x2078	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1952 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH >> 8);
0x207A	0x480D    LDR	R0, [PC, #52]
0x207C	0x8800    LDRH	R0, [R0, #0]
0x207E	0x0A04    LSRS	R4, R0, #8
0x2080	0xB2E0    UXTB	R0, R4
0x2082	0x4C0A    LDR	R4, [PC, #40]
0x2084	0x6824    LDR	R4, [R4, #0]
0x2086	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1953 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH);
0x2088	0x4809    LDR	R0, [PC, #36]
0x208A	0x8804    LDRH	R4, [R0, #0]
0x208C	0xB2E0    UXTB	R0, R4
0x208E	0x4C07    LDR	R4, [PC, #28]
0x2090	0x6824    LDR	R4, [R4, #0]
0x2092	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1954 :: 		TFT_Set_Index_Ptr(0x2B); //Row Address Set
0x2094	0x202B    MOVS	R0, #43
0x2096	0x4C04    LDR	R4, [PC, #16]
0x2098	0x6824    LDR	R4, [R4, #0]
0x209A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1955 :: 		TFT_Write_Command_Ptr(0x00);
0x209C	0x2000    MOVS	R0, #0
0x209E	0xE009    B	#18
0x20A0	0x02A04242  	TFT_RST+0
0x20A4	0x02BC4242  	TFT_CS+0
0x20A8	0x00682000  	_TFT_Set_Index_Ptr+0
0x20AC	0x006C2000  	_TFT_Write_Command_Ptr+0
0x20B0	0x00582000  	_TFT_DISP_WIDTH+0
0x20B4	0x4C22    LDR	R4, [PC, #136]
0x20B6	0x6824    LDR	R4, [R4, #0]
0x20B8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1956 :: 		TFT_Write_Command_Ptr(0x00);
0x20BA	0x2000    MOVS	R0, #0
0x20BC	0x4C20    LDR	R4, [PC, #128]
0x20BE	0x6824    LDR	R4, [R4, #0]
0x20C0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1957 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT >> 8);
0x20C2	0x4820    LDR	R0, [PC, #128]
0x20C4	0x8800    LDRH	R0, [R0, #0]
0x20C6	0x0A04    LSRS	R4, R0, #8
0x20C8	0xB2E0    UXTB	R0, R4
0x20CA	0x4C1D    LDR	R4, [PC, #116]
0x20CC	0x6824    LDR	R4, [R4, #0]
0x20CE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1958 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT);
0x20D0	0x481C    LDR	R0, [PC, #112]
0x20D2	0x8804    LDRH	R4, [R0, #0]
0x20D4	0xB2E0    UXTB	R0, R4
0x20D6	0x4C1A    LDR	R4, [PC, #104]
0x20D8	0x6824    LDR	R4, [R4, #0]
0x20DA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1960 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x20DC	0x2036    MOVS	R0, #54
0x20DE	0x4C1A    LDR	R4, [PC, #104]
0x20E0	0x6824    LDR	R4, [R4, #0]
0x20E2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1961 :: 		if (TFT_Disp_Rotation == 90) {
0x20E4	0x4819    LDR	R0, [PC, #100]
0x20E6	0x7800    LDRB	R0, [R0, #0]
0x20E8	0x285A    CMP	R0, #90
0x20EA	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ST7789V97
;__Lib_TFT_Defs.c, 1962 :: 		if (Is_TFT_Rotated_180())
0x20EC	0xF7FEF886  BL	_Is_TFT_Rotated_180+0
0x20F0	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V98
;__Lib_TFT_Defs.c, 1963 :: 		TFT_Write_Command_Ptr (0xC0);
0x20F2	0x20C0    MOVS	R0, #192
0x20F4	0x4C12    LDR	R4, [PC, #72]
0x20F6	0x6824    LDR	R4, [R4, #0]
0x20F8	0x47A0    BLX	R4
0x20FA	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V99
L___Lib_TFT_Defs_TFT_Reset_ST7789V98:
;__Lib_TFT_Defs.c, 1965 :: 		TFT_Write_Command_Ptr (0x00);
0x20FC	0x2000    MOVS	R0, #0
0x20FE	0x4C10    LDR	R4, [PC, #64]
0x2100	0x6824    LDR	R4, [R4, #0]
0x2102	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V99:
;__Lib_TFT_Defs.c, 1966 :: 		} else {
0x2104	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V100
L___Lib_TFT_Defs_TFT_Reset_ST7789V97:
;__Lib_TFT_Defs.c, 1967 :: 		if (Is_TFT_Rotated_180())
0x2106	0xF7FEF879  BL	_Is_TFT_Rotated_180+0
0x210A	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ST7789V101
;__Lib_TFT_Defs.c, 1968 :: 		TFT_Write_Command_Ptr (0xA0);
0x210C	0x20A0    MOVS	R0, #160
0x210E	0x4C0C    LDR	R4, [PC, #48]
0x2110	0x6824    LDR	R4, [R4, #0]
0x2112	0x47A0    BLX	R4
0x2114	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ST7789V102
L___Lib_TFT_Defs_TFT_Reset_ST7789V101:
;__Lib_TFT_Defs.c, 1970 :: 		TFT_Write_Command_Ptr (0x60);
0x2116	0x2060    MOVS	R0, #96
0x2118	0x4C09    LDR	R4, [PC, #36]
0x211A	0x6824    LDR	R4, [R4, #0]
0x211C	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ST7789V102:
;__Lib_TFT_Defs.c, 1971 :: 		}
L___Lib_TFT_Defs_TFT_Reset_ST7789V100:
;__Lib_TFT_Defs.c, 1973 :: 		TFT_Set_Index_Ptr(0x29); //display on
0x211E	0x2029    MOVS	R0, #41
0x2120	0x4C09    LDR	R4, [PC, #36]
0x2122	0x6824    LDR	R4, [R4, #0]
0x2124	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1974 :: 		TFT_Set_Index_Ptr(0x2c);
0x2126	0x202C    MOVS	R0, #44
0x2128	0x4C07    LDR	R4, [PC, #28]
0x212A	0x6824    LDR	R4, [R4, #0]
0x212C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1975 :: 		TFT_CS = 1;
0x212E	0x2101    MOVS	R1, #1
0x2130	0xB249    SXTB	R1, R1
0x2132	0x4807    LDR	R0, [PC, #28]
0x2134	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 1976 :: 		}
L_end_TFT_Reset_ST7789V:
0x2136	0xF8DDE000  LDR	LR, [SP, #0]
0x213A	0xB001    ADD	SP, SP, #4
0x213C	0x4770    BX	LR
0x213E	0xBF00    NOP
0x2140	0x006C2000  	_TFT_Write_Command_Ptr+0
0x2144	0x005A2000  	_TFT_DISP_HEIGHT+0
0x2148	0x00682000  	_TFT_Set_Index_Ptr+0
0x214C	0x00162000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x2150	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ST7789V
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x0338	0xF24D0753  MOVW	R7, #53331
0x033C	0xF2C00700  MOVT	R7, #0
L_Delay_10ms22:
0x0340	0x1E7F    SUBS	R7, R7, #1
0x0342	0xD1FD    BNE	L_Delay_10ms22
0x0344	0xBF00    NOP
0x0346	0xBF00    NOP
0x0348	0xBF00    NOP
0x034A	0xBF00    NOP
0x034C	0xBF00    NOP
0x034E	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x0350	0x4770    BX	LR
; end of _Delay_10ms
_Delay_100ms:
;__Lib_Delays.c, 53 :: 		void Delay_100ms() {
;__Lib_Delays.c, 54 :: 		Delay_ms(100);
0x0358	0xF2423753  MOVW	R7, #9043
0x035C	0xF2C00708  MOVT	R7, #8
L_Delay_100ms20:
0x0360	0x1E7F    SUBS	R7, R7, #1
0x0362	0xD1FD    BNE	L_Delay_100ms20
0x0364	0xBF00    NOP
0x0366	0xBF00    NOP
0x0368	0xBF00    NOP
0x036A	0xBF00    NOP
0x036C	0xBF00    NOP
0x036E	0xBF00    NOP
;__Lib_Delays.c, 55 :: 		}
L_end_Delay_100ms:
0x0370	0x4770    BX	LR
; end of _Delay_100ms
_Is_TFT_Rotated_180:
;__Lib_TFT_Defs.c, 32 :: 		char Is_TFT_Rotated_180() {
;__Lib_TFT_Defs.c, 33 :: 		return TFT_Rotated_180;
0x01FC	0x4801    LDR	R0, [PC, #4]
0x01FE	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT_Defs.c, 34 :: 		}
L_end_Is_TFT_Rotated_180:
0x0200	0x4770    BX	LR
0x0202	0xBF00    NOP
0x0204	0x00172000  	__Lib_TFT_Defs_TFT_Rotated_180+0
; end of _Is_TFT_Rotated_180
__Lib_TFT_Defs_TFT_Reset_ILI9341:
;__Lib_TFT_Defs.c, 2129 :: 		static void TFT_Reset_ILI9341(){
0x2154	0xB081    SUB	SP, SP, #4
0x2156	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_TFT_Defs.c, 2130 :: 		TFT_Set_Pin_Directions();
0x215A	0xF7FEF90B  BL	__Lib_TFT_Defs_TFT_Set_Pin_Directions+0
;__Lib_TFT_Defs.c, 2132 :: 		Delay_100ms();
0x215E	0xF7FEF8FB  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2133 :: 		TFT_RST = 1;
0x2162	0x2101    MOVS	R1, #1
0x2164	0xB249    SXTB	R1, R1
0x2166	0x4895    LDR	R0, [PC, #596]
0x2168	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2134 :: 		Delay_100ms();
0x216A	0xF7FEF8F5  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2135 :: 		Delay_100ms();
0x216E	0xF7FEF8F3  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2137 :: 		TFT_CS = 0;
0x2172	0x2100    MOVS	R1, #0
0x2174	0xB249    SXTB	R1, R1
0x2176	0x4892    LDR	R0, [PC, #584]
0x2178	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2138 :: 		TFT_Set_Index_Ptr(0x01);   // software reset
0x217A	0x2001    MOVS	R0, #1
0x217C	0x4C91    LDR	R4, [PC, #580]
0x217E	0x6824    LDR	R4, [R4, #0]
0x2180	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2139 :: 		Delay_5ms();
0x2182	0xF7FEF895  BL	_Delay_5ms+0
;__Lib_TFT_Defs.c, 2140 :: 		TFT_Set_Index_Ptr(0x28);   // display off
0x2186	0x2028    MOVS	R0, #40
0x2188	0x4C8E    LDR	R4, [PC, #568]
0x218A	0x6824    LDR	R4, [R4, #0]
0x218C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2142 :: 		TFT_Set_Index_Ptr(0xcf);
0x218E	0x20CF    MOVS	R0, #207
0x2190	0x4C8C    LDR	R4, [PC, #560]
0x2192	0x6824    LDR	R4, [R4, #0]
0x2194	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2143 :: 		TFT_Write_Command_Ptr(0x00);
0x2196	0x2000    MOVS	R0, #0
0x2198	0x4C8B    LDR	R4, [PC, #556]
0x219A	0x6824    LDR	R4, [R4, #0]
0x219C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2144 :: 		TFT_Write_Command_Ptr(0x83);
0x219E	0x2083    MOVS	R0, #131
0x21A0	0x4C89    LDR	R4, [PC, #548]
0x21A2	0x6824    LDR	R4, [R4, #0]
0x21A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2145 :: 		TFT_Write_Command_Ptr(0x30);
0x21A6	0x2030    MOVS	R0, #48
0x21A8	0x4C87    LDR	R4, [PC, #540]
0x21AA	0x6824    LDR	R4, [R4, #0]
0x21AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2147 :: 		TFT_Set_Index_Ptr(0xed);
0x21AE	0x20ED    MOVS	R0, #237
0x21B0	0x4C84    LDR	R4, [PC, #528]
0x21B2	0x6824    LDR	R4, [R4, #0]
0x21B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2148 :: 		TFT_Write_Command_Ptr(0x64);
0x21B6	0x2064    MOVS	R0, #100
0x21B8	0x4C83    LDR	R4, [PC, #524]
0x21BA	0x6824    LDR	R4, [R4, #0]
0x21BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2149 :: 		TFT_Write_Command_Ptr(0x03);
0x21BE	0x2003    MOVS	R0, #3
0x21C0	0x4C81    LDR	R4, [PC, #516]
0x21C2	0x6824    LDR	R4, [R4, #0]
0x21C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2150 :: 		TFT_Write_Command_Ptr(0x12);
0x21C6	0x2012    MOVS	R0, #18
0x21C8	0x4C7F    LDR	R4, [PC, #508]
0x21CA	0x6824    LDR	R4, [R4, #0]
0x21CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2151 :: 		TFT_Write_Command_Ptr(0x81);
0x21CE	0x2081    MOVS	R0, #129
0x21D0	0x4C7D    LDR	R4, [PC, #500]
0x21D2	0x6824    LDR	R4, [R4, #0]
0x21D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2153 :: 		TFT_Set_Index_Ptr(0xe8);
0x21D6	0x20E8    MOVS	R0, #232
0x21D8	0x4C7A    LDR	R4, [PC, #488]
0x21DA	0x6824    LDR	R4, [R4, #0]
0x21DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2154 :: 		TFT_Write_Command_Ptr(0x85);
0x21DE	0x2085    MOVS	R0, #133
0x21E0	0x4C79    LDR	R4, [PC, #484]
0x21E2	0x6824    LDR	R4, [R4, #0]
0x21E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2155 :: 		TFT_Write_Command_Ptr(0x01);
0x21E6	0x2001    MOVS	R0, #1
0x21E8	0x4C77    LDR	R4, [PC, #476]
0x21EA	0x6824    LDR	R4, [R4, #0]
0x21EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2156 :: 		TFT_Write_Command_Ptr(0x79);
0x21EE	0x2079    MOVS	R0, #121
0x21F0	0x4C75    LDR	R4, [PC, #468]
0x21F2	0x6824    LDR	R4, [R4, #0]
0x21F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2158 :: 		TFT_Set_Index_Ptr(0xcb);
0x21F6	0x20CB    MOVS	R0, #203
0x21F8	0x4C72    LDR	R4, [PC, #456]
0x21FA	0x6824    LDR	R4, [R4, #0]
0x21FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2159 :: 		TFT_Write_Command_Ptr(0x39);
0x21FE	0x2039    MOVS	R0, #57
0x2200	0x4C71    LDR	R4, [PC, #452]
0x2202	0x6824    LDR	R4, [R4, #0]
0x2204	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2160 :: 		TFT_Write_Command_Ptr(0x2c);
0x2206	0x202C    MOVS	R0, #44
0x2208	0x4C6F    LDR	R4, [PC, #444]
0x220A	0x6824    LDR	R4, [R4, #0]
0x220C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2161 :: 		TFT_Write_Command_Ptr(0x00);
0x220E	0x2000    MOVS	R0, #0
0x2210	0x4C6D    LDR	R4, [PC, #436]
0x2212	0x6824    LDR	R4, [R4, #0]
0x2214	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2162 :: 		TFT_Write_Command_Ptr(0x34);
0x2216	0x2034    MOVS	R0, #52
0x2218	0x4C6B    LDR	R4, [PC, #428]
0x221A	0x6824    LDR	R4, [R4, #0]
0x221C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2163 :: 		TFT_Write_Command_Ptr(0x02);
0x221E	0x2002    MOVS	R0, #2
0x2220	0x4C69    LDR	R4, [PC, #420]
0x2222	0x6824    LDR	R4, [R4, #0]
0x2224	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2165 :: 		TFT_Set_Index_Ptr(0xf7);
0x2226	0x20F7    MOVS	R0, #247
0x2228	0x4C66    LDR	R4, [PC, #408]
0x222A	0x6824    LDR	R4, [R4, #0]
0x222C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2166 :: 		TFT_Write_Command_Ptr(0x20);
0x222E	0x2020    MOVS	R0, #32
0x2230	0x4C65    LDR	R4, [PC, #404]
0x2232	0x6824    LDR	R4, [R4, #0]
0x2234	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2168 :: 		TFT_Set_Index_Ptr(0xea);
0x2236	0x20EA    MOVS	R0, #234
0x2238	0x4C62    LDR	R4, [PC, #392]
0x223A	0x6824    LDR	R4, [R4, #0]
0x223C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2169 :: 		TFT_Write_Command_Ptr(0x00);
0x223E	0x2000    MOVS	R0, #0
0x2240	0x4C61    LDR	R4, [PC, #388]
0x2242	0x6824    LDR	R4, [R4, #0]
0x2244	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2170 :: 		TFT_Write_Command_Ptr(0x00);
0x2246	0x2000    MOVS	R0, #0
0x2248	0x4C5F    LDR	R4, [PC, #380]
0x224A	0x6824    LDR	R4, [R4, #0]
0x224C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2172 :: 		TFT_Set_Index_Ptr(0xc0);     // power control
0x224E	0x20C0    MOVS	R0, #192
0x2250	0x4C5C    LDR	R4, [PC, #368]
0x2252	0x6824    LDR	R4, [R4, #0]
0x2254	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2173 :: 		TFT_Write_Command_Ptr(0x26);
0x2256	0x2026    MOVS	R0, #38
0x2258	0x4C5B    LDR	R4, [PC, #364]
0x225A	0x6824    LDR	R4, [R4, #0]
0x225C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2175 :: 		TFT_Set_Index_Ptr(0xc1);     // power control
0x225E	0x20C1    MOVS	R0, #193
0x2260	0x4C58    LDR	R4, [PC, #352]
0x2262	0x6824    LDR	R4, [R4, #0]
0x2264	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2176 :: 		TFT_Write_Command_Ptr(0x11);
0x2266	0x2011    MOVS	R0, #17
0x2268	0x4C57    LDR	R4, [PC, #348]
0x226A	0x6824    LDR	R4, [R4, #0]
0x226C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2178 :: 		TFT_Set_Index_Ptr(0xc5);     // vcom control
0x226E	0x20C5    MOVS	R0, #197
0x2270	0x4C54    LDR	R4, [PC, #336]
0x2272	0x6824    LDR	R4, [R4, #0]
0x2274	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2179 :: 		TFT_Write_Command_Ptr(0x35);
0x2276	0x2035    MOVS	R0, #53
0x2278	0x4C53    LDR	R4, [PC, #332]
0x227A	0x6824    LDR	R4, [R4, #0]
0x227C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2180 :: 		TFT_Write_Command_Ptr(0x3e);
0x227E	0x203E    MOVS	R0, #62
0x2280	0x4C51    LDR	R4, [PC, #324]
0x2282	0x6824    LDR	R4, [R4, #0]
0x2284	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2182 :: 		TFT_Set_Index_Ptr(0xc7);     // vcom control
0x2286	0x20C7    MOVS	R0, #199
0x2288	0x4C4E    LDR	R4, [PC, #312]
0x228A	0x6824    LDR	R4, [R4, #0]
0x228C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2183 :: 		TFT_Write_Command_Ptr(0xbe);
0x228E	0x20BE    MOVS	R0, #190
0x2290	0x4C4D    LDR	R4, [PC, #308]
0x2292	0x6824    LDR	R4, [R4, #0]
0x2294	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2185 :: 		TFT_Set_Index_Ptr(0x36);     // memory access control
0x2296	0x2036    MOVS	R0, #54
0x2298	0x4C4A    LDR	R4, [PC, #296]
0x229A	0x6824    LDR	R4, [R4, #0]
0x229C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2186 :: 		if (TFT_Disp_Rotation == 90)
0x229E	0x484B    LDR	R0, [PC, #300]
0x22A0	0x7800    LDRB	R0, [R0, #0]
0x22A2	0x285A    CMP	R0, #90
0x22A4	0xD10C    BNE	L___Lib_TFT_Defs_TFT_Reset_ILI9341117
;__Lib_TFT_Defs.c, 2187 :: 		if (Is_TFT_Rotated_180())
0x22A6	0xF7FDFFA9  BL	_Is_TFT_Rotated_180+0
0x22AA	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341118
;__Lib_TFT_Defs.c, 2188 :: 		TFT_Write_Command_Ptr (0x88);
0x22AC	0x2088    MOVS	R0, #136
0x22AE	0x4C46    LDR	R4, [PC, #280]
0x22B0	0x6824    LDR	R4, [R4, #0]
0x22B2	0x47A0    BLX	R4
0x22B4	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341119
L___Lib_TFT_Defs_TFT_Reset_ILI9341118:
;__Lib_TFT_Defs.c, 2190 :: 		TFT_Write_Command_Ptr (0x48);
0x22B6	0x2048    MOVS	R0, #72
0x22B8	0x4C43    LDR	R4, [PC, #268]
0x22BA	0x6824    LDR	R4, [R4, #0]
0x22BC	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341119:
0x22BE	0xE00B    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341120
L___Lib_TFT_Defs_TFT_Reset_ILI9341117:
;__Lib_TFT_Defs.c, 2192 :: 		if (Is_TFT_Rotated_180())
0x22C0	0xF7FDFF9C  BL	_Is_TFT_Rotated_180+0
0x22C4	0xB120    CBZ	R0, L___Lib_TFT_Defs_TFT_Reset_ILI9341121
;__Lib_TFT_Defs.c, 2193 :: 		TFT_Write_Command_Ptr (0xE8);
0x22C6	0x20E8    MOVS	R0, #232
0x22C8	0x4C3F    LDR	R4, [PC, #252]
0x22CA	0x6824    LDR	R4, [R4, #0]
0x22CC	0x47A0    BLX	R4
0x22CE	0xE003    B	L___Lib_TFT_Defs_TFT_Reset_ILI9341122
L___Lib_TFT_Defs_TFT_Reset_ILI9341121:
;__Lib_TFT_Defs.c, 2195 :: 		TFT_Write_Command_Ptr (0x28);
0x22D0	0x2028    MOVS	R0, #40
0x22D2	0x4C3D    LDR	R4, [PC, #244]
0x22D4	0x6824    LDR	R4, [R4, #0]
0x22D6	0x47A0    BLX	R4
L___Lib_TFT_Defs_TFT_Reset_ILI9341122:
L___Lib_TFT_Defs_TFT_Reset_ILI9341120:
;__Lib_TFT_Defs.c, 2197 :: 		TFT_Set_Index_Ptr(0x3a);     // pixel format set
0x22D8	0x203A    MOVS	R0, #58
0x22DA	0x4C3A    LDR	R4, [PC, #232]
0x22DC	0x6824    LDR	R4, [R4, #0]
0x22DE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2198 :: 		TFT_Write_Command_Ptr(0x55); // 16bit/pixel
0x22E0	0x2055    MOVS	R0, #85
0x22E2	0x4C39    LDR	R4, [PC, #228]
0x22E4	0x6824    LDR	R4, [R4, #0]
0x22E6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2200 :: 		TFT_Set_Index_Ptr(0xb1);     // frame rate
0x22E8	0x20B1    MOVS	R0, #177
0x22EA	0x4C36    LDR	R4, [PC, #216]
0x22EC	0x6824    LDR	R4, [R4, #0]
0x22EE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2201 :: 		TFT_Write_Command_Ptr(0x00);
0x22F0	0x2000    MOVS	R0, #0
0x22F2	0x4C35    LDR	R4, [PC, #212]
0x22F4	0x6824    LDR	R4, [R4, #0]
0x22F6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2202 :: 		TFT_Write_Command_Ptr(0x1B); // 70
0x22F8	0x201B    MOVS	R0, #27
0x22FA	0x4C33    LDR	R4, [PC, #204]
0x22FC	0x6824    LDR	R4, [R4, #0]
0x22FE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2205 :: 		TFT_Set_Index_Ptr(0xf2);     // 3Gamma Function Disable
0x2300	0x20F2    MOVS	R0, #242
0x2302	0x4C30    LDR	R4, [PC, #192]
0x2304	0x6824    LDR	R4, [R4, #0]
0x2306	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2206 :: 		TFT_Write_Command_Ptr(0x08);
0x2308	0x2008    MOVS	R0, #8
0x230A	0x4C2F    LDR	R4, [PC, #188]
0x230C	0x6824    LDR	R4, [R4, #0]
0x230E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2208 :: 		TFT_Set_Index_Ptr(0x26);
0x2310	0x2026    MOVS	R0, #38
0x2312	0x4C2C    LDR	R4, [PC, #176]
0x2314	0x6824    LDR	R4, [R4, #0]
0x2316	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2209 :: 		TFT_Write_Command_Ptr(0x01); // gamma set 4 gamma curve 01/02/04/08
0x2318	0x2001    MOVS	R0, #1
0x231A	0x4C2B    LDR	R4, [PC, #172]
0x231C	0x6824    LDR	R4, [R4, #0]
0x231E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2211 :: 		TFT_Set_Index_Ptr(0xE0);     // positive gamma correction
0x2320	0x20E0    MOVS	R0, #224
0x2322	0x4C28    LDR	R4, [PC, #160]
0x2324	0x6824    LDR	R4, [R4, #0]
0x2326	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2212 :: 		TFT_Write_Command_Ptr(0x1f);
0x2328	0x201F    MOVS	R0, #31
0x232A	0x4C27    LDR	R4, [PC, #156]
0x232C	0x6824    LDR	R4, [R4, #0]
0x232E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2213 :: 		TFT_Write_Command_Ptr(0x1a);
0x2330	0x201A    MOVS	R0, #26
0x2332	0x4C25    LDR	R4, [PC, #148]
0x2334	0x6824    LDR	R4, [R4, #0]
0x2336	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2214 :: 		TFT_Write_Command_Ptr(0x18);
0x2338	0x2018    MOVS	R0, #24
0x233A	0x4C23    LDR	R4, [PC, #140]
0x233C	0x6824    LDR	R4, [R4, #0]
0x233E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2215 :: 		TFT_Write_Command_Ptr(0x0a);
0x2340	0x200A    MOVS	R0, #10
0x2342	0x4C21    LDR	R4, [PC, #132]
0x2344	0x6824    LDR	R4, [R4, #0]
0x2346	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2216 :: 		TFT_Write_Command_Ptr(0x0f);
0x2348	0x200F    MOVS	R0, #15
0x234A	0x4C1F    LDR	R4, [PC, #124]
0x234C	0x6824    LDR	R4, [R4, #0]
0x234E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2217 :: 		TFT_Write_Command_Ptr(0x06);
0x2350	0x2006    MOVS	R0, #6
0x2352	0x4C1D    LDR	R4, [PC, #116]
0x2354	0x6824    LDR	R4, [R4, #0]
0x2356	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2218 :: 		TFT_Write_Command_Ptr(0x45);
0x2358	0x2045    MOVS	R0, #69
0x235A	0x4C1B    LDR	R4, [PC, #108]
0x235C	0x6824    LDR	R4, [R4, #0]
0x235E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2219 :: 		TFT_Write_Command_Ptr(0x87);
0x2360	0x2087    MOVS	R0, #135
0x2362	0x4C19    LDR	R4, [PC, #100]
0x2364	0x6824    LDR	R4, [R4, #0]
0x2366	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2220 :: 		TFT_Write_Command_Ptr(0x32);
0x2368	0x2032    MOVS	R0, #50
0x236A	0x4C17    LDR	R4, [PC, #92]
0x236C	0x6824    LDR	R4, [R4, #0]
0x236E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2221 :: 		TFT_Write_Command_Ptr(0x0a);
0x2370	0x200A    MOVS	R0, #10
0x2372	0x4C15    LDR	R4, [PC, #84]
0x2374	0x6824    LDR	R4, [R4, #0]
0x2376	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2222 :: 		TFT_Write_Command_Ptr(0x07);
0x2378	0x2007    MOVS	R0, #7
0x237A	0x4C13    LDR	R4, [PC, #76]
0x237C	0x6824    LDR	R4, [R4, #0]
0x237E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2223 :: 		TFT_Write_Command_Ptr(0x02);
0x2380	0x2002    MOVS	R0, #2
0x2382	0x4C11    LDR	R4, [PC, #68]
0x2384	0x6824    LDR	R4, [R4, #0]
0x2386	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2224 :: 		TFT_Write_Command_Ptr(0x07);
0x2388	0x2007    MOVS	R0, #7
0x238A	0x4C0F    LDR	R4, [PC, #60]
0x238C	0x6824    LDR	R4, [R4, #0]
0x238E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2225 :: 		TFT_Write_Command_Ptr(0x05);
0x2390	0x2005    MOVS	R0, #5
0x2392	0x4C0D    LDR	R4, [PC, #52]
0x2394	0x6824    LDR	R4, [R4, #0]
0x2396	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2226 :: 		TFT_Write_Command_Ptr(0x00);
0x2398	0x2000    MOVS	R0, #0
0x239A	0x4C0B    LDR	R4, [PC, #44]
0x239C	0x6824    LDR	R4, [R4, #0]
0x239E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2228 :: 		TFT_Set_Index_Ptr(0xE1);     // negamma correction
0x23A0	0x20E1    MOVS	R0, #225
0x23A2	0x4C08    LDR	R4, [PC, #32]
0x23A4	0x6824    LDR	R4, [R4, #0]
0x23A6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2229 :: 		TFT_Write_Command_Ptr(0x00);
0x23A8	0x2000    MOVS	R0, #0
0x23AA	0x4C07    LDR	R4, [PC, #28]
0x23AC	0x6824    LDR	R4, [R4, #0]
0x23AE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2230 :: 		TFT_Write_Command_Ptr(0x25);
0x23B0	0x2025    MOVS	R0, #37
0x23B2	0x4C05    LDR	R4, [PC, #20]
0x23B4	0x6824    LDR	R4, [R4, #0]
0x23B6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2231 :: 		TFT_Write_Command_Ptr(0x27);
0x23B8	0x2027    MOVS	R0, #39
0x23BA	0xE009    B	#18
0x23BC	0x02A04242  	TFT_RST+0
0x23C0	0x02BC4242  	TFT_CS+0
0x23C4	0x00682000  	_TFT_Set_Index_Ptr+0
0x23C8	0x006C2000  	_TFT_Write_Command_Ptr+0
0x23CC	0x00162000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x23D0	0x4C4F    LDR	R4, [PC, #316]
0x23D2	0x6824    LDR	R4, [R4, #0]
0x23D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2232 :: 		TFT_Write_Command_Ptr(0x05);
0x23D6	0x2005    MOVS	R0, #5
0x23D8	0x4C4D    LDR	R4, [PC, #308]
0x23DA	0x6824    LDR	R4, [R4, #0]
0x23DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2233 :: 		TFT_Write_Command_Ptr(0x10);
0x23DE	0x2010    MOVS	R0, #16
0x23E0	0x4C4B    LDR	R4, [PC, #300]
0x23E2	0x6824    LDR	R4, [R4, #0]
0x23E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2234 :: 		TFT_Write_Command_Ptr(0x09);
0x23E6	0x2009    MOVS	R0, #9
0x23E8	0x4C49    LDR	R4, [PC, #292]
0x23EA	0x6824    LDR	R4, [R4, #0]
0x23EC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2235 :: 		TFT_Write_Command_Ptr(0x3a);
0x23EE	0x203A    MOVS	R0, #58
0x23F0	0x4C47    LDR	R4, [PC, #284]
0x23F2	0x6824    LDR	R4, [R4, #0]
0x23F4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2236 :: 		TFT_Write_Command_Ptr(0x78);
0x23F6	0x2078    MOVS	R0, #120
0x23F8	0x4C45    LDR	R4, [PC, #276]
0x23FA	0x6824    LDR	R4, [R4, #0]
0x23FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2237 :: 		TFT_Write_Command_Ptr(0x4d);
0x23FE	0x204D    MOVS	R0, #77
0x2400	0x4C43    LDR	R4, [PC, #268]
0x2402	0x6824    LDR	R4, [R4, #0]
0x2404	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2238 :: 		TFT_Write_Command_Ptr(0x05);
0x2406	0x2005    MOVS	R0, #5
0x2408	0x4C41    LDR	R4, [PC, #260]
0x240A	0x6824    LDR	R4, [R4, #0]
0x240C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2239 :: 		TFT_Write_Command_Ptr(0x18);
0x240E	0x2018    MOVS	R0, #24
0x2410	0x4C3F    LDR	R4, [PC, #252]
0x2412	0x6824    LDR	R4, [R4, #0]
0x2414	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2240 :: 		TFT_Write_Command_Ptr(0x0d);
0x2416	0x200D    MOVS	R0, #13
0x2418	0x4C3D    LDR	R4, [PC, #244]
0x241A	0x6824    LDR	R4, [R4, #0]
0x241C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2241 :: 		TFT_Write_Command_Ptr(0x38);
0x241E	0x2038    MOVS	R0, #56
0x2420	0x4C3B    LDR	R4, [PC, #236]
0x2422	0x6824    LDR	R4, [R4, #0]
0x2424	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2242 :: 		TFT_Write_Command_Ptr(0x3a);
0x2426	0x203A    MOVS	R0, #58
0x2428	0x4C39    LDR	R4, [PC, #228]
0x242A	0x6824    LDR	R4, [R4, #0]
0x242C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2243 :: 		TFT_Write_Command_Ptr(0x1f);
0x242E	0x201F    MOVS	R0, #31
0x2430	0x4C37    LDR	R4, [PC, #220]
0x2432	0x6824    LDR	R4, [R4, #0]
0x2434	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2247 :: 		TFT_Set_Index_Ptr(0x2A);
0x2436	0x202A    MOVS	R0, #42
0x2438	0x4C36    LDR	R4, [PC, #216]
0x243A	0x6824    LDR	R4, [R4, #0]
0x243C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2248 :: 		TFT_Write_Command_Ptr(0);
0x243E	0x2000    MOVS	R0, #0
0x2440	0x4C33    LDR	R4, [PC, #204]
0x2442	0x6824    LDR	R4, [R4, #0]
0x2444	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2249 :: 		TFT_Write_Command_Ptr(0);
0x2446	0x2000    MOVS	R0, #0
0x2448	0x4C31    LDR	R4, [PC, #196]
0x244A	0x6824    LDR	R4, [R4, #0]
0x244C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2250 :: 		TFT_Write_Command_Ptr((TFT_DISP_WIDTH - 1) >> 8);
0x244E	0x4832    LDR	R0, [PC, #200]
0x2450	0x8800    LDRH	R0, [R0, #0]
0x2452	0x1E40    SUBS	R0, R0, #1
0x2454	0xB280    UXTH	R0, R0
0x2456	0x0A04    LSRS	R4, R0, #8
0x2458	0xB2E0    UXTB	R0, R4
0x245A	0x4C2D    LDR	R4, [PC, #180]
0x245C	0x6824    LDR	R4, [R4, #0]
0x245E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2251 :: 		TFT_Write_Command_Ptr(TFT_DISP_WIDTH-1);
0x2460	0x482D    LDR	R0, [PC, #180]
0x2462	0x8800    LDRH	R0, [R0, #0]
0x2464	0x1E44    SUBS	R4, R0, #1
0x2466	0xB2E0    UXTB	R0, R4
0x2468	0x4C29    LDR	R4, [PC, #164]
0x246A	0x6824    LDR	R4, [R4, #0]
0x246C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2253 :: 		TFT_Set_Index_Ptr(0x2B);
0x246E	0x202B    MOVS	R0, #43
0x2470	0x4C28    LDR	R4, [PC, #160]
0x2472	0x6824    LDR	R4, [R4, #0]
0x2474	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2254 :: 		TFT_Write_Command_Ptr(0);
0x2476	0x2000    MOVS	R0, #0
0x2478	0x4C25    LDR	R4, [PC, #148]
0x247A	0x6824    LDR	R4, [R4, #0]
0x247C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2255 :: 		TFT_Write_Command_Ptr(0);
0x247E	0x2000    MOVS	R0, #0
0x2480	0x4C23    LDR	R4, [PC, #140]
0x2482	0x6824    LDR	R4, [R4, #0]
0x2484	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2256 :: 		TFT_Write_Command_Ptr((TFT_DISP_HEIGHT - 1) >> 8);
0x2486	0x4825    LDR	R0, [PC, #148]
0x2488	0x8800    LDRH	R0, [R0, #0]
0x248A	0x1E40    SUBS	R0, R0, #1
0x248C	0xB280    UXTH	R0, R0
0x248E	0x0A04    LSRS	R4, R0, #8
0x2490	0xB2E0    UXTB	R0, R4
0x2492	0x4C1F    LDR	R4, [PC, #124]
0x2494	0x6824    LDR	R4, [R4, #0]
0x2496	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2257 :: 		TFT_Write_Command_Ptr(TFT_DISP_HEIGHT-1);
0x2498	0x4820    LDR	R0, [PC, #128]
0x249A	0x8800    LDRH	R0, [R0, #0]
0x249C	0x1E44    SUBS	R4, R0, #1
0x249E	0xB2E0    UXTB	R0, R4
0x24A0	0x4C1B    LDR	R4, [PC, #108]
0x24A2	0x6824    LDR	R4, [R4, #0]
0x24A4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2259 :: 		TFT_Set_Index_Ptr(0xb7);     // entry mode set
0x24A6	0x20B7    MOVS	R0, #183
0x24A8	0x4C1A    LDR	R4, [PC, #104]
0x24AA	0x6824    LDR	R4, [R4, #0]
0x24AC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2260 :: 		TFT_Write_Command_Ptr(0x07);
0x24AE	0x2007    MOVS	R0, #7
0x24B0	0x4C17    LDR	R4, [PC, #92]
0x24B2	0x6824    LDR	R4, [R4, #0]
0x24B4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2262 :: 		TFT_Set_Index_Ptr(0xb6);     // display function control
0x24B6	0x20B6    MOVS	R0, #182
0x24B8	0x4C16    LDR	R4, [PC, #88]
0x24BA	0x6824    LDR	R4, [R4, #0]
0x24BC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2263 :: 		TFT_Write_Command_Ptr(0x0a);
0x24BE	0x200A    MOVS	R0, #10
0x24C0	0x4C13    LDR	R4, [PC, #76]
0x24C2	0x6824    LDR	R4, [R4, #0]
0x24C4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2264 :: 		TFT_Write_Command_Ptr(0x82);
0x24C6	0x2082    MOVS	R0, #130
0x24C8	0x4C11    LDR	R4, [PC, #68]
0x24CA	0x6824    LDR	R4, [R4, #0]
0x24CC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2265 :: 		TFT_Write_Command_Ptr(0x27);
0x24CE	0x2027    MOVS	R0, #39
0x24D0	0x4C0F    LDR	R4, [PC, #60]
0x24D2	0x6824    LDR	R4, [R4, #0]
0x24D4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2266 :: 		TFT_Write_Command_Ptr(0x00);
0x24D6	0x2000    MOVS	R0, #0
0x24D8	0x4C0D    LDR	R4, [PC, #52]
0x24DA	0x6824    LDR	R4, [R4, #0]
0x24DC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2268 :: 		TFT_Set_Index_Ptr(0x11);     // sleep out
0x24DE	0x2011    MOVS	R0, #17
0x24E0	0x4C0C    LDR	R4, [PC, #48]
0x24E2	0x6824    LDR	R4, [R4, #0]
0x24E4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2269 :: 		Delay_100ms();
0x24E6	0xF7FDFF37  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2270 :: 		TFT_Set_Index_Ptr(0x29);     // display on
0x24EA	0x2029    MOVS	R0, #41
0x24EC	0x4C09    LDR	R4, [PC, #36]
0x24EE	0x6824    LDR	R4, [R4, #0]
0x24F0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2271 :: 		Delay_100ms();
0x24F2	0xF7FDFF31  BL	_Delay_100ms+0
;__Lib_TFT_Defs.c, 2272 :: 		TFT_Set_Index_Ptr(0x2c);     // memory write
0x24F6	0x202C    MOVS	R0, #44
0x24F8	0x4C06    LDR	R4, [PC, #24]
0x24FA	0x6824    LDR	R4, [R4, #0]
0x24FC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2273 :: 		TFT_CS = 1;
0x24FE	0x2101    MOVS	R1, #1
0x2500	0xB249    SXTB	R1, R1
0x2502	0x4807    LDR	R0, [PC, #28]
0x2504	0x6001    STR	R1, [R0, #0]
;__Lib_TFT_Defs.c, 2274 :: 		}
L_end_TFT_Reset_ILI9341:
0x2506	0xF8DDE000  LDR	LR, [SP, #0]
0x250A	0xB001    ADD	SP, SP, #4
0x250C	0x4770    BX	LR
0x250E	0xBF00    NOP
0x2510	0x006C2000  	_TFT_Write_Command_Ptr+0
0x2514	0x00682000  	_TFT_Set_Index_Ptr+0
0x2518	0x00582000  	_TFT_DISP_WIDTH+0
0x251C	0x005A2000  	_TFT_DISP_HEIGHT+0
0x2520	0x02BC4242  	TFT_CS+0
; end of __Lib_TFT_Defs_TFT_Reset_ILI9341
_Delay_5ms:
;__Lib_Delays.c, 45 :: 		void Delay_5ms() {
;__Lib_Delays.c, 46 :: 		Delay_ms(5);
0x02B0	0xF6460729  MOVW	R7, #26665
0x02B4	0xF2C00700  MOVT	R7, #0
L_Delay_5ms16:
0x02B8	0x1E7F    SUBS	R7, R7, #1
0x02BA	0xD1FD    BNE	L_Delay_5ms16
0x02BC	0xBF00    NOP
0x02BE	0xBF00    NOP
0x02C0	0xBF00    NOP
0x02C2	0xBF00    NOP
;__Lib_Delays.c, 47 :: 		}
L_end_Delay_5ms:
0x02C4	0x4770    BX	LR
; end of _Delay_5ms
_TFT_Fill_Screen:
;__Lib_TFT.c, 765 :: 		
0x2B5C	0xB084    SUB	SP, SP, #16
0x2B5E	0xF8CDE000  STR	LR, [SP, #0]
0x2B62	0xF8AD000C  STRH	R0, [SP, #12]
;__Lib_TFT.c, 767 :: 		
0x2B66	0x2200    MOVS	R2, #0
0x2B68	0xB252    SXTB	R2, R2
0x2B6A	0x491A    LDR	R1, [PC, #104]
0x2B6C	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 768 :: 		
0x2B6E	0xF7FEF825  BL	__Lib_TFT_Is_SSD1963_Set+0
0x2B72	0xB168    CBZ	R0, L_TFT_Fill_Screen78
;__Lib_TFT.c, 769 :: 		
0x2B74	0x4918    LDR	R1, [PC, #96]
0x2B76	0x8809    LDRH	R1, [R1, #0]
0x2B78	0x1E4C    SUBS	R4, R1, #1
0x2B7A	0x4918    LDR	R1, [PC, #96]
0x2B7C	0x8809    LDRH	R1, [R1, #0]
0x2B7E	0x1E49    SUBS	R1, R1, #1
0x2B80	0xB2A3    UXTH	R3, R4
0x2B82	0xB28A    UXTH	R2, R1
0x2B84	0x2100    MOVS	R1, #0
0x2B86	0x2000    MOVS	R0, #0
0x2B88	0x4C15    LDR	R4, [PC, #84]
0x2B8A	0x6824    LDR	R4, [R4, #0]
0x2B8C	0x47A0    BLX	R4
0x2B8E	0xE004    B	L_TFT_Fill_Screen79
L_TFT_Fill_Screen78:
;__Lib_TFT.c, 771 :: 		
0x2B90	0x2100    MOVS	R1, #0
0x2B92	0x2000    MOVS	R0, #0
0x2B94	0x4C13    LDR	R4, [PC, #76]
0x2B96	0x6824    LDR	R4, [R4, #0]
0x2B98	0x47A0    BLX	R4
L_TFT_Fill_Screen79:
;__Lib_TFT.c, 773 :: 		
0x2B9A	0x4910    LDR	R1, [PC, #64]
0x2B9C	0x880A    LDRH	R2, [R1, #0]
0x2B9E	0x490E    LDR	R1, [PC, #56]
0x2BA0	0x8809    LDRH	R1, [R1, #0]
0x2BA2	0x4351    MULS	R1, R2, R1
0x2BA4	0x9102    STR	R1, [SP, #8]
;__Lib_TFT.c, 774 :: 		
0x2BA6	0x2100    MOVS	R1, #0
0x2BA8	0x9101    STR	R1, [SP, #4]
L_TFT_Fill_Screen80:
0x2BAA	0x9A02    LDR	R2, [SP, #8]
0x2BAC	0x9901    LDR	R1, [SP, #4]
0x2BAE	0x4291    CMP	R1, R2
0x2BB0	0xD208    BCS	L_TFT_Fill_Screen81
;__Lib_TFT.c, 775 :: 		
0x2BB2	0xF8BD000C  LDRH	R0, [SP, #12]
0x2BB6	0x4C0C    LDR	R4, [PC, #48]
0x2BB8	0x6824    LDR	R4, [R4, #0]
0x2BBA	0x47A0    BLX	R4
;__Lib_TFT.c, 774 :: 		
0x2BBC	0x9901    LDR	R1, [SP, #4]
0x2BBE	0x1C49    ADDS	R1, R1, #1
0x2BC0	0x9101    STR	R1, [SP, #4]
;__Lib_TFT.c, 775 :: 		
0x2BC2	0xE7F2    B	L_TFT_Fill_Screen80
L_TFT_Fill_Screen81:
;__Lib_TFT.c, 776 :: 		
0x2BC4	0x2201    MOVS	R2, #1
0x2BC6	0xB252    SXTB	R2, R2
0x2BC8	0x4902    LDR	R1, [PC, #8]
0x2BCA	0x600A    STR	R2, [R1, #0]
;__Lib_TFT.c, 777 :: 		
L_end_TFT_Fill_Screen:
0x2BCC	0xF8DDE000  LDR	LR, [SP, #0]
0x2BD0	0xB004    ADD	SP, SP, #16
0x2BD2	0x4770    BX	LR
0x2BD4	0x02BC4242  	TFT_CS+0
0x2BD8	0x005A2000  	_TFT_DISP_HEIGHT+0
0x2BDC	0x00582000  	_TFT_DISP_WIDTH+0
0x2BE0	0x005C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x2BE4	0x00602000  	_TFT_Set_Address_Ptr+0
0x2BE8	0x00642000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Fill_Screen
_TFT_Set_Address_SSD1963II:
;__Lib_TFT_Defs.c, 2724 :: 		void TFT_Set_Address_SSD1963II(unsigned int x1, unsigned int y1, unsigned int x2, unsigned int y2) {
; y2 start address is: 12 (R3)
; x2 start address is: 8 (R2)
; y1 start address is: 4 (R1)
; x1 start address is: 0 (R0)
0x1BBC	0xB083    SUB	SP, SP, #12
0x1BBE	0xF8CDE000  STR	LR, [SP, #0]
0x1BC2	0xB29E    UXTH	R6, R3
0x1BC4	0xB293    UXTH	R3, R2
0x1BC6	0xB28A    UXTH	R2, R1
0x1BC8	0xB281    UXTH	R1, R0
; y2 end address is: 12 (R3)
; x2 end address is: 8 (R2)
; y1 end address is: 4 (R1)
; x1 end address is: 0 (R0)
; x1 start address is: 4 (R1)
; y1 start address is: 8 (R2)
; x2 start address is: 12 (R3)
; y2 start address is: 24 (R6)
;__Lib_TFT_Defs.c, 2729 :: 		if ((TFT_DISP_WIDTH > 480) || (TFT_DISP_HEIGHT > 480)) {
0x1BCA	0x4C49    LDR	R4, [PC, #292]
0x1BCC	0x8824    LDRH	R4, [R4, #0]
0x1BCE	0xF5B47FF0  CMP	R4, #480
0x1BD2	0xD805    BHI	L__TFT_Set_Address_SSD1963II224
0x1BD4	0x4C47    LDR	R4, [PC, #284]
0x1BD6	0x8824    LDRH	R4, [R4, #0]
0x1BD8	0xF5B47FF0  CMP	R4, #480
0x1BDC	0xD800    BHI	L__TFT_Set_Address_SSD1963II223
0x1BDE	0xE004    B	L_TFT_Set_Address_SSD1963II163
L__TFT_Set_Address_SSD1963II224:
L__TFT_Set_Address_SSD1963II223:
;__Lib_TFT_Defs.c, 2730 :: 		_width = 800;
; _width start address is: 32 (R8)
0x1BE0	0xF2403820  MOVW	R8, #800
;__Lib_TFT_Defs.c, 2731 :: 		_height = 480;
; _height start address is: 28 (R7)
0x1BE4	0xF24017E0  MOVW	R7, #480
;__Lib_TFT_Defs.c, 2732 :: 		}
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
0x1BE8	0xE003    B	L_TFT_Set_Address_SSD1963II164
L_TFT_Set_Address_SSD1963II163:
;__Lib_TFT_Defs.c, 2734 :: 		_width = 480;
; _width start address is: 32 (R8)
0x1BEA	0xF24018E0  MOVW	R8, #480
;__Lib_TFT_Defs.c, 2735 :: 		_height = 272;
; _height start address is: 28 (R7)
0x1BEE	0xF2401710  MOVW	R7, #272
; _height end address is: 28 (R7)
; _width end address is: 32 (R8)
;__Lib_TFT_Defs.c, 2736 :: 		}
L_TFT_Set_Address_SSD1963II164:
;__Lib_TFT_Defs.c, 2737 :: 		if (TFT_Disp_Rotation == 90) {
; _height start address is: 28 (R7)
; _width start address is: 32 (R8)
0x1BF2	0x4C41    LDR	R4, [PC, #260]
0x1BF4	0x7824    LDRB	R4, [R4, #0]
0x1BF6	0x2C5A    CMP	R4, #90
0x1BF8	0xD11D    BNE	L_TFT_Set_Address_SSD1963II165
;__Lib_TFT_Defs.c, 2738 :: 		if (Is_TFT_Rotated_180()) {
0x1BFA	0xF7FEFAFF  BL	_Is_TFT_Rotated_180+0
0x1BFE	0xB168    CBZ	R0, L_TFT_Set_Address_SSD1963II166
; _height end address is: 28 (R7)
;__Lib_TFT_Defs.c, 2739 :: 		s_col = (_width - 1) - y2;
0x1C00	0xF1A80501  SUB	R5, R8, #1
0x1C04	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1C06	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1C08	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2740 :: 		e_col = (_width - 1) - y1;
0x1C0C	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1C0E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2741 :: 		s_page = x1;
0x1C12	0xF8AD1008  STRH	R1, [SP, #8]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2742 :: 		e_page = x2;
0x1C16	0xF8AD300A  STRH	R3, [SP, #10]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2743 :: 		} else {
0x1C1A	0xE00B    B	L_TFT_Set_Address_SSD1963II167
L_TFT_Set_Address_SSD1963II166:
;__Lib_TFT_Defs.c, 2744 :: 		s_col = y1;
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1C1C	0xF8AD2004  STRH	R2, [SP, #4]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2745 :: 		e_col = y2;
0x1C20	0xF8AD6006  STRH	R6, [SP, #6]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2746 :: 		s_page = (_height - 1) - x2;
0x1C24	0x1E7D    SUBS	R5, R7, #1
0x1C26	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1C28	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1C2A	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2747 :: 		e_page = (_height - 1) - x1;
0x1C2E	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1C30	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2748 :: 		}
L_TFT_Set_Address_SSD1963II167:
;__Lib_TFT_Defs.c, 2749 :: 		} else {
0x1C34	0xE01C    B	L_TFT_Set_Address_SSD1963II168
L_TFT_Set_Address_SSD1963II165:
;__Lib_TFT_Defs.c, 2750 :: 		if (Is_TFT_Rotated_180()) {
; _width start address is: 32 (R8)
; _height start address is: 28 (R7)
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1C36	0xF7FEFAE1  BL	_Is_TFT_Rotated_180+0
0x1C3A	0xB188    CBZ	R0, L_TFT_Set_Address_SSD1963II169
;__Lib_TFT_Defs.c, 2751 :: 		s_col = (_width - 1) - x2;
0x1C3C	0xF1A80501  SUB	R5, R8, #1
0x1C40	0xB2AD    UXTH	R5, R5
; _width end address is: 32 (R8)
0x1C42	0x1AEC    SUB	R4, R5, R3
; x2 end address is: 12 (R3)
0x1C44	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT_Defs.c, 2752 :: 		e_col = (_width - 1) - x1;
0x1C48	0x1A6C    SUB	R4, R5, R1
; x1 end address is: 4 (R1)
0x1C4A	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT_Defs.c, 2753 :: 		s_page = (_height - 1) - y2;
0x1C4E	0x1E7D    SUBS	R5, R7, #1
0x1C50	0xB2AD    UXTH	R5, R5
; _height end address is: 28 (R7)
0x1C52	0x1BAC    SUB	R4, R5, R6
; y2 end address is: 24 (R6)
0x1C54	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT_Defs.c, 2754 :: 		e_page = (_height - 1) - y1;
0x1C58	0x1AAC    SUB	R4, R5, R2
; y1 end address is: 8 (R2)
0x1C5A	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT_Defs.c, 2755 :: 		} else {
0x1C5E	0xE007    B	L_TFT_Set_Address_SSD1963II170
L_TFT_Set_Address_SSD1963II169:
;__Lib_TFT_Defs.c, 2756 :: 		s_col = x1;
; y2 start address is: 24 (R6)
; x2 start address is: 12 (R3)
; y1 start address is: 8 (R2)
; x1 start address is: 4 (R1)
0x1C60	0xF8AD1004  STRH	R1, [SP, #4]
; x1 end address is: 4 (R1)
;__Lib_TFT_Defs.c, 2757 :: 		e_col = x2;
0x1C64	0xF8AD3006  STRH	R3, [SP, #6]
; x2 end address is: 12 (R3)
;__Lib_TFT_Defs.c, 2758 :: 		s_page = y1;
0x1C68	0xF8AD2008  STRH	R2, [SP, #8]
; y1 end address is: 8 (R2)
;__Lib_TFT_Defs.c, 2759 :: 		e_page = y2;
0x1C6C	0xF8AD600A  STRH	R6, [SP, #10]
; y2 end address is: 24 (R6)
;__Lib_TFT_Defs.c, 2760 :: 		}
L_TFT_Set_Address_SSD1963II170:
;__Lib_TFT_Defs.c, 2761 :: 		}
L_TFT_Set_Address_SSD1963II168:
;__Lib_TFT_Defs.c, 2762 :: 		TFT_Set_Index_Ptr(0x2a);             // SET column address
0x1C70	0x202A    MOVS	R0, #42
0x1C72	0x4C22    LDR	R4, [PC, #136]
0x1C74	0x6824    LDR	R4, [R4, #0]
0x1C76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2763 :: 		TFT_Write_Command_Ptr((char)(s_col >> 8));
0x1C78	0xF8BD4004  LDRH	R4, [SP, #4]
0x1C7C	0x0A24    LSRS	R4, R4, #8
0x1C7E	0xB2E0    UXTB	R0, R4
0x1C80	0x4C1F    LDR	R4, [PC, #124]
0x1C82	0x6824    LDR	R4, [R4, #0]
0x1C84	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2764 :: 		TFT_Write_Command_Ptr(s_col);
0x1C86	0xF8BD0004  LDRH	R0, [SP, #4]
0x1C8A	0x4C1D    LDR	R4, [PC, #116]
0x1C8C	0x6824    LDR	R4, [R4, #0]
0x1C8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2765 :: 		TFT_Write_Command_Ptr((char)(e_col >> 8));
0x1C90	0xF8BD4006  LDRH	R4, [SP, #6]
0x1C94	0x0A24    LSRS	R4, R4, #8
0x1C96	0xB2E0    UXTB	R0, R4
0x1C98	0x4C19    LDR	R4, [PC, #100]
0x1C9A	0x6824    LDR	R4, [R4, #0]
0x1C9C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2766 :: 		TFT_Write_Command_Ptr(e_col);
0x1C9E	0xF8BD0006  LDRH	R0, [SP, #6]
0x1CA2	0x4C17    LDR	R4, [PC, #92]
0x1CA4	0x6824    LDR	R4, [R4, #0]
0x1CA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2768 :: 		TFT_Set_Index_Ptr(0x2b);             // SET page address
0x1CA8	0x202B    MOVS	R0, #43
0x1CAA	0x4C14    LDR	R4, [PC, #80]
0x1CAC	0x6824    LDR	R4, [R4, #0]
0x1CAE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2769 :: 		TFT_Write_Command_Ptr((char)(s_page >> 8));
0x1CB0	0xF8BD4008  LDRH	R4, [SP, #8]
0x1CB4	0x0A24    LSRS	R4, R4, #8
0x1CB6	0xB2E0    UXTB	R0, R4
0x1CB8	0x4C11    LDR	R4, [PC, #68]
0x1CBA	0x6824    LDR	R4, [R4, #0]
0x1CBC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2770 :: 		TFT_Write_Command_Ptr(s_page);
0x1CBE	0xF8BD0008  LDRH	R0, [SP, #8]
0x1CC2	0x4C0F    LDR	R4, [PC, #60]
0x1CC4	0x6824    LDR	R4, [R4, #0]
0x1CC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2771 :: 		TFT_Write_Command_Ptr((char)(e_page >> 8));
0x1CC8	0xF8BD400A  LDRH	R4, [SP, #10]
0x1CCC	0x0A24    LSRS	R4, R4, #8
0x1CCE	0xB2E0    UXTB	R0, R4
0x1CD0	0x4C0B    LDR	R4, [PC, #44]
0x1CD2	0x6824    LDR	R4, [R4, #0]
0x1CD4	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2772 :: 		TFT_Write_Command_Ptr(e_page);
0x1CD6	0xF8BD000A  LDRH	R0, [SP, #10]
0x1CDA	0x4C09    LDR	R4, [PC, #36]
0x1CDC	0x6824    LDR	R4, [R4, #0]
0x1CDE	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2773 :: 		TFT_Set_Index_Ptr(0x2C);
0x1CE0	0x202C    MOVS	R0, #44
0x1CE2	0x4C06    LDR	R4, [PC, #24]
0x1CE4	0x6824    LDR	R4, [R4, #0]
0x1CE6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2774 :: 		}
L_end_TFT_Set_Address_SSD1963II:
0x1CE8	0xF8DDE000  LDR	LR, [SP, #0]
0x1CEC	0xB003    ADD	SP, SP, #12
0x1CEE	0x4770    BX	LR
0x1CF0	0x00582000  	_TFT_DISP_WIDTH+0
0x1CF4	0x005A2000  	_TFT_DISP_HEIGHT+0
0x1CF8	0x00162000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1CFC	0x00682000  	_TFT_Set_Index_Ptr+0
0x1D00	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SSD1963II
_TFT_Set_Address:
;__Lib_TFT_Defs.c, 307 :: 		void TFT_Set_Address(unsigned int x, unsigned int y) {
0x1B44	0xB083    SUB	SP, SP, #12
0x1B46	0xF8CDE000  STR	LR, [SP, #0]
0x1B4A	0xF8AD0004  STRH	R0, [SP, #4]
0x1B4E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 308 :: 		TFT_Set_Index_Ptr(0x02);
0x1B52	0x2002    MOVS	R0, #2
0x1B54	0x4C17    LDR	R4, [PC, #92]
0x1B56	0x6824    LDR	R4, [R4, #0]
0x1B58	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 309 :: 		TFT_Write_Command_Ptr(x>>8);
0x1B5A	0xF8BD2004  LDRH	R2, [SP, #4]
0x1B5E	0x0A14    LSRS	R4, R2, #8
0x1B60	0xB2E0    UXTB	R0, R4
0x1B62	0x4C15    LDR	R4, [PC, #84]
0x1B64	0x6824    LDR	R4, [R4, #0]
0x1B66	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 310 :: 		TFT_Set_Index_Ptr(0x03);
0x1B68	0x2003    MOVS	R0, #3
0x1B6A	0x4C12    LDR	R4, [PC, #72]
0x1B6C	0x6824    LDR	R4, [R4, #0]
0x1B6E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 311 :: 		TFT_Write_Command_Ptr(x);
0x1B70	0xF8BD0004  LDRH	R0, [SP, #4]
0x1B74	0x4C10    LDR	R4, [PC, #64]
0x1B76	0x6824    LDR	R4, [R4, #0]
0x1B78	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 312 :: 		TFT_Set_Index_Ptr(0x06);
0x1B7A	0x2006    MOVS	R0, #6
0x1B7C	0x4C0D    LDR	R4, [PC, #52]
0x1B7E	0x6824    LDR	R4, [R4, #0]
0x1B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 313 :: 		TFT_Write_Command_Ptr(y>>8);
0x1B82	0xF8BD2008  LDRH	R2, [SP, #8]
0x1B86	0x0A14    LSRS	R4, R2, #8
0x1B88	0xB2E0    UXTB	R0, R4
0x1B8A	0x4C0B    LDR	R4, [PC, #44]
0x1B8C	0x6824    LDR	R4, [R4, #0]
0x1B8E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 314 :: 		TFT_Set_Index_Ptr(0x07);
0x1B90	0x2007    MOVS	R0, #7
0x1B92	0x4C08    LDR	R4, [PC, #32]
0x1B94	0x6824    LDR	R4, [R4, #0]
0x1B96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 315 :: 		TFT_Write_Command_Ptr(y);
0x1B98	0xF8BD0008  LDRH	R0, [SP, #8]
0x1B9C	0x4C06    LDR	R4, [PC, #24]
0x1B9E	0x6824    LDR	R4, [R4, #0]
0x1BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 316 :: 		TFT_Set_Index_Ptr(0x22);
0x1BA2	0x2022    MOVS	R0, #34
0x1BA4	0x4C03    LDR	R4, [PC, #12]
0x1BA6	0x6824    LDR	R4, [R4, #0]
0x1BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 317 :: 		}
L_end_TFT_Set_Address:
0x1BAA	0xF8DDE000  LDR	LR, [SP, #0]
0x1BAE	0xB003    ADD	SP, SP, #12
0x1BB0	0x4770    BX	LR
0x1BB2	0xBF00    NOP
0x1BB4	0x00682000  	_TFT_Set_Index_Ptr+0
0x1BB8	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address
_TFT_Set_Address_SST7715R:
;__Lib_TFT_Defs.c, 416 :: 		void TFT_Set_Address_SST7715R(unsigned int x, unsigned int y) {
0x1DD8	0xB083    SUB	SP, SP, #12
0x1DDA	0xF8CDE000  STR	LR, [SP, #0]
0x1DDE	0xF8AD0004  STRH	R0, [SP, #4]
0x1DE2	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 417 :: 		TFT_Set_Index_Ptr(0x2A);
0x1DE6	0x202A    MOVS	R0, #42
0x1DE8	0x4C13    LDR	R4, [PC, #76]
0x1DEA	0x6824    LDR	R4, [R4, #0]
0x1DEC	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 418 :: 		TFT_Write_Command_Ptr(x>>8);
0x1DEE	0xF8BD2004  LDRH	R2, [SP, #4]
0x1DF2	0x0A14    LSRS	R4, R2, #8
0x1DF4	0xB2E0    UXTB	R0, R4
0x1DF6	0x4C11    LDR	R4, [PC, #68]
0x1DF8	0x6824    LDR	R4, [R4, #0]
0x1DFA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 419 :: 		TFT_Write_Command_Ptr(x);
0x1DFC	0xF8BD0004  LDRH	R0, [SP, #4]
0x1E00	0x4C0E    LDR	R4, [PC, #56]
0x1E02	0x6824    LDR	R4, [R4, #0]
0x1E04	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 420 :: 		TFT_Set_Index_Ptr(0x2B);
0x1E06	0x202B    MOVS	R0, #43
0x1E08	0x4C0B    LDR	R4, [PC, #44]
0x1E0A	0x6824    LDR	R4, [R4, #0]
0x1E0C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 421 :: 		TFT_Write_Command_Ptr(y>>8);
0x1E0E	0xF8BD2008  LDRH	R2, [SP, #8]
0x1E12	0x0A14    LSRS	R4, R2, #8
0x1E14	0xB2E0    UXTB	R0, R4
0x1E16	0x4C09    LDR	R4, [PC, #36]
0x1E18	0x6824    LDR	R4, [R4, #0]
0x1E1A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 422 :: 		TFT_Write_Command_Ptr(y);
0x1E1C	0xF8BD0008  LDRH	R0, [SP, #8]
0x1E20	0x4C06    LDR	R4, [PC, #24]
0x1E22	0x6824    LDR	R4, [R4, #0]
0x1E24	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 423 :: 		TFT_Set_Index_Ptr(0x2C);
0x1E26	0x202C    MOVS	R0, #44
0x1E28	0x4C03    LDR	R4, [PC, #12]
0x1E2A	0x6824    LDR	R4, [R4, #0]
0x1E2C	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 424 :: 		}
L_end_TFT_Set_Address_SST7715R:
0x1E2E	0xF8DDE000  LDR	LR, [SP, #0]
0x1E32	0xB003    ADD	SP, SP, #12
0x1E34	0x4770    BX	LR
0x1E36	0xBF00    NOP
0x1E38	0x00682000  	_TFT_Set_Index_Ptr+0
0x1E3C	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_SST7715R
_TFT_Set_Address_HX8352A:
;__Lib_TFT_Defs.c, 641 :: 		void TFT_Set_Address_HX8352A(unsigned int x, unsigned int y) {
0x1D04	0xB083    SUB	SP, SP, #12
0x1D06	0xF8CDE000  STR	LR, [SP, #0]
0x1D0A	0xF8AD0004  STRH	R0, [SP, #4]
0x1D0E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 642 :: 		if (TFT_Disp_Rotation == 90) {
0x1D12	0x4A2E    LDR	R2, [PC, #184]
0x1D14	0x7812    LDRB	R2, [R2, #0]
0x1D16	0x2A5A    CMP	R2, #90
0x1D18	0xD128    BNE	L_TFT_Set_Address_HX8352A26
;__Lib_TFT_Defs.c, 643 :: 		TFT_Set_Index_Ptr(0x02);
0x1D1A	0x2002    MOVS	R0, #2
0x1D1C	0x4C2C    LDR	R4, [PC, #176]
0x1D1E	0x6824    LDR	R4, [R4, #0]
0x1D20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 644 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D22	0xF8BD2004  LDRH	R2, [SP, #4]
0x1D26	0x0A14    LSRS	R4, R2, #8
0x1D28	0xB2E0    UXTB	R0, R4
0x1D2A	0x4C2A    LDR	R4, [PC, #168]
0x1D2C	0x6824    LDR	R4, [R4, #0]
0x1D2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 645 :: 		TFT_Set_Index_Ptr(0x03);
0x1D30	0x2003    MOVS	R0, #3
0x1D32	0x4C27    LDR	R4, [PC, #156]
0x1D34	0x6824    LDR	R4, [R4, #0]
0x1D36	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 646 :: 		TFT_Write_Command_Ptr(x);
0x1D38	0xF8BD0004  LDRH	R0, [SP, #4]
0x1D3C	0x4C25    LDR	R4, [PC, #148]
0x1D3E	0x6824    LDR	R4, [R4, #0]
0x1D40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 647 :: 		TFT_Set_Index_Ptr(0x06);
0x1D42	0x2006    MOVS	R0, #6
0x1D44	0x4C22    LDR	R4, [PC, #136]
0x1D46	0x6824    LDR	R4, [R4, #0]
0x1D48	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 648 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D4A	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D4E	0x0A14    LSRS	R4, R2, #8
0x1D50	0xB2E0    UXTB	R0, R4
0x1D52	0x4C20    LDR	R4, [PC, #128]
0x1D54	0x6824    LDR	R4, [R4, #0]
0x1D56	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 649 :: 		TFT_Set_Index_Ptr(0x07);
0x1D58	0x2007    MOVS	R0, #7
0x1D5A	0x4C1D    LDR	R4, [PC, #116]
0x1D5C	0x6824    LDR	R4, [R4, #0]
0x1D5E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 650 :: 		TFT_Write_Command_Ptr(y);
0x1D60	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D64	0x4C1B    LDR	R4, [PC, #108]
0x1D66	0x6824    LDR	R4, [R4, #0]
0x1D68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 651 :: 		}
0x1D6A	0xE027    B	L_TFT_Set_Address_HX8352A27
L_TFT_Set_Address_HX8352A26:
;__Lib_TFT_Defs.c, 653 :: 		TFT_Set_Index_Ptr(0x02);
0x1D6C	0x2002    MOVS	R0, #2
0x1D6E	0x4C18    LDR	R4, [PC, #96]
0x1D70	0x6824    LDR	R4, [R4, #0]
0x1D72	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 654 :: 		TFT_Write_Command_Ptr(y>>8);
0x1D74	0xF8BD2008  LDRH	R2, [SP, #8]
0x1D78	0x0A14    LSRS	R4, R2, #8
0x1D7A	0xB2E0    UXTB	R0, R4
0x1D7C	0x4C15    LDR	R4, [PC, #84]
0x1D7E	0x6824    LDR	R4, [R4, #0]
0x1D80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 655 :: 		TFT_Set_Index_Ptr(0x03);
0x1D82	0x2003    MOVS	R0, #3
0x1D84	0x4C12    LDR	R4, [PC, #72]
0x1D86	0x6824    LDR	R4, [R4, #0]
0x1D88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 656 :: 		TFT_Write_Command_Ptr(y);
0x1D8A	0xF8BD0008  LDRH	R0, [SP, #8]
0x1D8E	0x4C11    LDR	R4, [PC, #68]
0x1D90	0x6824    LDR	R4, [R4, #0]
0x1D92	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 657 :: 		TFT_Set_Index_Ptr(0x06);
0x1D94	0x2006    MOVS	R0, #6
0x1D96	0x4C0E    LDR	R4, [PC, #56]
0x1D98	0x6824    LDR	R4, [R4, #0]
0x1D9A	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 658 :: 		TFT_Write_Command_Ptr(x>>8);
0x1D9C	0xF8BD2004  LDRH	R2, [SP, #4]
0x1DA0	0x0A14    LSRS	R4, R2, #8
0x1DA2	0xB2E0    UXTB	R0, R4
0x1DA4	0x4C0B    LDR	R4, [PC, #44]
0x1DA6	0x6824    LDR	R4, [R4, #0]
0x1DA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 659 :: 		TFT_Set_Index_Ptr(0x07);
0x1DAA	0x2007    MOVS	R0, #7
0x1DAC	0x4C08    LDR	R4, [PC, #32]
0x1DAE	0x6824    LDR	R4, [R4, #0]
0x1DB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 660 :: 		TFT_Write_Command_Ptr(x);
0x1DB2	0xF8BD0004  LDRH	R0, [SP, #4]
0x1DB6	0x4C07    LDR	R4, [PC, #28]
0x1DB8	0x6824    LDR	R4, [R4, #0]
0x1DBA	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 661 :: 		}
L_TFT_Set_Address_HX8352A27:
;__Lib_TFT_Defs.c, 662 :: 		TFT_Set_Index_Ptr(0x22);
0x1DBC	0x2022    MOVS	R0, #34
0x1DBE	0x4C04    LDR	R4, [PC, #16]
0x1DC0	0x6824    LDR	R4, [R4, #0]
0x1DC2	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 663 :: 		}
L_end_TFT_Set_Address_HX8352A:
0x1DC4	0xF8DDE000  LDR	LR, [SP, #0]
0x1DC8	0xB003    ADD	SP, SP, #12
0x1DCA	0x4770    BX	LR
0x1DCC	0x00162000  	__Lib_TFT_Defs_TFT_Disp_Rotation+0
0x1DD0	0x00682000  	_TFT_Set_Index_Ptr+0
0x1DD4	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_HX8352A
_TFT_Set_Address_R61526:
;__Lib_TFT_Defs.c, 907 :: 		void TFT_Set_Address_R61526(unsigned int x, unsigned int y) {
0x1754	0xB083    SUB	SP, SP, #12
0x1756	0xF8CDE000  STR	LR, [SP, #0]
0x175A	0xF8AD0004  STRH	R0, [SP, #4]
0x175E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 908 :: 		TFT_Set_Index_Ptr(0x2A);
0x1762	0x202A    MOVS	R0, #42
0x1764	0x4C13    LDR	R4, [PC, #76]
0x1766	0x6824    LDR	R4, [R4, #0]
0x1768	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 909 :: 		TFT_Write_Command_Ptr(x>>8);
0x176A	0xF8BD2004  LDRH	R2, [SP, #4]
0x176E	0x0A14    LSRS	R4, R2, #8
0x1770	0xB2E0    UXTB	R0, R4
0x1772	0x4C11    LDR	R4, [PC, #68]
0x1774	0x6824    LDR	R4, [R4, #0]
0x1776	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 910 :: 		TFT_Write_Command_Ptr(x);
0x1778	0xF8BD0004  LDRH	R0, [SP, #4]
0x177C	0x4C0E    LDR	R4, [PC, #56]
0x177E	0x6824    LDR	R4, [R4, #0]
0x1780	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 911 :: 		TFT_Set_Index_Ptr(0x2B);
0x1782	0x202B    MOVS	R0, #43
0x1784	0x4C0B    LDR	R4, [PC, #44]
0x1786	0x6824    LDR	R4, [R4, #0]
0x1788	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 912 :: 		TFT_Write_Command_Ptr(y>>8);
0x178A	0xF8BD2008  LDRH	R2, [SP, #8]
0x178E	0x0A14    LSRS	R4, R2, #8
0x1790	0xB2E0    UXTB	R0, R4
0x1792	0x4C09    LDR	R4, [PC, #36]
0x1794	0x6824    LDR	R4, [R4, #0]
0x1796	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 913 :: 		TFT_Write_Command_Ptr(y);
0x1798	0xF8BD0008  LDRH	R0, [SP, #8]
0x179C	0x4C06    LDR	R4, [PC, #24]
0x179E	0x6824    LDR	R4, [R4, #0]
0x17A0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 914 :: 		TFT_Set_Index_Ptr(0x2C);
0x17A2	0x202C    MOVS	R0, #44
0x17A4	0x4C03    LDR	R4, [PC, #12]
0x17A6	0x6824    LDR	R4, [R4, #0]
0x17A8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 915 :: 		}
L_end_TFT_Set_Address_R61526:
0x17AA	0xF8DDE000  LDR	LR, [SP, #0]
0x17AE	0xB003    ADD	SP, SP, #12
0x17B0	0x4770    BX	LR
0x17B2	0xBF00    NOP
0x17B4	0x00682000  	_TFT_Set_Index_Ptr+0
0x17B8	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_R61526
_TFT_Set_Address_ILI9481:
;__Lib_TFT_Defs.c, 1407 :: 		void TFT_Set_Address_ILI9481(unsigned int x, unsigned int y) {
0x0A84	0xB083    SUB	SP, SP, #12
0x0A86	0xF8CDE000  STR	LR, [SP, #0]
0x0A8A	0xF8AD0004  STRH	R0, [SP, #4]
0x0A8E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1408 :: 		TFT_Set_Index_Ptr(0x2A);
0x0A92	0x202A    MOVS	R0, #42
0x0A94	0x4C13    LDR	R4, [PC, #76]
0x0A96	0x6824    LDR	R4, [R4, #0]
0x0A98	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1409 :: 		TFT_Write_Command_Ptr(x>>8);
0x0A9A	0xF8BD2004  LDRH	R2, [SP, #4]
0x0A9E	0x0A14    LSRS	R4, R2, #8
0x0AA0	0xB2E0    UXTB	R0, R4
0x0AA2	0x4C11    LDR	R4, [PC, #68]
0x0AA4	0x6824    LDR	R4, [R4, #0]
0x0AA6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1410 :: 		TFT_Write_Command_Ptr(x);
0x0AA8	0xF8BD0004  LDRH	R0, [SP, #4]
0x0AAC	0x4C0E    LDR	R4, [PC, #56]
0x0AAE	0x6824    LDR	R4, [R4, #0]
0x0AB0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1411 :: 		TFT_Set_Index_Ptr(0x2B);
0x0AB2	0x202B    MOVS	R0, #43
0x0AB4	0x4C0B    LDR	R4, [PC, #44]
0x0AB6	0x6824    LDR	R4, [R4, #0]
0x0AB8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1412 :: 		TFT_Write_Command_Ptr(y>>8);
0x0ABA	0xF8BD2008  LDRH	R2, [SP, #8]
0x0ABE	0x0A14    LSRS	R4, R2, #8
0x0AC0	0xB2E0    UXTB	R0, R4
0x0AC2	0x4C09    LDR	R4, [PC, #36]
0x0AC4	0x6824    LDR	R4, [R4, #0]
0x0AC6	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1413 :: 		TFT_Write_Command_Ptr(y);
0x0AC8	0xF8BD0008  LDRH	R0, [SP, #8]
0x0ACC	0x4C06    LDR	R4, [PC, #24]
0x0ACE	0x6824    LDR	R4, [R4, #0]
0x0AD0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1414 :: 		TFT_Set_Index_Ptr(0x2C);
0x0AD2	0x202C    MOVS	R0, #44
0x0AD4	0x4C03    LDR	R4, [PC, #12]
0x0AD6	0x6824    LDR	R4, [R4, #0]
0x0AD8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1415 :: 		}
L_end_TFT_Set_Address_ILI9481:
0x0ADA	0xF8DDE000  LDR	LR, [SP, #0]
0x0ADE	0xB003    ADD	SP, SP, #12
0x0AE0	0x4770    BX	LR
0x0AE2	0xBF00    NOP
0x0AE4	0x00682000  	_TFT_Set_Index_Ptr+0
0x0AE8	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9481
_TFT_Set_Address_ILI9342:
;__Lib_TFT_Defs.c, 1664 :: 		void TFT_Set_Address_ILI9342(unsigned int x, unsigned int y) {
0x0AEC	0xB083    SUB	SP, SP, #12
0x0AEE	0xF8CDE000  STR	LR, [SP, #0]
0x0AF2	0xF8AD0004  STRH	R0, [SP, #4]
0x0AF6	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 1665 :: 		TFT_Set_Index_Ptr(0x2A);
0x0AFA	0x202A    MOVS	R0, #42
0x0AFC	0x4C13    LDR	R4, [PC, #76]
0x0AFE	0x6824    LDR	R4, [R4, #0]
0x0B00	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1666 :: 		TFT_Write_Command_Ptr(x>>8);
0x0B02	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B06	0x0A14    LSRS	R4, R2, #8
0x0B08	0xB2E0    UXTB	R0, R4
0x0B0A	0x4C11    LDR	R4, [PC, #68]
0x0B0C	0x6824    LDR	R4, [R4, #0]
0x0B0E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1667 :: 		TFT_Write_Command_Ptr(x);
0x0B10	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B14	0x4C0E    LDR	R4, [PC, #56]
0x0B16	0x6824    LDR	R4, [R4, #0]
0x0B18	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1668 :: 		TFT_Set_Index_Ptr(0x2B);
0x0B1A	0x202B    MOVS	R0, #43
0x0B1C	0x4C0B    LDR	R4, [PC, #44]
0x0B1E	0x6824    LDR	R4, [R4, #0]
0x0B20	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1669 :: 		TFT_Write_Command_Ptr(y>>8);
0x0B22	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B26	0x0A14    LSRS	R4, R2, #8
0x0B28	0xB2E0    UXTB	R0, R4
0x0B2A	0x4C09    LDR	R4, [PC, #36]
0x0B2C	0x6824    LDR	R4, [R4, #0]
0x0B2E	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1670 :: 		TFT_Write_Command_Ptr(y);
0x0B30	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B34	0x4C06    LDR	R4, [PC, #24]
0x0B36	0x6824    LDR	R4, [R4, #0]
0x0B38	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1671 :: 		TFT_Set_Index_Ptr(0x2C);
0x0B3A	0x202C    MOVS	R0, #44
0x0B3C	0x4C03    LDR	R4, [PC, #12]
0x0B3E	0x6824    LDR	R4, [R4, #0]
0x0B40	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 1672 :: 		}
L_end_TFT_Set_Address_ILI9342:
0x0B42	0xF8DDE000  LDR	LR, [SP, #0]
0x0B46	0xB003    ADD	SP, SP, #12
0x0B48	0x4770    BX	LR
0x0B4A	0xBF00    NOP
0x0B4C	0x00682000  	_TFT_Set_Index_Ptr+0
0x0B50	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9342
_TFT_Set_Address_ILI9340:
;__Lib_TFT_Defs.c, 2462 :: 		void TFT_Set_Address_ILI9340(unsigned int x, unsigned int y) {
0x0B54	0xB083    SUB	SP, SP, #12
0x0B56	0xF8CDE000  STR	LR, [SP, #0]
0x0B5A	0xF8AD0004  STRH	R0, [SP, #4]
0x0B5E	0xF8AD1008  STRH	R1, [SP, #8]
;__Lib_TFT_Defs.c, 2463 :: 		TFT_Set_Index_Ptr(0x2A);
0x0B62	0x202A    MOVS	R0, #42
0x0B64	0x4C13    LDR	R4, [PC, #76]
0x0B66	0x6824    LDR	R4, [R4, #0]
0x0B68	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2464 :: 		TFT_Write_Command_Ptr(x>>8);
0x0B6A	0xF8BD2004  LDRH	R2, [SP, #4]
0x0B6E	0x0A14    LSRS	R4, R2, #8
0x0B70	0xB2E0    UXTB	R0, R4
0x0B72	0x4C11    LDR	R4, [PC, #68]
0x0B74	0x6824    LDR	R4, [R4, #0]
0x0B76	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2465 :: 		TFT_Write_Command_Ptr(x);
0x0B78	0xF8BD0004  LDRH	R0, [SP, #4]
0x0B7C	0x4C0E    LDR	R4, [PC, #56]
0x0B7E	0x6824    LDR	R4, [R4, #0]
0x0B80	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2466 :: 		TFT_Set_Index_Ptr(0x2B);
0x0B82	0x202B    MOVS	R0, #43
0x0B84	0x4C0B    LDR	R4, [PC, #44]
0x0B86	0x6824    LDR	R4, [R4, #0]
0x0B88	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2467 :: 		TFT_Write_Command_Ptr(y>>8);
0x0B8A	0xF8BD2008  LDRH	R2, [SP, #8]
0x0B8E	0x0A14    LSRS	R4, R2, #8
0x0B90	0xB2E0    UXTB	R0, R4
0x0B92	0x4C09    LDR	R4, [PC, #36]
0x0B94	0x6824    LDR	R4, [R4, #0]
0x0B96	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2468 :: 		TFT_Write_Command_Ptr(y);
0x0B98	0xF8BD0008  LDRH	R0, [SP, #8]
0x0B9C	0x4C06    LDR	R4, [PC, #24]
0x0B9E	0x6824    LDR	R4, [R4, #0]
0x0BA0	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2469 :: 		TFT_Set_Index_Ptr(0x2C);
0x0BA2	0x202C    MOVS	R0, #44
0x0BA4	0x4C03    LDR	R4, [PC, #12]
0x0BA6	0x6824    LDR	R4, [R4, #0]
0x0BA8	0x47A0    BLX	R4
;__Lib_TFT_Defs.c, 2470 :: 		}
L_end_TFT_Set_Address_ILI9340:
0x0BAA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BAE	0xB003    ADD	SP, SP, #12
0x0BB0	0x4770    BX	LR
0x0BB2	0xBF00    NOP
0x0BB4	0x00682000  	_TFT_Set_Index_Ptr+0
0x0BB8	0x006C2000  	_TFT_Write_Command_Ptr+0
; end of _TFT_Set_Address_ILI9340
_TFT_Write_Data:
;__Lib_TFT_Defs.c, 325 :: 		void TFT_Write_Data(unsigned int _data) {
0x09F8	0xB083    SUB	SP, SP, #12
0x09FA	0xF8CDE000  STR	LR, [SP, #0]
0x09FE	0xF8AD0004  STRH	R0, [SP, #4]
;__Lib_TFT_Defs.c, 326 :: 		TFT_RS = 1;
0x0A02	0x2201    MOVS	R2, #1
0x0A04	0xB252    SXTB	R2, R2
0x0A06	0x4912    LDR	R1, [PC, #72]
0x0A08	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 327 :: 		Write_to_Port(Hi(_data));
0x0A0A	0xA901    ADD	R1, SP, #4
0x0A0C	0x9102    STR	R1, [SP, #8]
0x0A0E	0x1C49    ADDS	R1, R1, #1
0x0A10	0x7809    LDRB	R1, [R1, #0]
0x0A12	0xB2C8    UXTB	R0, R1
0x0A14	0xF7FFFBD8  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 328 :: 		TFT_Write_Strobe();
0x0A18	0x2200    MOVS	R2, #0
0x0A1A	0xB252    SXTB	R2, R2
0x0A1C	0x490D    LDR	R1, [PC, #52]
0x0A1E	0x600A    STR	R2, [R1, #0]
0x0A20	0xBF00    NOP
0x0A22	0x2201    MOVS	R2, #1
0x0A24	0xB252    SXTB	R2, R2
0x0A26	0x490B    LDR	R1, [PC, #44]
0x0A28	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 329 :: 		Write_to_Port(Lo(_data));
0x0A2A	0x9902    LDR	R1, [SP, #8]
0x0A2C	0x7809    LDRB	R1, [R1, #0]
0x0A2E	0xB2C8    UXTB	R0, R1
0x0A30	0xF7FFFBCA  BL	__Lib_TFT_Defs_Write_to_Port+0
;__Lib_TFT_Defs.c, 330 :: 		TFT_Write_Strobe();
0x0A34	0x2200    MOVS	R2, #0
0x0A36	0xB252    SXTB	R2, R2
0x0A38	0x4906    LDR	R1, [PC, #24]
0x0A3A	0x600A    STR	R2, [R1, #0]
0x0A3C	0xBF00    NOP
0x0A3E	0x2201    MOVS	R2, #1
0x0A40	0xB252    SXTB	R2, R2
0x0A42	0x4904    LDR	R1, [PC, #16]
0x0A44	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 331 :: 		}
L_end_TFT_Write_Data:
0x0A46	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4A	0xB003    ADD	SP, SP, #12
0x0A4C	0x4770    BX	LR
0x0A4E	0xBF00    NOP
0x0A50	0x02B04242  	TFT_RS+0
0x0A54	0x02AC4242  	TFT_WR+0
; end of _TFT_Write_Data
_TFT_16bit_Write_Data:
;__Lib_TFT_Defs.c, 339 :: 		void TFT_16bit_Write_Data(unsigned int _data) {
; _data start address is: 0 (R0)
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_TFT_Defs.c, 340 :: 		TFT_RS = 1;
0x0A58	0x2201    MOVS	R2, #1
0x0A5A	0xB252    SXTB	R2, R2
0x0A5C	0x4906    LDR	R1, [PC, #24]
0x0A5E	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 341 :: 		TFT_DataPort = _data;
0x0A60	0x4906    LDR	R1, [PC, #24]
0x0A62	0x8008    STRH	R0, [R1, #0]
; _data end address is: 0 (R0)
;__Lib_TFT_Defs.c, 342 :: 		TFT_Write_Strobe();
0x0A64	0x2200    MOVS	R2, #0
0x0A66	0xB252    SXTB	R2, R2
0x0A68	0x4905    LDR	R1, [PC, #20]
0x0A6A	0x600A    STR	R2, [R1, #0]
0x0A6C	0xBF00    NOP
0x0A6E	0x2201    MOVS	R2, #1
0x0A70	0xB252    SXTB	R2, R2
0x0A72	0x4903    LDR	R1, [PC, #12]
0x0A74	0x600A    STR	R2, [R1, #0]
;__Lib_TFT_Defs.c, 343 :: 		}
L_end_TFT_16bit_Write_Data:
0x0A76	0x4770    BX	LR
0x0A78	0x02B04242  	TFT_RS+0
0x0A7C	0x10144002  	TFT_DataPort+0
0x0A80	0x02AC4242  	TFT_WR+0
; end of _TFT_16bit_Write_Data
_TFT_SSD1963_8bit_Write_Data:
;__Lib_TFT_Defs.c, 3265 :: 		void TFT_SSD1963_8bit_Write_Data(unsigned int color) {
; color start address is: 0 (R0)
0x13C4	0xB081    SUB	SP, SP, #4
0x13C6	0xF8CDE000  STR	LR, [SP, #0]
0x13CA	0xB283    UXTH	R3, R0
; color end address is: 0 (R0)
; color start address is: 12 (R3)
;__Lib_TFT_Defs.c, 3267 :: 		temp = (color>>11);
0x13CC	0x0AD9    LSRS	R1, R3, #11
; temp start address is: 0 (R0)
0x13CE	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3268 :: 		temp = (temp<<3);
0x13D0	0x00C1    LSLS	R1, R0, #3
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x13D2	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x13D4	0x09E1    LSRS	R1, R4, #7
0x13D6	0xB2C9    UXTB	R1, R1
0x13D8	0x2901    CMP	R1, #1
0x13DA	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data225
;__Lib_TFT_Defs.c, 3270 :: 		temp += 7;
0x13DC	0x1DE1    ADDS	R1, R4, #7
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x13DE	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3271 :: 		}
0x13E0	0xE000    B	L_TFT_SSD1963_8bit_Write_Data201
L__TFT_SSD1963_8bit_Write_Data225:
;__Lib_TFT_Defs.c, 3269 :: 		if ((temp>>7) == 1) {
0x13E2	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3271 :: 		}
L_TFT_SSD1963_8bit_Write_Data201:
;__Lib_TFT_Defs.c, 3272 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x13E4	0xF7FEFF10  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3273 :: 		temp = (color>>5);
0x13E8	0x0959    LSRS	R1, R3, #5
; temp start address is: 0 (R0)
0x13EA	0xB2C8    UXTB	R0, R1
;__Lib_TFT_Defs.c, 3274 :: 		temp = (temp<<2);
0x13EC	0x0081    LSLS	R1, R0, #2
; temp end address is: 0 (R0)
; temp start address is: 16 (R4)
0x13EE	0xB2CC    UXTB	R4, R1
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x13F0	0x09E1    LSRS	R1, R4, #7
0x13F2	0xB2C9    UXTB	R1, R1
0x13F4	0x2901    CMP	R1, #1
0x13F6	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data226
;__Lib_TFT_Defs.c, 3276 :: 		temp += 3;
0x13F8	0x1CE1    ADDS	R1, R4, #3
; temp end address is: 16 (R4)
; temp start address is: 0 (R0)
0x13FA	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3277 :: 		}
0x13FC	0xE000    B	L_TFT_SSD1963_8bit_Write_Data202
L__TFT_SSD1963_8bit_Write_Data226:
;__Lib_TFT_Defs.c, 3275 :: 		if ((temp>>7) == 1) {
0x13FE	0xB2E0    UXTB	R0, R4
;__Lib_TFT_Defs.c, 3277 :: 		}
L_TFT_SSD1963_8bit_Write_Data202:
;__Lib_TFT_Defs.c, 3278 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1400	0xF7FEFF02  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3279 :: 		temp = (color<<3);
0x1404	0x00D9    LSLS	R1, R3, #3
; color end address is: 12 (R3)
; temp start address is: 12 (R3)
0x1406	0xB2CB    UXTB	R3, R1
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x1408	0x09D9    LSRS	R1, R3, #7
0x140A	0xB2C9    UXTB	R1, R1
0x140C	0x2901    CMP	R1, #1
0x140E	0xD102    BNE	L__TFT_SSD1963_8bit_Write_Data227
;__Lib_TFT_Defs.c, 3281 :: 		temp += 7;
0x1410	0x1DD9    ADDS	R1, R3, #7
; temp end address is: 12 (R3)
; temp start address is: 0 (R0)
0x1412	0xB2C8    UXTB	R0, R1
; temp end address is: 0 (R0)
;__Lib_TFT_Defs.c, 3282 :: 		}
0x1414	0xE000    B	L_TFT_SSD1963_8bit_Write_Data203
L__TFT_SSD1963_8bit_Write_Data227:
;__Lib_TFT_Defs.c, 3280 :: 		if ((temp>>7) == 1) {
0x1416	0xB2D8    UXTB	R0, R3
;__Lib_TFT_Defs.c, 3282 :: 		}
L_TFT_SSD1963_8bit_Write_Data203:
;__Lib_TFT_Defs.c, 3283 :: 		TFT_SSD1963YT_8bit_Write_Command(temp);
; temp start address is: 0 (R0)
; temp end address is: 0 (R0)
0x1418	0xF7FEFEF6  BL	_TFT_SSD1963YT_8bit_Write_Command+0
;__Lib_TFT_Defs.c, 3284 :: 		}
L_end_TFT_SSD1963_8bit_Write_Data:
0x141C	0xF8DDE000  LDR	LR, [SP, #0]
0x1420	0xB001    ADD	SP, SP, #4
0x1422	0x4770    BX	LR
; end of _TFT_SSD1963_8bit_Write_Data
__Lib_TFT_Is_SSD1963_Set:
;__Lib_TFT.c, 141 :: 		
0x0BBC	0xB081    SUB	SP, SP, #4
;__Lib_TFT.c, 142 :: 		
0x0BBE	0x4802    LDR	R0, [PC, #8]
0x0BC0	0x7800    LDRB	R0, [R0, #0]
;__Lib_TFT.c, 143 :: 		
L_end_Is_SSD1963_Set:
0x0BC2	0xB001    ADD	SP, SP, #4
0x0BC4	0x4770    BX	LR
0x0BC6	0xBF00    NOP
0x0BC8	0x00112000  	__Lib_TFT___SSD1963_controller+0
; end of __Lib_TFT_Is_SSD1963_Set
_TFT_Write_Text:
;__Lib_TFT.c, 1275 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2AD4	0xB083    SUB	SP, SP, #12
0x2AD6	0xF8CDE000  STR	LR, [SP, #0]
0x2ADA	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 1278 :: 		
0x2ADC	0x4B1C    LDR	R3, [PC, #112]
0x2ADE	0x881B    LDRH	R3, [R3, #0]
0x2AE0	0x4299    CMP	R1, R3
0x2AE2	0xD300    BCC	L_TFT_Write_Text194
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1279 :: 		
0x2AE4	0xE02F    B	L_end_TFT_Write_Text
L_TFT_Write_Text194:
;__Lib_TFT.c, 1280 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2AE6	0x4B1B    LDR	R3, [PC, #108]
0x2AE8	0x881B    LDRH	R3, [R3, #0]
0x2AEA	0x429A    CMP	R2, R3
0x2AEC	0xD300    BCC	L_TFT_Write_Text195
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;__Lib_TFT.c, 1281 :: 		
0x2AEE	0xE02A    B	L_end_TFT_Write_Text
L_TFT_Write_Text195:
;__Lib_TFT.c, 1283 :: 		
; i start address is: 0 (R0)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2AF0	0x2000    MOVS	R0, #0
;__Lib_TFT.c, 1284 :: 		
0x2AF2	0xF8AD0004  STRH	R0, [SP, #4]
; y end address is: 8 (R2)
0x2AF6	0xB288    UXTH	R0, R1
0x2AF8	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x2AFA	0xF7FEFE5F  BL	_TFT_Move_Cursor+0
; i end address is: 0 (R0)
0x2AFE	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 1285 :: 		
L_TFT_Write_Text196:
; i start address is: 0 (R0)
0x2B02	0x9B02    LDR	R3, [SP, #8]
0x2B04	0x181B    ADDS	R3, R3, R0
0x2B06	0x781B    LDRB	R3, [R3, #0]
0x2B08	0xB1EB    CBZ	R3, L_TFT_Write_Text197
;__Lib_TFT.c, 1286 :: 		
0x2B0A	0x4B13    LDR	R3, [PC, #76]
0x2B0C	0x781B    LDRB	R3, [R3, #0]
0x2B0E	0xB163    CBZ	R3, L_TFT_Write_Text198
;__Lib_TFT.c, 1287 :: 		
0x2B10	0x9B02    LDR	R3, [SP, #8]
0x2B12	0x181B    ADDS	R3, R3, R0
0x2B14	0x781B    LDRB	R3, [R3, #0]
0x2B16	0xF8AD0004  STRH	R0, [SP, #4]
0x2B1A	0xB298    UXTH	R0, R3
0x2B1C	0xF7FEFC90  BL	__Lib_TFT__TFT_Write_Char_E+0
0x2B20	0xF8BD0004  LDRH	R0, [SP, #4]
0x2B24	0x1C41    ADDS	R1, R0, #1
0x2B26	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
0x2B28	0xE00B    B	L_TFT_Write_Text199
L_TFT_Write_Text198:
;__Lib_TFT.c, 1289 :: 		
; i start address is: 0 (R0)
0x2B2A	0x9B02    LDR	R3, [SP, #8]
0x2B2C	0x181B    ADDS	R3, R3, R0
0x2B2E	0x781B    LDRB	R3, [R3, #0]
0x2B30	0xF8AD0004  STRH	R0, [SP, #4]
0x2B34	0xB298    UXTH	R0, R3
0x2B36	0xF7FEF849  BL	__Lib_TFT__TFT_Write_Char+0
0x2B3A	0xF8BD0004  LDRH	R0, [SP, #4]
0x2B3E	0x1C41    ADDS	R1, R0, #1
0x2B40	0xB289    UXTH	R1, R1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
; i end address is: 4 (R1)
L_TFT_Write_Text199:
; i start address is: 4 (R1)
0x2B42	0xB288    UXTH	R0, R1
; i end address is: 4 (R1)
0x2B44	0xE7DD    B	L_TFT_Write_Text196
L_TFT_Write_Text197:
;__Lib_TFT.c, 1290 :: 		
L_end_TFT_Write_Text:
0x2B46	0xF8DDE000  LDR	LR, [SP, #0]
0x2B4A	0xB003    ADD	SP, SP, #12
0x2B4C	0x4770    BX	LR
0x2B4E	0xBF00    NOP
0x2B50	0x00582000  	_TFT_DISP_WIDTH+0
0x2B54	0x005A2000  	_TFT_DISP_HEIGHT+0
0x2B58	0x003C2000  	_ExternalFontSet+0
; end of _TFT_Write_Text
__Lib_TFT__TFT_Write_Char_E:
;__Lib_TFT.c, 3370 :: 		
; ch start address is: 0 (R0)
0x1440	0xB08B    SUB	SP, SP, #44
0x1442	0xF8CDE000  STR	LR, [SP, #0]
; ch end address is: 0 (R0)
; ch start address is: 0 (R0)
;__Lib_TFT.c, 3372 :: 		
;__Lib_TFT.c, 3374 :: 		
0x1446	0xF2400100  MOVW	R1, #0
0x144A	0xF8AD1026  STRH	R1, [SP, #38]
0x144E	0x2100    MOVS	R1, #0
0x1450	0xF88D1028  STRB	R1, [SP, #40]
;__Lib_TFT.c, 3375 :: 		
;__Lib_TFT.c, 3382 :: 		
0x1454	0x49B5    LDR	R1, [PC, #724]
0x1456	0x8809    LDRH	R1, [R1, #0]
0x1458	0x4288    CMP	R0, R1
0x145A	0xD200    BCS	L___Lib_TFT__TFT_Write_Char_E687
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3383 :: 		
0x145C	0xE162    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E687:
;__Lib_TFT.c, 3384 :: 		
; ch start address is: 0 (R0)
0x145E	0x49B4    LDR	R1, [PC, #720]
0x1460	0x8809    LDRH	R1, [R1, #0]
0x1462	0x4288    CMP	R0, R1
0x1464	0xD900    BLS	L___Lib_TFT__TFT_Write_Char_E688
; ch end address is: 0 (R0)
;__Lib_TFT.c, 3385 :: 		
0x1466	0xE15D    B	L_end__TFT_Write_Char_E
L___Lib_TFT__TFT_Write_Char_E688:
;__Lib_TFT.c, 3388 :: 		
; ch start address is: 0 (R0)
0x1468	0x49B0    LDR	R1, [PC, #704]
0x146A	0x8809    LDRH	R1, [R1, #0]
0x146C	0x1A41    SUB	R1, R0, R1
0x146E	0xB289    UXTH	R1, R1
; ch end address is: 0 (R0)
0x1470	0x008A    LSLS	R2, R1, #2
0x1472	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 3389 :: 		
0x1474	0x49AF    LDR	R1, [PC, #700]
0x1476	0x6809    LDR	R1, [R1, #0]
0x1478	0x3108    ADDS	R1, #8
0x147A	0x1889    ADDS	R1, R1, R2
;__Lib_TFT.c, 3392 :: 		
0x147C	0x4608    MOV	R0, R1
0x147E	0x2104    MOVS	R1, #4
0x1480	0xF7FFFA7C  BL	__Lib_TFT__TFT_getHeader+0
;__Lib_TFT.c, 3393 :: 		
; ptr start address is: 0 (R0)
0x1484	0x48AC    LDR	R0, [PC, #688]
;__Lib_TFT.c, 3395 :: 		
0x1486	0x7803    LDRB	R3, [R0, #0]
0x1488	0xF88D3024  STRB	R3, [SP, #36]
;__Lib_TFT.c, 3397 :: 		
0x148C	0x1C41    ADDS	R1, R0, #1
0x148E	0x7809    LDRB	R1, [R1, #0]
0x1490	0xB2CA    UXTB	R2, R1
0x1492	0x1C81    ADDS	R1, R0, #2
0x1494	0x7809    LDRB	R1, [R1, #0]
0x1496	0x0209    LSLS	R1, R1, #8
0x1498	0x1852    ADDS	R2, R2, R1
0x149A	0x1CC1    ADDS	R1, R0, #3
; ptr end address is: 0 (R0)
0x149C	0x7809    LDRB	R1, [R1, #0]
0x149E	0x0409    LSLS	R1, R1, #16
0x14A0	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 3399 :: 		
0x14A2	0x49A4    LDR	R1, [PC, #656]
0x14A4	0x6809    LDR	R1, [R1, #0]
0x14A6	0x1889    ADDS	R1, R1, R2
0x14A8	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3401 :: 		
0x14AA	0x08DA    LSRS	R2, R3, #3
0x14AC	0xB2D2    UXTB	R2, R2
0x14AE	0x49A3    LDR	R1, [PC, #652]
0x14B0	0x8809    LDRH	R1, [R1, #0]
0x14B2	0x4351    MULS	R1, R2, R1
0x14B4	0xB289    UXTH	R1, R1
0x14B6	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3402 :: 		
0x14B8	0xF0030107  AND	R1, R3, #7
0x14BC	0xB2C9    UXTB	R1, R1
0x14BE	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E689
;__Lib_TFT.c, 3403 :: 		
0x14C0	0x499E    LDR	R1, [PC, #632]
0x14C2	0x880A    LDRH	R2, [R1, #0]
0x14C4	0x9906    LDR	R1, [SP, #24]
0x14C6	0x1889    ADDS	R1, R1, R2
0x14C8	0x9106    STR	R1, [SP, #24]
L___Lib_TFT__TFT_Write_Char_E689:
;__Lib_TFT.c, 3404 :: 		
0x14CA	0x9906    LDR	R1, [SP, #24]
0x14CC	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3405 :: 		
0x14CE	0xAC05    ADD	R4, SP, #20
0x14D0	0x4622    MOV	R2, R4
0x14D2	0x9906    LDR	R1, [SP, #24]
0x14D4	0x9804    LDR	R0, [SP, #16]
0x14D6	0x4C9A    LDR	R4, [PC, #616]
0x14D8	0x6824    LDR	R4, [R4, #0]
0x14DA	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x14DC	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3406 :: 		
0x14DE	0x9A05    LDR	R2, [SP, #20]
0x14E0	0x9904    LDR	R1, [SP, #16]
0x14E2	0x1889    ADDS	R1, R1, R2
0x14E4	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3407 :: 		
0x14E6	0x9A05    LDR	R2, [SP, #20]
0x14E8	0x9906    LDR	R1, [SP, #24]
0x14EA	0x1A89    SUB	R1, R1, R2
0x14EC	0x9106    STR	R1, [SP, #24]
;__Lib_TFT.c, 3409 :: 		
0x14EE	0x2100    MOVS	R1, #0
0x14F0	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3410 :: 		
0x14F2	0x4994    LDR	R1, [PC, #592]
0x14F4	0x7809    LDRB	R1, [R1, #0]
0x14F6	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E974
0x14F8	0x4992    LDR	R1, [PC, #584]
0x14FA	0x7809    LDRB	R1, [R1, #0]
0x14FC	0x2902    CMP	R1, #2
0x14FE	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char_E973
0x1500	0xE08C    B	L___Lib_TFT__TFT_Write_Char_E692
L___Lib_TFT__TFT_Write_Char_E974:
L___Lib_TFT__TFT_Write_Char_E973:
;__Lib_TFT.c, 3411 :: 		
0x1502	0x4991    LDR	R1, [PC, #580]
0x1504	0x8809    LDRH	R1, [R1, #0]
0x1506	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x150A	0x2100    MOVS	R1, #0
0x150C	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x1510	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E693:
; ptr start address is: 0 (R0)
0x1512	0x498A    LDR	R1, [PC, #552]
0x1514	0x880A    LDRH	R2, [R1, #0]
0x1516	0xF89D1009  LDRB	R1, [SP, #9]
0x151A	0x4291    CMP	R1, R2
0x151C	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E694
;__Lib_TFT.c, 3413 :: 		
0x1520	0x498A    LDR	R1, [PC, #552]
0x1522	0x8809    LDRH	R1, [R1, #0]
0x1524	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3414 :: 		
0x1528	0x2100    MOVS	R1, #0
0x152A	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x152E	0x2100    MOVS	R1, #0
0x1530	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x1534	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E696:
; ptr start address is: 16 (R4)
0x1536	0xF89D2024  LDRB	R2, [SP, #36]
0x153A	0xF89D1008  LDRB	R1, [SP, #8]
0x153E	0x4291    CMP	R1, R2
0x1540	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E697
;__Lib_TFT.c, 3416 :: 		
0x1542	0xF89D100C  LDRB	R1, [SP, #12]
0x1546	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E977
;__Lib_TFT.c, 3417 :: 		
0x1548	0x9907    LDR	R1, [SP, #28]
0x154A	0x1C49    ADDS	R1, R1, #1
0x154C	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3418 :: 		
0x154E	0x9A08    LDR	R2, [SP, #32]
0x1550	0x9905    LDR	R1, [SP, #20]
0x1552	0x4291    CMP	R1, R2
0x1554	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E976
;__Lib_TFT.c, 3419 :: 		
0x1556	0x9A05    LDR	R2, [SP, #20]
0x1558	0x9907    LDR	R1, [SP, #28]
0x155A	0x4291    CMP	R1, R2
0x155C	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E975
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3420 :: 		
0x155E	0x2101    MOVS	R1, #1
0x1560	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3421 :: 		
0x1562	0xAC05    ADD	R4, SP, #20
0x1564	0x4622    MOV	R2, R4
0x1566	0x9906    LDR	R1, [SP, #24]
0x1568	0x9804    LDR	R0, [SP, #16]
0x156A	0x4C75    LDR	R4, [PC, #468]
0x156C	0x6824    LDR	R4, [R4, #0]
0x156E	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x1570	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3422 :: 		
0x1572	0x9906    LDR	R1, [SP, #24]
0x1574	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3423 :: 		
0x1576	0x9A05    LDR	R2, [SP, #20]
0x1578	0x9904    LDR	R1, [SP, #16]
0x157A	0x1889    ADDS	R1, R1, R2
0x157C	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3424 :: 		
0x157E	0x9A05    LDR	R2, [SP, #20]
0x1580	0x9906    LDR	R1, [SP, #24]
0x1582	0x1A89    SUB	R1, R1, R2
0x1584	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x1586	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
0x1588	0xE000    B	L___Lib_TFT__TFT_Write_Char_E701
L___Lib_TFT__TFT_Write_Char_E975:
;__Lib_TFT.c, 3419 :: 		
0x158A	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3425 :: 		
L___Lib_TFT__TFT_Write_Char_E701:
;__Lib_TFT.c, 3426 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x158C	0xE000    B	L___Lib_TFT__TFT_Write_Char_E700
L___Lib_TFT__TFT_Write_Char_E976:
;__Lib_TFT.c, 3418 :: 		
0x158E	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3426 :: 		
L___Lib_TFT__TFT_Write_Char_E700:
;__Lib_TFT.c, 3427 :: 		
; ptr start address is: 0 (R0)
0x1590	0x7801    LDRB	R1, [R0, #0]
0x1592	0xF88D1028  STRB	R1, [SP, #40]
0x1596	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3428 :: 		
0x1598	0x2101    MOVS	R1, #1
0x159A	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3429 :: 		
0x159E	0xE000    B	L___Lib_TFT__TFT_Write_Char_E699
L___Lib_TFT__TFT_Write_Char_E977:
;__Lib_TFT.c, 3416 :: 		
0x15A0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3429 :: 		
L___Lib_TFT__TFT_Write_Char_E699:
;__Lib_TFT.c, 3431 :: 		
; ptr start address is: 0 (R0)
0x15A2	0xF89D200C  LDRB	R2, [SP, #12]
0x15A6	0xF89D1028  LDRB	R1, [SP, #40]
0x15AA	0x4011    ANDS	R1, R2
0x15AC	0xB2C9    UXTB	R1, R1
0x15AE	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E702
;__Lib_TFT.c, 3432 :: 		
0x15B0	0x4967    LDR	R1, [PC, #412]
0x15B2	0x8809    LDRH	R1, [R1, #0]
0x15B4	0x9001    STR	R0, [SP, #4]
0x15B6	0xB28A    UXTH	R2, R1
0x15B8	0xF8BD100A  LDRH	R1, [SP, #10]
0x15BC	0xF8BD0026  LDRH	R0, [SP, #38]
0x15C0	0xF7FFF998  BL	_TFT_Dot+0
0x15C4	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3433 :: 		
L___Lib_TFT__TFT_Write_Char_E702:
;__Lib_TFT.c, 3435 :: 		
0x15C6	0xF8BD1026  LDRH	R1, [SP, #38]
0x15CA	0x1C49    ADDS	R1, R1, #1
0x15CC	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3436 :: 		
0x15D0	0xF89D100C  LDRB	R1, [SP, #12]
0x15D4	0x0049    LSLS	R1, R1, #1
0x15D6	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3415 :: 		
0x15DA	0xF89D1008  LDRB	R1, [SP, #8]
0x15DE	0x1C49    ADDS	R1, R1, #1
0x15E0	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3437 :: 		
0x15E4	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x15E6	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E696
L___Lib_TFT__TFT_Write_Char_E697:
;__Lib_TFT.c, 3438 :: 		
; ptr start address is: 16 (R4)
0x15E8	0xF8BD100A  LDRH	R1, [SP, #10]
0x15EC	0x1C49    ADDS	R1, R1, #1
0x15EE	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3412 :: 		
0x15F2	0xF89D1009  LDRB	R1, [SP, #9]
0x15F6	0x1C49    ADDS	R1, R1, #1
0x15F8	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3439 :: 		
0x15FC	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x15FE	0xE788    B	L___Lib_TFT__TFT_Write_Char_E693
L___Lib_TFT__TFT_Write_Char_E694:
;__Lib_TFT.c, 3441 :: 		
0x1600	0x4950    LDR	R1, [PC, #320]
0x1602	0x7809    LDRB	R1, [R1, #0]
0x1604	0xB929    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E703
;__Lib_TFT.c, 3442 :: 		
0x1606	0xF8BD1026  LDRH	R1, [SP, #38]
0x160A	0x1C4A    ADDS	R2, R1, #1
0x160C	0x494F    LDR	R1, [PC, #316]
0x160E	0x800A    STRH	R2, [R1, #0]
0x1610	0xE003    B	L___Lib_TFT__TFT_Write_Char_E704
L___Lib_TFT__TFT_Write_Char_E703:
;__Lib_TFT.c, 3444 :: 		
0x1612	0xF8BD200A  LDRH	R2, [SP, #10]
0x1616	0x494C    LDR	R1, [PC, #304]
0x1618	0x800A    STRH	R2, [R1, #0]
L___Lib_TFT__TFT_Write_Char_E704:
;__Lib_TFT.c, 3445 :: 		
0x161A	0xE083    B	L___Lib_TFT__TFT_Write_Char_E705
L___Lib_TFT__TFT_Write_Char_E692:
;__Lib_TFT.c, 3446 :: 		
; ptr start address is: 16 (R4)
0x161C	0x494B    LDR	R1, [PC, #300]
0x161E	0x8809    LDRH	R1, [R1, #0]
0x1620	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x1624	0x2100    MOVS	R1, #0
0x1626	0xF88D1009  STRB	R1, [SP, #9]
; ptr end address is: 16 (R4)
0x162A	0x4620    MOV	R0, R4
L___Lib_TFT__TFT_Write_Char_E706:
; ptr start address is: 0 (R0)
0x162C	0x4943    LDR	R1, [PC, #268]
0x162E	0x880A    LDRH	R2, [R1, #0]
0x1630	0xF89D1009  LDRB	R1, [SP, #9]
0x1634	0x4291    CMP	R1, R2
0x1636	0xF0808070  BCS	L___Lib_TFT__TFT_Write_Char_E707
;__Lib_TFT.c, 3448 :: 		
0x163A	0x4943    LDR	R1, [PC, #268]
0x163C	0x8809    LDRH	R1, [R1, #0]
0x163E	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3449 :: 		
0x1642	0x2100    MOVS	R1, #0
0x1644	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x1648	0x2100    MOVS	R1, #0
0x164A	0xF88D1008  STRB	R1, [SP, #8]
; ptr end address is: 0 (R0)
0x164E	0x4604    MOV	R4, R0
L___Lib_TFT__TFT_Write_Char_E709:
; ptr start address is: 16 (R4)
0x1650	0xF89D2024  LDRB	R2, [SP, #36]
0x1654	0xF89D1008  LDRB	R1, [SP, #8]
0x1658	0x4291    CMP	R1, R2
0x165A	0xD252    BCS	L___Lib_TFT__TFT_Write_Char_E710
;__Lib_TFT.c, 3451 :: 		
0x165C	0xF89D100C  LDRB	R1, [SP, #12]
0x1660	0xBB59    CBNZ	R1, L___Lib_TFT__TFT_Write_Char_E980
;__Lib_TFT.c, 3452 :: 		
0x1662	0x9907    LDR	R1, [SP, #28]
0x1664	0x1C49    ADDS	R1, R1, #1
0x1666	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3453 :: 		
0x1668	0x9A08    LDR	R2, [SP, #32]
0x166A	0x9905    LDR	R1, [SP, #20]
0x166C	0x4291    CMP	R1, R2
0x166E	0xD21B    BCS	L___Lib_TFT__TFT_Write_Char_E979
;__Lib_TFT.c, 3454 :: 		
0x1670	0x9A05    LDR	R2, [SP, #20]
0x1672	0x9907    LDR	R1, [SP, #28]
0x1674	0x4291    CMP	R1, R2
0x1676	0xD915    BLS	L___Lib_TFT__TFT_Write_Char_E978
; ptr end address is: 16 (R4)
;__Lib_TFT.c, 3455 :: 		
0x1678	0x2101    MOVS	R1, #1
0x167A	0x9107    STR	R1, [SP, #28]
;__Lib_TFT.c, 3456 :: 		
0x167C	0xAC05    ADD	R4, SP, #20
0x167E	0x4622    MOV	R2, R4
0x1680	0x9906    LDR	R1, [SP, #24]
0x1682	0x9804    LDR	R0, [SP, #16]
0x1684	0x4C2E    LDR	R4, [PC, #184]
0x1686	0x6824    LDR	R4, [R4, #0]
0x1688	0x47A0    BLX	R4
; ptr start address is: 16 (R4)
0x168A	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3457 :: 		
0x168C	0x9906    LDR	R1, [SP, #24]
0x168E	0x9108    STR	R1, [SP, #32]
;__Lib_TFT.c, 3458 :: 		
0x1690	0x9A05    LDR	R2, [SP, #20]
0x1692	0x9904    LDR	R1, [SP, #16]
0x1694	0x1889    ADDS	R1, R1, R2
0x1696	0x9104    STR	R1, [SP, #16]
;__Lib_TFT.c, 3459 :: 		
0x1698	0x9A05    LDR	R2, [SP, #20]
0x169A	0x9906    LDR	R1, [SP, #24]
0x169C	0x1A89    SUB	R1, R1, R2
0x169E	0x9106    STR	R1, [SP, #24]
; ptr end address is: 16 (R4)
0x16A0	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
0x16A2	0xE000    B	L___Lib_TFT__TFT_Write_Char_E714
L___Lib_TFT__TFT_Write_Char_E978:
;__Lib_TFT.c, 3454 :: 		
0x16A4	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3460 :: 		
L___Lib_TFT__TFT_Write_Char_E714:
;__Lib_TFT.c, 3461 :: 		
; ptr start address is: 0 (R0)
; ptr end address is: 0 (R0)
0x16A6	0xE000    B	L___Lib_TFT__TFT_Write_Char_E713
L___Lib_TFT__TFT_Write_Char_E979:
;__Lib_TFT.c, 3453 :: 		
0x16A8	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3461 :: 		
L___Lib_TFT__TFT_Write_Char_E713:
;__Lib_TFT.c, 3462 :: 		
; ptr start address is: 0 (R0)
0x16AA	0x7801    LDRB	R1, [R0, #0]
0x16AC	0xF88D1028  STRB	R1, [SP, #40]
0x16B0	0x1C40    ADDS	R0, R0, #1
;__Lib_TFT.c, 3463 :: 		
0x16B2	0x2101    MOVS	R1, #1
0x16B4	0xF88D100C  STRB	R1, [SP, #12]
; ptr end address is: 0 (R0)
;__Lib_TFT.c, 3464 :: 		
0x16B8	0xE000    B	L___Lib_TFT__TFT_Write_Char_E712
L___Lib_TFT__TFT_Write_Char_E980:
;__Lib_TFT.c, 3451 :: 		
0x16BA	0x4620    MOV	R0, R4
;__Lib_TFT.c, 3464 :: 		
L___Lib_TFT__TFT_Write_Char_E712:
;__Lib_TFT.c, 3466 :: 		
; ptr start address is: 0 (R0)
0x16BC	0xF89D200C  LDRB	R2, [SP, #12]
0x16C0	0xF89D1028  LDRB	R1, [SP, #40]
0x16C4	0x4011    ANDS	R1, R2
0x16C6	0xB2C9    UXTB	R1, R1
0x16C8	0xB151    CBZ	R1, L___Lib_TFT__TFT_Write_Char_E715
;__Lib_TFT.c, 3467 :: 		
0x16CA	0x4921    LDR	R1, [PC, #132]
0x16CC	0x8809    LDRH	R1, [R1, #0]
0x16CE	0x9001    STR	R0, [SP, #4]
0x16D0	0xB28A    UXTH	R2, R1
0x16D2	0xF8BD1026  LDRH	R1, [SP, #38]
0x16D6	0xF8BD000A  LDRH	R0, [SP, #10]
0x16DA	0xF7FFF90B  BL	_TFT_Dot+0
0x16DE	0x9801    LDR	R0, [SP, #4]
;__Lib_TFT.c, 3468 :: 		
L___Lib_TFT__TFT_Write_Char_E715:
;__Lib_TFT.c, 3470 :: 		
0x16E0	0xF8BD1026  LDRH	R1, [SP, #38]
0x16E4	0x1E49    SUBS	R1, R1, #1
0x16E6	0xF8AD1026  STRH	R1, [SP, #38]
;__Lib_TFT.c, 3471 :: 		
0x16EA	0xF89D100C  LDRB	R1, [SP, #12]
0x16EE	0x0049    LSLS	R1, R1, #1
0x16F0	0xF88D100C  STRB	R1, [SP, #12]
;__Lib_TFT.c, 3450 :: 		
0x16F4	0xF89D1008  LDRB	R1, [SP, #8]
0x16F8	0x1C49    ADDS	R1, R1, #1
0x16FA	0xF88D1008  STRB	R1, [SP, #8]
;__Lib_TFT.c, 3472 :: 		
0x16FE	0x4604    MOV	R4, R0
; ptr end address is: 0 (R0)
0x1700	0xE7A6    B	L___Lib_TFT__TFT_Write_Char_E709
L___Lib_TFT__TFT_Write_Char_E710:
;__Lib_TFT.c, 3474 :: 		
; ptr start address is: 16 (R4)
0x1702	0xF8BD100A  LDRH	R1, [SP, #10]
0x1706	0x1C49    ADDS	R1, R1, #1
0x1708	0xF8AD100A  STRH	R1, [SP, #10]
;__Lib_TFT.c, 3447 :: 		
0x170C	0xF89D1009  LDRB	R1, [SP, #9]
0x1710	0x1C49    ADDS	R1, R1, #1
0x1712	0xF88D1009  STRB	R1, [SP, #9]
;__Lib_TFT.c, 3475 :: 		
0x1716	0x4620    MOV	R0, R4
; ptr end address is: 16 (R4)
0x1718	0xE788    B	L___Lib_TFT__TFT_Write_Char_E706
L___Lib_TFT__TFT_Write_Char_E707:
;__Lib_TFT.c, 3478 :: 		
0x171A	0xF8BD1026  LDRH	R1, [SP, #38]
0x171E	0x1E4A    SUBS	R2, R1, #1
0x1720	0x4909    LDR	R1, [PC, #36]
0x1722	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 3479 :: 		
L___Lib_TFT__TFT_Write_Char_E705:
;__Lib_TFT.c, 3480 :: 		
L_end__TFT_Write_Char_E:
0x1724	0xF8DDE000  LDR	LR, [SP, #0]
0x1728	0xB00B    ADD	SP, SP, #44
0x172A	0x4770    BX	LR
0x172C	0x00342000  	__Lib_TFT__fontFirstChar+0
0x1730	0x00362000  	__Lib_TFT__fontLastChar+0
0x1734	0x00502000  	__Lib_TFT_activeExtFont+0
0x1738	0x00422000  	__Lib_TFT_headerBuffer+0
0x173C	0x00382000  	__Lib_TFT__fontHeight+0
0x1740	0x004C2000  	_TFT_Get_Ext_Data_Ptr+0
0x1744	0x002F2000  	__Lib_TFT_FontOrientation+0
0x1748	0x00542000  	__Lib_TFT_y_cord+0
0x174C	0x00562000  	__Lib_TFT_x_cord+0
0x1750	0x003A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char_E
__Lib_TFT__TFT_getHeader:
;__Lib_TFT.c, 3334 :: 		
; count start address is: 4 (R1)
; offset start address is: 0 (R0)
0x097C	0xB085    SUB	SP, SP, #20
0x097E	0xF8CDE000  STR	LR, [SP, #0]
; count end address is: 4 (R1)
; offset end address is: 0 (R0)
; offset start address is: 0 (R0)
; count start address is: 4 (R1)
;__Lib_TFT.c, 3338 :: 		
; ptrH start address is: 20 (R5)
0x0982	0x4D15    LDR	R5, [PC, #84]
; offset end address is: 0 (R0)
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
0x0984	0x4603    MOV	R3, R0
;__Lib_TFT.c, 3339 :: 		
L___Lib_TFT__TFT_getHeader682:
; ptrH start address is: 20 (R5)
; count start address is: 4 (R1)
; offset start address is: 12 (R3)
0x0986	0x2900    CMP	R1, #0
0x0988	0xD922    BLS	L___Lib_TFT__TFT_getHeader683
;__Lib_TFT.c, 3340 :: 		
0x098A	0xAC04    ADD	R4, SP, #16
0x098C	0x9301    STR	R3, [SP, #4]
0x098E	0xF8AD1008  STRH	R1, [SP, #8]
0x0992	0x9503    STR	R5, [SP, #12]
0x0994	0x4622    MOV	R2, R4
0x0996	0x4618    MOV	R0, R3
0x0998	0x4C10    LDR	R4, [PC, #64]
0x099A	0x6824    LDR	R4, [R4, #0]
0x099C	0x47A0    BLX	R4
0x099E	0x9D03    LDR	R5, [SP, #12]
0x09A0	0xF8BD1008  LDRH	R1, [SP, #8]
0x09A4	0x9B01    LDR	R3, [SP, #4]
; ptr start address is: 16 (R4)
0x09A6	0x4604    MOV	R4, R0
;__Lib_TFT.c, 3341 :: 		
; i start address is: 0 (R0)
0x09A8	0x2000    MOVS	R0, #0
; ptrH end address is: 20 (R5)
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
L___Lib_TFT__TFT_getHeader684:
; i start address is: 0 (R0)
; ptr start address is: 16 (R4)
; offset start address is: 12 (R3)
; count start address is: 4 (R1)
; ptrH start address is: 20 (R5)
0x09AA	0xF8BD2010  LDRH	R2, [SP, #16]
0x09AE	0x4290    CMP	R0, R2
0x09B0	0xD206    BCS	L___Lib_TFT__TFT_getHeader685
;__Lib_TFT.c, 3342 :: 		
0x09B2	0x7822    LDRB	R2, [R4, #0]
0x09B4	0x702A    STRB	R2, [R5, #0]
;__Lib_TFT.c, 3343 :: 		
0x09B6	0x1C6D    ADDS	R5, R5, #1
;__Lib_TFT.c, 3344 :: 		
0x09B8	0x1C64    ADDS	R4, R4, #1
;__Lib_TFT.c, 3341 :: 		
0x09BA	0x1C40    ADDS	R0, R0, #1
0x09BC	0xB280    UXTH	R0, R0
;__Lib_TFT.c, 3345 :: 		
; ptr end address is: 16 (R4)
; i end address is: 0 (R0)
0x09BE	0xE7F4    B	L___Lib_TFT__TFT_getHeader684
L___Lib_TFT__TFT_getHeader685:
;__Lib_TFT.c, 3346 :: 		
0x09C0	0xF8BD2010  LDRH	R2, [SP, #16]
0x09C4	0x1A89    SUB	R1, R1, R2
0x09C6	0xB289    UXTH	R1, R1
;__Lib_TFT.c, 3347 :: 		
0x09C8	0xF8BD2010  LDRH	R2, [SP, #16]
0x09CC	0x189B    ADDS	R3, R3, R2
;__Lib_TFT.c, 3348 :: 		
; ptrH end address is: 20 (R5)
; count end address is: 4 (R1)
; offset end address is: 12 (R3)
0x09CE	0xE7DA    B	L___Lib_TFT__TFT_getHeader682
L___Lib_TFT__TFT_getHeader683:
;__Lib_TFT.c, 3350 :: 		
L_end__TFT_getHeader:
0x09D0	0xF8DDE000  LDR	LR, [SP, #0]
0x09D4	0xB005    ADD	SP, SP, #20
0x09D6	0x4770    BX	LR
0x09D8	0x00422000  	__Lib_TFT_headerBuffer+0
0x09DC	0x004C2000  	_TFT_Get_Ext_Data_Ptr+0
; end of __Lib_TFT__TFT_getHeader
_TFT_Dot:
;__Lib_TFT.c, 553 :: 		
; y start address is: 4 (R1)
; x start address is: 0 (R0)
0x08F4	0xB082    SUB	SP, SP, #8
0x08F6	0xF8CDE000  STR	LR, [SP, #0]
0x08FA	0xF8AD2004  STRH	R2, [SP, #4]
0x08FE	0xB20A    SXTH	R2, R1
0x0900	0xB201    SXTH	R1, R0
; y end address is: 4 (R1)
; x end address is: 0 (R0)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;__Lib_TFT.c, 555 :: 		
0x0902	0x2900    CMP	R1, #0
0x0904	0xDB04    BLT	L__TFT_Dot949
0x0906	0x4B17    LDR	R3, [PC, #92]
0x0908	0x881B    LDRH	R3, [R3, #0]
0x090A	0x4299    CMP	R1, R3
0x090C	0xD200    BCS	L__TFT_Dot948
0x090E	0xE000    B	L_TFT_Dot6
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot949:
L__TFT_Dot948:
;__Lib_TFT.c, 556 :: 		
0x0910	0xE024    B	L_end_TFT_Dot
L_TFT_Dot6:
;__Lib_TFT.c, 557 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0912	0x2A00    CMP	R2, #0
0x0914	0xDB04    BLT	L__TFT_Dot951
0x0916	0x4B14    LDR	R3, [PC, #80]
0x0918	0x881B    LDRH	R3, [R3, #0]
0x091A	0x429A    CMP	R2, R3
0x091C	0xD200    BCS	L__TFT_Dot950
0x091E	0xE000    B	L_TFT_Dot9
; x end address is: 4 (R1)
; y end address is: 8 (R2)
L__TFT_Dot951:
L__TFT_Dot950:
;__Lib_TFT.c, 558 :: 		
0x0920	0xE01C    B	L_end_TFT_Dot
L_TFT_Dot9:
;__Lib_TFT.c, 560 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0922	0x2400    MOVS	R4, #0
0x0924	0xB264    SXTB	R4, R4
0x0926	0x4B11    LDR	R3, [PC, #68]
0x0928	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 561 :: 		
0x092A	0xF000F947  BL	__Lib_TFT_Is_SSD1963_Set+0
0x092E	0xB138    CBZ	R0, L_TFT_Dot10
;__Lib_TFT.c, 562 :: 		
0x0930	0xB293    UXTH	R3, R2
0x0932	0xB28A    UXTH	R2, R1
0x0934	0xB299    UXTH	R1, R3
; y end address is: 8 (R2)
0x0936	0xB290    UXTH	R0, R2
; x end address is: 4 (R1)
0x0938	0x4C0D    LDR	R4, [PC, #52]
0x093A	0x6824    LDR	R4, [R4, #0]
0x093C	0x47A0    BLX	R4
0x093E	0xE004    B	L_TFT_Dot11
L_TFT_Dot10:
;__Lib_TFT.c, 564 :: 		
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x0940	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x0942	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x0944	0x4C0B    LDR	R4, [PC, #44]
0x0946	0x6824    LDR	R4, [R4, #0]
0x0948	0x47A0    BLX	R4
L_TFT_Dot11:
;__Lib_TFT.c, 565 :: 		
0x094A	0xF8BD0004  LDRH	R0, [SP, #4]
0x094E	0x4C0A    LDR	R4, [PC, #40]
0x0950	0x6824    LDR	R4, [R4, #0]
0x0952	0x47A0    BLX	R4
;__Lib_TFT.c, 566 :: 		
0x0954	0x2401    MOVS	R4, #1
0x0956	0xB264    SXTB	R4, R4
0x0958	0x4B04    LDR	R3, [PC, #16]
0x095A	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 567 :: 		
L_end_TFT_Dot:
0x095C	0xF8DDE000  LDR	LR, [SP, #0]
0x0960	0xB002    ADD	SP, SP, #8
0x0962	0x4770    BX	LR
0x0964	0x00582000  	_TFT_DISP_WIDTH+0
0x0968	0x005A2000  	_TFT_DISP_HEIGHT+0
0x096C	0x02BC4242  	TFT_CS+0
0x0970	0x005C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x0974	0x00602000  	_TFT_Set_Address_Ptr+0
0x0978	0x00642000  	_TFT_Write_Data_Ptr+0
; end of _TFT_Dot
__Lib_TFT__TFT_Write_Char:
;__Lib_TFT.c, 1158 :: 		
; ch start address is: 0 (R0)
0x0BCC	0xB086    SUB	SP, SP, #24
0x0BCE	0xF8CDE000  STR	LR, [SP, #0]
0x0BD2	0xB287    UXTH	R7, R0
; ch end address is: 0 (R0)
; ch start address is: 28 (R7)
;__Lib_TFT.c, 1160 :: 		
;__Lib_TFT.c, 1162 :: 		
; x start address is: 20 (R5)
0x0BD4	0xF2400500  MOVW	R5, #0
;__Lib_TFT.c, 1163 :: 		
; temp start address is: 24 (R6)
0x0BD8	0x2600    MOVS	R6, #0
;__Lib_TFT.c, 1169 :: 		
0x0BDA	0x4972    LDR	R1, [PC, #456]
0x0BDC	0x7809    LDRB	R1, [R1, #0]
0x0BDE	0xB949    CBNZ	R1, L___Lib_TFT__TFT_Write_Char162
;__Lib_TFT.c, 1170 :: 		
0x0BE0	0x4971    LDR	R1, [PC, #452]
0x0BE2	0x2200    MOVS	R2, #0
0x0BE4	0x4608    MOV	R0, R1
0x0BE6	0xF2400100  MOVW	R1, #0
0x0BEA	0xF7FFFE4D  BL	_TFT_Set_Font+0
;__Lib_TFT.c, 1171 :: 		
0x0BEE	0x2201    MOVS	R2, #1
0x0BF0	0x496C    LDR	R1, [PC, #432]
0x0BF2	0x700A    STRB	R2, [R1, #0]
;__Lib_TFT.c, 1172 :: 		
L___Lib_TFT__TFT_Write_Char162:
;__Lib_TFT.c, 1174 :: 		
0x0BF4	0x496D    LDR	R1, [PC, #436]
0x0BF6	0x8809    LDRH	R1, [R1, #0]
0x0BF8	0x428F    CMP	R7, R1
0x0BFA	0xD200    BCS	L___Lib_TFT__TFT_Write_Char163
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1175 :: 		
0x0BFC	0xE0CE    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char163:
;__Lib_TFT.c, 1176 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0BFE	0x496C    LDR	R1, [PC, #432]
0x0C00	0x8809    LDRH	R1, [R1, #0]
0x0C02	0x428F    CMP	R7, R1
0x0C04	0xD900    BLS	L___Lib_TFT__TFT_Write_Char164
; ch end address is: 28 (R7)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
;__Lib_TFT.c, 1177 :: 		
0x0C06	0xE0C9    B	L_end__TFT_Write_Char
L___Lib_TFT__TFT_Write_Char164:
;__Lib_TFT.c, 1180 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; ch start address is: 28 (R7)
0x0C08	0x4968    LDR	R1, [PC, #416]
0x0C0A	0x8809    LDRH	R1, [R1, #0]
0x0C0C	0x1A79    SUB	R1, R7, R1
0x0C0E	0xB289    UXTH	R1, R1
; ch end address is: 28 (R7)
0x0C10	0x008A    LSLS	R2, R1, #2
0x0C12	0xB292    UXTH	R2, R2
;__Lib_TFT.c, 1181 :: 		
0x0C14	0x4C67    LDR	R4, [PC, #412]
0x0C16	0x6821    LDR	R1, [R4, #0]
0x0C18	0x3108    ADDS	R1, #8
0x0C1A	0x188B    ADDS	R3, R1, R2
;__Lib_TFT.c, 1182 :: 		
0x0C1C	0x7818    LDRB	R0, [R3, #0]
; chWidth start address is: 0 (R0)
;__Lib_TFT.c, 1184 :: 		
0x0C1E	0x1C59    ADDS	R1, R3, #1
0x0C20	0x7809    LDRB	R1, [R1, #0]
0x0C22	0xB2CA    UXTB	R2, R1
0x0C24	0x1C99    ADDS	R1, R3, #2
0x0C26	0x7809    LDRB	R1, [R1, #0]
0x0C28	0x0209    LSLS	R1, R1, #8
0x0C2A	0x1852    ADDS	R2, R2, R1
0x0C2C	0x1CD9    ADDS	R1, R3, #3
0x0C2E	0x7809    LDRB	R1, [R1, #0]
0x0C30	0x0409    LSLS	R1, R1, #16
0x0C32	0x1852    ADDS	R2, R2, R1
;__Lib_TFT.c, 1186 :: 		
0x0C34	0x4621    MOV	R1, R4
0x0C36	0x6809    LDR	R1, [R1, #0]
0x0C38	0x188C    ADDS	R4, R1, R2
; pChBitMap start address is: 16 (R4)
;__Lib_TFT.c, 1188 :: 		
0x0C3A	0x495F    LDR	R1, [PC, #380]
0x0C3C	0x7809    LDRB	R1, [R1, #0]
0x0C3E	0xB121    CBZ	R1, L___Lib_TFT__TFT_Write_Char969
0x0C40	0x495D    LDR	R1, [PC, #372]
0x0C42	0x7809    LDRB	R1, [R1, #0]
0x0C44	0x2902    CMP	R1, #2
0x0C46	0xD000    BEQ	L___Lib_TFT__TFT_Write_Char968
0x0C48	0xE057    B	L___Lib_TFT__TFT_Write_Char167
L___Lib_TFT__TFT_Write_Char969:
L___Lib_TFT__TFT_Write_Char968:
;__Lib_TFT.c, 1189 :: 		
0x0C4A	0x495C    LDR	R1, [PC, #368]
; y start address is: 12 (R3)
0x0C4C	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1190 :: 		
; yCnt start address is: 8 (R2)
0x0C4E	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0C50	0x46A0    MOV	R8, R4
0x0C52	0xB2AC    UXTH	R4, R5
L___Lib_TFT__TFT_Write_Char168:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 32 (R8)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 16 (R4)
0x0C54	0x495A    LDR	R1, [PC, #360]
0x0C56	0x8809    LDRH	R1, [R1, #0]
0x0C58	0x428A    CMP	R2, R1
0x0C5A	0xD244    BCS	L___Lib_TFT__TFT_Write_Char169
; x end address is: 16 (R4)
;__Lib_TFT.c, 1191 :: 		
0x0C5C	0x4959    LDR	R1, [PC, #356]
; x start address is: 20 (R5)
0x0C5E	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1192 :: 		
; mask start address is: 28 (R7)
0x0C60	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1193 :: 		
; xCnt start address is: 16 (R4)
0x0C62	0x2400    MOVS	R4, #0
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char171:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0C64	0x4284    CMP	R4, R0
0x0C66	0xD238    BCS	L___Lib_TFT__TFT_Write_Char172
;__Lib_TFT.c, 1194 :: 		
0x0C68	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char970
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1195 :: 		
0x0C6A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0C6E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1196 :: 		
; mask start address is: 28 (R7)
0x0C72	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1197 :: 		
0x0C74	0xE7FF    B	L___Lib_TFT__TFT_Write_Char174
L___Lib_TFT__TFT_Write_Char970:
;__Lib_TFT.c, 1194 :: 		
;__Lib_TFT.c, 1197 :: 		
L___Lib_TFT__TFT_Write_Char174:
;__Lib_TFT.c, 1199 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0C76	0xEA060107  AND	R1, R6, R7, LSL #0
0x0C7A	0xB2C9    UXTB	R1, R1
0x0C7C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char175
;__Lib_TFT.c, 1200 :: 		
0x0C7E	0x4952    LDR	R1, [PC, #328]
0x0C80	0x8809    LDRH	R1, [R1, #0]
0x0C82	0xF88D6004  STRB	R6, [SP, #4]
0x0C86	0xF8CD8008  STR	R8, [SP, #8]
0x0C8A	0xF88D700C  STRB	R7, [SP, #12]
0x0C8E	0xF88D200D  STRB	R2, [SP, #13]
0x0C92	0xF8AD300E  STRH	R3, [SP, #14]
0x0C96	0xF88D0010  STRB	R0, [SP, #16]
0x0C9A	0xF8AD5012  STRH	R5, [SP, #18]
0x0C9E	0xF88D4014  STRB	R4, [SP, #20]
0x0CA2	0xB28A    UXTH	R2, R1
0x0CA4	0xB219    SXTH	R1, R3
0x0CA6	0xB228    SXTH	R0, R5
0x0CA8	0xF7FFFE24  BL	_TFT_Dot+0
0x0CAC	0xF89D4014  LDRB	R4, [SP, #20]
0x0CB0	0xF8BD5012  LDRH	R5, [SP, #18]
0x0CB4	0xF89D0010  LDRB	R0, [SP, #16]
0x0CB8	0xF8BD300E  LDRH	R3, [SP, #14]
0x0CBC	0xF89D200D  LDRB	R2, [SP, #13]
0x0CC0	0xF89D700C  LDRB	R7, [SP, #12]
0x0CC4	0xF8DD8008  LDR	R8, [SP, #8]
0x0CC8	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1201 :: 		
L___Lib_TFT__TFT_Write_Char175:
;__Lib_TFT.c, 1203 :: 		
0x0CCC	0x1C6D    ADDS	R5, R5, #1
0x0CCE	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1204 :: 		
0x0CD0	0x0079    LSLS	R1, R7, #1
0x0CD2	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1193 :: 		
0x0CD4	0x1C64    ADDS	R4, R4, #1
0x0CD6	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1205 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0CD8	0xE7C4    B	L___Lib_TFT__TFT_Write_Char171
L___Lib_TFT__TFT_Write_Char172:
;__Lib_TFT.c, 1206 :: 		
0x0CDA	0x1C5B    ADDS	R3, R3, #1
0x0CDC	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1190 :: 		
0x0CDE	0x1C52    ADDS	R2, R2, #1
0x0CE0	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1207 :: 		
0x0CE2	0xB2AC    UXTH	R4, R5
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; yCnt end address is: 8 (R2)
0x0CE4	0xE7B6    B	L___Lib_TFT__TFT_Write_Char168
L___Lib_TFT__TFT_Write_Char169:
;__Lib_TFT.c, 1209 :: 		
; x start address is: 16 (R4)
0x0CE6	0x4934    LDR	R1, [PC, #208]
0x0CE8	0x7809    LDRB	R1, [R1, #0]
0x0CEA	0xB919    CBNZ	R1, L___Lib_TFT__TFT_Write_Char176
; y end address is: 12 (R3)
;__Lib_TFT.c, 1210 :: 		
0x0CEC	0x1C62    ADDS	R2, R4, #1
; x end address is: 16 (R4)
0x0CEE	0x4935    LDR	R1, [PC, #212]
0x0CF0	0x800A    STRH	R2, [R1, #0]
0x0CF2	0xE001    B	L___Lib_TFT__TFT_Write_Char177
L___Lib_TFT__TFT_Write_Char176:
;__Lib_TFT.c, 1212 :: 		
; y start address is: 12 (R3)
0x0CF4	0x4931    LDR	R1, [PC, #196]
0x0CF6	0x800B    STRH	R3, [R1, #0]
; y end address is: 12 (R3)
L___Lib_TFT__TFT_Write_Char177:
;__Lib_TFT.c, 1213 :: 		
0x0CF8	0xE050    B	L___Lib_TFT__TFT_Write_Char178
L___Lib_TFT__TFT_Write_Char167:
;__Lib_TFT.c, 1214 :: 		
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 16 (R4)
0x0CFA	0x4932    LDR	R1, [PC, #200]
; y start address is: 12 (R3)
0x0CFC	0x880B    LDRH	R3, [R1, #0]
;__Lib_TFT.c, 1215 :: 		
; yCnt start address is: 8 (R2)
0x0CFE	0x2200    MOVS	R2, #0
; pChBitMap end address is: 16 (R4)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
L___Lib_TFT__TFT_Write_Char179:
; yCnt start address is: 8 (R2)
; y start address is: 12 (R3)
; pChBitMap start address is: 16 (R4)
; chWidth start address is: 0 (R0)
; temp start address is: 24 (R6)
; x start address is: 20 (R5)
0x0D00	0x492F    LDR	R1, [PC, #188]
0x0D02	0x8809    LDRH	R1, [R1, #0]
0x0D04	0x428A    CMP	R2, R1
0x0D06	0xD246    BCS	L___Lib_TFT__TFT_Write_Char180
; x end address is: 20 (R5)
;__Lib_TFT.c, 1216 :: 		
0x0D08	0x492C    LDR	R1, [PC, #176]
; x start address is: 20 (R5)
0x0D0A	0x880D    LDRH	R5, [R1, #0]
;__Lib_TFT.c, 1217 :: 		
; mask start address is: 28 (R7)
0x0D0C	0x2700    MOVS	R7, #0
;__Lib_TFT.c, 1218 :: 		
; xCnt start address is: 4 (R1)
0x0D0E	0x2100    MOVS	R1, #0
; pChBitMap end address is: 16 (R4)
; xCnt end address is: 4 (R1)
; chWidth end address is: 0 (R0)
; temp end address is: 24 (R6)
; x end address is: 20 (R5)
; mask end address is: 28 (R7)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0D10	0x46A0    MOV	R8, R4
0x0D12	0xB2CC    UXTB	R4, R1
L___Lib_TFT__TFT_Write_Char182:
; xCnt start address is: 16 (R4)
; mask start address is: 28 (R7)
; x start address is: 20 (R5)
; temp start address is: 24 (R6)
; chWidth start address is: 0 (R0)
; pChBitMap start address is: 32 (R8)
; y start address is: 12 (R3)
; yCnt start address is: 8 (R2)
0x0D14	0x4284    CMP	R4, R0
0x0D16	0xD238    BCS	L___Lib_TFT__TFT_Write_Char183
;__Lib_TFT.c, 1219 :: 		
0x0D18	0xB92F    CBNZ	R7, L___Lib_TFT__TFT_Write_Char971
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1220 :: 		
0x0D1A	0xF8986000  LDRB	R6, [R8, #0]
; temp start address is: 24 (R6)
0x0D1E	0xF1080801  ADD	R8, R8, #1
;__Lib_TFT.c, 1221 :: 		
; mask start address is: 28 (R7)
0x0D22	0x2701    MOVS	R7, #1
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; mask end address is: 28 (R7)
;__Lib_TFT.c, 1222 :: 		
0x0D24	0xE7FF    B	L___Lib_TFT__TFT_Write_Char185
L___Lib_TFT__TFT_Write_Char971:
;__Lib_TFT.c, 1219 :: 		
;__Lib_TFT.c, 1222 :: 		
L___Lib_TFT__TFT_Write_Char185:
;__Lib_TFT.c, 1224 :: 		
; mask start address is: 28 (R7)
; pChBitMap start address is: 32 (R8)
; temp start address is: 24 (R6)
0x0D26	0xEA060107  AND	R1, R6, R7, LSL #0
0x0D2A	0xB2C9    UXTB	R1, R1
0x0D2C	0xB331    CBZ	R1, L___Lib_TFT__TFT_Write_Char186
;__Lib_TFT.c, 1225 :: 		
0x0D2E	0x4926    LDR	R1, [PC, #152]
0x0D30	0x8809    LDRH	R1, [R1, #0]
0x0D32	0xF88D6004  STRB	R6, [SP, #4]
0x0D36	0xF8CD8008  STR	R8, [SP, #8]
0x0D3A	0xF88D700C  STRB	R7, [SP, #12]
0x0D3E	0xF88D200D  STRB	R2, [SP, #13]
0x0D42	0xF8AD300E  STRH	R3, [SP, #14]
0x0D46	0xF88D0010  STRB	R0, [SP, #16]
0x0D4A	0xF8AD5012  STRH	R5, [SP, #18]
0x0D4E	0xF88D4014  STRB	R4, [SP, #20]
0x0D52	0xB28A    UXTH	R2, R1
0x0D54	0xB229    SXTH	R1, R5
0x0D56	0xB218    SXTH	R0, R3
0x0D58	0xF7FFFDCC  BL	_TFT_Dot+0
0x0D5C	0xF89D4014  LDRB	R4, [SP, #20]
0x0D60	0xF8BD5012  LDRH	R5, [SP, #18]
0x0D64	0xF89D0010  LDRB	R0, [SP, #16]
0x0D68	0xF8BD300E  LDRH	R3, [SP, #14]
0x0D6C	0xF89D200D  LDRB	R2, [SP, #13]
0x0D70	0xF89D700C  LDRB	R7, [SP, #12]
0x0D74	0xF8DD8008  LDR	R8, [SP, #8]
0x0D78	0xF89D6004  LDRB	R6, [SP, #4]
;__Lib_TFT.c, 1226 :: 		
L___Lib_TFT__TFT_Write_Char186:
;__Lib_TFT.c, 1228 :: 		
0x0D7C	0x1E6D    SUBS	R5, R5, #1
0x0D7E	0xB2AD    UXTH	R5, R5
;__Lib_TFT.c, 1229 :: 		
0x0D80	0x0079    LSLS	R1, R7, #1
0x0D82	0xB2CF    UXTB	R7, R1
;__Lib_TFT.c, 1218 :: 		
0x0D84	0x1C64    ADDS	R4, R4, #1
0x0D86	0xB2E4    UXTB	R4, R4
;__Lib_TFT.c, 1230 :: 		
; mask end address is: 28 (R7)
; xCnt end address is: 16 (R4)
0x0D88	0xE7C4    B	L___Lib_TFT__TFT_Write_Char182
L___Lib_TFT__TFT_Write_Char183:
;__Lib_TFT.c, 1232 :: 		
0x0D8A	0x1C5B    ADDS	R3, R3, #1
0x0D8C	0xB29B    UXTH	R3, R3
;__Lib_TFT.c, 1215 :: 		
0x0D8E	0x1C52    ADDS	R2, R2, #1
0x0D90	0xB2D2    UXTB	R2, R2
;__Lib_TFT.c, 1233 :: 		
; chWidth end address is: 0 (R0)
; pChBitMap end address is: 32 (R8)
; temp end address is: 24 (R6)
; y end address is: 12 (R3)
; yCnt end address is: 8 (R2)
0x0D92	0x4644    MOV	R4, R8
0x0D94	0xE7B4    B	L___Lib_TFT__TFT_Write_Char179
L___Lib_TFT__TFT_Write_Char180:
;__Lib_TFT.c, 1236 :: 		
0x0D96	0x1E6A    SUBS	R2, R5, #1
; x end address is: 20 (R5)
0x0D98	0x4908    LDR	R1, [PC, #32]
0x0D9A	0x800A    STRH	R2, [R1, #0]
;__Lib_TFT.c, 1237 :: 		
L___Lib_TFT__TFT_Write_Char178:
;__Lib_TFT.c, 1238 :: 		
L_end__TFT_Write_Char:
0x0D9C	0xF8DDE000  LDR	LR, [SP, #0]
0x0DA0	0xB006    ADD	SP, SP, #24
0x0DA2	0x4770    BX	LR
0x0DA4	0x00102000  	__Lib_TFT_FontInitialized+0
0x0DA8	0x33F40000  	_TFT_defaultFont+0
0x0DAC	0x00342000  	__Lib_TFT__fontFirstChar+0
0x0DB0	0x00362000  	__Lib_TFT__fontLastChar+0
0x0DB4	0x00302000  	__Lib_TFT__font+0
0x0DB8	0x002F2000  	__Lib_TFT_FontOrientation+0
0x0DBC	0x00542000  	__Lib_TFT_y_cord+0
0x0DC0	0x00382000  	__Lib_TFT__fontHeight+0
0x0DC4	0x00562000  	__Lib_TFT_x_cord+0
0x0DC8	0x003A2000  	__Lib_TFT_FontColor+0
; end of __Lib_TFT__TFT_Write_Char
_TFT_Set_Font:
;__Lib_TFT.c, 178 :: 		
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x0888	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;__Lib_TFT.c, 179 :: 		
0x088A	0x4B12    LDR	R3, [PC, #72]
0x088C	0x6018    STR	R0, [R3, #0]
;__Lib_TFT.c, 180 :: 		
0x088E	0x1C83    ADDS	R3, R0, #2
0x0890	0x781C    LDRB	R4, [R3, #0]
0x0892	0x1CC3    ADDS	R3, R0, #3
0x0894	0x781B    LDRB	R3, [R3, #0]
0x0896	0x021B    LSLS	R3, R3, #8
0x0898	0xB29B    UXTH	R3, R3
0x089A	0x18E4    ADDS	R4, R4, R3
0x089C	0x4B0E    LDR	R3, [PC, #56]
0x089E	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 181 :: 		
0x08A0	0x1D03    ADDS	R3, R0, #4
0x08A2	0x781C    LDRB	R4, [R3, #0]
0x08A4	0x1D43    ADDS	R3, R0, #5
0x08A6	0x781B    LDRB	R3, [R3, #0]
0x08A8	0x021B    LSLS	R3, R3, #8
0x08AA	0xB29B    UXTH	R3, R3
0x08AC	0x18E4    ADDS	R4, R4, R3
0x08AE	0x4B0B    LDR	R3, [PC, #44]
0x08B0	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 182 :: 		
0x08B2	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x08B4	0x781C    LDRB	R4, [R3, #0]
0x08B6	0x4B0A    LDR	R3, [PC, #40]
0x08B8	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 184 :: 		
0x08BA	0x4B0A    LDR	R3, [PC, #40]
0x08BC	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;__Lib_TFT.c, 185 :: 		
0x08BE	0x4B0A    LDR	R3, [PC, #40]
0x08C0	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;__Lib_TFT.c, 186 :: 		
0x08C2	0x2401    MOVS	R4, #1
0x08C4	0x4B09    LDR	R3, [PC, #36]
0x08C6	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 187 :: 		
0x08C8	0x2400    MOVS	R4, #0
0x08CA	0x4B09    LDR	R3, [PC, #36]
0x08CC	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 188 :: 		
L_end_TFT_Set_Font:
0x08CE	0xB001    ADD	SP, SP, #4
0x08D0	0x4770    BX	LR
0x08D2	0xBF00    NOP
0x08D4	0x00302000  	__Lib_TFT__font+0
0x08D8	0x00342000  	__Lib_TFT__fontFirstChar+0
0x08DC	0x00362000  	__Lib_TFT__fontLastChar+0
0x08E0	0x00382000  	__Lib_TFT__fontHeight+0
0x08E4	0x003A2000  	__Lib_TFT_FontColor+0
0x08E8	0x002F2000  	__Lib_TFT_FontOrientation+0
0x08EC	0x00102000  	__Lib_TFT_FontInitialized+0
0x08F0	0x003C2000  	_ExternalFontSet+0
; end of _TFT_Set_Font
_TFT_Circle:
;__Lib_TFT.c, 858 :: 		
; radius start address is: 8 (R2)
0x26F8	0xB087    SUB	SP, SP, #28
0x26FA	0xF8CDE000  STR	LR, [SP, #0]
0x26FE	0xF8AD0014  STRH	R0, [SP, #20]
0x2702	0xB210    SXTH	R0, R2
0x2704	0xF8AD1018  STRH	R1, [SP, #24]
; radius end address is: 8 (R2)
; radius start address is: 0 (R0)
;__Lib_TFT.c, 864 :: 		
0x2708	0x4BDC    LDR	R3, [PC, #880]
0x270A	0x781B    LDRB	R3, [R3, #0]
0x270C	0xB15B    CBZ	R3, L_TFT_Circle93
;__Lib_TFT.c, 865 :: 		
0x270E	0xF8AD0004  STRH	R0, [SP, #4]
0x2712	0x2301    MOVS	R3, #1
0x2714	0xB202    SXTH	R2, R0
0x2716	0xF9BD1018  LDRSH	R1, [SP, #24]
0x271A	0xF9BD0014  LDRSH	R0, [SP, #20]
0x271E	0xF7FEFB55  BL	__Lib_TFT__TFT_Circle_Fill+0
0x2722	0xF9BD0004  LDRSH	R0, [SP, #4]
;__Lib_TFT.c, 866 :: 		
L_TFT_Circle93:
;__Lib_TFT.c, 869 :: 		
0x2726	0x4DD6    LDR	R5, [PC, #856]
0x2728	0x882B    LDRH	R3, [R5, #0]
0x272A	0xF8AD3010  STRH	R3, [SP, #16]
;__Lib_TFT.c, 870 :: 		
0x272E	0x4CD5    LDR	R4, [PC, #852]
0x2730	0x7823    LDRB	R3, [R4, #0]
0x2732	0xF88D3012  STRB	R3, [SP, #18]
;__Lib_TFT.c, 871 :: 		
0x2736	0x4BD4    LDR	R3, [PC, #848]
0x2738	0x881B    LDRH	R3, [R3, #0]
0x273A	0x802B    STRH	R3, [R5, #0]
;__Lib_TFT.c, 872 :: 		
0x273C	0x2300    MOVS	R3, #0
0x273E	0x7023    STRB	R3, [R4, #0]
;__Lib_TFT.c, 874 :: 		
0x2740	0x0044    LSLS	R4, R0, #1
0x2742	0xB224    SXTH	R4, R4
0x2744	0x4BD1    LDR	R3, [PC, #836]
0x2746	0x781B    LDRB	R3, [R3, #0]
0x2748	0x42A3    CMP	R3, R4
0x274A	0xDD0D    BLE	L_TFT_Circle94
;__Lib_TFT.c, 875 :: 		
0x274C	0x4BCF    LDR	R3, [PC, #828]
0x274E	0x781B    LDRB	R3, [R3, #0]
0x2750	0x18C3    ADDS	R3, R0, R3
0x2752	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
0x2754	0x105B    ASRS	R3, R3, #1
0x2756	0xB21A    SXTH	R2, R3
0x2758	0x2301    MOVS	R3, #1
0x275A	0xF9BD1018  LDRSH	R1, [SP, #24]
0x275E	0xF9BD0014  LDRSH	R0, [SP, #20]
0x2762	0xF7FEFB33  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 876 :: 		
0x2766	0xE1A4    B	L_TFT_Circle95
L_TFT_Circle94:
;__Lib_TFT.c, 880 :: 		
; radius start address is: 0 (R0)
0x2768	0x2300    MOVS	R3, #0
0x276A	0xB21B    SXTH	R3, R3
0x276C	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 881 :: 		
0x2770	0xF9BD4014  LDRSH	R4, [SP, #20]
0x2774	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2778	0x1B1B    SUB	R3, R3, R4
0x277A	0xF8AD300E  STRH	R3, [SP, #14]
;__Lib_TFT.c, 882 :: 		
0x277E	0xF8AD000A  STRH	R0, [SP, #10]
;__Lib_TFT.c, 883 :: 		
0x2782	0x0043    LSLS	R3, R0, #1
0x2784	0xB21B    SXTH	R3, R3
; radius end address is: 0 (R0)
;__Lib_TFT.c, 884 :: 		
0x2786	0xF1C30303  RSB	R3, R3, #3
0x278A	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 885 :: 		
L_TFT_Circle96:
0x278E	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2792	0x1C5C    ADDS	R4, R3, #1
0x2794	0xB224    SXTH	R4, R4
0x2796	0xF9BD300C  LDRSH	R3, [SP, #12]
0x279A	0x42A3    CMP	R3, R4
0x279C	0xF2808189  BGE	L_TFT_Circle97
;__Lib_TFT.c, 887 :: 		
0x27A0	0x4BBA    LDR	R3, [PC, #744]
0x27A2	0x781B    LDRB	R3, [R3, #0]
0x27A4	0xB903    CBNZ	R3, L_TFT_Circle98
;__Lib_TFT.c, 888 :: 		
0x27A6	0xE184    B	L_TFT_Circle97
L_TFT_Circle98:
;__Lib_TFT.c, 889 :: 		
0x27A8	0x4BB8    LDR	R3, [PC, #736]
0x27AA	0x781B    LDRB	R3, [R3, #0]
0x27AC	0x2B01    CMP	R3, #1
0x27AE	0xF0408099  BNE	L_TFT_Circle99
;__Lib_TFT.c, 890 :: 		
0x27B2	0x4BB5    LDR	R3, [PC, #724]
0x27B4	0x881E    LDRH	R6, [R3, #0]
0x27B6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27BA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27BE	0x191D    ADDS	R5, R3, R4
0x27C0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27C4	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27C8	0x191B    ADDS	R3, R3, R4
0x27CA	0xB2B2    UXTH	R2, R6
0x27CC	0xB229    SXTH	R1, R5
0x27CE	0xB218    SXTH	R0, R3
0x27D0	0xF7FEF890  BL	_TFT_Dot+0
;__Lib_TFT.c, 891 :: 		
0x27D4	0x4BAC    LDR	R3, [PC, #688]
0x27D6	0x881E    LDRH	R6, [R3, #0]
0x27D8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27DC	0xF9BD3018  LDRSH	R3, [SP, #24]
0x27E0	0x1B1D    SUB	R5, R3, R4
0x27E2	0xF9BD400C  LDRSH	R4, [SP, #12]
0x27E6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x27EA	0x191B    ADDS	R3, R3, R4
0x27EC	0xB2B2    UXTH	R2, R6
0x27EE	0xB229    SXTH	R1, R5
0x27F0	0xB218    SXTH	R0, R3
0x27F2	0xF7FEF87F  BL	_TFT_Dot+0
;__Lib_TFT.c, 892 :: 		
0x27F6	0x4BA4    LDR	R3, [PC, #656]
0x27F8	0x881E    LDRH	R6, [R3, #0]
0x27FA	0xF9BD400A  LDRSH	R4, [SP, #10]
0x27FE	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2802	0x191D    ADDS	R5, R3, R4
0x2804	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2808	0xF9BD3014  LDRSH	R3, [SP, #20]
0x280C	0x1B1B    SUB	R3, R3, R4
0x280E	0xB2B2    UXTH	R2, R6
0x2810	0xB229    SXTH	R1, R5
0x2812	0xB218    SXTH	R0, R3
0x2814	0xF7FEF86E  BL	_TFT_Dot+0
;__Lib_TFT.c, 893 :: 		
0x2818	0x4B9B    LDR	R3, [PC, #620]
0x281A	0x881E    LDRH	R6, [R3, #0]
0x281C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2820	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2824	0x1B1D    SUB	R5, R3, R4
0x2826	0xF9BD400C  LDRSH	R4, [SP, #12]
0x282A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x282E	0x1B1B    SUB	R3, R3, R4
0x2830	0xB2B2    UXTH	R2, R6
0x2832	0xB229    SXTH	R1, R5
0x2834	0xB218    SXTH	R0, R3
0x2836	0xF7FEF85D  BL	_TFT_Dot+0
;__Lib_TFT.c, 894 :: 		
0x283A	0x4B93    LDR	R3, [PC, #588]
0x283C	0x881E    LDRH	R6, [R3, #0]
0x283E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2842	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2846	0x191D    ADDS	R5, R3, R4
0x2848	0xF9BD400A  LDRSH	R4, [SP, #10]
0x284C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2850	0x191C    ADDS	R4, R3, R4
0x2852	0xB224    SXTH	R4, R4
0x2854	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2858	0x1AE3    SUB	R3, R4, R3
0x285A	0xB2B2    UXTH	R2, R6
0x285C	0xB229    SXTH	R1, R5
0x285E	0xB218    SXTH	R0, R3
0x2860	0xF7FEF848  BL	_TFT_Dot+0
;__Lib_TFT.c, 895 :: 		
0x2864	0x4B88    LDR	R3, [PC, #544]
0x2866	0x881E    LDRH	R6, [R3, #0]
0x2868	0xF9BD400C  LDRSH	R4, [SP, #12]
0x286C	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2870	0x1B1D    SUB	R5, R3, R4
0x2872	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2876	0xF9BD3018  LDRSH	R3, [SP, #24]
0x287A	0x191C    ADDS	R4, R3, R4
0x287C	0xB224    SXTH	R4, R4
0x287E	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2882	0x1AE3    SUB	R3, R4, R3
0x2884	0xB2B2    UXTH	R2, R6
0x2886	0xB229    SXTH	R1, R5
0x2888	0xB218    SXTH	R0, R3
0x288A	0xF7FEF833  BL	_TFT_Dot+0
;__Lib_TFT.c, 896 :: 		
0x288E	0x4B7E    LDR	R3, [PC, #504]
0x2890	0x881E    LDRH	R6, [R3, #0]
0x2892	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2896	0xF9BD3018  LDRSH	R3, [SP, #24]
0x289A	0x191D    ADDS	R5, R3, R4
0x289C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x28A0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28A4	0x1B1C    SUB	R4, R3, R4
0x28A6	0xB224    SXTH	R4, R4
0x28A8	0xF9BD300E  LDRSH	R3, [SP, #14]
0x28AC	0x1AE3    SUB	R3, R4, R3
0x28AE	0xB2B2    UXTH	R2, R6
0x28B0	0xB229    SXTH	R1, R5
0x28B2	0xB218    SXTH	R0, R3
0x28B4	0xF7FEF81E  BL	_TFT_Dot+0
;__Lib_TFT.c, 897 :: 		
0x28B8	0x4B73    LDR	R3, [PC, #460]
0x28BA	0x881E    LDRH	R6, [R3, #0]
0x28BC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28C0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28C4	0x1B1D    SUB	R5, R3, R4
0x28C6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x28CA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28CE	0x1B1C    SUB	R4, R3, R4
0x28D0	0xB224    SXTH	R4, R4
0x28D2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x28D6	0x1AE3    SUB	R3, R4, R3
0x28D8	0xB2B2    UXTH	R2, R6
0x28DA	0xB229    SXTH	R1, R5
0x28DC	0xB218    SXTH	R0, R3
0x28DE	0xF7FEF809  BL	_TFT_Dot+0
;__Lib_TFT.c, 898 :: 		
0x28E2	0xE0AF    B	L_TFT_Circle100
L_TFT_Circle99:
;__Lib_TFT.c, 899 :: 		
0x28E4	0x4B69    LDR	R3, [PC, #420]
0x28E6	0x781B    LDRB	R3, [R3, #0]
0x28E8	0x085E    LSRS	R6, R3, #1
0x28EA	0xB2F6    UXTB	R6, R6
0x28EC	0xF9BD400A  LDRSH	R4, [SP, #10]
0x28F0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x28F4	0x191D    ADDS	R5, R3, R4
0x28F6	0xF9BD400C  LDRSH	R4, [SP, #12]
0x28FA	0xF9BD3014  LDRSH	R3, [SP, #20]
0x28FE	0x191B    ADDS	R3, R3, R4
0x2900	0xB2F2    UXTB	R2, R6
0x2902	0xB229    SXTH	R1, R5
0x2904	0xB218    SXTH	R0, R3
0x2906	0x2301    MOVS	R3, #1
0x2908	0xF7FEFA60  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 900 :: 		
0x290C	0x4B5F    LDR	R3, [PC, #380]
0x290E	0x781B    LDRB	R3, [R3, #0]
0x2910	0x085E    LSRS	R6, R3, #1
0x2912	0xB2F6    UXTB	R6, R6
0x2914	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2918	0xF9BD3018  LDRSH	R3, [SP, #24]
0x291C	0x1B1D    SUB	R5, R3, R4
0x291E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2922	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2926	0x191B    ADDS	R3, R3, R4
0x2928	0xB2F2    UXTB	R2, R6
0x292A	0xB229    SXTH	R1, R5
0x292C	0xB218    SXTH	R0, R3
0x292E	0x2301    MOVS	R3, #1
0x2930	0xF7FEFA4C  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 901 :: 		
0x2934	0x4B55    LDR	R3, [PC, #340]
0x2936	0x781B    LDRB	R3, [R3, #0]
0x2938	0x085E    LSRS	R6, R3, #1
0x293A	0xB2F6    UXTB	R6, R6
0x293C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2940	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2944	0x191D    ADDS	R5, R3, R4
0x2946	0xF9BD400C  LDRSH	R4, [SP, #12]
0x294A	0xF9BD3014  LDRSH	R3, [SP, #20]
0x294E	0x1B1B    SUB	R3, R3, R4
0x2950	0xB2F2    UXTB	R2, R6
0x2952	0xB229    SXTH	R1, R5
0x2954	0xB218    SXTH	R0, R3
0x2956	0x2301    MOVS	R3, #1
0x2958	0xF7FEFA38  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 902 :: 		
0x295C	0x4B4B    LDR	R3, [PC, #300]
0x295E	0x781B    LDRB	R3, [R3, #0]
0x2960	0x085E    LSRS	R6, R3, #1
0x2962	0xB2F6    UXTB	R6, R6
0x2964	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2968	0xF9BD3018  LDRSH	R3, [SP, #24]
0x296C	0x1B1D    SUB	R5, R3, R4
0x296E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2972	0xF9BD3014  LDRSH	R3, [SP, #20]
0x2976	0x1B1B    SUB	R3, R3, R4
0x2978	0xB2F2    UXTB	R2, R6
0x297A	0xB229    SXTH	R1, R5
0x297C	0xB218    SXTH	R0, R3
0x297E	0x2301    MOVS	R3, #1
0x2980	0xF7FEFA24  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 903 :: 		
0x2984	0x4B41    LDR	R3, [PC, #260]
0x2986	0x781B    LDRB	R3, [R3, #0]
0x2988	0x085E    LSRS	R6, R3, #1
0x298A	0xB2F6    UXTB	R6, R6
0x298C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2990	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2994	0x191D    ADDS	R5, R3, R4
0x2996	0xF9BD400A  LDRSH	R4, [SP, #10]
0x299A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x299E	0x191C    ADDS	R4, R3, R4
0x29A0	0xB224    SXTH	R4, R4
0x29A2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x29A6	0x1AE3    SUB	R3, R4, R3
0x29A8	0xB2F2    UXTB	R2, R6
0x29AA	0xB229    SXTH	R1, R5
0x29AC	0xB218    SXTH	R0, R3
0x29AE	0x2301    MOVS	R3, #1
0x29B0	0xF7FEFA0C  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 904 :: 		
0x29B4	0x4B35    LDR	R3, [PC, #212]
0x29B6	0x781B    LDRB	R3, [R3, #0]
0x29B8	0x085E    LSRS	R6, R3, #1
0x29BA	0xB2F6    UXTB	R6, R6
0x29BC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x29C0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29C4	0x1B1D    SUB	R5, R3, R4
0x29C6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x29CA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29CE	0x191C    ADDS	R4, R3, R4
0x29D0	0xB224    SXTH	R4, R4
0x29D2	0xF9BD300E  LDRSH	R3, [SP, #14]
0x29D6	0x1AE3    SUB	R3, R4, R3
0x29D8	0xB2F2    UXTB	R2, R6
0x29DA	0xB229    SXTH	R1, R5
0x29DC	0xB218    SXTH	R0, R3
0x29DE	0x2301    MOVS	R3, #1
0x29E0	0xF7FEF9F4  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 905 :: 		
0x29E4	0x4B29    LDR	R3, [PC, #164]
0x29E6	0x781B    LDRB	R3, [R3, #0]
0x29E8	0x085E    LSRS	R6, R3, #1
0x29EA	0xB2F6    UXTB	R6, R6
0x29EC	0xF9BD400C  LDRSH	R4, [SP, #12]
0x29F0	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29F4	0x191D    ADDS	R5, R3, R4
0x29F6	0xF9BD400A  LDRSH	R4, [SP, #10]
0x29FA	0xF9BD3018  LDRSH	R3, [SP, #24]
0x29FE	0x1B1C    SUB	R4, R3, R4
0x2A00	0xB224    SXTH	R4, R4
0x2A02	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2A06	0x1AE3    SUB	R3, R4, R3
0x2A08	0xB2F2    UXTB	R2, R6
0x2A0A	0xB229    SXTH	R1, R5
0x2A0C	0xB218    SXTH	R0, R3
0x2A0E	0x2301    MOVS	R3, #1
0x2A10	0xF7FEF9DC  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 906 :: 		
0x2A14	0x4B1D    LDR	R3, [PC, #116]
0x2A16	0x781B    LDRB	R3, [R3, #0]
0x2A18	0x085E    LSRS	R6, R3, #1
0x2A1A	0xB2F6    UXTB	R6, R6
0x2A1C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x2A20	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2A24	0x1B1D    SUB	R5, R3, R4
0x2A26	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2A2A	0xF9BD3018  LDRSH	R3, [SP, #24]
0x2A2E	0x1B1C    SUB	R4, R3, R4
0x2A30	0xB224    SXTH	R4, R4
0x2A32	0xF9BD300E  LDRSH	R3, [SP, #14]
0x2A36	0x1AE3    SUB	R3, R4, R3
0x2A38	0xB2F2    UXTB	R2, R6
0x2A3A	0xB229    SXTH	R1, R5
0x2A3C	0xB218    SXTH	R0, R3
0x2A3E	0x2301    MOVS	R3, #1
0x2A40	0xF7FEF9C4  BL	__Lib_TFT__TFT_Circle_Fill+0
;__Lib_TFT.c, 907 :: 		
L_TFT_Circle100:
;__Lib_TFT.c, 909 :: 		
0x2A44	0xF9BD3008  LDRSH	R3, [SP, #8]
0x2A48	0x2B00    CMP	R3, #0
0x2A4A	0xDA0B    BGE	L_TFT_Circle101
;__Lib_TFT.c, 910 :: 		
0x2A4C	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2A50	0x009B    LSLS	R3, R3, #2
0x2A52	0xB21B    SXTH	R3, R3
0x2A54	0x1D9C    ADDS	R4, R3, #6
0x2A56	0xB224    SXTH	R4, R4
0x2A58	0xF9BD3008  LDRSH	R3, [SP, #8]
0x2A5C	0x191B    ADDS	R3, R3, R4
0x2A5E	0xF8AD3008  STRH	R3, [SP, #8]
0x2A62	0xE020    B	L_TFT_Circle102
L_TFT_Circle101:
;__Lib_TFT.c, 912 :: 		
0x2A64	0xF9BD400A  LDRSH	R4, [SP, #10]
0x2A68	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2A6C	0x1B1B    SUB	R3, R3, R4
0x2A6E	0xB21B    SXTH	R3, R3
0x2A70	0x009B    LSLS	R3, R3, #2
0x2A72	0xB21B    SXTH	R3, R3
0x2A74	0xF203040A  ADDW	R4, R3, #10
0x2A78	0xF000B80A  B	#20
0x2A7C	0x00282000  	__Lib_TFT_BrushEnabled+0
0x2A80	0x002A2000  	__Lib_TFT_BrushColor+0
0x2A84	0x00292000  	__Lib_TFT_GradientEnabled+0
0x2A88	0x002C2000  	__Lib_TFT_PenColor+0
0x2A8C	0x002E2000  	__Lib_TFT_PenWidth+0
0x2A90	0xB224    SXTH	R4, R4
0x2A92	0xF9BD3008  LDRSH	R3, [SP, #8]
0x2A96	0x191B    ADDS	R3, R3, R4
0x2A98	0xF8AD3008  STRH	R3, [SP, #8]
;__Lib_TFT.c, 913 :: 		
0x2A9C	0xF9BD300A  LDRSH	R3, [SP, #10]
0x2AA0	0x1E5B    SUBS	R3, R3, #1
0x2AA2	0xF8AD300A  STRH	R3, [SP, #10]
;__Lib_TFT.c, 914 :: 		
L_TFT_Circle102:
;__Lib_TFT.c, 915 :: 		
0x2AA6	0xF9BD300C  LDRSH	R3, [SP, #12]
0x2AAA	0x1C5B    ADDS	R3, R3, #1
0x2AAC	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 916 :: 		
0x2AB0	0xE66D    B	L_TFT_Circle96
L_TFT_Circle97:
;__Lib_TFT.c, 917 :: 		
L_TFT_Circle95:
;__Lib_TFT.c, 919 :: 		
0x2AB2	0xF8BD4010  LDRH	R4, [SP, #16]
0x2AB6	0x4B05    LDR	R3, [PC, #20]
0x2AB8	0x801C    STRH	R4, [R3, #0]
;__Lib_TFT.c, 920 :: 		
0x2ABA	0xF89D4012  LDRB	R4, [SP, #18]
0x2ABE	0x4B04    LDR	R3, [PC, #16]
0x2AC0	0x701C    STRB	R4, [R3, #0]
;__Lib_TFT.c, 921 :: 		
L_end_TFT_Circle:
0x2AC2	0xF8DDE000  LDR	LR, [SP, #0]
0x2AC6	0xB007    ADD	SP, SP, #28
0x2AC8	0x4770    BX	LR
0x2ACA	0xBF00    NOP
0x2ACC	0x002A2000  	__Lib_TFT_BrushColor+0
0x2AD0	0x00292000  	__Lib_TFT_GradientEnabled+0
; end of _TFT_Circle
__Lib_TFT__TFT_Circle_Fill:
;__Lib_TFT.c, 779 :: 		
; radius start address is: 8 (R2)
0x0DCC	0xB089    SUB	SP, SP, #36
0x0DCE	0xF8CDE000  STR	LR, [SP, #0]
0x0DD2	0xF8AD0018  STRH	R0, [SP, #24]
0x0DD6	0xF8AD101C  STRH	R1, [SP, #28]
0x0DDA	0xF88D3020  STRB	R3, [SP, #32]
; radius end address is: 8 (R2)
; radius start address is: 8 (R2)
;__Lib_TFT.c, 784 :: 		
0x0DDE	0x4EE2    LDR	R6, [PC, #904]
0x0DE0	0x7834    LDRB	R4, [R6, #0]
0x0DE2	0xF88D4014  STRB	R4, [SP, #20]
;__Lib_TFT.c, 785 :: 		
0x0DE6	0x4DE1    LDR	R5, [PC, #900]
0x0DE8	0x882C    LDRH	R4, [R5, #0]
0x0DEA	0xF8AD4016  STRH	R4, [SP, #22]
;__Lib_TFT.c, 786 :: 		
0x0DEE	0x2401    MOVS	R4, #1
0x0DF0	0x7034    STRB	R4, [R6, #0]
;__Lib_TFT.c, 787 :: 		
0x0DF2	0x4CDF    LDR	R4, [PC, #892]
0x0DF4	0x8824    LDRH	R4, [R4, #0]
0x0DF6	0x802C    STRH	R4, [R5, #0]
;__Lib_TFT.c, 789 :: 		
0x0DF8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0DFC	0x1AA4    SUB	R4, R4, R2
0x0DFE	0xB224    SXTH	R4, R4
0x0E00	0x1C64    ADDS	R4, R4, #1
0x0E02	0xF8AD400C  STRH	R4, [SP, #12]
;__Lib_TFT.c, 790 :: 		
0x0E06	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0E0A	0x18A4    ADDS	R4, R4, R2
0x0E0C	0xB224    SXTH	R4, R4
0x0E0E	0x1E64    SUBS	R4, R4, #1
0x0E10	0xF8AD400E  STRH	R4, [SP, #14]
;__Lib_TFT.c, 791 :: 		
0x0E14	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E18	0x1AA4    SUB	R4, R4, R2
0x0E1A	0xB224    SXTH	R4, R4
0x0E1C	0x1C64    ADDS	R4, R4, #1
0x0E1E	0xF8AD4010  STRH	R4, [SP, #16]
;__Lib_TFT.c, 792 :: 		
0x0E22	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E26	0x18A4    ADDS	R4, R4, R2
0x0E28	0xB224    SXTH	R4, R4
0x0E2A	0x1E64    SUBS	R4, R4, #1
0x0E2C	0xF8AD4012  STRH	R4, [SP, #18]
;__Lib_TFT.c, 795 :: 		
0x0E30	0x2400    MOVS	R4, #0
0x0E32	0xB224    SXTH	R4, R4
0x0E34	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 796 :: 		
0x0E38	0xF9BD5018  LDRSH	R5, [SP, #24]
0x0E3C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E40	0x1B64    SUB	R4, R4, R5
0x0E42	0xF8AD400A  STRH	R4, [SP, #10]
;__Lib_TFT.c, 797 :: 		
0x0E46	0xF8AD2006  STRH	R2, [SP, #6]
;__Lib_TFT.c, 798 :: 		
0x0E4A	0x0054    LSLS	R4, R2, #1
0x0E4C	0xB224    SXTH	R4, R4
; radius end address is: 8 (R2)
;__Lib_TFT.c, 799 :: 		
0x0E4E	0xF1C40403  RSB	R4, R4, #3
0x0E52	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 800 :: 		
L___Lib_TFT__TFT_Circle_Fill83:
0x0E56	0xF9BD4006  LDRSH	R4, [SP, #6]
0x0E5A	0x1C65    ADDS	R5, R4, #1
0x0E5C	0xB22D    SXTH	R5, R5
0x0E5E	0xF9BD4008  LDRSH	R4, [SP, #8]
0x0E62	0x42AC    CMP	R4, R5
0x0E64	0xF280829B  BGE	L___Lib_TFT__TFT_Circle_Fill84
;__Lib_TFT.c, 801 :: 		
0x0E68	0x4CC2    LDR	R4, [PC, #776]
0x0E6A	0x7824    LDRB	R4, [R4, #0]
0x0E6C	0x2C00    CMP	R4, #0
0x0E6E	0xF00081AE  BEQ	L___Lib_TFT__TFT_Circle_Fill85
;__Lib_TFT.c, 802 :: 		
0x0E72	0x4CC1    LDR	R4, [PC, #772]
0x0E74	0x7824    LDRB	R4, [R4, #0]
0x0E76	0x2C00    CMP	R4, #0
0x0E78	0xF04080CD  BNE	L___Lib_TFT__TFT_Circle_Fill86
;__Lib_TFT.c, 804 :: 		
0x0E7C	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0E80	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0E84	0x1B67    SUB	R7, R4, R5
0x0E86	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0E8A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0E8E	0x1965    ADDS	R5, R4, R5
0x0E90	0xB22D    SXTH	R5, R5
0x0E92	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0E96	0x1B2E    SUB	R6, R5, R4
0x0E98	0x4CB8    LDR	R4, [PC, #736]
0x0E9A	0x8825    LDRH	R5, [R4, #0]
0x0E9C	0x4CB8    LDR	R4, [PC, #736]
0x0E9E	0x8824    LDRH	R4, [R4, #0]
0x0EA0	0xB2BB    UXTH	R3, R7
0x0EA2	0xB2B2    UXTH	R2, R6
0x0EA4	0xB2A9    UXTH	R1, R5
0x0EA6	0xB2A0    UXTH	R0, R4
0x0EA8	0xF7FFFB4A  BL	_TFT_GetCurrentColor+0
0x0EAC	0x2101    MOVS	R1, #1
0x0EAE	0xF000FE3D  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 805 :: 		
0x0EB2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0EB6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0EBA	0x1967    ADDS	R7, R4, R5
0x0EBC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0EC0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0EC4	0x1B66    SUB	R6, R4, R5
0x0EC6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0ECA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0ECE	0x1964    ADDS	R4, R4, R5
0x0ED0	0xB23A    SXTH	R2, R7
0x0ED2	0xB231    SXTH	R1, R6
0x0ED4	0xB220    SXTH	R0, R4
0x0ED6	0xF7FFFC0D  BL	_TFT_H_Line+0
;__Lib_TFT.c, 807 :: 		
0x0EDA	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0EDE	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0EE2	0x1B67    SUB	R7, R4, R5
0x0EE4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0EE8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0EEC	0x1B65    SUB	R5, R4, R5
0x0EEE	0xB22D    SXTH	R5, R5
0x0EF0	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0EF4	0x1B2E    SUB	R6, R5, R4
0x0EF6	0x4CA1    LDR	R4, [PC, #644]
0x0EF8	0x8825    LDRH	R5, [R4, #0]
0x0EFA	0x4CA1    LDR	R4, [PC, #644]
0x0EFC	0x8824    LDRH	R4, [R4, #0]
0x0EFE	0xB2BB    UXTH	R3, R7
0x0F00	0xB2B2    UXTH	R2, R6
0x0F02	0xB2A9    UXTH	R1, R5
0x0F04	0xB2A0    UXTH	R0, R4
0x0F06	0xF7FFFB1B  BL	_TFT_GetCurrentColor+0
0x0F0A	0x2101    MOVS	R1, #1
0x0F0C	0xF000FE0E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 808 :: 		
0x0F10	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F14	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F18	0x1B67    SUB	R7, R4, R5
0x0F1A	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F1E	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0F22	0x1B66    SUB	R6, R4, R5
0x0F24	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F28	0xF9BD4018  LDRSH	R4, [SP, #24]
0x0F2C	0x1964    ADDS	R4, R4, R5
0x0F2E	0xB23A    SXTH	R2, R7
0x0F30	0xB231    SXTH	R1, R6
0x0F32	0xB220    SXTH	R0, R4
0x0F34	0xF7FFFBDE  BL	_TFT_H_Line+0
;__Lib_TFT.c, 810 :: 		
0x0F38	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0F3C	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0F40	0x1B67    SUB	R7, R4, R5
0x0F42	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F46	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F4A	0x1965    ADDS	R5, R4, R5
0x0F4C	0xB22D    SXTH	R5, R5
0x0F4E	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0F52	0x1B2E    SUB	R6, R5, R4
0x0F54	0x4C89    LDR	R4, [PC, #548]
0x0F56	0x8825    LDRH	R5, [R4, #0]
0x0F58	0x4C89    LDR	R4, [PC, #548]
0x0F5A	0x8824    LDRH	R4, [R4, #0]
0x0F5C	0xB2BB    UXTH	R3, R7
0x0F5E	0xB2B2    UXTH	R2, R6
0x0F60	0xB2A9    UXTH	R1, R5
0x0F62	0xB2A0    UXTH	R0, R4
0x0F64	0xF7FFFAEC  BL	_TFT_GetCurrentColor+0
0x0F68	0x2101    MOVS	R1, #1
0x0F6A	0xF000FDDF  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 811 :: 		
0x0F6E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0F72	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F76	0x1967    ADDS	R7, R4, R5
0x0F78	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F7C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F80	0x1B65    SUB	R5, R4, R5
0x0F82	0xB22D    SXTH	R5, R5
0x0F84	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0F88	0x1B2E    SUB	R6, R5, R4
0x0F8A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0F8E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0F92	0x1965    ADDS	R5, R4, R5
0x0F94	0xB22D    SXTH	R5, R5
0x0F96	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0F9A	0x1B2C    SUB	R4, R5, R4
0x0F9C	0xB23A    SXTH	R2, R7
0x0F9E	0xB231    SXTH	R1, R6
0x0FA0	0xB220    SXTH	R0, R4
0x0FA2	0xF7FFFBA7  BL	_TFT_H_Line+0
;__Lib_TFT.c, 813 :: 		
0x0FA6	0xF9BD5010  LDRSH	R5, [SP, #16]
0x0FAA	0xF9BD4012  LDRSH	R4, [SP, #18]
0x0FAE	0x1B67    SUB	R7, R4, R5
0x0FB0	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0FB4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FB8	0x1B65    SUB	R5, R4, R5
0x0FBA	0xB22D    SXTH	R5, R5
0x0FBC	0xF9BD4010  LDRSH	R4, [SP, #16]
0x0FC0	0x1B2E    SUB	R6, R5, R4
0x0FC2	0x4C6E    LDR	R4, [PC, #440]
0x0FC4	0x8825    LDRH	R5, [R4, #0]
0x0FC6	0x4C6E    LDR	R4, [PC, #440]
0x0FC8	0x8824    LDRH	R4, [R4, #0]
0x0FCA	0xB2BB    UXTH	R3, R7
0x0FCC	0xB2B2    UXTH	R2, R6
0x0FCE	0xB2A9    UXTH	R1, R5
0x0FD0	0xB2A0    UXTH	R0, R4
0x0FD2	0xF7FFFAB5  BL	_TFT_GetCurrentColor+0
0x0FD6	0x2101    MOVS	R1, #1
0x0FD8	0xF000FDA8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 814 :: 		
0x0FDC	0xF9BD5008  LDRSH	R5, [SP, #8]
0x0FE0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FE4	0x1B67    SUB	R7, R4, R5
0x0FE6	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0FEA	0xF9BD401C  LDRSH	R4, [SP, #28]
0x0FEE	0x1B65    SUB	R5, R4, R5
0x0FF0	0xB22D    SXTH	R5, R5
0x0FF2	0xF9BD400A  LDRSH	R4, [SP, #10]
0x0FF6	0x1B2E    SUB	R6, R5, R4
0x0FF8	0xF9BD5006  LDRSH	R5, [SP, #6]
0x0FFC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1000	0x1965    ADDS	R5, R4, R5
0x1002	0xB22D    SXTH	R5, R5
0x1004	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1008	0x1B2C    SUB	R4, R5, R4
0x100A	0xB23A    SXTH	R2, R7
0x100C	0xB231    SXTH	R1, R6
0x100E	0xB220    SXTH	R0, R4
0x1010	0xF7FFFB70  BL	_TFT_H_Line+0
;__Lib_TFT.c, 815 :: 		
0x1014	0xE0DA    B	L___Lib_TFT__TFT_Circle_Fill87
L___Lib_TFT__TFT_Circle_Fill86:
;__Lib_TFT.c, 817 :: 		
0x1016	0xF9BD500C  LDRSH	R5, [SP, #12]
0x101A	0xF9BD400E  LDRSH	R4, [SP, #14]
0x101E	0x1B67    SUB	R7, R4, R5
0x1020	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1024	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1028	0x1965    ADDS	R5, R4, R5
0x102A	0xB22D    SXTH	R5, R5
0x102C	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1030	0x1B2E    SUB	R6, R5, R4
0x1032	0x4C52    LDR	R4, [PC, #328]
0x1034	0x8825    LDRH	R5, [R4, #0]
0x1036	0x4C52    LDR	R4, [PC, #328]
0x1038	0x8824    LDRH	R4, [R4, #0]
0x103A	0xB2BB    UXTH	R3, R7
0x103C	0xB2B2    UXTH	R2, R6
0x103E	0xB2A9    UXTH	R1, R5
0x1040	0xB2A0    UXTH	R0, R4
0x1042	0xF7FFFA7D  BL	_TFT_GetCurrentColor+0
0x1046	0x2101    MOVS	R1, #1
0x1048	0xF000FD70  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 818 :: 		
0x104C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1050	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1054	0x1967    ADDS	R7, R4, R5
0x1056	0xF9BD5006  LDRSH	R5, [SP, #6]
0x105A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x105E	0x1B66    SUB	R6, R4, R5
0x1060	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1064	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1068	0x1964    ADDS	R4, R4, R5
0x106A	0xB23A    SXTH	R2, R7
0x106C	0xB231    SXTH	R1, R6
0x106E	0xB220    SXTH	R0, R4
0x1070	0xF7FFFAC6  BL	_TFT_V_Line+0
;__Lib_TFT.c, 820 :: 		
0x1074	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1078	0xF9BD400E  LDRSH	R4, [SP, #14]
0x107C	0x1B67    SUB	R7, R4, R5
0x107E	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1082	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1086	0x1B65    SUB	R5, R4, R5
0x1088	0xB22D    SXTH	R5, R5
0x108A	0xF9BD400C  LDRSH	R4, [SP, #12]
0x108E	0x1B2E    SUB	R6, R5, R4
0x1090	0x4C3A    LDR	R4, [PC, #232]
0x1092	0x8825    LDRH	R5, [R4, #0]
0x1094	0x4C3A    LDR	R4, [PC, #232]
0x1096	0x8824    LDRH	R4, [R4, #0]
0x1098	0xB2BB    UXTH	R3, R7
0x109A	0xB2B2    UXTH	R2, R6
0x109C	0xB2A9    UXTH	R1, R5
0x109E	0xB2A0    UXTH	R0, R4
0x10A0	0xF7FFFA4E  BL	_TFT_GetCurrentColor+0
0x10A4	0x2101    MOVS	R1, #1
0x10A6	0xF000FD41  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 821 :: 		
0x10AA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x10AE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x10B2	0x1B67    SUB	R7, R4, R5
0x10B4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10B8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10BC	0x1B66    SUB	R6, R4, R5
0x10BE	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10C2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10C6	0x1964    ADDS	R4, R4, R5
0x10C8	0xB23A    SXTH	R2, R7
0x10CA	0xB231    SXTH	R1, R6
0x10CC	0xB220    SXTH	R0, R4
0x10CE	0xF7FFFA97  BL	_TFT_V_Line+0
;__Lib_TFT.c, 823 :: 		
0x10D2	0xF9BD500C  LDRSH	R5, [SP, #12]
0x10D6	0xF9BD400E  LDRSH	R4, [SP, #14]
0x10DA	0x1B67    SUB	R7, R4, R5
0x10DC	0xF9BD5006  LDRSH	R5, [SP, #6]
0x10E0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x10E4	0x1965    ADDS	R5, R4, R5
0x10E6	0xB22D    SXTH	R5, R5
0x10E8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x10EC	0x1B2D    SUB	R5, R5, R4
0x10EE	0xB22D    SXTH	R5, R5
0x10F0	0xF9BD400C  LDRSH	R4, [SP, #12]
0x10F4	0x1B2E    SUB	R6, R5, R4
0x10F6	0x4C21    LDR	R4, [PC, #132]
0x10F8	0x8825    LDRH	R5, [R4, #0]
0x10FA	0x4C21    LDR	R4, [PC, #132]
0x10FC	0x8824    LDRH	R4, [R4, #0]
0x10FE	0xB2BB    UXTH	R3, R7
0x1100	0xB2B2    UXTH	R2, R6
0x1102	0xB2A9    UXTH	R1, R5
0x1104	0xB2A0    UXTH	R0, R4
0x1106	0xF7FFFA1B  BL	_TFT_GetCurrentColor+0
0x110A	0x2101    MOVS	R1, #1
0x110C	0xF000FD0E  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 824 :: 		
0x1110	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1114	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1118	0x1965    ADDS	R5, R4, R5
0x111A	0xB22D    SXTH	R5, R5
0x111C	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1120	0x1B2F    SUB	R7, R5, R4
0x1122	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1126	0xF9BD401C  LDRSH	R4, [SP, #28]
0x112A	0x1B66    SUB	R6, R4, R5
0x112C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1130	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1134	0x1964    ADDS	R4, R4, R5
0x1136	0xB23A    SXTH	R2, R7
0x1138	0xB231    SXTH	R1, R6
0x113A	0xB220    SXTH	R0, R4
0x113C	0xF7FFFA60  BL	_TFT_V_Line+0
;__Lib_TFT.c, 826 :: 		
0x1140	0xF9BD500C  LDRSH	R5, [SP, #12]
0x1144	0xF9BD400E  LDRSH	R4, [SP, #14]
0x1148	0x1B67    SUB	R7, R4, R5
0x114A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x114E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1152	0x1B65    SUB	R5, R4, R5
0x1154	0xB22D    SXTH	R5, R5
0x1156	0xF9BD400A  LDRSH	R4, [SP, #10]
0x115A	0x1B2D    SUB	R5, R5, R4
0x115C	0xB22D    SXTH	R5, R5
0x115E	0xF9BD400C  LDRSH	R4, [SP, #12]
0x1162	0x1B2E    SUB	R6, R5, R4
0x1164	0x4C05    LDR	R4, [PC, #20]
0x1166	0xE00D    B	#26
0x1168	0x002E2000  	__Lib_TFT_PenWidth+0
0x116C	0x002C2000  	__Lib_TFT_PenColor+0
0x1170	0x002A2000  	__Lib_TFT_BrushColor+0
0x1174	0x00292000  	__Lib_TFT_GradientEnabled+0
0x1178	0x003D2000  	__Lib_TFT_GradientOrientation+0
0x117C	0x00402000  	__Lib_TFT_GradColorTo+0
0x1180	0x003E2000  	__Lib_TFT_GradColorFrom+0
0x1184	0x8825    LDRH	R5, [R4, #0]
0x1186	0x4C8C    LDR	R4, [PC, #560]
0x1188	0x8824    LDRH	R4, [R4, #0]
0x118A	0xB2BB    UXTH	R3, R7
0x118C	0xB2B2    UXTH	R2, R6
0x118E	0xB2A9    UXTH	R1, R5
0x1190	0xB2A0    UXTH	R0, R4
0x1192	0xF7FFF9D5  BL	_TFT_GetCurrentColor+0
0x1196	0x2101    MOVS	R1, #1
0x1198	0xF000FCC8  BL	_TFT_Set_Pen+0
;__Lib_TFT.c, 827 :: 		
0x119C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11A0	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11A4	0x1B65    SUB	R5, R4, R5
0x11A6	0xB22D    SXTH	R5, R5
0x11A8	0xF9BD400A  LDRSH	R4, [SP, #10]
0x11AC	0x1B2F    SUB	R7, R5, R4
0x11AE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x11B2	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11B6	0x1B66    SUB	R6, R4, R5
0x11B8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x11BC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11C0	0x1964    ADDS	R4, R4, R5
0x11C2	0xB23A    SXTH	R2, R7
0x11C4	0xB231    SXTH	R1, R6
0x11C6	0xB220    SXTH	R0, R4
0x11C8	0xF7FFFA1A  BL	_TFT_V_Line+0
;__Lib_TFT.c, 828 :: 		
L___Lib_TFT__TFT_Circle_Fill87:
;__Lib_TFT.c, 829 :: 		
0x11CC	0xE0BC    B	L___Lib_TFT__TFT_Circle_Fill88
L___Lib_TFT__TFT_Circle_Fill85:
;__Lib_TFT.c, 830 :: 		
0x11CE	0xF89D4020  LDRB	R4, [SP, #32]
0x11D2	0x2C00    CMP	R4, #0
0x11D4	0xD158    BNE	L___Lib_TFT__TFT_Circle_Fill89
;__Lib_TFT.c, 832 :: 		
0x11D6	0xF9BD5008  LDRSH	R5, [SP, #8]
0x11DA	0xF9BD4018  LDRSH	R4, [SP, #24]
0x11DE	0x1967    ADDS	R7, R4, R5
0x11E0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11E4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11E8	0x1B66    SUB	R6, R4, R5
0x11EA	0xF9BD5006  LDRSH	R5, [SP, #6]
0x11EE	0xF9BD401C  LDRSH	R4, [SP, #28]
0x11F2	0x1964    ADDS	R4, R4, R5
0x11F4	0xB23A    SXTH	R2, R7
0x11F6	0xB231    SXTH	R1, R6
0x11F8	0xB220    SXTH	R0, R4
0x11FA	0xF7FFFA01  BL	_TFT_V_Line+0
;__Lib_TFT.c, 833 :: 		
0x11FE	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1202	0xF9BD4018  LDRSH	R4, [SP, #24]
0x1206	0x1B67    SUB	R7, R4, R5
0x1208	0xF9BD5006  LDRSH	R5, [SP, #6]
0x120C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1210	0x1B66    SUB	R6, R4, R5
0x1212	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1216	0xF9BD401C  LDRSH	R4, [SP, #28]
0x121A	0x1964    ADDS	R4, R4, R5
0x121C	0xB23A    SXTH	R2, R7
0x121E	0xB231    SXTH	R1, R6
0x1220	0xB220    SXTH	R0, R4
0x1222	0xF7FFF9ED  BL	_TFT_V_Line+0
;__Lib_TFT.c, 834 :: 		
0x1226	0xF9BD5006  LDRSH	R5, [SP, #6]
0x122A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x122E	0x1965    ADDS	R5, R4, R5
0x1230	0xB22D    SXTH	R5, R5
0x1232	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1236	0x1B2F    SUB	R7, R5, R4
0x1238	0xF9BD5008  LDRSH	R5, [SP, #8]
0x123C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1240	0x1B66    SUB	R6, R4, R5
0x1242	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1246	0xF9BD401C  LDRSH	R4, [SP, #28]
0x124A	0x1964    ADDS	R4, R4, R5
0x124C	0xB23A    SXTH	R2, R7
0x124E	0xB231    SXTH	R1, R6
0x1250	0xB220    SXTH	R0, R4
0x1252	0xF7FFF9D5  BL	_TFT_V_Line+0
;__Lib_TFT.c, 835 :: 		
0x1256	0xF9BD5006  LDRSH	R5, [SP, #6]
0x125A	0xF9BD401C  LDRSH	R4, [SP, #28]
0x125E	0x1B65    SUB	R5, R4, R5
0x1260	0xB22D    SXTH	R5, R5
0x1262	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1266	0x1B2F    SUB	R7, R5, R4
0x1268	0xF9BD5008  LDRSH	R5, [SP, #8]
0x126C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1270	0x1B66    SUB	R6, R4, R5
0x1272	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1276	0xF9BD401C  LDRSH	R4, [SP, #28]
0x127A	0x1964    ADDS	R4, R4, R5
0x127C	0xB23A    SXTH	R2, R7
0x127E	0xB231    SXTH	R1, R6
0x1280	0xB220    SXTH	R0, R4
0x1282	0xF7FFF9BD  BL	_TFT_V_Line+0
;__Lib_TFT.c, 836 :: 		
0x1286	0xE05F    B	L___Lib_TFT__TFT_Circle_Fill90
L___Lib_TFT__TFT_Circle_Fill89:
;__Lib_TFT.c, 838 :: 		
0x1288	0xF9BD5006  LDRSH	R5, [SP, #6]
0x128C	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1290	0x1967    ADDS	R7, R4, R5
0x1292	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1296	0xF9BD4018  LDRSH	R4, [SP, #24]
0x129A	0x1B66    SUB	R6, R4, R5
0x129C	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12A0	0xF9BD4018  LDRSH	R4, [SP, #24]
0x12A4	0x1964    ADDS	R4, R4, R5
0x12A6	0xB23A    SXTH	R2, R7
0x12A8	0xB231    SXTH	R1, R6
0x12AA	0xB220    SXTH	R0, R4
0x12AC	0xF7FFFA22  BL	_TFT_H_Line+0
;__Lib_TFT.c, 839 :: 		
0x12B0	0xF9BD5006  LDRSH	R5, [SP, #6]
0x12B4	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12B8	0x1B67    SUB	R7, R4, R5
0x12BA	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12BE	0xF9BD4018  LDRSH	R4, [SP, #24]
0x12C2	0x1B66    SUB	R6, R4, R5
0x12C4	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12C8	0xF9BD4018  LDRSH	R4, [SP, #24]
0x12CC	0x1964    ADDS	R4, R4, R5
0x12CE	0xB23A    SXTH	R2, R7
0x12D0	0xB231    SXTH	R1, R6
0x12D2	0xB220    SXTH	R0, R4
0x12D4	0xF7FFFA0E  BL	_TFT_H_Line+0
;__Lib_TFT.c, 840 :: 		
0x12D8	0xF9BD5008  LDRSH	R5, [SP, #8]
0x12DC	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12E0	0x1967    ADDS	R7, R4, R5
0x12E2	0xF9BD5006  LDRSH	R5, [SP, #6]
0x12E6	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12EA	0x1B65    SUB	R5, R4, R5
0x12EC	0xB22D    SXTH	R5, R5
0x12EE	0xF9BD400A  LDRSH	R4, [SP, #10]
0x12F2	0x1B2E    SUB	R6, R5, R4
0x12F4	0xF9BD5006  LDRSH	R5, [SP, #6]
0x12F8	0xF9BD401C  LDRSH	R4, [SP, #28]
0x12FC	0x1965    ADDS	R5, R4, R5
0x12FE	0xB22D    SXTH	R5, R5
0x1300	0xF9BD400A  LDRSH	R4, [SP, #10]
0x1304	0x1B2C    SUB	R4, R5, R4
0x1306	0xB23A    SXTH	R2, R7
0x1308	0xB231    SXTH	R1, R6
0x130A	0xB220    SXTH	R0, R4
0x130C	0xF7FFF9F2  BL	_TFT_H_Line+0
;__Lib_TFT.c, 841 :: 		
0x1310	0xF9BD5008  LDRSH	R5, [SP, #8]
0x1314	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1318	0x1B67    SUB	R7, R4, R5
0x131A	0xF9BD5006  LDRSH	R5, [SP, #6]
0x131E	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1322	0x1B65    SUB	R5, R4, R5
0x1324	0xB22D    SXTH	R5, R5
0x1326	0xF9BD400A  LDRSH	R4, [SP, #10]
0x132A	0x1B2E    SUB	R6, R5, R4
0x132C	0xF9BD5006  LDRSH	R5, [SP, #6]
0x1330	0xF9BD401C  LDRSH	R4, [SP, #28]
0x1334	0x1965    ADDS	R5, R4, R5
0x1336	0xB22D    SXTH	R5, R5
0x1338	0xF9BD400A  LDRSH	R4, [SP, #10]
0x133C	0x1B2C    SUB	R4, R5, R4
0x133E	0xB23A    SXTH	R2, R7
0x1340	0xB231    SXTH	R1, R6
0x1342	0xB220    SXTH	R0, R4
0x1344	0xF7FFF9D6  BL	_TFT_H_Line+0
;__Lib_TFT.c, 842 :: 		
L___Lib_TFT__TFT_Circle_Fill90:
;__Lib_TFT.c, 843 :: 		
L___Lib_TFT__TFT_Circle_Fill88:
;__Lib_TFT.c, 845 :: 		
0x1348	0xF9BD4004  LDRSH	R4, [SP, #4]
0x134C	0x2C00    CMP	R4, #0
0x134E	0xDA0B    BGE	L___Lib_TFT__TFT_Circle_Fill91
;__Lib_TFT.c, 846 :: 		
0x1350	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1354	0x00A4    LSLS	R4, R4, #2
0x1356	0xB224    SXTH	R4, R4
0x1358	0x1DA5    ADDS	R5, R4, #6
0x135A	0xB22D    SXTH	R5, R5
0x135C	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1360	0x1964    ADDS	R4, R4, R5
0x1362	0xF8AD4004  STRH	R4, [SP, #4]
0x1366	0xE014    B	L___Lib_TFT__TFT_Circle_Fill92
L___Lib_TFT__TFT_Circle_Fill91:
;__Lib_TFT.c, 848 :: 		
0x1368	0xF9BD5006  LDRSH	R5, [SP, #6]
0x136C	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1370	0x1B64    SUB	R4, R4, R5
0x1372	0xB224    SXTH	R4, R4
0x1374	0x00A4    LSLS	R4, R4, #2
0x1376	0xB224    SXTH	R4, R4
0x1378	0xF204050A  ADDW	R5, R4, #10
0x137C	0xB22D    SXTH	R5, R5
0x137E	0xF9BD4004  LDRSH	R4, [SP, #4]
0x1382	0x1964    ADDS	R4, R4, R5
0x1384	0xF8AD4004  STRH	R4, [SP, #4]
;__Lib_TFT.c, 849 :: 		
0x1388	0xF9BD4006  LDRSH	R4, [SP, #6]
0x138C	0x1E64    SUBS	R4, R4, #1
0x138E	0xF8AD4006  STRH	R4, [SP, #6]
;__Lib_TFT.c, 850 :: 		
L___Lib_TFT__TFT_Circle_Fill92:
;__Lib_TFT.c, 851 :: 		
0x1392	0xF9BD4008  LDRSH	R4, [SP, #8]
0x1396	0x1C64    ADDS	R4, R4, #1
0x1398	0xF8AD4008  STRH	R4, [SP, #8]
;__Lib_TFT.c, 852 :: 		
0x139C	0xE55B    B	L___Lib_TFT__TFT_Circle_Fill83
L___Lib_TFT__TFT_Circle_Fill84:
;__Lib_TFT.c, 854 :: 		
0x139E	0xF89D5014  LDRB	R5, [SP, #20]
0x13A2	0x4C06    LDR	R4, [PC, #24]
0x13A4	0x7025    STRB	R5, [R4, #0]
;__Lib_TFT.c, 855 :: 		
0x13A6	0xF8BD5016  LDRH	R5, [SP, #22]
0x13AA	0x4C05    LDR	R4, [PC, #20]
0x13AC	0x8025    STRH	R5, [R4, #0]
;__Lib_TFT.c, 856 :: 		
L_end__TFT_Circle_Fill:
0x13AE	0xF8DDE000  LDR	LR, [SP, #0]
0x13B2	0xB009    ADD	SP, SP, #36
0x13B4	0x4770    BX	LR
0x13B6	0xBF00    NOP
0x13B8	0x003E2000  	__Lib_TFT_GradColorFrom+0
0x13BC	0x002E2000  	__Lib_TFT_PenWidth+0
0x13C0	0x002C2000  	__Lib_TFT_PenColor+0
; end of __Lib_TFT__TFT_Circle_Fill
_TFT_GetCurrentColor:
;__Lib_TFT.c, 231 :: 		
; range start address is: 12 (R3)
; distance start address is: 8 (R2)
; end_color start address is: 4 (R1)
; start_color start address is: 0 (R0)
0x0540	0xB083    SUB	SP, SP, #12
0x0542	0xF8CDE000  STR	LR, [SP, #0]
0x0546	0xB287    UXTH	R7, R0
0x0548	0xFA1FF881  UXTH	R8, R1
0x054C	0xFA1FF982  UXTH	R9, R2
0x0550	0xFA1FFA83  UXTH	R10, R3
; range end address is: 12 (R3)
; distance end address is: 8 (R2)
; end_color end address is: 4 (R1)
; start_color end address is: 0 (R0)
; start_color start address is: 28 (R7)
; end_color start address is: 32 (R8)
; distance start address is: 36 (R9)
; range start address is: 40 (R10)
;__Lib_TFT.c, 237 :: 		
0x0554	0xF1B90F00  CMP	R9, #0
0x0558	0xD101    BNE	L_TFT_GetCurrentColor0
; end_color end address is: 32 (R8)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 238 :: 		
0x055A	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x055C	0xE04C    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor0:
;__Lib_TFT.c, 239 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x055E	0x45D1    CMP	R9, R10
0x0560	0xD102    BNE	L_TFT_GetCurrentColor2
; start_color end address is: 28 (R7)
; distance end address is: 36 (R9)
; range end address is: 40 (R10)
;__Lib_TFT.c, 240 :: 		
0x0562	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0566	0xE047    B	L_end_TFT_GetCurrentColor
L_TFT_GetCurrentColor2:
;__Lib_TFT.c, 242 :: 		
; range start address is: 40 (R10)
; distance start address is: 36 (R9)
; end_color start address is: 32 (R8)
; start_color start address is: 28 (R7)
0x0568	0xAE02    ADD	R6, SP, #8
0x056A	0xF10D0506  ADD	R5, SP, #6
0x056E	0xAC01    ADD	R4, SP, #4
0x0570	0x4633    MOV	R3, R6
0x0572	0x462A    MOV	R2, R5
0x0574	0x4621    MOV	R1, R4
0x0576	0xB2B8    UXTH	R0, R7
; start_color end address is: 28 (R7)
0x0578	0xF7FFFE06  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 243 :: 		
0x057C	0xF10D0609  ADD	R6, SP, #9
0x0580	0xF10D0507  ADD	R5, SP, #7
0x0584	0xF10D0405  ADD	R4, SP, #5
0x0588	0x4633    MOV	R3, R6
0x058A	0x462A    MOV	R2, R5
0x058C	0x4621    MOV	R1, R4
0x058E	0xFA1FF088  UXTH	R0, R8
; end_color end address is: 32 (R8)
0x0592	0xF7FFFDF9  BL	_TFT_Color16bitToRGB+0
;__Lib_TFT.c, 245 :: 		
0x0596	0xFA1FF689  UXTH	R6, R9
0x059A	0xF89D5005  LDRB	R5, [SP, #5]
0x059E	0xF89D4004  LDRB	R4, [SP, #4]
0x05A2	0x1B2C    SUB	R4, R5, R4
0x05A4	0xB224    SXTH	R4, R4
0x05A6	0x4374    MULS	R4, R6, R4
0x05A8	0xFB94F5FA  SDIV	R5, R4, R10
0x05AC	0xF89D4004  LDRB	R4, [SP, #4]
0x05B0	0xEB040805  ADD	R8, R4, R5, LSL #0
;__Lib_TFT.c, 246 :: 		
0x05B4	0xFA1FF689  UXTH	R6, R9
0x05B8	0xF89D5007  LDRB	R5, [SP, #7]
0x05BC	0xF89D4006  LDRB	R4, [SP, #6]
0x05C0	0x1B2C    SUB	R4, R5, R4
0x05C2	0xB224    SXTH	R4, R4
0x05C4	0x4374    MULS	R4, R6, R4
0x05C6	0xFB94F5FA  SDIV	R5, R4, R10
0x05CA	0xF89D4006  LDRB	R4, [SP, #6]
0x05CE	0x1967    ADDS	R7, R4, R5
;__Lib_TFT.c, 247 :: 		
0x05D0	0xFA1FF689  UXTH	R6, R9
; distance end address is: 36 (R9)
0x05D4	0xF89D5009  LDRB	R5, [SP, #9]
0x05D8	0xF89D4008  LDRB	R4, [SP, #8]
0x05DC	0x1B2C    SUB	R4, R5, R4
0x05DE	0xB224    SXTH	R4, R4
0x05E0	0x4374    MULS	R4, R6, R4
0x05E2	0xFB94F5FA  SDIV	R5, R4, R10
; range end address is: 40 (R10)
0x05E6	0xF89D4008  LDRB	R4, [SP, #8]
0x05EA	0x1964    ADDS	R4, R4, R5
;__Lib_TFT.c, 248 :: 		
0x05EC	0xB2E2    UXTB	R2, R4
0x05EE	0xB2F9    UXTB	R1, R7
0x05F0	0xFA5FF088  UXTB	R0, R8
0x05F4	0xF7FFFDD6  BL	_TFT_RGBToColor16bit+0
;__Lib_TFT.c, 250 :: 		
L_end_TFT_GetCurrentColor:
0x05F8	0xF8DDE000  LDR	LR, [SP, #0]
0x05FC	0xB003    ADD	SP, SP, #12
0x05FE	0x4770    BX	LR
; end of _TFT_GetCurrentColor
_TFT_Color16bitToRGB:
;__Lib_TFT.c, 224 :: 		
; rgb_blue start address is: 12 (R3)
; rgb_green start address is: 8 (R2)
; rgb_red start address is: 4 (R1)
; color start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 12 (R3)
; rgb_green end address is: 8 (R2)
; rgb_red end address is: 4 (R1)
; color end address is: 0 (R0)
; color start address is: 0 (R0)
; rgb_red start address is: 4 (R1)
; rgb_green start address is: 8 (R2)
; rgb_blue start address is: 12 (R3)
;__Lib_TFT.c, 225 :: 		
0x018A	0x0AC4    LSRS	R4, R0, #11
0x018C	0xB2A4    UXTH	R4, R4
0x018E	0x00E4    LSLS	R4, R4, #3
0x0190	0x700C    STRB	R4, [R1, #0]
; rgb_red end address is: 4 (R1)
;__Lib_TFT.c, 226 :: 		
0x0192	0x0944    LSRS	R4, R0, #5
0x0194	0xB2A4    UXTH	R4, R4
0x0196	0x00A4    LSLS	R4, R4, #2
0x0198	0x7014    STRB	R4, [R2, #0]
; rgb_green end address is: 8 (R2)
;__Lib_TFT.c, 227 :: 		
0x019A	0x00C4    LSLS	R4, R0, #3
; color end address is: 0 (R0)
0x019C	0x701C    STRB	R4, [R3, #0]
; rgb_blue end address is: 12 (R3)
;__Lib_TFT.c, 228 :: 		
L_end_TFT_Color16bitToRGB:
0x019E	0xB001    ADD	SP, SP, #4
0x01A0	0x4770    BX	LR
; end of _TFT_Color16bitToRGB
_TFT_RGBToColor16bit:
;__Lib_TFT.c, 208 :: 		
; rgb_blue start address is: 8 (R2)
; rgb_green start address is: 4 (R1)
; rgb_red start address is: 0 (R0)
0x01A4	0xB081    SUB	SP, SP, #4
; rgb_blue end address is: 8 (R2)
; rgb_green end address is: 4 (R1)
; rgb_red end address is: 0 (R0)
; rgb_red start address is: 0 (R0)
; rgb_green start address is: 4 (R1)
; rgb_blue start address is: 8 (R2)
;__Lib_TFT.c, 211 :: 		
0x01A6	0x08C3    LSRS	R3, R0, #3
0x01A8	0xB2DB    UXTB	R3, R3
; rgb_red end address is: 0 (R0)
;__Lib_TFT.c, 212 :: 		
0x01AA	0x02DC    LSLS	R4, R3, #11
0x01AC	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 214 :: 		
0x01AE	0x088B    LSRS	R3, R1, #2
0x01B0	0xB2DB    UXTB	R3, R3
; rgb_green end address is: 4 (R1)
;__Lib_TFT.c, 215 :: 		
0x01B2	0x015B    LSLS	R3, R3, #5
0x01B4	0xB29B    UXTH	R3, R3
0x01B6	0x431C    ORRS	R4, R3
0x01B8	0xB2A4    UXTH	R4, R4
;__Lib_TFT.c, 218 :: 		
0x01BA	0x08D3    LSRS	R3, R2, #3
0x01BC	0xB2DB    UXTB	R3, R3
; rgb_blue end address is: 8 (R2)
;__Lib_TFT.c, 220 :: 		
0x01BE	0xEA440303  ORR	R3, R4, R3, LSL #0
;__Lib_TFT.c, 221 :: 		
0x01C2	0xB298    UXTH	R0, R3
;__Lib_TFT.c, 222 :: 		
L_end_TFT_RGBToColor16bit:
0x01C4	0xB001    ADD	SP, SP, #4
0x01C6	0x4770    BX	LR
; end of _TFT_RGBToColor16bit
_TFT_H_Line:
;__Lib_TFT.c, 571 :: 		
0x06F4	0xB086    SUB	SP, SP, #24
0x06F6	0xF8CDE000  STR	LR, [SP, #0]
0x06FA	0xF8AD000C  STRH	R0, [SP, #12]
0x06FE	0xF8AD1010  STRH	R1, [SP, #16]
0x0702	0xF8AD2014  STRH	R2, [SP, #20]
;__Lib_TFT.c, 576 :: 		
0x0706	0xF9BD4010  LDRSH	R4, [SP, #16]
0x070A	0xF9BD300C  LDRSH	R3, [SP, #12]
0x070E	0x42A3    CMP	R3, R4
0x0710	0xDD07    BLE	L_TFT_H_Line12
;__Lib_TFT.c, 577 :: 		
; loc start address is: 0 (R0)
0x0712	0xF9BD000C  LDRSH	R0, [SP, #12]
;__Lib_TFT.c, 578 :: 		
0x0716	0xF9BD3010  LDRSH	R3, [SP, #16]
0x071A	0xF8AD300C  STRH	R3, [SP, #12]
;__Lib_TFT.c, 579 :: 		
0x071E	0xF8AD0010  STRH	R0, [SP, #16]
; loc end address is: 0 (R0)
;__Lib_TFT.c, 580 :: 		
L_TFT_H_Line12:
;__Lib_TFT.c, 582 :: 		
0x0722	0xF9BD300C  LDRSH	R3, [SP, #12]
0x0726	0x2B00    CMP	R3, #0
0x0728	0xDA04    BGE	L_TFT_H_Line13
;__Lib_TFT.c, 583 :: 		
0x072A	0x2300    MOVS	R3, #0
0x072C	0xB21B    SXTH	R3, R3
0x072E	0xF8AD300C  STRH	R3, [SP, #12]
0x0732	0xE006    B	L_TFT_H_Line14
L_TFT_H_Line13:
;__Lib_TFT.c, 584 :: 		
0x0734	0x4B4B    LDR	R3, [PC, #300]
0x0736	0x881C    LDRH	R4, [R3, #0]
0x0738	0xF9BD300C  LDRSH	R3, [SP, #12]
0x073C	0x42A3    CMP	R3, R4
0x073E	0xD300    BCC	L_TFT_H_Line15
;__Lib_TFT.c, 585 :: 		
0x0740	0xE08C    B	L_end_TFT_H_Line
L_TFT_H_Line15:
L_TFT_H_Line14:
;__Lib_TFT.c, 587 :: 		
0x0742	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0746	0x2B00    CMP	R3, #0
0x0748	0xDA00    BGE	L_TFT_H_Line16
;__Lib_TFT.c, 588 :: 		
0x074A	0xE087    B	L_end_TFT_H_Line
L_TFT_H_Line16:
;__Lib_TFT.c, 589 :: 		
0x074C	0x4B45    LDR	R3, [PC, #276]
0x074E	0x881C    LDRH	R4, [R3, #0]
0x0750	0xF9BD3010  LDRSH	R3, [SP, #16]
0x0754	0x42A3    CMP	R3, R4
0x0756	0xD304    BCC	L_TFT_H_Line18
;__Lib_TFT.c, 590 :: 		
0x0758	0x4B42    LDR	R3, [PC, #264]
0x075A	0x881B    LDRH	R3, [R3, #0]
0x075C	0x1E5B    SUBS	R3, R3, #1
0x075E	0xF8AD3010  STRH	R3, [SP, #16]
L_TFT_H_Line18:
;__Lib_TFT.c, 592 :: 		
0x0762	0x2301    MOVS	R3, #1
0x0764	0xF88D3008  STRB	R3, [SP, #8]
L_TFT_H_Line19:
0x0768	0x4B3F    LDR	R3, [PC, #252]
0x076A	0x781C    LDRB	R4, [R3, #0]
0x076C	0xF89D3008  LDRB	R3, [SP, #8]
0x0770	0x42A3    CMP	R3, R4
0x0772	0xF2008073  BHI	L_TFT_H_Line20
;__Lib_TFT.c, 593 :: 		
; offset start address is: 0 (R0)
0x0776	0xF89D0008  LDRB	R0, [SP, #8]
;__Lib_TFT.c, 594 :: 		
0x077A	0xF0000301  AND	R3, R0, #1
0x077E	0xB21B    SXTH	R3, R3
0x0780	0xB91B    CBNZ	R3, L__TFT_H_Line955
;__Lib_TFT.c, 595 :: 		
0x0782	0x4241    RSBS	R1, R0, #0
0x0784	0xB209    SXTH	R1, R1
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
; offset end address is: 4 (R1)
0x0786	0xB208    SXTH	R0, R1
0x0788	0xE7FF    B	L_TFT_H_Line22
L__TFT_H_Line955:
;__Lib_TFT.c, 594 :: 		
;__Lib_TFT.c, 595 :: 		
L_TFT_H_Line22:
;__Lib_TFT.c, 596 :: 		
; offset start address is: 0 (R0)
0x078A	0x1044    ASRS	R4, R0, #1
0x078C	0xB224    SXTH	R4, R4
; offset end address is: 0 (R0)
; offset start address is: 4 (R1)
0x078E	0xB221    SXTH	R1, R4
;__Lib_TFT.c, 598 :: 		
0x0790	0xF9BD3014  LDRSH	R3, [SP, #20]
0x0794	0x191B    ADDS	R3, R3, R4
0x0796	0xB21B    SXTH	R3, R3
0x0798	0x2B00    CMP	R3, #0
0x079A	0xDB08    BLT	L__TFT_H_Line954
0x079C	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07A0	0x185C    ADDS	R4, R3, R1
0x07A2	0xB224    SXTH	R4, R4
0x07A4	0x4B31    LDR	R3, [PC, #196]
0x07A6	0x881B    LDRH	R3, [R3, #0]
0x07A8	0x429C    CMP	R4, R3
0x07AA	0xD200    BCS	L__TFT_H_Line953
0x07AC	0xE000    B	L_TFT_H_Line25
; offset end address is: 4 (R1)
L__TFT_H_Line954:
L__TFT_H_Line953:
;__Lib_TFT.c, 599 :: 		
0x07AE	0xE04F    B	L_TFT_H_Line21
L_TFT_H_Line25:
;__Lib_TFT.c, 601 :: 		
; offset start address is: 4 (R1)
0x07B0	0x4B2F    LDR	R3, [PC, #188]
0x07B2	0x781B    LDRB	R3, [R3, #0]
0x07B4	0x2B00    CMP	R3, #0
0x07B6	0xD135    BNE	L_TFT_H_Line26
;__Lib_TFT.c, 602 :: 		
0x07B8	0x2400    MOVS	R4, #0
0x07BA	0xB264    SXTB	R4, R4
0x07BC	0x4B2D    LDR	R3, [PC, #180]
0x07BE	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 603 :: 		
0x07C0	0xF000F9FC  BL	__Lib_TFT_Is_SSD1963_Set+0
0x07C4	0xB160    CBZ	R0, L_TFT_H_Line27
;__Lib_TFT.c, 604 :: 		
0x07C6	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07CA	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07CC	0xB2A3    UXTH	R3, R4
0x07CE	0xF9BD2010  LDRSH	R2, [SP, #16]
0x07D2	0xB2A1    UXTH	R1, R4
0x07D4	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07D8	0x4C27    LDR	R4, [PC, #156]
0x07DA	0x6824    LDR	R4, [R4, #0]
0x07DC	0x47A0    BLX	R4
0x07DE	0xE008    B	L_TFT_H_Line28
L_TFT_H_Line27:
;__Lib_TFT.c, 606 :: 		
; offset start address is: 4 (R1)
0x07E0	0xF9BD3014  LDRSH	R3, [SP, #20]
0x07E4	0x185C    ADDS	R4, R3, R1
; offset end address is: 4 (R1)
0x07E6	0xB2A1    UXTH	R1, R4
0x07E8	0xF9BD000C  LDRSH	R0, [SP, #12]
0x07EC	0x4C23    LDR	R4, [PC, #140]
0x07EE	0x6824    LDR	R4, [R4, #0]
0x07F0	0x47A0    BLX	R4
L_TFT_H_Line28:
;__Lib_TFT.c, 607 :: 		
; loc start address is: 0 (R0)
0x07F2	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line29:
; loc start address is: 0 (R0)
0x07F6	0xF9BD3010  LDRSH	R3, [SP, #16]
0x07FA	0x4298    CMP	R0, R3
0x07FC	0xD80D    BHI	L_TFT_H_Line30
;__Lib_TFT.c, 608 :: 		
0x07FE	0x4B20    LDR	R3, [PC, #128]
0x0800	0x881C    LDRH	R4, [R3, #0]
0x0802	0xF8AD0004  STRH	R0, [SP, #4]
0x0806	0xB2A0    UXTH	R0, R4
0x0808	0x4C1E    LDR	R4, [PC, #120]
0x080A	0x6824    LDR	R4, [R4, #0]
0x080C	0x47A0    BLX	R4
0x080E	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 607 :: 		
0x0812	0x1C41    ADDS	R1, R0, #1
0x0814	0xB289    UXTH	R1, R1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
;__Lib_TFT.c, 609 :: 		
0x0816	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x0818	0xE7ED    B	L_TFT_H_Line29
L_TFT_H_Line30:
;__Lib_TFT.c, 610 :: 		
0x081A	0x2401    MOVS	R4, #1
0x081C	0xB264    SXTB	R4, R4
0x081E	0x4B15    LDR	R3, [PC, #84]
0x0820	0x601C    STR	R4, [R3, #0]
;__Lib_TFT.c, 611 :: 		
0x0822	0xE015    B	L_TFT_H_Line32
L_TFT_H_Line26:
;__Lib_TFT.c, 612 :: 		
; loc start address is: 0 (R0)
0x0824	0xF9BD000C  LDRSH	R0, [SP, #12]
; loc end address is: 0 (R0)
L_TFT_H_Line33:
; loc start address is: 0 (R0)
0x0828	0xF9BD3010  LDRSH	R3, [SP, #16]
0x082C	0x4298    CMP	R0, R3
0x082E	0xD80F    BHI	L_TFT_H_Line34
;__Lib_TFT.c, 613 :: 		
0x0830	0x4B13    LDR	R3, [PC, #76]
0x0832	0x881B    LDRH	R3, [R3, #0]
0x0834	0xF8AD0004  STRH	R0, [SP, #4]
0x0838	0xB29A    UXTH	R2, R3
0x083A	0xF9BD1014  LDRSH	R1, [SP, #20]
0x083E	0xB200    SXTH	R0, R0
0x0840	0xF000F858  BL	_TFT_Dot+0
0x0844	0xF8BD0004  LDRH	R0, [SP, #4]
;__Lib_TFT.c, 612 :: 		
0x0848	0x1C43    ADDS	R3, R0, #1
; loc end address is: 0 (R0)
; loc start address is: 4 (R1)
0x084A	0xB299    UXTH	R1, R3
;__Lib_TFT.c, 614 :: 		
0x084C	0xB288    UXTH	R0, R1
; loc end address is: 4 (R1)
0x084E	0xE7EB    B	L_TFT_H_Line33
L_TFT_H_Line34:
;__Lib_TFT.c, 615 :: 		
L_TFT_H_Line32:
;__Lib_TFT.c, 616 :: 		
L_TFT_H_Line21:
;__Lib_TFT.c, 592 :: 		
0x0850	0xF89D3008  LDRB	R3, [SP, #8]
0x0854	0x1C5B    ADDS	R3, R3, #1
0x0856	0xF88D3008  STRB	R3, [SP, #8]
;__Lib_TFT.c, 616 :: 		
0x085A	0xE785    B	L_TFT_H_Line19
L_TFT_H_Line20:
;__Lib_TFT.c, 617 :: 		
L_end_TFT_H_Line:
0x085C	0xF8DDE000  LDR	LR, [SP, #0]
0x0860	0xB006    ADD	SP, SP, #24
0x0862	0x4770    BX	LR
0x0864	0x00582000  	_TFT_DISP_WIDTH+0
0x0868	0x002E2000  	__Lib_TFT_PenWidth+0
0x086C	0x005A2000  	_TFT_DISP_HEIGHT+0
0x0870	0x00142000  	__Lib_TFT___no_acceleration+0
0x0874	0x02BC4242  	TFT_CS+0
0x0878	0x005C2000  	_TFT_SSD1963_Set_Address_Ptr+0
0x087C	0x00602000  	_TFT_Set_Address_Ptr+0
0x0880	0x002C2000  	__Lib_TFT_PenColor+0
0x0884	0x00642000  	_TFT_Write_Data_Ptr+0
; end of _TFT_H_Line
_TFT_V_Line:
;__Lib_TFT.c, 621 :: 		
; x_pos start address is: 8 (R2)
; y_end start address is: 4 (R1)
; y_start start address is: 0 (R0)
0x0600	0xB086    SUB	SP, SP, #24
0x0602	0xF8CDE000  STR	LR, [SP, #0]
0x0606	0xF8AD1004  STRH	R1, [SP, #4]
0x060A	0xB201    SXTH	R1, R0
0x060C	0xF9BD0004  LDRSH	R0, [SP, #4]
; x_pos end address is: 8 (R2)
; y_end end address is: 4 (R1)
; y_start end address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_end start address is: 0 (R0)
; x_pos start address is: 8 (R2)
;__Lib_TFT.c, 626 :: 		
0x0610	0x4281    CMP	R1, R0
0x0612	0xDD03    BLE	L__TFT_V_Line959
;__Lib_TFT.c, 627 :: 		
; loc start address is: 12 (R3)
0x0614	0xB28B    UXTH	R3, R1
;__Lib_TFT.c, 628 :: 		
0x0616	0xB201    SXTH	R1, R0
;__Lib_TFT.c, 629 :: 		
0x0618	0xB218    SXTH	R0, R3
; loc end address is: 12 (R3)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 630 :: 		
0x061A	0xE7FF    B	L_TFT_V_Line36
L__TFT_V_Line959:
;__Lib_TFT.c, 626 :: 		
;__Lib_TFT.c, 630 :: 		
L_TFT_V_Line36:
;__Lib_TFT.c, 632 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
0x061C	0x2900    CMP	R1, #0
0x061E	0xDA02    BGE	L_TFT_V_Line37
;__Lib_TFT.c, 633 :: 		
0x0620	0x2100    MOVS	R1, #0
0x0622	0xB209    SXTH	R1, R1
0x0624	0xE004    B	L_TFT_V_Line38
L_TFT_V_Line37:
;__Lib_TFT.c, 634 :: 		
0x0626	0x4B2F    LDR	R3, [PC, #188]
0x0628	0x881B    LDRH	R3, [R3, #0]
0x062A	0x4299    CMP	R1, R3
0x062C	0xD300    BCC	L_TFT_V_Line39
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 635 :: 		
0x062E	0xE055    B	L_end_TFT_V_Line
L_TFT_V_Line39:
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; y_start end address is: 4 (R1)
; x_pos start address is: 8 (R2)
L_TFT_V_Line38:
;__Lib_TFT.c, 637 :: 		
; y_start start address is: 4 (R1)
0x0630	0x2800    CMP	R0, #0
0x0632	0xDA00    BGE	L_TFT_V_Line40
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 638 :: 		
0x0634	0xE052    B	L_end_TFT_V_Line
L_TFT_V_Line40:
;__Lib_TFT.c, 639 :: 		
; y_end start address is: 0 (R0)
; y_start start address is: 4 (R1)
; x_pos start address is: 8 (R2)
0x0636	0x4B2B    LDR	R3, [PC, #172]
0x0638	0x881B    LDRH	R3, [R3, #0]
0x063A	0x4298    CMP	R0, R3
0x063C	0xD305    BCC	L__TFT_V_Line960
; y_end end address is: 0 (R0)
;__Lib_TFT.c, 640 :: 		
0x063E	0x4B29    LDR	R3, [PC, #164]
0x0640	0x881B    LDRH	R3, [R3, #0]
0x0642	0x1E5B    SUBS	R3, R3, #1
; y_end start address is: 0 (R0)
0x0644	0xB218    SXTH	R0, R3
; y_end end address is: 0 (R0)
0x0646	0xB203    SXTH	R3, R0
0x0648	0xE000    B	L_TFT_V_Line42
L__TFT_V_Line960:
;__Lib_TFT.c, 639 :: 		
0x064A	0xB203    SXTH	R3, R0
;__Lib_TFT.c, 640 :: 		
L_TFT_V_Line42:
;__Lib_TFT.c, 642 :: 		
; y_end start address is: 12 (R3)
; thick start address is: 0 (R0)
0x064C	0x2001    MOVS	R0, #1
; x_pos end address is: 8 (R2)
; y_start end address is: 4 (R1)
; y_end end address is: 12 (R3)
; thick end address is: 0 (R0)
0x064E	0xB215    SXTH	R5, R2
0x0650	0xB20A    SXTH	R2, R1
0x0652	0xB219    SXTH	R1, R3
L_TFT_V_Line43:
; thick start address is: 0 (R0)
; y_end start address is: 4 (R1)
; y_start start address is: 8 (R2)
; x_pos start address is: 20 (R5)
0x0654	0x4B24    LDR	R3, [PC, #144]
0x0656	0x781B    LDRB	R3, [R3, #0]
0x0658	0x4298    CMP	R0, R3
0x065A	0xD83F    BHI	L_TFT_V_Line44
;__Lib_TFT.c, 643 :: 		
; offset start address is: 16 (R4)
0x065C	0xB2C4    UXTB	R4, R0
;__Lib_TFT.c, 644 :: 		
0x065E	0xF0040301  AND	R3, R4, #1
0x0662	0xB21B    SXTH	R3, R3
0x0664	0xB913    CBNZ	R3, L__TFT_V_Line961
;__Lib_TFT.c, 645 :: 		
0x0666	0x4264    RSBS	R4, R4, #0
0x0668	0xB224    SXTH	R4, R4
; offset end address is: 16 (R4)
0x066A	0xE7FF    B	L_TFT_V_Line46
L__TFT_V_Line961:
;__Lib_TFT.c, 644 :: 		
;__Lib_TFT.c, 645 :: 		
L_TFT_V_Line46:
;__Lib_TFT.c, 646 :: 		
; offset start address is: 16 (R4)
0x066C	0x1063    ASRS	R3, R4, #1
0x066E	0xB21B    SXTH	R3, R3
; offset end address is: 16 (R4)
; offset start address is: 24 (R6)
0x0670	0xB21E    SXTH	R6, R3
;__Lib_TFT.c, 648 :: 		
0x0672	0x18EB    ADDS	R3, R5, R3
0x0674	0xB21B    SXTH	R3, R3
0x0676	0x2B00    CMP	R3, #0
0x0678	0xDB06    BLT	L__TFT_V_Line958
0x067A	0x19AC    ADDS	R4, R5, R6
0x067C	0xB224    SXTH	R4, R4
0x067E	0x4B1B    LDR	R3, [PC, #108]
0x0680	0x881B    LDRH	R3, [R3, #0]
0x0682	0x429C    CMP	R4, R3
0x0684	0xD200    BCS	L__TFT_V_Line957
0x0686	0xE000    B	L_TFT_V_Line49
; offset end address is: 24 (R6)
L__TFT_V_Line958:
L__TFT_V_Line957:
;__Lib_TFT.c, 649 :: 		
0x0688	0xE025    B	L_TFT_V_Line45
L_TFT_V_Line49:
;__Lib_TFT.c, 651 :: 		
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
0x068A	0xB297    UXTH	R7, R2
; loc end address is: 28 (R7)
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line50:
; loc start address is: 28 (R7)
; offset start address is: 24 (R6)
; offset end address is: 24 (R6)
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x068C	0x428F    CMP	R7, R1
0x068E	0xD822    BHI	L_TFT_V_Line51
; offset end address is: 24 (R6)
;__Lib_TFT.c, 652 :: 		
; offset start address is: 24 (R6)
0x0690	0x4B17    LDR	R3, [PC, #92]
0x0692	0x881C    LDRH	R4, [R3, #0]
0x0694	0x19AB    ADDS	R3, R5, R6
0x0696	0xF88D0004  STRB	R0, [SP, #4]
0x069A	0xF8AD1008  STRH	R1, [SP, #8]
0x069E	0xF8AD200C  STRH	R2, [SP, #12]
0x06A2	0xF8AD5010  STRH	R5, [SP, #16]
0x06A6	0xF8AD6012  STRH	R6, [SP, #18]
0x06AA	0xF8AD7014  STRH	R7, [SP, #20]
0x06AE	0xB2A2    UXTH	R2, R4
0x06B0	0xB239    SXTH	R1, R7
0x06B2	0xB218    SXTH	R0, R3
0x06B4	0xF000F91E  BL	_TFT_Dot+0
0x06B8	0xF8BD7014  LDRH	R7, [SP, #20]
0x06BC	0xF9BD6012  LDRSH	R6, [SP, #18]
0x06C0	0xF9BD5010  LDRSH	R5, [SP, #16]
0x06C4	0xF9BD200C  LDRSH	R2, [SP, #12]
0x06C8	0xF9BD1008  LDRSH	R1, [SP, #8]
0x06CC	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_TFT.c, 651 :: 		
0x06D0	0x1C7F    ADDS	R7, R7, #1
0x06D2	0xB2BF    UXTH	R7, R7
;__Lib_TFT.c, 653 :: 		
; offset end address is: 24 (R6)
; loc end address is: 28 (R7)
0x06D4	0xE7DA    B	L_TFT_V_Line50
L_TFT_V_Line51:
;__Lib_TFT.c, 654 :: 		
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
L_TFT_V_Line45:
; x_pos end address is: 20 (R5)
;__Lib_TFT.c, 642 :: 		
; x_pos start address is: 20 (R5)
; y_start start address is: 8 (R2)
; y_end start address is: 4 (R1)
; thick start address is: 0 (R0)
0x06D6	0x1C40    ADDS	R0, R0, #1
0x06D8	0xB2C0    UXTB	R0, R0
;__Lib_TFT.c, 654 :: 		
; x_pos end address is: 20 (R5)
; y_start end address is: 8 (R2)
; y_end end address is: 4 (R1)
; thick end address is: 0 (R0)
0x06DA	0xE7BB    B	L_TFT_V_Line43
L_TFT_V_Line44:
;__Lib_TFT.c, 655 :: 		
L_end_TFT_V_Line:
0x06DC	0xF8DDE000  LDR	LR, [SP, #0]
0x06E0	0xB006    ADD	SP, SP, #24
0x06E2	0x4770    BX	LR
0x06E4	0x005A2000  	_TFT_DISP_HEIGHT+0
0x06E8	0x002E2000  	__Lib_TFT_PenWidth+0
0x06EC	0x00582000  	_TFT_DISP_WIDTH+0
0x06F0	0x002C2000  	__Lib_TFT_PenColor+0
; end of _TFT_V_Line
_rand:
;__Lib_CStdlib.c, 307 :: 		
0x25A4	0xB081    SUB	SP, SP, #4
0x25A6	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_CStdlib.c, 308 :: 		
0x25AA	0x480C    LDR	R0, [PC, #48]
0x25AC	0xF9B00000  LDRSH	R0, [R0, #0]
0x25B0	0xB910    CBNZ	R0, L_rand75
;__Lib_CStdlib.c, 309 :: 		
0x25B2	0x2001    MOVS	R0, #1
0x25B4	0xF7FEFF36  BL	_srand+0
L_rand75:
;__Lib_CStdlib.c, 310 :: 		
0x25B8	0x4A09    LDR	R2, [PC, #36]
0x25BA	0x6811    LDR	R1, [R2, #0]
0x25BC	0x4809    LDR	R0, [PC, #36]
0x25BE	0x4341    MULS	R1, R0, R1
0x25C0	0xF2430039  MOVW	R0, #12345
0x25C4	0x1808    ADDS	R0, R1, R0
0x25C6	0x1401    ASRS	R1, R0, #16
0x25C8	0xF64770FF  MOVW	R0, #32767
0x25CC	0xEA010000  AND	R0, R1, R0, LSL #0
0x25D0	0x6010    STR	R0, [R2, #0]
;__Lib_CStdlib.c, 311 :: 		
0x25D2	0xB200    SXTH	R0, R0
;__Lib_CStdlib.c, 312 :: 		
L_end_rand:
0x25D4	0xF8DDE000  LDR	LR, [SP, #0]
0x25D8	0xB001    ADD	SP, SP, #4
0x25DA	0x4770    BX	LR
0x25DC	0x001A2000  	__Lib_CStdlib_randf+0
0x25E0	0x001C2000  	__Lib_CStdlib_randx+0
0x25E4	0x4E6D41C6  	#1103515245
; end of _rand
_srand:
;__Lib_CStdlib.c, 301 :: 		
; x start address is: 0 (R0)
0x1424	0xB081    SUB	SP, SP, #4
; x end address is: 0 (R0)
; x start address is: 0 (R0)
;__Lib_CStdlib.c, 302 :: 		
0x1426	0x4904    LDR	R1, [PC, #16]
0x1428	0x6008    STR	R0, [R1, #0]
; x end address is: 0 (R0)
;__Lib_CStdlib.c, 303 :: 		
0x142A	0x2201    MOVS	R2, #1
0x142C	0xB212    SXTH	R2, R2
0x142E	0x4903    LDR	R1, [PC, #12]
0x1430	0x800A    STRH	R2, [R1, #0]
;__Lib_CStdlib.c, 304 :: 		
L_end_srand:
0x1432	0xB001    ADD	SP, SP, #4
0x1434	0x4770    BX	LR
0x1436	0xBF00    NOP
0x1438	0x001C2000  	__Lib_CStdlib_randx+0
0x143C	0x001A2000  	__Lib_CStdlib_randf+0
; end of _srand
_ams7:
;buzzer.c, 229 :: 		void ams7()
0x268C	0xB081    SUB	SP, SP, #4
0x268E	0xF8CDE000  STR	LR, [SP, #0]
;buzzer.c, 231 :: 		TFT_Set_Pen(CL_RED,10);
0x2692	0x210A    MOVS	R1, #10
0x2694	0xF64F0000  MOVW	R0, #63488
0x2698	0xF7FFFA48  BL	_TFT_Set_Pen+0
;buzzer.c, 232 :: 		TFT_Circle(x, y, 0);
0x269C	0x4805    LDR	R0, [PC, #20]
0x269E	0x8801    LDRH	R1, [R0, #0]
0x26A0	0x4805    LDR	R0, [PC, #20]
0x26A2	0x8800    LDRH	R0, [R0, #0]
0x26A4	0x2200    MOVS	R2, #0
0x26A6	0xB212    SXTH	R2, R2
0x26A8	0xF000F826  BL	_TFT_Circle+0
;buzzer.c, 233 :: 		}
L_end_ams7:
0x26AC	0xF8DDE000  LDR	LR, [SP, #0]
0x26B0	0xB001    ADD	SP, SP, #4
0x26B2	0x4770    BX	LR
0x26B4	0x00022000  	_y+0
0x26B8	0x00002000  	_x+0
; end of _ams7
_draw:
;buzzer.c, 214 :: 		void draw(u8 flag)
; flag start address is: 0 (R0)
0x25E8	0xB081    SUB	SP, SP, #4
0x25EA	0xF8CDE000  STR	LR, [SP, #0]
; flag end address is: 0 (R0)
; flag start address is: 0 (R0)
;buzzer.c, 216 :: 		if (flag==1)
0x25EE	0x2801    CMP	R0, #1
0x25F0	0xD10F    BNE	L_draw36
; flag end address is: 0 (R0)
;buzzer.c, 218 :: 		TFT_Set_Pen(CL_BLACK,10);
0x25F2	0x210A    MOVS	R1, #10
0x25F4	0xF2400000  MOVW	R0, #0
0x25F8	0xF7FFFA98  BL	_TFT_Set_Pen+0
;buzzer.c, 219 :: 		TFT_Circle(x, y, 0);
0x25FC	0x490E    LDR	R1, [PC, #56]
0x25FE	0x880A    LDRH	R2, [R1, #0]
0x2600	0x490E    LDR	R1, [PC, #56]
0x2602	0x8809    LDRH	R1, [R1, #0]
0x2604	0xB208    SXTH	R0, R1
0x2606	0xB211    SXTH	R1, R2
0x2608	0x2200    MOVS	R2, #0
0x260A	0xB212    SXTH	R2, R2
0x260C	0xF000F874  BL	_TFT_Circle+0
;buzzer.c, 220 :: 		}
0x2610	0xE00E    B	L_draw37
L_draw36:
;buzzer.c, 223 :: 		TFT_Set_Pen(CL_GRAY,10);
0x2612	0x210A    MOVS	R1, #10
0x2614	0xF2484010  MOVW	R0, #33808
0x2618	0xF7FFFA88  BL	_TFT_Set_Pen+0
;buzzer.c, 224 :: 		TFT_Circle(x, y, 0);
0x261C	0x4906    LDR	R1, [PC, #24]
0x261E	0x880A    LDRH	R2, [R1, #0]
0x2620	0x4906    LDR	R1, [PC, #24]
0x2622	0x8809    LDRH	R1, [R1, #0]
0x2624	0xB208    SXTH	R0, R1
0x2626	0xB211    SXTH	R1, R2
0x2628	0x2200    MOVS	R2, #0
0x262A	0xB212    SXTH	R2, R2
0x262C	0xF000F864  BL	_TFT_Circle+0
;buzzer.c, 225 :: 		}
L_draw37:
;buzzer.c, 227 :: 		}
L_end_draw:
0x2630	0xF8DDE000  LDR	LR, [SP, #0]
0x2634	0xB001    ADD	SP, SP, #4
0x2636	0x4770    BX	LR
0x2638	0x00022000  	_y+0
0x263C	0x00002000  	_x+0
; end of _draw
_Button:
;__Lib_Button.c, 6 :: 		
; active_state start address is: 12 (R3)
; time_ms start address is: 8 (R2)
; pin start address is: 4 (R1)
; port start address is: 0 (R0)
0x2538	0xB082    SUB	SP, SP, #8
0x253A	0xF8CDE000  STR	LR, [SP, #0]
0x253E	0x460D    MOV	R5, R1
0x2540	0x4611    MOV	R1, R2
; active_state end address is: 12 (R3)
; time_ms end address is: 8 (R2)
; pin end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin start address is: 20 (R5)
; time_ms start address is: 4 (R1)
; active_state start address is: 12 (R3)
;__Lib_Button.c, 8 :: 		
; rslt start address is: 8 (R2)
0x2542	0xF04F0200  MOV	R2, #0
;__Lib_Button.c, 11 :: 		
0x2546	0x2401    MOVS	R4, #1
0x2548	0xB224    SXTH	R4, R4
0x254A	0x40AC    LSLS	R4, R5
0x254C	0xB224    SXTH	R4, R4
; pin end address is: 20 (R5)
; pMask start address is: 20 (R5)
0x254E	0xB225    SXTH	R5, R4
;__Lib_Button.c, 13 :: 		
0x2550	0x6804    LDR	R4, [R0, #0]
0x2552	0x402C    ANDS	R4, R5
0x2554	0x2C00    CMP	R4, #0
0x2556	0xF2400400  MOVW	R4, #0
0x255A	0xD100    BNE	L__Button7
0x255C	0x2401    MOVS	R4, #1
L__Button7:
0x255E	0xB2E4    UXTB	R4, R4
0x2560	0x405C    EORS	R4, R3
0x2562	0xB1C4    CBZ	R4, L__Button5
; time_ms end address is: 4 (R1)
; pMask end address is: 20 (R5)
; rslt end address is: 8 (R2)
; active_state end address is: 12 (R3)
; port end address is: 0 (R0)
0x2564	0x9501    STR	R5, [SP, #4]
0x2566	0x460D    MOV	R5, R1
0x2568	0x9901    LDR	R1, [SP, #4]
;__Lib_Button.c, 15 :: 		
L_Button1:
; pMask start address is: 4 (R1)
; rslt start address is: 8 (R2)
; active_state start address is: 12 (R3)
; time_ms start address is: 20 (R5)
; port start address is: 0 (R0)
0x256A	0x2D00    CMP	R5, #0
0x256C	0xD905    BLS	L_Button2
;__Lib_Button.c, 16 :: 		
0x256E	0xF7FEFA37  BL	_Delay_500us+0
;__Lib_Button.c, 17 :: 		
0x2572	0xF7FEFA35  BL	_Delay_500us+0
;__Lib_Button.c, 18 :: 		
0x2576	0x1E6D    SUBS	R5, R5, #1
;__Lib_Button.c, 19 :: 		
; time_ms end address is: 20 (R5)
0x2578	0xE7F7    B	L_Button1
L_Button2:
;__Lib_Button.c, 21 :: 		
0x257A	0x6804    LDR	R4, [R0, #0]
; port end address is: 0 (R0)
0x257C	0x400C    ANDS	R4, R1
; pMask end address is: 4 (R1)
0x257E	0x2C00    CMP	R4, #0
0x2580	0xF2400400  MOVW	R4, #0
0x2584	0xD100    BNE	L__Button8
0x2586	0x2401    MOVS	R4, #1
L__Button8:
0x2588	0xB2E4    UXTB	R4, R4
0x258A	0x405C    EORS	R4, R3
; active_state end address is: 12 (R3)
0x258C	0xB10C    CBZ	R4, L__Button4
; rslt end address is: 8 (R2)
;__Lib_Button.c, 22 :: 		
; rslt start address is: 0 (R0)
0x258E	0x20FF    MOVS	R0, #255
; rslt end address is: 0 (R0)
0x2590	0xE000    B	L_Button3
L__Button4:
;__Lib_Button.c, 21 :: 		
0x2592	0x4610    MOV	R0, R2
;__Lib_Button.c, 22 :: 		
L_Button3:
;__Lib_Button.c, 23 :: 		
; rslt start address is: 0 (R0)
; rslt end address is: 0 (R0)
0x2594	0xE000    B	L_Button0
L__Button5:
;__Lib_Button.c, 13 :: 		
0x2596	0x4610    MOV	R0, R2
;__Lib_Button.c, 23 :: 		
L_Button0:
;__Lib_Button.c, 25 :: 		
; rslt start address is: 0 (R0)
0x2598	0xB280    UXTH	R0, R0
; rslt end address is: 0 (R0)
;__Lib_Button.c, 26 :: 		
L_end_Button:
0x259A	0xF8DDE000  LDR	LR, [SP, #0]
0x259E	0xB002    ADD	SP, SP, #8
0x25A0	0x4770    BX	LR
; end of _Button
_Delay_500us:
;__Lib_Delays.c, 33 :: 		void Delay_500us() {
;__Lib_Delays.c, 34 :: 		Delay_us(498);
0x09E0	0xF640275E  MOVW	R7, #2654
0x09E4	0xF2C00700  MOVT	R7, #0
L_Delay_500us10:
0x09E8	0x1E7F    SUBS	R7, R7, #1
0x09EA	0xD1FD    BNE	L_Delay_500us10
0x09EC	0xBF00    NOP
0x09EE	0xBF00    NOP
0x09F0	0xBF00    NOP
0x09F2	0xBF00    NOP
0x09F4	0xBF00    NOP
;__Lib_Delays.c, 35 :: 		}
L_end_Delay_500us:
0x09F6	0x4770    BX	LR
; end of _Delay_500us
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x3094	0xB082    SUB	SP, SP, #8
0x3096	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x309A	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x309C	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x309E	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x30A0	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x30A2	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x30A4	0x2803    CMP	R0, #3
0x30A6	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x30AA	0x4893    LDR	R0, [PC, #588]
0x30AC	0x4281    CMP	R1, R0
0x30AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x30B0	0x4892    LDR	R0, [PC, #584]
0x30B2	0x6800    LDR	R0, [R0, #0]
0x30B4	0xF0400105  ORR	R1, R0, #5
0x30B8	0x4890    LDR	R0, [PC, #576]
0x30BA	0x6001    STR	R1, [R0, #0]
0x30BC	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x30BE	0x4890    LDR	R0, [PC, #576]
0x30C0	0x4281    CMP	R1, R0
0x30C2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x30C4	0x488D    LDR	R0, [PC, #564]
0x30C6	0x6800    LDR	R0, [R0, #0]
0x30C8	0xF0400104  ORR	R1, R0, #4
0x30CC	0x488B    LDR	R0, [PC, #556]
0x30CE	0x6001    STR	R1, [R0, #0]
0x30D0	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x30D2	0x488C    LDR	R0, [PC, #560]
0x30D4	0x4281    CMP	R1, R0
0x30D6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x30D8	0x4888    LDR	R0, [PC, #544]
0x30DA	0x6800    LDR	R0, [R0, #0]
0x30DC	0xF0400103  ORR	R1, R0, #3
0x30E0	0x4886    LDR	R0, [PC, #536]
0x30E2	0x6001    STR	R1, [R0, #0]
0x30E4	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x30E6	0xF64E2060  MOVW	R0, #60000
0x30EA	0x4281    CMP	R1, R0
0x30EC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x30EE	0x4883    LDR	R0, [PC, #524]
0x30F0	0x6800    LDR	R0, [R0, #0]
0x30F2	0xF0400102  ORR	R1, R0, #2
0x30F6	0x4881    LDR	R0, [PC, #516]
0x30F8	0x6001    STR	R1, [R0, #0]
0x30FA	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x30FC	0xF2475030  MOVW	R0, #30000
0x3100	0x4281    CMP	R1, R0
0x3102	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x3104	0x487D    LDR	R0, [PC, #500]
0x3106	0x6800    LDR	R0, [R0, #0]
0x3108	0xF0400101  ORR	R1, R0, #1
0x310C	0x487B    LDR	R0, [PC, #492]
0x310E	0x6001    STR	R1, [R0, #0]
0x3110	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x3112	0x487A    LDR	R0, [PC, #488]
0x3114	0x6801    LDR	R1, [R0, #0]
0x3116	0xF06F0007  MVN	R0, #7
0x311A	0x4001    ANDS	R1, R0
0x311C	0x4877    LDR	R0, [PC, #476]
0x311E	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x3120	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x3122	0x2802    CMP	R0, #2
0x3124	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x3128	0x4877    LDR	R0, [PC, #476]
0x312A	0x4281    CMP	R1, R0
0x312C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x312E	0x4873    LDR	R0, [PC, #460]
0x3130	0x6800    LDR	R0, [R0, #0]
0x3132	0xF0400106  ORR	R1, R0, #6
0x3136	0x4871    LDR	R0, [PC, #452]
0x3138	0x6001    STR	R1, [R0, #0]
0x313A	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x313C	0x4870    LDR	R0, [PC, #448]
0x313E	0x4281    CMP	R1, R0
0x3140	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x3142	0x486E    LDR	R0, [PC, #440]
0x3144	0x6800    LDR	R0, [R0, #0]
0x3146	0xF0400105  ORR	R1, R0, #5
0x314A	0x486C    LDR	R0, [PC, #432]
0x314C	0x6001    STR	R1, [R0, #0]
0x314E	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3150	0x486E    LDR	R0, [PC, #440]
0x3152	0x4281    CMP	R1, R0
0x3154	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x3156	0x4869    LDR	R0, [PC, #420]
0x3158	0x6800    LDR	R0, [R0, #0]
0x315A	0xF0400104  ORR	R1, R0, #4
0x315E	0x4867    LDR	R0, [PC, #412]
0x3160	0x6001    STR	R1, [R0, #0]
0x3162	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3164	0x486A    LDR	R0, [PC, #424]
0x3166	0x4281    CMP	R1, R0
0x3168	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x316A	0x4864    LDR	R0, [PC, #400]
0x316C	0x6800    LDR	R0, [R0, #0]
0x316E	0xF0400103  ORR	R1, R0, #3
0x3172	0x4862    LDR	R0, [PC, #392]
0x3174	0x6001    STR	R1, [R0, #0]
0x3176	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3178	0xF64B3080  MOVW	R0, #48000
0x317C	0x4281    CMP	R1, R0
0x317E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x3180	0x485E    LDR	R0, [PC, #376]
0x3182	0x6800    LDR	R0, [R0, #0]
0x3184	0xF0400102  ORR	R1, R0, #2
0x3188	0x485C    LDR	R0, [PC, #368]
0x318A	0x6001    STR	R1, [R0, #0]
0x318C	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x318E	0xF64550C0  MOVW	R0, #24000
0x3192	0x4281    CMP	R1, R0
0x3194	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x3196	0x4859    LDR	R0, [PC, #356]
0x3198	0x6800    LDR	R0, [R0, #0]
0x319A	0xF0400101  ORR	R1, R0, #1
0x319E	0x4857    LDR	R0, [PC, #348]
0x31A0	0x6001    STR	R1, [R0, #0]
0x31A2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x31A4	0x4855    LDR	R0, [PC, #340]
0x31A6	0x6801    LDR	R1, [R0, #0]
0x31A8	0xF06F0007  MVN	R0, #7
0x31AC	0x4001    ANDS	R1, R0
0x31AE	0x4853    LDR	R0, [PC, #332]
0x31B0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x31B2	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x31B4	0x2801    CMP	R0, #1
0x31B6	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x31BA	0x4851    LDR	R0, [PC, #324]
0x31BC	0x4281    CMP	R1, R0
0x31BE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x31C0	0x484E    LDR	R0, [PC, #312]
0x31C2	0x6800    LDR	R0, [R0, #0]
0x31C4	0xF0400107  ORR	R1, R0, #7
0x31C8	0x484C    LDR	R0, [PC, #304]
0x31CA	0x6001    STR	R1, [R0, #0]
0x31CC	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x31CE	0x4851    LDR	R0, [PC, #324]
0x31D0	0x4281    CMP	R1, R0
0x31D2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x31D4	0x4849    LDR	R0, [PC, #292]
0x31D6	0x6800    LDR	R0, [R0, #0]
0x31D8	0xF0400106  ORR	R1, R0, #6
0x31DC	0x4847    LDR	R0, [PC, #284]
0x31DE	0x6001    STR	R1, [R0, #0]
0x31E0	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x31E2	0x4848    LDR	R0, [PC, #288]
0x31E4	0x4281    CMP	R1, R0
0x31E6	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x31E8	0x4844    LDR	R0, [PC, #272]
0x31EA	0x6800    LDR	R0, [R0, #0]
0x31EC	0xF0400105  ORR	R1, R0, #5
0x31F0	0x4842    LDR	R0, [PC, #264]
0x31F2	0x6001    STR	R1, [R0, #0]
0x31F4	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x31F6	0x4846    LDR	R0, [PC, #280]
0x31F8	0x4281    CMP	R1, R0
0x31FA	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x31FC	0x483F    LDR	R0, [PC, #252]
0x31FE	0x6800    LDR	R0, [R0, #0]
0x3200	0xF0400104  ORR	R1, R0, #4
0x3204	0x483D    LDR	R0, [PC, #244]
0x3206	0x6001    STR	R1, [R0, #0]
0x3208	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x320A	0xF24D20F0  MOVW	R0, #54000
0x320E	0x4281    CMP	R1, R0
0x3210	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x3212	0x483A    LDR	R0, [PC, #232]
0x3214	0x6800    LDR	R0, [R0, #0]
0x3216	0xF0400103  ORR	R1, R0, #3
0x321A	0x4838    LDR	R0, [PC, #224]
0x321C	0x6001    STR	R1, [R0, #0]
0x321E	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3220	0xF64840A0  MOVW	R0, #36000
0x3224	0x4281    CMP	R1, R0
0x3226	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x3228	0x4834    LDR	R0, [PC, #208]
0x322A	0x6800    LDR	R0, [R0, #0]
0x322C	0xF0400102  ORR	R1, R0, #2
0x3230	0x4832    LDR	R0, [PC, #200]
0x3232	0x6001    STR	R1, [R0, #0]
0x3234	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3236	0xF2446050  MOVW	R0, #18000
0x323A	0x4281    CMP	R1, R0
0x323C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x323E	0x482F    LDR	R0, [PC, #188]
0x3240	0x6800    LDR	R0, [R0, #0]
0x3242	0xF0400101  ORR	R1, R0, #1
0x3246	0x482D    LDR	R0, [PC, #180]
0x3248	0x6001    STR	R1, [R0, #0]
0x324A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x324C	0x482B    LDR	R0, [PC, #172]
0x324E	0x6801    LDR	R1, [R0, #0]
0x3250	0xF06F0007  MVN	R0, #7
0x3254	0x4001    ANDS	R1, R0
0x3256	0x4829    LDR	R0, [PC, #164]
0x3258	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x325A	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x325C	0x2800    CMP	R0, #0
0x325E	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x3262	0x482D    LDR	R0, [PC, #180]
0x3264	0x4281    CMP	R1, R0
0x3266	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x3268	0x4824    LDR	R0, [PC, #144]
0x326A	0x6800    LDR	R0, [R0, #0]
0x326C	0xF0400107  ORR	R1, R0, #7
0x3270	0x4822    LDR	R0, [PC, #136]
0x3272	0x6001    STR	R1, [R0, #0]
0x3274	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x3276	0x4825    LDR	R0, [PC, #148]
0x3278	0x4281    CMP	R1, R0
0x327A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x327C	0x481F    LDR	R0, [PC, #124]
0x327E	0x6800    LDR	R0, [R0, #0]
0x3280	0xF0400106  ORR	R1, R0, #6
0x3284	0x481D    LDR	R0, [PC, #116]
0x3286	0x6001    STR	R1, [R0, #0]
0x3288	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x328A	0x4824    LDR	R0, [PC, #144]
0x328C	0x4281    CMP	R1, R0
0x328E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x3290	0x481A    LDR	R0, [PC, #104]
0x3292	0x6800    LDR	R0, [R0, #0]
0x3294	0xF0400105  ORR	R1, R0, #5
0x3298	0x4818    LDR	R0, [PC, #96]
0x329A	0x6001    STR	R1, [R0, #0]
0x329C	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x329E	0xF5B14F7A  CMP	R1, #64000
0x32A2	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x32A4	0x4815    LDR	R0, [PC, #84]
0x32A6	0x6800    LDR	R0, [R0, #0]
0x32A8	0xF0400104  ORR	R1, R0, #4
0x32AC	0x4813    LDR	R0, [PC, #76]
0x32AE	0x6001    STR	R1, [R0, #0]
0x32B0	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32B2	0xF64B3080  MOVW	R0, #48000
0x32B6	0x4281    CMP	R1, R0
0x32B8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x32BA	0x4810    LDR	R0, [PC, #64]
0x32BC	0x6800    LDR	R0, [R0, #0]
0x32BE	0xF0400103  ORR	R1, R0, #3
0x32C2	0x480E    LDR	R0, [PC, #56]
0x32C4	0x6001    STR	R1, [R0, #0]
0x32C6	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32C8	0xF5B14FFA  CMP	R1, #32000
0x32CC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x32CE	0x480B    LDR	R0, [PC, #44]
0x32D0	0x6800    LDR	R0, [R0, #0]
0x32D2	0xF0400102  ORR	R1, R0, #2
0x32D6	0x4809    LDR	R0, [PC, #36]
0x32D8	0x6001    STR	R1, [R0, #0]
0x32DA	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x32DC	0xF5B15F7A  CMP	R1, #16000
0x32E0	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x32E2	0xE01D    B	#58
0x32E4	0x00810000  	#129
0x32E8	0x00100400  	#67108880
0x32EC	0x00000000  	#0
0x32F0	0x00030000  	#3
0x32F4	0x3E800000  	#16000
0x32F8	0x49F00002  	#150000
0x32FC	0x3C004002  	FLASH_ACR+0
0x3300	0xD4C00001  	#120000
0x3304	0x5F900001  	#90000
0x3308	0x32800002  	#144000
0x330C	0x77000001  	#96000
0x3310	0x19400001  	#72000
0x3314	0xA5E00001  	#108000
0x3318	0xB5800001  	#112000
0x331C	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x3320	0x482D    LDR	R0, [PC, #180]
0x3322	0x6800    LDR	R0, [R0, #0]
0x3324	0xF0400101  ORR	R1, R0, #1
0x3328	0x482B    LDR	R0, [PC, #172]
0x332A	0x6001    STR	R1, [R0, #0]
0x332C	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x332E	0x482A    LDR	R0, [PC, #168]
0x3330	0x6801    LDR	R1, [R0, #0]
0x3332	0xF06F0007  MVN	R0, #7
0x3336	0x4001    ANDS	R1, R0
0x3338	0x4827    LDR	R0, [PC, #156]
0x333A	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x333C	0x2101    MOVS	R1, #1
0x333E	0xB249    SXTB	R1, R1
0x3340	0x4826    LDR	R0, [PC, #152]
0x3342	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x3344	0x4826    LDR	R0, [PC, #152]
0x3346	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x3348	0xF7FFF97A  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x334C	0x4825    LDR	R0, [PC, #148]
0x334E	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x3350	0x4825    LDR	R0, [PC, #148]
0x3352	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x3354	0x4825    LDR	R0, [PC, #148]
0x3356	0xEA020100  AND	R1, R2, R0, LSL #0
0x335A	0x4825    LDR	R0, [PC, #148]
0x335C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x335E	0xF0020001  AND	R0, R2, #1
0x3362	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x3364	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3366	0x4822    LDR	R0, [PC, #136]
0x3368	0x6800    LDR	R0, [R0, #0]
0x336A	0xF0000002  AND	R0, R0, #2
0x336E	0x2800    CMP	R0, #0
0x3370	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x3372	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x3374	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x3376	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x3378	0xF4023080  AND	R0, R2, #65536
0x337C	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x337E	0x481C    LDR	R0, [PC, #112]
0x3380	0x6800    LDR	R0, [R0, #0]
0x3382	0xF4003000  AND	R0, R0, #131072
0x3386	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x3388	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x338A	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x338C	0x460A    MOV	R2, R1
0x338E	0x9901    LDR	R1, [SP, #4]
0x3390	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x3392	0x9101    STR	R1, [SP, #4]
0x3394	0x4611    MOV	R1, R2
0x3396	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x3398	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x339C	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x339E	0x4814    LDR	R0, [PC, #80]
0x33A0	0x6800    LDR	R0, [R0, #0]
0x33A2	0xF0407180  ORR	R1, R0, #16777216
0x33A6	0x4812    LDR	R0, [PC, #72]
0x33A8	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x33AA	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x33AC	0x4810    LDR	R0, [PC, #64]
0x33AE	0x6800    LDR	R0, [R0, #0]
0x33B0	0xF0007000  AND	R0, R0, #33554432
0x33B4	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x33B6	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x33B8	0x460A    MOV	R2, R1
0x33BA	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x33BC	0x480A    LDR	R0, [PC, #40]
0x33BE	0x6800    LDR	R0, [R0, #0]
0x33C0	0xF000010C  AND	R1, R0, #12
0x33C4	0x0090    LSLS	R0, R2, #2
0x33C6	0xF000000C  AND	R0, R0, #12
0x33CA	0x4281    CMP	R1, R0
0x33CC	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x33CE	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x33D0	0xF8DDE000  LDR	LR, [SP, #0]
0x33D4	0xB002    ADD	SP, SP, #8
0x33D6	0x4770    BX	LR
0x33D8	0x3C004002  	FLASH_ACR+0
0x33DC	0x80204247  	FLASH_ACR+0
0x33E0	0x80244247  	FLASH_ACR+0
0x33E4	0x38044002  	RCC_PLLCFGR+0
0x33E8	0x38084002  	RCC_CFGR+0
0x33EC	0xFFFF000F  	#1048575
0x33F0	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x2640	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x2642	0x480D    LDR	R0, [PC, #52]
0x2644	0x6800    LDR	R0, [R0, #0]
0x2646	0xF0400101  ORR	R1, R0, #1
0x264A	0x480B    LDR	R0, [PC, #44]
0x264C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x264E	0x2100    MOVS	R1, #0
0x2650	0x480A    LDR	R0, [PC, #40]
0x2652	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x2654	0x4808    LDR	R0, [PC, #32]
0x2656	0x6801    LDR	R1, [R0, #0]
0x2658	0x4809    LDR	R0, [PC, #36]
0x265A	0x4001    ANDS	R1, R0
0x265C	0x4806    LDR	R0, [PC, #24]
0x265E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x2660	0x4908    LDR	R1, [PC, #32]
0x2662	0x4809    LDR	R0, [PC, #36]
0x2664	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x2666	0x4804    LDR	R0, [PC, #16]
0x2668	0x6801    LDR	R1, [R0, #0]
0x266A	0xF46F2080  MVN	R0, #262144
0x266E	0x4001    ANDS	R1, R0
0x2670	0x4801    LDR	R0, [PC, #4]
0x2672	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x2674	0xB001    ADD	SP, SP, #4
0x2676	0x4770    BX	LR
0x2678	0x38004002  	RCC_CR+0
0x267C	0x38084002  	RCC_CFGR+0
0x2680	0xFFFFFEF6  	#-17367041
0x2684	0x30102400  	#603992080
0x2688	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x2D38	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x2D3A	0x4904    LDR	R1, [PC, #16]
0x2D3C	0x4804    LDR	R0, [PC, #16]
0x2D3E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x2D40	0x4904    LDR	R1, [PC, #16]
0x2D42	0x4805    LDR	R0, [PC, #20]
0x2D44	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x2D46	0xB001    ADD	SP, SP, #4
0x2D48	0x4770    BX	LR
0x2D4A	0xBF00    NOP
0x2D4C	0x3E800000  	#16000
0x2D50	0x00202000  	___System_CLOCK_IN_KHZ+0
0x2D54	0x00030000  	#3
0x2D58	0x00242000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x2D04	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x2D06	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x2D08	0xB001    ADD	SP, SP, #4
0x2D0A	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x2D0C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x2D0E	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x2D12	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x2D16	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x2D18	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x2D1C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x2D1E	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x2D20	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x2D22	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x2D24	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x2D26	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x2D2A	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x2D2E	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x2D32	0xB001    ADD	SP, SP, #4
0x2D34	0x4770    BX	LR
; end of ___EnableFPU
0x3C88	0xB500    PUSH	(R14)
0x3C8A	0xF8DFB014  LDR	R11, [PC, #20]
0x3C8E	0xF8DFA014  LDR	R10, [PC, #20]
0x3C92	0xF8DFC014  LDR	R12, [PC, #20]
0x3C96	0xF7FEFC45  BL	9508
0x3C9A	0xBD00    POP	(R15)
0x3C9C	0x4770    BX	LR
0x3C9E	0xBF00    NOP
0x3CA0	0x00002000  	#536870912
0x3CA4	0x001A2000  	#536870938
0x3CA8	0x3C6C0000  	#15468
0x3D08	0xB500    PUSH	(R14)
0x3D0A	0xF8DFB010  LDR	R11, [PC, #16]
0x3D0E	0xF8DFA010  LDR	R10, [PC, #16]
0x3D12	0xF7FEFCD3  BL	9916
0x3D16	0xBD00    POP	(R15)
0x3D18	0x4770    BX	LR
0x3D1A	0xBF00    NOP
0x3D1C	0x00002000  	#536870912
0x3D20	0x00702000  	#536871024
;__Lib_TFT.c,4313 :: _TFT_defaultFont [2168]
0x33F4	0x00200000 ;_TFT_defaultFont+0
0x33F8	0x0010007F ;_TFT_defaultFont+4
0x33FC	0x00018801 ;_TFT_defaultFont+8
0x3400	0x00019803 ;_TFT_defaultFont+12
0x3404	0x0001A805 ;_TFT_defaultFont+16
0x3408	0x0001B808 ;_TFT_defaultFont+20
0x340C	0x0001C807 ;_TFT_defaultFont+24
0x3410	0x0001D80D ;_TFT_defaultFont+28
0x3414	0x0001F80A ;_TFT_defaultFont+32
0x3418	0x00021803 ;_TFT_defaultFont+36
0x341C	0x00022805 ;_TFT_defaultFont+40
0x3420	0x00023805 ;_TFT_defaultFont+44
0x3424	0x00024807 ;_TFT_defaultFont+48
0x3428	0x00025809 ;_TFT_defaultFont+52
0x342C	0x00027803 ;_TFT_defaultFont+56
0x3430	0x00028805 ;_TFT_defaultFont+60
0x3434	0x00029803 ;_TFT_defaultFont+64
0x3438	0x0002A806 ;_TFT_defaultFont+68
0x343C	0x0002B807 ;_TFT_defaultFont+72
0x3440	0x0002C807 ;_TFT_defaultFont+76
0x3444	0x0002D807 ;_TFT_defaultFont+80
0x3448	0x0002E807 ;_TFT_defaultFont+84
0x344C	0x0002F807 ;_TFT_defaultFont+88
0x3450	0x00030807 ;_TFT_defaultFont+92
0x3454	0x00031807 ;_TFT_defaultFont+96
0x3458	0x00032807 ;_TFT_defaultFont+100
0x345C	0x00033807 ;_TFT_defaultFont+104
0x3460	0x00034807 ;_TFT_defaultFont+108
0x3464	0x00035803 ;_TFT_defaultFont+112
0x3468	0x00036803 ;_TFT_defaultFont+116
0x346C	0x00037809 ;_TFT_defaultFont+120
0x3470	0x00039809 ;_TFT_defaultFont+124
0x3474	0x0003B809 ;_TFT_defaultFont+128
0x3478	0x0003D806 ;_TFT_defaultFont+132
0x347C	0x0003E809 ;_TFT_defaultFont+136
0x3480	0x00040809 ;_TFT_defaultFont+140
0x3484	0x00042807 ;_TFT_defaultFont+144
0x3488	0x00043807 ;_TFT_defaultFont+148
0x348C	0x00044808 ;_TFT_defaultFont+152
0x3490	0x00045806 ;_TFT_defaultFont+156
0x3494	0x00046806 ;_TFT_defaultFont+160
0x3498	0x00047807 ;_TFT_defaultFont+164
0x349C	0x00048808 ;_TFT_defaultFont+168
0x34A0	0x00049804 ;_TFT_defaultFont+172
0x34A4	0x0004A805 ;_TFT_defaultFont+176
0x34A8	0x0004B807 ;_TFT_defaultFont+180
0x34AC	0x0004C806 ;_TFT_defaultFont+184
0x34B0	0x0004D80A ;_TFT_defaultFont+188
0x34B4	0x0004F807 ;_TFT_defaultFont+192
0x34B8	0x00050808 ;_TFT_defaultFont+196
0x34BC	0x00051807 ;_TFT_defaultFont+200
0x34C0	0x00052808 ;_TFT_defaultFont+204
0x34C4	0x00053808 ;_TFT_defaultFont+208
0x34C8	0x00054807 ;_TFT_defaultFont+212
0x34CC	0x00055806 ;_TFT_defaultFont+216
0x34D0	0x00056807 ;_TFT_defaultFont+220
0x34D4	0x00057808 ;_TFT_defaultFont+224
0x34D8	0x0005880C ;_TFT_defaultFont+228
0x34DC	0x0005A808 ;_TFT_defaultFont+232
0x34E0	0x0005B808 ;_TFT_defaultFont+236
0x34E4	0x0005C806 ;_TFT_defaultFont+240
0x34E8	0x0005D805 ;_TFT_defaultFont+244
0x34EC	0x0005E806 ;_TFT_defaultFont+248
0x34F0	0x0005F805 ;_TFT_defaultFont+252
0x34F4	0x00060809 ;_TFT_defaultFont+256
0x34F8	0x00062808 ;_TFT_defaultFont+260
0x34FC	0x00063805 ;_TFT_defaultFont+264
0x3500	0x00064807 ;_TFT_defaultFont+268
0x3504	0x00065807 ;_TFT_defaultFont+272
0x3508	0x00066806 ;_TFT_defaultFont+276
0x350C	0x00067807 ;_TFT_defaultFont+280
0x3510	0x00068807 ;_TFT_defaultFont+284
0x3514	0x00069805 ;_TFT_defaultFont+288
0x3518	0x0006A807 ;_TFT_defaultFont+292
0x351C	0x0006B807 ;_TFT_defaultFont+296
0x3520	0x0006C802 ;_TFT_defaultFont+300
0x3524	0x0006D803 ;_TFT_defaultFont+304
0x3528	0x0006E806 ;_TFT_defaultFont+308
0x352C	0x0006F802 ;_TFT_defaultFont+312
0x3530	0x0007080A ;_TFT_defaultFont+316
0x3534	0x00072807 ;_TFT_defaultFont+320
0x3538	0x00073807 ;_TFT_defaultFont+324
0x353C	0x00074807 ;_TFT_defaultFont+328
0x3540	0x00075807 ;_TFT_defaultFont+332
0x3544	0x00076805 ;_TFT_defaultFont+336
0x3548	0x00077806 ;_TFT_defaultFont+340
0x354C	0x00078805 ;_TFT_defaultFont+344
0x3550	0x00079807 ;_TFT_defaultFont+348
0x3554	0x0007A807 ;_TFT_defaultFont+352
0x3558	0x0007B80A ;_TFT_defaultFont+356
0x355C	0x0007D806 ;_TFT_defaultFont+360
0x3560	0x0007E807 ;_TFT_defaultFont+364
0x3564	0x0007F806 ;_TFT_defaultFont+368
0x3568	0x00080806 ;_TFT_defaultFont+372
0x356C	0x00081804 ;_TFT_defaultFont+376
0x3570	0x00082806 ;_TFT_defaultFont+380
0x3574	0x0008380A ;_TFT_defaultFont+384
0x3578	0x0008580B ;_TFT_defaultFont+388
0x357C	0x00000000 ;_TFT_defaultFont+392
0x3580	0x00000000 ;_TFT_defaultFont+396
0x3584	0x00000000 ;_TFT_defaultFont+400
0x3588	0x00000000 ;_TFT_defaultFont+404
0x358C	0x00000000 ;_TFT_defaultFont+408
0x3590	0x06060606 ;_TFT_defaultFont+412
0x3594	0x06000606 ;_TFT_defaultFont+416
0x3598	0x00000006 ;_TFT_defaultFont+420
0x359C	0x1B000000 ;_TFT_defaultFont+424
0x35A0	0x001B1B1B ;_TFT_defaultFont+428
0x35A4	0x00000000 ;_TFT_defaultFont+432
0x35A8	0x00000000 ;_TFT_defaultFont+436
0x35AC	0x00000000 ;_TFT_defaultFont+440
0x35B0	0xFEFE4848 ;_TFT_defaultFont+444
0x35B4	0x127F7F24 ;_TFT_defaultFont+448
0x35B8	0x00000012 ;_TFT_defaultFont+452
0x35BC	0x08080000 ;_TFT_defaultFont+456
0x35C0	0x0B0B4B3E ;_TFT_defaultFont+460
0x35C4	0x6968683E ;_TFT_defaultFont+464
0x35C8	0x0008083E ;_TFT_defaultFont+468
0x35CC	0x00000000 ;_TFT_defaultFont+472
0x35D0	0x00000000 ;_TFT_defaultFont+476
0x35D4	0x0233001E ;_TFT_defaultFont+480
0x35D8	0x00B30133 ;_TFT_defaultFont+484
0x35DC	0x19A00F5E ;_TFT_defaultFont+488
0x35E0	0x19881990 ;_TFT_defaultFont+492
0x35E4	0x00000F00 ;_TFT_defaultFont+496
0x35E8	0x00000000 ;_TFT_defaultFont+500
0x35EC	0x00000000 ;_TFT_defaultFont+504
0x35F0	0x00000000 ;_TFT_defaultFont+508
0x35F4	0x0066003C ;_TFT_defaultFont+512
0x35F8	0x00660066 ;_TFT_defaultFont+516
0x35FC	0x0366033C ;_TFT_defaultFont+520
0x3600	0x00C601C6 ;_TFT_defaultFont+524
0x3604	0x000003BC ;_TFT_defaultFont+528
0x3608	0x00000000 ;_TFT_defaultFont+532
0x360C	0x06000000 ;_TFT_defaultFont+536
0x3610	0x00060606 ;_TFT_defaultFont+540
0x3614	0x00000000 ;_TFT_defaultFont+544
0x3618	0x00000000 ;_TFT_defaultFont+548
0x361C	0x18000000 ;_TFT_defaultFont+552
0x3620	0x06060C0C ;_TFT_defaultFont+556
0x3624	0x06060606 ;_TFT_defaultFont+560
0x3628	0x180C0C06 ;_TFT_defaultFont+564
0x362C	0x06000000 ;_TFT_defaultFont+568
0x3630	0x18180C0C ;_TFT_defaultFont+572
0x3634	0x18181818 ;_TFT_defaultFont+576
0x3638	0x060C0C18 ;_TFT_defaultFont+580
0x363C	0x18000000 ;_TFT_defaultFont+584
0x3640	0x185A3C5A ;_TFT_defaultFont+588
0x3644	0x00000000 ;_TFT_defaultFont+592
0x3648	0x00000000 ;_TFT_defaultFont+596
0x364C	0x00000000 ;_TFT_defaultFont+600
0x3650	0x00000000 ;_TFT_defaultFont+604
0x3654	0x00200000 ;_TFT_defaultFont+608
0x3658	0x00200020 ;_TFT_defaultFont+612
0x365C	0x002001FC ;_TFT_defaultFont+616
0x3660	0x00200020 ;_TFT_defaultFont+620
0x3664	0x00000000 ;_TFT_defaultFont+624
0x3668	0x00000000 ;_TFT_defaultFont+628
0x366C	0x00000000 ;_TFT_defaultFont+632
0x3670	0x00000000 ;_TFT_defaultFont+636
0x3674	0x06000000 ;_TFT_defaultFont+640
0x3678	0x00030306 ;_TFT_defaultFont+644
0x367C	0x00000000 ;_TFT_defaultFont+648
0x3680	0x00000000 ;_TFT_defaultFont+652
0x3684	0x0000001F ;_TFT_defaultFont+656
0x3688	0x00000000 ;_TFT_defaultFont+660
0x368C	0x00000000 ;_TFT_defaultFont+664
0x3690	0x00000000 ;_TFT_defaultFont+668
0x3694	0x06000000 ;_TFT_defaultFont+672
0x3698	0x00000006 ;_TFT_defaultFont+676
0x369C	0x20000000 ;_TFT_defaultFont+680
0x36A0	0x08101020 ;_TFT_defaultFont+684
0x36A4	0x02040408 ;_TFT_defaultFont+688
0x36A8	0x00010102 ;_TFT_defaultFont+692
0x36AC	0x00000000 ;_TFT_defaultFont+696
0x36B0	0x6363633E ;_TFT_defaultFont+700
0x36B4	0x63636363 ;_TFT_defaultFont+704
0x36B8	0x0000003E ;_TFT_defaultFont+708
0x36BC	0x00000000 ;_TFT_defaultFont+712
0x36C0	0x18181E18 ;_TFT_defaultFont+716
0x36C4	0x18181818 ;_TFT_defaultFont+720
0x36C8	0x0000007E ;_TFT_defaultFont+724
0x36CC	0x00000000 ;_TFT_defaultFont+728
0x36D0	0x6061613E ;_TFT_defaultFont+732
0x36D4	0x060C1830 ;_TFT_defaultFont+736
0x36D8	0x0000007F ;_TFT_defaultFont+740
0x36DC	0x00000000 ;_TFT_defaultFont+744
0x36E0	0x6060613E ;_TFT_defaultFont+748
0x36E4	0x6160603C ;_TFT_defaultFont+752
0x36E8	0x0000003E ;_TFT_defaultFont+756
0x36EC	0x00000000 ;_TFT_defaultFont+760
0x36F0	0x32343830 ;_TFT_defaultFont+764
0x36F4	0x30307F31 ;_TFT_defaultFont+768
0x36F8	0x00000030 ;_TFT_defaultFont+772
0x36FC	0x00000000 ;_TFT_defaultFont+776
0x3700	0x3E06067E ;_TFT_defaultFont+780
0x3704	0x61606060 ;_TFT_defaultFont+784
0x3708	0x0000003E ;_TFT_defaultFont+788
0x370C	0x00000000 ;_TFT_defaultFont+792
0x3710	0x3F03063C ;_TFT_defaultFont+796
0x3714	0x63636363 ;_TFT_defaultFont+800
0x3718	0x0000003E ;_TFT_defaultFont+804
0x371C	0x00000000 ;_TFT_defaultFont+808
0x3720	0x3030607F ;_TFT_defaultFont+812
0x3724	0x0C0C1818 ;_TFT_defaultFont+816
0x3728	0x0000000C ;_TFT_defaultFont+820
0x372C	0x00000000 ;_TFT_defaultFont+824
0x3730	0x6363633E ;_TFT_defaultFont+828
0x3734	0x6363633E ;_TFT_defaultFont+832
0x3738	0x0000003E ;_TFT_defaultFont+836
0x373C	0x00000000 ;_TFT_defaultFont+840
0x3740	0x6363633E ;_TFT_defaultFont+844
0x3744	0x30607E63 ;_TFT_defaultFont+848
0x3748	0x0000001E ;_TFT_defaultFont+852
0x374C	0x00000000 ;_TFT_defaultFont+856
0x3750	0x06060000 ;_TFT_defaultFont+860
0x3754	0x06000000 ;_TFT_defaultFont+864
0x3758	0x00000006 ;_TFT_defaultFont+868
0x375C	0x00000000 ;_TFT_defaultFont+872
0x3760	0x06060000 ;_TFT_defaultFont+876
0x3764	0x06000000 ;_TFT_defaultFont+880
0x3768	0x00030306 ;_TFT_defaultFont+884
0x376C	0x00000000 ;_TFT_defaultFont+888
0x3770	0x00000000 ;_TFT_defaultFont+892
0x3774	0x01800000 ;_TFT_defaultFont+896
0x3778	0x00180060 ;_TFT_defaultFont+900
0x377C	0x00060006 ;_TFT_defaultFont+904
0x3780	0x00600018 ;_TFT_defaultFont+908
0x3784	0x00000180 ;_TFT_defaultFont+912
0x3788	0x00000000 ;_TFT_defaultFont+916
0x378C	0x00000000 ;_TFT_defaultFont+920
0x3790	0x00000000 ;_TFT_defaultFont+924
0x3794	0x00000000 ;_TFT_defaultFont+928
0x3798	0x000001FE ;_TFT_defaultFont+932
0x379C	0x01FE0000 ;_TFT_defaultFont+936
0x37A0	0x00000000 ;_TFT_defaultFont+940
0x37A4	0x00000000 ;_TFT_defaultFont+944
0x37A8	0x00000000 ;_TFT_defaultFont+948
0x37AC	0x00000000 ;_TFT_defaultFont+952
0x37B0	0x00000000 ;_TFT_defaultFont+956
0x37B4	0x00060000 ;_TFT_defaultFont+960
0x37B8	0x00600018 ;_TFT_defaultFont+964
0x37BC	0x01800180 ;_TFT_defaultFont+968
0x37C0	0x00180060 ;_TFT_defaultFont+972
0x37C4	0x00000006 ;_TFT_defaultFont+976
0x37C8	0x00000000 ;_TFT_defaultFont+980
0x37CC	0x00000000 ;_TFT_defaultFont+984
0x37D0	0x1830311E ;_TFT_defaultFont+988
0x37D4	0x0C000C0C ;_TFT_defaultFont+992
0x37D8	0x0000000C ;_TFT_defaultFont+996
0x37DC	0x00000000 ;_TFT_defaultFont+1000
0x37E0	0x00000000 ;_TFT_defaultFont+1004
0x37E4	0x0082007C ;_TFT_defaultFont+1008
0x37E8	0x016D0179 ;_TFT_defaultFont+1012
0x37EC	0x016D016D ;_TFT_defaultFont+1016
0x37F0	0x00D9016D ;_TFT_defaultFont+1020
0x37F4	0x00FC0002 ;_TFT_defaultFont+1024
0x37F8	0x00000000 ;_TFT_defaultFont+1028
0x37FC	0x00000000 ;_TFT_defaultFont+1032
0x3800	0x00000000 ;_TFT_defaultFont+1036
0x3804	0x00380038 ;_TFT_defaultFont+1040
0x3808	0x006C006C ;_TFT_defaultFont+1044
0x380C	0x00FE00C6 ;_TFT_defaultFont+1048
0x3810	0x018300C6 ;_TFT_defaultFont+1052
0x3814	0x00000183 ;_TFT_defaultFont+1056
0x3818	0x00000000 ;_TFT_defaultFont+1060
0x381C	0x00000000 ;_TFT_defaultFont+1064
0x3820	0x6363633F ;_TFT_defaultFont+1068
0x3824	0x6363633F ;_TFT_defaultFont+1072
0x3828	0x0000003F ;_TFT_defaultFont+1076
0x382C	0x00000000 ;_TFT_defaultFont+1080
0x3830	0x0343433E ;_TFT_defaultFont+1084
0x3834	0x43430303 ;_TFT_defaultFont+1088
0x3838	0x0000003E ;_TFT_defaultFont+1092
0x383C	0x00000000 ;_TFT_defaultFont+1096
0x3840	0xC3C3633F ;_TFT_defaultFont+1100
0x3844	0x63C3C3C3 ;_TFT_defaultFont+1104
0x3848	0x0000003F ;_TFT_defaultFont+1108
0x384C	0x00000000 ;_TFT_defaultFont+1112
0x3850	0x0303033F ;_TFT_defaultFont+1116
0x3854	0x0303031F ;_TFT_defaultFont+1120
0x3858	0x0000003F ;_TFT_defaultFont+1124
0x385C	0x00000000 ;_TFT_defaultFont+1128
0x3860	0x0303033F ;_TFT_defaultFont+1132
0x3864	0x0303031F ;_TFT_defaultFont+1136
0x3868	0x00000003 ;_TFT_defaultFont+1140
0x386C	0x00000000 ;_TFT_defaultFont+1144
0x3870	0x0343433E ;_TFT_defaultFont+1148
0x3874	0x63636373 ;_TFT_defaultFont+1152
0x3878	0x0000007E ;_TFT_defaultFont+1156
0x387C	0x00000000 ;_TFT_defaultFont+1160
0x3880	0xC3C3C3C3 ;_TFT_defaultFont+1164
0x3884	0xC3C3C3FF ;_TFT_defaultFont+1168
0x3888	0x000000C3 ;_TFT_defaultFont+1172
0x388C	0x00000000 ;_TFT_defaultFont+1176
0x3890	0x0606060F ;_TFT_defaultFont+1180
0x3894	0x06060606 ;_TFT_defaultFont+1184
0x3898	0x0000000F ;_TFT_defaultFont+1188
0x389C	0x00000000 ;_TFT_defaultFont+1192
0x38A0	0x1818181E ;_TFT_defaultFont+1196
0x38A4	0x18181818 ;_TFT_defaultFont+1200
0x38A8	0x0000000F ;_TFT_defaultFont+1204
0x38AC	0x00000000 ;_TFT_defaultFont+1208
0x38B0	0x0F1B3363 ;_TFT_defaultFont+1212
0x38B4	0x331B0F07 ;_TFT_defaultFont+1216
0x38B8	0x00000063 ;_TFT_defaultFont+1220
0x38BC	0x00000000 ;_TFT_defaultFont+1224
0x38C0	0x03030303 ;_TFT_defaultFont+1228
0x38C4	0x03030303 ;_TFT_defaultFont+1232
0x38C8	0x0000003F ;_TFT_defaultFont+1236
0x38CC	0x00000000 ;_TFT_defaultFont+1240
0x38D0	0x00000000 ;_TFT_defaultFont+1244
0x38D4	0x03870387 ;_TFT_defaultFont+1248
0x38D8	0x034D034D ;_TFT_defaultFont+1252
0x38DC	0x03390339 ;_TFT_defaultFont+1256
0x38E0	0x03110311 ;_TFT_defaultFont+1260
0x38E4	0x00000301 ;_TFT_defaultFont+1264
0x38E8	0x00000000 ;_TFT_defaultFont+1268
0x38EC	0x00000000 ;_TFT_defaultFont+1272
0x38F0	0x4D4D4747 ;_TFT_defaultFont+1276
0x38F4	0x71715959 ;_TFT_defaultFont+1280
0x38F8	0x00000061 ;_TFT_defaultFont+1284
0x38FC	0x00000000 ;_TFT_defaultFont+1288
0x3900	0xC3C3C37E ;_TFT_defaultFont+1292
0x3904	0xC3C3C3C3 ;_TFT_defaultFont+1296
0x3908	0x0000007E ;_TFT_defaultFont+1300
0x390C	0x00000000 ;_TFT_defaultFont+1304
0x3910	0x6363633F ;_TFT_defaultFont+1308
0x3914	0x03033F63 ;_TFT_defaultFont+1312
0x3918	0x00000003 ;_TFT_defaultFont+1316
0x391C	0x00000000 ;_TFT_defaultFont+1320
0x3920	0xC3C3C37E ;_TFT_defaultFont+1324
0x3924	0xC3C3C3C3 ;_TFT_defaultFont+1328
0x3928	0x00C0607E ;_TFT_defaultFont+1332
0x392C	0x00000000 ;_TFT_defaultFont+1336
0x3930	0x6363633F ;_TFT_defaultFont+1340
0x3934	0x63331B3F ;_TFT_defaultFont+1344
0x3938	0x000000C3 ;_TFT_defaultFont+1348
0x393C	0x00000000 ;_TFT_defaultFont+1352
0x3940	0x0343433E ;_TFT_defaultFont+1356
0x3944	0x6161603E ;_TFT_defaultFont+1360
0x3948	0x0000003E ;_TFT_defaultFont+1364
0x394C	0x00000000 ;_TFT_defaultFont+1368
0x3950	0x0C0C0C3F ;_TFT_defaultFont+1372
0x3954	0x0C0C0C0C ;_TFT_defaultFont+1376
0x3958	0x0000000C ;_TFT_defaultFont+1380
0x395C	0x00000000 ;_TFT_defaultFont+1384
0x3960	0x63636363 ;_TFT_defaultFont+1388
0x3964	0x63636363 ;_TFT_defaultFont+1392
0x3968	0x0000003E ;_TFT_defaultFont+1396
0x396C	0x00000000 ;_TFT_defaultFont+1400
0x3970	0x66C3C3C3 ;_TFT_defaultFont+1404
0x3974	0x183C3C66 ;_TFT_defaultFont+1408
0x3978	0x00000018 ;_TFT_defaultFont+1412
0x397C	0x00000000 ;_TFT_defaultFont+1416
0x3980	0x00000000 ;_TFT_defaultFont+1420
0x3984	0x0C630C63 ;_TFT_defaultFont+1424
0x3988	0x0CF30C63 ;_TFT_defaultFont+1428
0x398C	0x079E06F6 ;_TFT_defaultFont+1432
0x3990	0x030C079E ;_TFT_defaultFont+1436
0x3994	0x0000030C ;_TFT_defaultFont+1440
0x3998	0x00000000 ;_TFT_defaultFont+1444
0x399C	0x00000000 ;_TFT_defaultFont+1448
0x39A0	0x3C66C3C3 ;_TFT_defaultFont+1452
0x39A4	0xC3663C18 ;_TFT_defaultFont+1456
0x39A8	0x000000C3 ;_TFT_defaultFont+1460
0x39AC	0x00000000 ;_TFT_defaultFont+1464
0x39B0	0x6666C3C3 ;_TFT_defaultFont+1468
0x39B4	0x1818183C ;_TFT_defaultFont+1472
0x39B8	0x00000018 ;_TFT_defaultFont+1476
0x39BC	0x00000000 ;_TFT_defaultFont+1480
0x39C0	0x1830303F ;_TFT_defaultFont+1484
0x39C4	0x0303060C ;_TFT_defaultFont+1488
0x39C8	0x0000003F ;_TFT_defaultFont+1492
0x39CC	0x1E000000 ;_TFT_defaultFont+1496
0x39D0	0x06060606 ;_TFT_defaultFont+1500
0x39D4	0x06060606 ;_TFT_defaultFont+1504
0x39D8	0x001E0606 ;_TFT_defaultFont+1508
0x39DC	0x01000000 ;_TFT_defaultFont+1512
0x39E0	0x04020201 ;_TFT_defaultFont+1516
0x39E4	0x10080804 ;_TFT_defaultFont+1520
0x39E8	0x00202010 ;_TFT_defaultFont+1524
0x39EC	0x1E000000 ;_TFT_defaultFont+1528
0x39F0	0x18181818 ;_TFT_defaultFont+1532
0x39F4	0x18181818 ;_TFT_defaultFont+1536
0x39F8	0x001E1818 ;_TFT_defaultFont+1540
0x39FC	0x00000000 ;_TFT_defaultFont+1544
0x3A00	0x00000000 ;_TFT_defaultFont+1548
0x3A04	0x00480030 ;_TFT_defaultFont+1552
0x3A08	0x01020084 ;_TFT_defaultFont+1556
0x3A0C	0x00000000 ;_TFT_defaultFont+1560
0x3A10	0x00000000 ;_TFT_defaultFont+1564
0x3A14	0x00000000 ;_TFT_defaultFont+1568
0x3A18	0x00000000 ;_TFT_defaultFont+1572
0x3A1C	0x00000000 ;_TFT_defaultFont+1576
0x3A20	0x00000000 ;_TFT_defaultFont+1580
0x3A24	0x00000000 ;_TFT_defaultFont+1584
0x3A28	0x00FF0000 ;_TFT_defaultFont+1588
0x3A2C	0x0C000000 ;_TFT_defaultFont+1592
0x3A30	0x00000018 ;_TFT_defaultFont+1596
0x3A34	0x00000000 ;_TFT_defaultFont+1600
0x3A38	0x00000000 ;_TFT_defaultFont+1604
0x3A3C	0x00000000 ;_TFT_defaultFont+1608
0x3A40	0x623C0000 ;_TFT_defaultFont+1612
0x3A44	0x63637E60 ;_TFT_defaultFont+1616
0x3A48	0x0000007E ;_TFT_defaultFont+1620
0x3A4C	0x03000000 ;_TFT_defaultFont+1624
0x3A50	0x673B0303 ;_TFT_defaultFont+1628
0x3A54	0x63636363 ;_TFT_defaultFont+1632
0x3A58	0x0000003F ;_TFT_defaultFont+1636
0x3A5C	0x00000000 ;_TFT_defaultFont+1640
0x3A60	0x231E0000 ;_TFT_defaultFont+1644
0x3A64	0x23030303 ;_TFT_defaultFont+1648
0x3A68	0x0000001E ;_TFT_defaultFont+1652
0x3A6C	0x60000000 ;_TFT_defaultFont+1656
0x3A70	0x637E6060 ;_TFT_defaultFont+1660
0x3A74	0x73636363 ;_TFT_defaultFont+1664
0x3A78	0x0000006E ;_TFT_defaultFont+1668
0x3A7C	0x00000000 ;_TFT_defaultFont+1672
0x3A80	0x633E0000 ;_TFT_defaultFont+1676
0x3A84	0x43037F63 ;_TFT_defaultFont+1680
0x3A88	0x0000003E ;_TFT_defaultFont+1684
0x3A8C	0x1C000000 ;_TFT_defaultFont+1688
0x3A90	0x060F0606 ;_TFT_defaultFont+1692
0x3A94	0x06060606 ;_TFT_defaultFont+1696
0x3A98	0x00000006 ;_TFT_defaultFont+1700
0x3A9C	0x00000000 ;_TFT_defaultFont+1704
0x3AA0	0x637E0000 ;_TFT_defaultFont+1708
0x3AA4	0x73636363 ;_TFT_defaultFont+1712
0x3AA8	0x3E61606E ;_TFT_defaultFont+1716
0x3AAC	0x03000000 ;_TFT_defaultFont+1720
0x3AB0	0x673B0303 ;_TFT_defaultFont+1724
0x3AB4	0x63636363 ;_TFT_defaultFont+1728
0x3AB8	0x00000063 ;_TFT_defaultFont+1732
0x3ABC	0x03000000 ;_TFT_defaultFont+1736
0x3AC0	0x03030003 ;_TFT_defaultFont+1740
0x3AC4	0x03030303 ;_TFT_defaultFont+1744
0x3AC8	0x00000003 ;_TFT_defaultFont+1748
0x3ACC	0x06000000 ;_TFT_defaultFont+1752
0x3AD0	0x06070006 ;_TFT_defaultFont+1756
0x3AD4	0x06060606 ;_TFT_defaultFont+1760
0x3AD8	0x03060606 ;_TFT_defaultFont+1764
0x3ADC	0x03000000 ;_TFT_defaultFont+1768
0x3AE0	0x1B330303 ;_TFT_defaultFont+1772
0x3AE4	0x1B0F070F ;_TFT_defaultFont+1776
0x3AE8	0x00000033 ;_TFT_defaultFont+1780
0x3AEC	0x03000000 ;_TFT_defaultFont+1784
0x3AF0	0x03030303 ;_TFT_defaultFont+1788
0x3AF4	0x03030303 ;_TFT_defaultFont+1792
0x3AF8	0x00000003 ;_TFT_defaultFont+1796
0x3AFC	0x00000000 ;_TFT_defaultFont+1800
0x3B00	0x00000000 ;_TFT_defaultFont+1804
0x3B04	0x00000000 ;_TFT_defaultFont+1808
0x3B08	0x033301DF ;_TFT_defaultFont+1812
0x3B0C	0x03330333 ;_TFT_defaultFont+1816
0x3B10	0x03330333 ;_TFT_defaultFont+1820
0x3B14	0x00000333 ;_TFT_defaultFont+1824
0x3B18	0x00000000 ;_TFT_defaultFont+1828
0x3B1C	0x00000000 ;_TFT_defaultFont+1832
0x3B20	0x673B0000 ;_TFT_defaultFont+1836
0x3B24	0x63636363 ;_TFT_defaultFont+1840
0x3B28	0x00000063 ;_TFT_defaultFont+1844
0x3B2C	0x00000000 ;_TFT_defaultFont+1848
0x3B30	0x633E0000 ;_TFT_defaultFont+1852
0x3B34	0x63636363 ;_TFT_defaultFont+1856
0x3B38	0x0000003E ;_TFT_defaultFont+1860
0x3B3C	0x00000000 ;_TFT_defaultFont+1864
0x3B40	0x673B0000 ;_TFT_defaultFont+1868
0x3B44	0x63636363 ;_TFT_defaultFont+1872
0x3B48	0x0303033F ;_TFT_defaultFont+1876
0x3B4C	0x00000000 ;_TFT_defaultFont+1880
0x3B50	0x637E0000 ;_TFT_defaultFont+1884
0x3B54	0x73636363 ;_TFT_defaultFont+1888
0x3B58	0x6060606E ;_TFT_defaultFont+1892
0x3B5C	0x00000000 ;_TFT_defaultFont+1896
0x3B60	0x1F1B0000 ;_TFT_defaultFont+1900
0x3B64	0x03030303 ;_TFT_defaultFont+1904
0x3B68	0x00000003 ;_TFT_defaultFont+1908
0x3B6C	0x00000000 ;_TFT_defaultFont+1912
0x3B70	0x231E0000 ;_TFT_defaultFont+1916
0x3B74	0x31381E07 ;_TFT_defaultFont+1920
0x3B78	0x0000001E ;_TFT_defaultFont+1924
0x3B7C	0x00000000 ;_TFT_defaultFont+1928
0x3B80	0x061F0606 ;_TFT_defaultFont+1932
0x3B84	0x06060606 ;_TFT_defaultFont+1936
0x3B88	0x0000001C ;_TFT_defaultFont+1940
0x3B8C	0x00000000 ;_TFT_defaultFont+1944
0x3B90	0x63630000 ;_TFT_defaultFont+1948
0x3B94	0x73636363 ;_TFT_defaultFont+1952
0x3B98	0x0000006E ;_TFT_defaultFont+1956
0x3B9C	0x00000000 ;_TFT_defaultFont+1960
0x3BA0	0x63630000 ;_TFT_defaultFont+1964
0x3BA4	0x1C363663 ;_TFT_defaultFont+1968
0x3BA8	0x0000001C ;_TFT_defaultFont+1972
0x3BAC	0x00000000 ;_TFT_defaultFont+1976
0x3BB0	0x00000000 ;_TFT_defaultFont+1980
0x3BB4	0x00000000 ;_TFT_defaultFont+1984
0x3BB8	0x03330333 ;_TFT_defaultFont+1988
0x3BBC	0x01B601B6 ;_TFT_defaultFont+1992
0x3BC0	0x00CC01CE ;_TFT_defaultFont+1996
0x3BC4	0x000000CC ;_TFT_defaultFont+2000
0x3BC8	0x00000000 ;_TFT_defaultFont+2004
0x3BCC	0x00000000 ;_TFT_defaultFont+2008
0x3BD0	0x33330000 ;_TFT_defaultFont+2012
0x3BD4	0x331E0C1E ;_TFT_defaultFont+2016
0x3BD8	0x00000033 ;_TFT_defaultFont+2020
0x3BDC	0x00000000 ;_TFT_defaultFont+2024
0x3BE0	0x63630000 ;_TFT_defaultFont+2028
0x3BE4	0x1C363663 ;_TFT_defaultFont+2032
0x3BE8	0x0C0C181C ;_TFT_defaultFont+2036
0x3BEC	0x00000000 ;_TFT_defaultFont+2040
0x3BF0	0x303F0000 ;_TFT_defaultFont+2044
0x3BF4	0x03060C18 ;_TFT_defaultFont+2048
0x3BF8	0x0000003F ;_TFT_defaultFont+2052
0x3BFC	0x38000000 ;_TFT_defaultFont+2056
0x3C00	0x0C0C0C0C ;_TFT_defaultFont+2060
0x3C04	0x0C0C0C07 ;_TFT_defaultFont+2064
0x3C08	0x00380C0C ;_TFT_defaultFont+2068
0x3C0C	0x0C000000 ;_TFT_defaultFont+2072
0x3C10	0x0C0C0C0C ;_TFT_defaultFont+2076
0x3C14	0x0C0C0C0C ;_TFT_defaultFont+2080
0x3C18	0x000C0C0C ;_TFT_defaultFont+2084
0x3C1C	0x07000000 ;_TFT_defaultFont+2088
0x3C20	0x0C0C0C0C ;_TFT_defaultFont+2092
0x3C24	0x0C0C0C38 ;_TFT_defaultFont+2096
0x3C28	0x00070C0C ;_TFT_defaultFont+2100
0x3C2C	0x00000000 ;_TFT_defaultFont+2104
0x3C30	0x00000000 ;_TFT_defaultFont+2108
0x3C34	0x00000000 ;_TFT_defaultFont+2112
0x3C38	0x021E0000 ;_TFT_defaultFont+2116
0x3C3C	0x03F1023F ;_TFT_defaultFont+2120
0x3C40	0x000001E1 ;_TFT_defaultFont+2124
0x3C44	0x00000000 ;_TFT_defaultFont+2128
0x3C48	0x00000000 ;_TFT_defaultFont+2132
0x3C4C	0x00000000 ;_TFT_defaultFont+2136
0x3C50	0x07FE0000 ;_TFT_defaultFont+2140
0x3C54	0x04020402 ;_TFT_defaultFont+2144
0x3C58	0x04020402 ;_TFT_defaultFont+2148
0x3C5C	0x04020402 ;_TFT_defaultFont+2152
0x3C60	0x04020402 ;_TFT_defaultFont+2156
0x3C64	0x000007FE ;_TFT_defaultFont+2160
0x3C68	0x00000000 ;_TFT_defaultFont+2164
; end of _TFT_defaultFont
;buzzer.c,0 :: ?ICS_x [2]
0x3C6C	0x00A0 ;?ICS_x+0
; end of ?ICS_x
;buzzer.c,0 :: ?ICS_y [2]
0x3C6E	0x0078 ;?ICS_y+0
; end of ?ICS_y
;,0 :: _initBlock_3 [12]
; Containing: ?ICS?lstr1_buzzer [11]
;             ?ICS_flag [1]
0x3C70	0x2774656C ;_initBlock_3+0 : ?ICS?lstr1_buzzer at 0x3C70
0x3C74	0x6C702073 ;_initBlock_3+4
0x3C78	0x00007961 ;_initBlock_3+8 : ?ICS_flag at 0x3C7B
; end of _initBlock_3
;,0 :: _initBlock_4 [2]
; Containing: ?ICS__Lib_TFT_FontInitialized [1]
;             ?ICS__Lib_TFT___SSD1963_controller [1]
0x3C7C	0x0000 ;_initBlock_4+0 : ?ICS__Lib_TFT_FontInitialized at 0x3C7C : ?ICS__Lib_TFT___SSD1963_controller at 0x3C7D
; end of _initBlock_4
;__Lib_TFT.c,0 :: ?ICS__Lib_TFT_Ptr_Set [2]
0x3C7E	0x0000 ;?ICS__Lib_TFT_Ptr_Set+0
; end of ?ICS__Lib_TFT_Ptr_Set
;,0 :: _initBlock_6 [2]
; Containing: ?ICS__Lib_TFT___no_acceleration [1]
;             ?ICS__Lib_TFT___MM_plus [1]
0x3C80	0x0000 ;_initBlock_6+0 : ?ICS__Lib_TFT___no_acceleration at 0x3C80 : ?ICS__Lib_TFT___MM_plus at 0x3C81
; end of _initBlock_6
;,0 :: _initBlock_7 [2]
; Containing: ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation [1]
;             ?ICS__Lib_TFT_Defs_TFT_Rotated_180 [1]
0x3C82	0x0000 ;_initBlock_7+0 : ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation at 0x3C82 : ?ICS__Lib_TFT_Defs_TFT_Rotated_180 at 0x3C83
; end of _initBlock_7
;__Lib_TFT_Defs.c,0 :: ?ICS__Lib_TFT_Defs___controller [2]
0x3C84	0x00FF ;?ICS__Lib_TFT_Defs___controller+0
; end of ?ICS__Lib_TFT_Defs___controller
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188      [26]    _TFT_Color16bitToRGB
0x01A4      [36]    _TFT_RGBToColor16bit
0x01C8      [24]    __Lib_TFT_Defs_Write_to_Port
0x01E0      [26]    _Delay_1us
0x01FC      [12]    _Is_TFT_Rotated_180
0x0208      [84]    _TFT_SSD1963YT_8bit_Write_Command
0x025C      [84]    _TFT_SSD1963_8bit_Set_Index
0x02B0      [22]    _Delay_5ms
0x02C8      [52]    _TFT_Write_Command
0x02FC      [60]    __Lib_TFT_Defs_Read_From_Port
0x0338      [26]    _Delay_10ms
0x0358      [26]    _Delay_100ms
0x0374     [196]    __Lib_TFT_Defs_TFT_Set_Pin_Directions
0x0438      [44]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction_Input
0x0464      [52]    _TFT_Set_Index
0x0498     [168]    _GPIO_Clk_Enable
0x0540     [192]    _TFT_GetCurrentColor
0x0600     [244]    _TFT_V_Line
0x06F4     [404]    _TFT_H_Line
0x0888     [108]    _TFT_Set_Font
0x08F4     [136]    _TFT_Dot
0x097C     [100]    __Lib_TFT__TFT_getHeader
0x09E0      [24]    _Delay_500us
0x09F8      [96]    _TFT_Write_Data
0x0A58      [44]    _TFT_16bit_Write_Data
0x0A84     [104]    _TFT_Set_Address_ILI9481
0x0AEC     [104]    _TFT_Set_Address_ILI9342
0x0B54     [104]    _TFT_Set_Address_ILI9340
0x0BBC      [16]    __Lib_TFT_Is_SSD1963_Set
0x0BCC     [512]    __Lib_TFT__TFT_Write_Char
0x0DCC    [1528]    __Lib_TFT__TFT_Circle_Fill
0x13C4      [96]    _TFT_SSD1963_8bit_Write_Data
0x1424      [28]    _srand
0x1440     [788]    __Lib_TFT__TFT_Write_Char_E
0x1754     [104]    _TFT_Set_Address_R61526
0x17BC      [24]    _TFT_Move_Cursor
0x17D4      [48]    __Lib_TFT_Defs_TFT_Set_DataPort_Direction
0x1808     [164]    _TFT_ReadId_ST7789V_or_ILI9341
0x18AC      [64]    _TFT_Set_Brush
0x18EC     [560]    _GPIO_Config
0x1B1C      [16]    _Is_TFT_Set
0x1B2C      [24]    _TFT_Set_Pen
0x1B44     [120]    _TFT_Set_Address
0x1BBC     [328]    _TFT_Set_Address_SSD1963II
0x1D04     [212]    _TFT_Set_Address_HX8352A
0x1DD8     [104]    _TFT_Set_Address_SST7715R
0x1E40     [788]    __Lib_TFT_Defs_TFT_Reset_ST7789V
0x2154     [976]    __Lib_TFT_Defs_TFT_Reset_ILI9341
0x2524      [20]    ___CC2DW
0x2538     [106]    _Button
0x25A4      [68]    _rand
0x25E8      [88]    _draw
0x2640      [76]    __Lib_System_4XX_SystemClockSetDefault
0x268C      [48]    _ams7
0x26BC      [58]    ___FillZeros
0x26F8     [988]    _TFT_Circle
0x2AD4     [136]    _TFT_Write_Text
0x2B5C     [144]    _TFT_Fill_Screen
0x2BEC      [24]    _GPIO_Digital_Input
0x2C04      [36]    _TFT_Set_Default_Mode
0x2C28     [220]    _TFT_Init_ILI9341_8bit
0x2D04       [8]    ___GenExcept
0x2D0C      [42]    ___EnableFPU
0x2D38      [36]    __Lib_System_4XX_InitialSetUpFosc
0x2D60     [820]    _main
0x3094     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_play_Duty
0x0004       [4]    FARG_play_freq
0x20000000       [2]    _x
0x20000002       [2]    _y
0x20000004      [11]    ?lstr1_buzzer
0x2000000F       [1]    _flag
0x20000010       [1]    __Lib_TFT_FontInitialized
0x20000011       [1]    __Lib_TFT___SSD1963_controller
0x20000012       [2]    __Lib_TFT_Ptr_Set
0x20000014       [1]    __Lib_TFT___no_acceleration
0x20000015       [1]    __Lib_TFT___MM_plus
0x20000016       [1]    __Lib_TFT_Defs_TFT_Disp_Rotation
0x20000017       [1]    __Lib_TFT_Defs_TFT_Rotated_180
0x20000018       [2]    __Lib_TFT_Defs___controller
0x2000001A       [2]    __Lib_CStdlib_randf
0x2000001C       [4]    __Lib_CStdlib_randx
0x20000020       [4]    ___System_CLOCK_IN_KHZ
0x20000024       [4]    __VOLTAGE_RANGE
0x20000028       [1]    __Lib_TFT_BrushEnabled
0x20000029       [1]    __Lib_TFT_GradientEnabled
0x2000002A       [2]    __Lib_TFT_BrushColor
0x2000002C       [2]    __Lib_TFT_PenColor
0x2000002E       [1]    __Lib_TFT_PenWidth
0x2000002F       [1]    __Lib_TFT_FontOrientation
0x20000030       [4]    __Lib_TFT__font
0x20000034       [2]    __Lib_TFT__fontFirstChar
0x20000036       [2]    __Lib_TFT__fontLastChar
0x20000038       [2]    __Lib_TFT__fontHeight
0x2000003A       [2]    __Lib_TFT_FontColor
0x2000003C       [1]    _ExternalFontSet
0x2000003D       [1]    __Lib_TFT_GradientOrientation
0x2000003E       [2]    __Lib_TFT_GradColorFrom
0x20000040       [2]    __Lib_TFT_GradColorTo
0x20000042      [10]    __Lib_TFT_headerBuffer
0x2000004C       [4]    _TFT_Get_Ext_Data_Ptr
0x20000050       [4]    __Lib_TFT_activeExtFont
0x20000054       [2]    __Lib_TFT_y_cord
0x20000056       [2]    __Lib_TFT_x_cord
0x20000058       [2]    _TFT_DISP_WIDTH
0x2000005A       [2]    _TFT_DISP_HEIGHT
0x2000005C       [4]    _TFT_SSD1963_Set_Address_Ptr
0x20000060       [4]    _TFT_Set_Address_Ptr
0x20000064       [4]    _TFT_Write_Data_Ptr
0x20000068       [4]    _TFT_Set_Index_Ptr
0x2000006C       [4]    _TFT_Write_Command_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x33F4    [2168]    _TFT_defaultFont
0x3C6C       [2]    ?ICS_x
0x3C6E       [2]    ?ICS_y
0x3C70      [11]    ?ICS?lstr1_buzzer
0x3C7B       [1]    ?ICS_flag
0x3C7C       [1]    ?ICS__Lib_TFT_FontInitialized
0x3C7D       [1]    ?ICS__Lib_TFT___SSD1963_controller
0x3C7E       [2]    ?ICS__Lib_TFT_Ptr_Set
0x3C80       [1]    ?ICS__Lib_TFT___no_acceleration
0x3C81       [1]    ?ICS__Lib_TFT___MM_plus
0x3C82       [1]    ?ICS__Lib_TFT_Defs_TFT_Disp_Rotation
0x3C83       [1]    ?ICS__Lib_TFT_Defs_TFT_Rotated_180
0x3C84       [2]    ?ICS__Lib_TFT_Defs___controller
