#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2778130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2769f20 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x2779430 .functor NOT 1, L_0x27b2700, C4<0>, C4<0>, C4<0>;
L_0x27b2490 .functor XOR 1, L_0x27b2330, L_0x27b23f0, C4<0>, C4<0>;
L_0x27b25f0 .functor XOR 1, L_0x27b2490, L_0x27b2550, C4<0>, C4<0>;
v0x27afad0_0 .net *"_ivl_10", 0 0, L_0x27b2550;  1 drivers
v0x27afbd0_0 .net *"_ivl_12", 0 0, L_0x27b25f0;  1 drivers
v0x27afcb0_0 .net *"_ivl_2", 0 0, L_0x27b2290;  1 drivers
v0x27afd70_0 .net *"_ivl_4", 0 0, L_0x27b2330;  1 drivers
v0x27afe50_0 .net *"_ivl_6", 0 0, L_0x27b23f0;  1 drivers
v0x27aff80_0 .net *"_ivl_8", 0 0, L_0x27b2490;  1 drivers
v0x27b0060_0 .net "a", 0 0, v0x27ae000_0;  1 drivers
v0x27b0100_0 .net "b", 0 0, v0x27ae0a0_0;  1 drivers
v0x27b01a0_0 .net "c", 0 0, v0x27ae140_0;  1 drivers
v0x27b0240_0 .var "clk", 0 0;
v0x27b02e0_0 .net "d", 0 0, v0x27ae2b0_0;  1 drivers
v0x27b0380_0 .net "out_dut", 0 0, L_0x27b2180;  1 drivers
v0x27b0420_0 .net "out_ref", 0 0, L_0x27b13f0;  1 drivers
v0x27b04c0_0 .var/2u "stats1", 159 0;
v0x27b0560_0 .var/2u "strobe", 0 0;
v0x27b0600_0 .net "tb_match", 0 0, L_0x27b2700;  1 drivers
v0x27b06c0_0 .net "tb_mismatch", 0 0, L_0x2779430;  1 drivers
v0x27b0890_0 .net "wavedrom_enable", 0 0, v0x27ae3a0_0;  1 drivers
v0x27b0930_0 .net "wavedrom_title", 511 0, v0x27ae440_0;  1 drivers
L_0x27b2290 .concat [ 1 0 0 0], L_0x27b13f0;
L_0x27b2330 .concat [ 1 0 0 0], L_0x27b13f0;
L_0x27b23f0 .concat [ 1 0 0 0], L_0x27b2180;
L_0x27b2550 .concat [ 1 0 0 0], L_0x27b13f0;
L_0x27b2700 .cmp/eeq 1, L_0x27b2290, L_0x27b25f0;
S_0x276d880 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x2769f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27824f0 .functor NOT 1, v0x27ae140_0, C4<0>, C4<0>, C4<0>;
L_0x2779cf0 .functor NOT 1, v0x27ae0a0_0, C4<0>, C4<0>, C4<0>;
L_0x27b0b40 .functor AND 1, L_0x27824f0, L_0x2779cf0, C4<1>, C4<1>;
L_0x27b0be0 .functor NOT 1, v0x27ae2b0_0, C4<0>, C4<0>, C4<0>;
L_0x27b0d10 .functor NOT 1, v0x27ae000_0, C4<0>, C4<0>, C4<0>;
L_0x27b0e10 .functor AND 1, L_0x27b0be0, L_0x27b0d10, C4<1>, C4<1>;
L_0x27b0ef0 .functor OR 1, L_0x27b0b40, L_0x27b0e10, C4<0>, C4<0>;
L_0x27b0fb0 .functor AND 1, v0x27ae000_0, v0x27ae140_0, C4<1>, C4<1>;
L_0x27b1070 .functor AND 1, L_0x27b0fb0, v0x27ae2b0_0, C4<1>, C4<1>;
L_0x27b1130 .functor OR 1, L_0x27b0ef0, L_0x27b1070, C4<0>, C4<0>;
L_0x27b12a0 .functor AND 1, v0x27ae0a0_0, v0x27ae140_0, C4<1>, C4<1>;
L_0x27b1310 .functor AND 1, L_0x27b12a0, v0x27ae2b0_0, C4<1>, C4<1>;
L_0x27b13f0 .functor OR 1, L_0x27b1130, L_0x27b1310, C4<0>, C4<0>;
v0x27796a0_0 .net *"_ivl_0", 0 0, L_0x27824f0;  1 drivers
v0x2779740_0 .net *"_ivl_10", 0 0, L_0x27b0e10;  1 drivers
v0x27ac7f0_0 .net *"_ivl_12", 0 0, L_0x27b0ef0;  1 drivers
v0x27ac8b0_0 .net *"_ivl_14", 0 0, L_0x27b0fb0;  1 drivers
v0x27ac990_0 .net *"_ivl_16", 0 0, L_0x27b1070;  1 drivers
v0x27acac0_0 .net *"_ivl_18", 0 0, L_0x27b1130;  1 drivers
v0x27acba0_0 .net *"_ivl_2", 0 0, L_0x2779cf0;  1 drivers
v0x27acc80_0 .net *"_ivl_20", 0 0, L_0x27b12a0;  1 drivers
v0x27acd60_0 .net *"_ivl_22", 0 0, L_0x27b1310;  1 drivers
v0x27ace40_0 .net *"_ivl_4", 0 0, L_0x27b0b40;  1 drivers
v0x27acf20_0 .net *"_ivl_6", 0 0, L_0x27b0be0;  1 drivers
v0x27ad000_0 .net *"_ivl_8", 0 0, L_0x27b0d10;  1 drivers
v0x27ad0e0_0 .net "a", 0 0, v0x27ae000_0;  alias, 1 drivers
v0x27ad1a0_0 .net "b", 0 0, v0x27ae0a0_0;  alias, 1 drivers
v0x27ad260_0 .net "c", 0 0, v0x27ae140_0;  alias, 1 drivers
v0x27ad320_0 .net "d", 0 0, v0x27ae2b0_0;  alias, 1 drivers
v0x27ad3e0_0 .net "out", 0 0, L_0x27b13f0;  alias, 1 drivers
S_0x27ad540 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x2769f20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x27ae000_0 .var "a", 0 0;
v0x27ae0a0_0 .var "b", 0 0;
v0x27ae140_0 .var "c", 0 0;
v0x27ae210_0 .net "clk", 0 0, v0x27b0240_0;  1 drivers
v0x27ae2b0_0 .var "d", 0 0;
v0x27ae3a0_0 .var "wavedrom_enable", 0 0;
v0x27ae440_0 .var "wavedrom_title", 511 0;
S_0x27ad7e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x27ad540;
 .timescale -12 -12;
v0x27ada40_0 .var/2s "count", 31 0;
E_0x277c880/0 .event negedge, v0x27ae210_0;
E_0x277c880/1 .event posedge, v0x27ae210_0;
E_0x277c880 .event/or E_0x277c880/0, E_0x277c880/1;
E_0x277cad0 .event negedge, v0x27ae210_0;
E_0x27669f0 .event posedge, v0x27ae210_0;
S_0x27adb40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x27ad540;
 .timescale -12 -12;
v0x27add40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27ade20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x27ad540;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27ae5a0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x2769f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x27b1550 .functor AND 1, v0x27ae000_0, v0x27ae0a0_0, C4<1>, C4<1>;
L_0x27b15c0 .functor NOT 1, L_0x27b1550, C4<0>, C4<0>, C4<0>;
L_0x27b16a0 .functor NOT 1, v0x27ae140_0, C4<0>, C4<0>, C4<0>;
L_0x27b1710 .functor AND 1, L_0x27b16a0, v0x27ae2b0_0, C4<1>, C4<1>;
L_0x27b1800 .functor NOT 1, L_0x27b1710, C4<0>, C4<0>, C4<0>;
L_0x27b18c0 .functor AND 1, v0x27ae000_0, v0x27ae0a0_0, C4<1>, C4<1>;
L_0x27b1970 .functor NOT 1, v0x27ae140_0, C4<0>, C4<0>, C4<0>;
L_0x27b1af0 .functor NOT 1, v0x27ae2b0_0, C4<0>, C4<0>, C4<0>;
L_0x27b1cc0 .functor AND 1, L_0x27b1970, L_0x27b1af0, C4<1>, C4<1>;
L_0x27b1dd0 .functor OR 1, L_0x27b15c0, L_0x27b1800, C4<0>, C4<0>;
L_0x27b1f40 .functor OR 1, L_0x27b18c0, L_0x27b1cc0, C4<0>, C4<0>;
L_0x27b2000 .functor OR 1, L_0x27b1f40, L_0x27b1dd0, C4<0>, C4<0>;
L_0x27b2180 .functor NOT 1, L_0x27b2000, C4<0>, C4<0>, C4<0>;
v0x27ae890_0 .net *"_ivl_0", 0 0, L_0x27b1550;  1 drivers
v0x27ae970_0 .net *"_ivl_12", 0 0, L_0x27b1970;  1 drivers
v0x27aea50_0 .net *"_ivl_14", 0 0, L_0x27b1af0;  1 drivers
v0x27aeb40_0 .net *"_ivl_20", 0 0, L_0x27b1f40;  1 drivers
v0x27aec20_0 .net *"_ivl_22", 0 0, L_0x27b2000;  1 drivers
v0x27aed50_0 .net *"_ivl_4", 0 0, L_0x27b16a0;  1 drivers
v0x27aee30_0 .net *"_ivl_6", 0 0, L_0x27b1710;  1 drivers
v0x27aef10_0 .net "a", 0 0, v0x27ae000_0;  alias, 1 drivers
v0x27af000_0 .net "b", 0 0, v0x27ae0a0_0;  alias, 1 drivers
v0x27af0a0_0 .net "c", 0 0, v0x27ae140_0;  alias, 1 drivers
v0x27af190_0 .net "d", 0 0, v0x27ae2b0_0;  alias, 1 drivers
v0x27af280_0 .net "out", 0 0, L_0x27b2180;  alias, 1 drivers
v0x27af340_0 .net "w1", 0 0, L_0x27b15c0;  1 drivers
v0x27af400_0 .net "w2", 0 0, L_0x27b1800;  1 drivers
v0x27af4c0_0 .net "w3", 0 0, L_0x27b18c0;  1 drivers
v0x27af580_0 .net "w4", 0 0, L_0x27b1cc0;  1 drivers
v0x27af640_0 .net "w5", 0 0, L_0x27b1dd0;  1 drivers
S_0x27af8b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x2769f20;
 .timescale -12 -12;
E_0x277c620 .event anyedge, v0x27b0560_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27b0560_0;
    %nor/r;
    %assign/vec4 v0x27b0560_0, 0;
    %wait E_0x277c620;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27ad540;
T_3 ;
    %fork t_1, S_0x27ad7e0;
    %jmp t_0;
    .scope S_0x27ad7e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ada40_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27ae2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae0a0_0, 0;
    %assign/vec4 v0x27ae000_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27669f0;
    %load/vec4 v0x27ada40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x27ada40_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27ae2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae140_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae0a0_0, 0;
    %assign/vec4 v0x27ae000_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x277cad0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27ade20;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x277c880;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x27ae000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae0a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27ae140_0, 0;
    %assign/vec4 v0x27ae2b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x27ad540;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x2769f20;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b0560_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2769f20;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x27b0240_0;
    %inv;
    %store/vec4 v0x27b0240_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2769f20;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27ae210_0, v0x27b06c0_0, v0x27b0060_0, v0x27b0100_0, v0x27b01a0_0, v0x27b02e0_0, v0x27b0420_0, v0x27b0380_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2769f20;
T_7 ;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2769f20;
T_8 ;
    %wait E_0x277c880;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b04c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b04c0_0, 4, 32;
    %load/vec4 v0x27b0600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b04c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27b04c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b04c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x27b0420_0;
    %load/vec4 v0x27b0420_0;
    %load/vec4 v0x27b0380_0;
    %xor;
    %load/vec4 v0x27b0420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b04c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x27b04c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27b04c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/kmap2/iter3/response1/top_module.sv";
