// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer10_out_dout,
        layer10_out_num_data_valid,
        layer10_out_fifo_cap,
        layer10_out_empty_n,
        layer10_out_read,
        layer12_out_din,
        layer12_out_num_data_valid,
        layer12_out_fifo_cap,
        layer12_out_full_n,
        layer12_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [383:0] layer10_out_dout;
input  [4:0] layer10_out_num_data_valid;
input  [4:0] layer10_out_fifo_cap;
input   layer10_out_empty_n;
output   layer10_out_read;
output  [143:0] layer12_out_din;
input  [4:0] layer12_out_num_data_valid;
input  [4:0] layer12_out_fifo_cap;
input   layer12_out_full_n;
output   layer12_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg layer10_out_read;
reg layer12_out_write;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_415_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer10_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer12_out_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] out_data_data_1_fu_792_p3;
reg   [5:0] out_data_data_1_reg_4060;
wire   [5:0] out_data_data_3_fu_932_p3;
reg   [5:0] out_data_data_3_reg_4065;
wire   [5:0] out_data_data_5_fu_1072_p3;
reg   [5:0] out_data_data_5_reg_4070;
wire   [5:0] out_data_data_7_fu_1212_p3;
reg   [5:0] out_data_data_7_reg_4075;
wire   [5:0] out_data_data_9_fu_1352_p3;
reg   [5:0] out_data_data_9_reg_4080;
wire   [5:0] out_data_data_11_fu_1492_p3;
reg   [5:0] out_data_data_11_reg_4085;
wire   [5:0] out_data_data_13_fu_1632_p3;
reg   [5:0] out_data_data_13_reg_4090;
wire   [5:0] out_data_data_15_fu_1772_p3;
reg   [5:0] out_data_data_15_reg_4095;
wire   [5:0] select_ln1649_fu_1912_p3;
reg   [5:0] select_ln1649_reg_4100;
wire   [5:0] select_ln1649_105_fu_2052_p3;
reg   [5:0] select_ln1649_105_reg_4105;
wire   [5:0] select_ln1649_106_fu_2192_p3;
reg   [5:0] select_ln1649_106_reg_4110;
wire   [5:0] select_ln1649_107_fu_2332_p3;
reg   [5:0] select_ln1649_107_reg_4115;
wire   [5:0] select_ln1649_108_fu_2472_p3;
reg   [5:0] select_ln1649_108_reg_4120;
wire   [5:0] select_ln1649_109_fu_2612_p3;
reg   [5:0] select_ln1649_109_reg_4125;
wire   [5:0] select_ln1649_110_fu_2752_p3;
reg   [5:0] select_ln1649_110_reg_4130;
wire   [5:0] select_ln1649_111_fu_2892_p3;
reg   [5:0] select_ln1649_111_reg_4135;
wire   [5:0] select_ln1649_112_fu_3032_p3;
reg   [5:0] select_ln1649_112_reg_4140;
wire   [5:0] select_ln1649_113_fu_3172_p3;
reg   [5:0] select_ln1649_113_reg_4145;
wire   [5:0] select_ln1649_114_fu_3312_p3;
reg   [5:0] select_ln1649_114_reg_4150;
wire   [5:0] select_ln1649_115_fu_3452_p3;
reg   [5:0] select_ln1649_115_reg_4155;
wire   [5:0] select_ln1649_116_fu_3592_p3;
reg   [5:0] select_ln1649_116_reg_4160;
wire   [5:0] select_ln1649_117_fu_3732_p3;
reg   [5:0] select_ln1649_117_reg_4165;
wire   [5:0] select_ln1649_118_fu_3872_p3;
reg   [5:0] select_ln1649_118_reg_4170;
wire   [5:0] select_ln1649_119_fu_4012_p3;
reg   [5:0] select_ln1649_119_reg_4175;
reg   [4:0] i_fu_390;
wire   [4:0] i_2_fu_421_p2;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_i_1;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] in_data_data_fu_432_p1;
wire   [2:0] trunc_ln828_fu_698_p1;
wire   [0:0] p_Result_s_fu_682_p3;
wire   [0:0] r_fu_702_p2;
wire   [0:0] or_ln374_fu_716_p2;
wire   [0:0] p_Result_670_fu_690_p3;
wire   [0:0] and_ln374_fu_722_p2;
wire   [5:0] p_Val2_170_fu_672_p4;
wire   [5:0] zext_ln377_fu_728_p1;
wire   [5:0] tmp_s_fu_738_p4;
wire   [5:0] p_Val2_240_fu_732_p2;
wire   [0:0] tmp_554_fu_760_p3;
wire   [0:0] Range1_all_zeros_fu_754_p2;
wire   [0:0] Range1_all_ones_fu_748_p2;
wire   [0:0] p_Result_671_fu_708_p3;
wire   [0:0] select_ln888_fu_768_p3;
wire   [0:0] deleted_zeros_fu_776_p3;
wire   [0:0] icmp_ln1649_fu_666_p2;
wire   [5:0] out_data_data_fu_784_p3;
wire   [15:0] in_data_data_16_fu_456_p4;
wire   [2:0] tmp_207_fu_832_p4;
wire   [0:0] p_Result_603_fu_816_p3;
wire   [0:0] r_105_fu_842_p2;
wire   [0:0] or_ln374_105_fu_856_p2;
wire   [0:0] p_Result_672_fu_824_p3;
wire   [0:0] and_ln374_105_fu_862_p2;
wire   [5:0] p_Val2_171_fu_806_p4;
wire   [5:0] zext_ln377_105_fu_868_p1;
wire   [5:0] tmp_208_fu_878_p4;
wire   [5:0] p_Val2_242_fu_872_p2;
wire   [0:0] tmp_558_fu_900_p3;
wire   [0:0] Range1_all_zeros_105_fu_894_p2;
wire   [0:0] Range1_all_ones_105_fu_888_p2;
wire   [0:0] p_Result_673_fu_848_p3;
wire   [0:0] select_ln888_105_fu_908_p3;
wire   [0:0] deleted_zeros_105_fu_916_p3;
wire   [0:0] icmp_ln1649_105_fu_800_p2;
wire   [5:0] out_data_data_2_fu_924_p3;
wire   [15:0] in_data_data_17_fu_466_p4;
wire   [2:0] tmp_209_fu_972_p4;
wire   [0:0] p_Result_606_fu_956_p3;
wire   [0:0] r_106_fu_982_p2;
wire   [0:0] or_ln374_106_fu_996_p2;
wire   [0:0] p_Result_674_fu_964_p3;
wire   [0:0] and_ln374_106_fu_1002_p2;
wire   [5:0] p_Val2_172_fu_946_p4;
wire   [5:0] zext_ln377_106_fu_1008_p1;
wire   [5:0] tmp_210_fu_1018_p4;
wire   [5:0] p_Val2_244_fu_1012_p2;
wire   [0:0] tmp_562_fu_1040_p3;
wire   [0:0] Range1_all_zeros_106_fu_1034_p2;
wire   [0:0] Range1_all_ones_106_fu_1028_p2;
wire   [0:0] p_Result_675_fu_988_p3;
wire   [0:0] select_ln888_106_fu_1048_p3;
wire   [0:0] deleted_zeros_106_fu_1056_p3;
wire   [0:0] icmp_ln1649_106_fu_940_p2;
wire   [5:0] out_data_data_4_fu_1064_p3;
wire   [15:0] in_data_data_18_fu_476_p4;
wire   [2:0] tmp_211_fu_1112_p4;
wire   [0:0] p_Result_609_fu_1096_p3;
wire   [0:0] r_107_fu_1122_p2;
wire   [0:0] or_ln374_107_fu_1136_p2;
wire   [0:0] p_Result_676_fu_1104_p3;
wire   [0:0] and_ln374_107_fu_1142_p2;
wire   [5:0] p_Val2_173_fu_1086_p4;
wire   [5:0] zext_ln377_107_fu_1148_p1;
wire   [5:0] tmp_212_fu_1158_p4;
wire   [5:0] p_Val2_246_fu_1152_p2;
wire   [0:0] tmp_566_fu_1180_p3;
wire   [0:0] Range1_all_zeros_107_fu_1174_p2;
wire   [0:0] Range1_all_ones_107_fu_1168_p2;
wire   [0:0] p_Result_677_fu_1128_p3;
wire   [0:0] select_ln888_107_fu_1188_p3;
wire   [0:0] deleted_zeros_107_fu_1196_p3;
wire   [0:0] icmp_ln1649_107_fu_1080_p2;
wire   [5:0] out_data_data_6_fu_1204_p3;
wire   [15:0] p_Val2_169_fu_486_p4;
wire   [2:0] tmp_fu_1252_p4;
wire   [0:0] p_Result_612_fu_1236_p3;
wire   [0:0] r_108_fu_1262_p2;
wire   [0:0] or_ln374_108_fu_1276_p2;
wire   [0:0] p_Result_678_fu_1244_p3;
wire   [0:0] and_ln374_108_fu_1282_p2;
wire   [5:0] p_Val2_174_fu_1226_p4;
wire   [5:0] zext_ln377_108_fu_1288_p1;
wire   [5:0] tmp_213_fu_1298_p4;
wire   [5:0] p_Val2_247_fu_1292_p2;
wire   [0:0] tmp_570_fu_1320_p3;
wire   [0:0] Range1_all_zeros_108_fu_1314_p2;
wire   [0:0] Range1_all_ones_108_fu_1308_p2;
wire   [0:0] p_Result_679_fu_1268_p3;
wire   [0:0] select_ln888_108_fu_1328_p3;
wire   [0:0] deleted_zeros_108_fu_1336_p3;
wire   [0:0] icmp_ln1649_108_fu_1220_p2;
wire   [5:0] out_data_data_8_fu_1344_p3;
wire   [15:0] p_Val2_95_fu_496_p4;
wire   [2:0] tmp_214_fu_1392_p4;
wire   [0:0] p_Result_615_fu_1376_p3;
wire   [0:0] r_109_fu_1402_p2;
wire   [0:0] or_ln374_109_fu_1416_p2;
wire   [0:0] p_Result_680_fu_1384_p3;
wire   [0:0] and_ln374_109_fu_1422_p2;
wire   [5:0] p_Val2_175_fu_1366_p4;
wire   [5:0] zext_ln377_109_fu_1428_p1;
wire   [5:0] tmp_215_fu_1438_p4;
wire   [5:0] p_Val2_248_fu_1432_p2;
wire   [0:0] tmp_574_fu_1460_p3;
wire   [0:0] Range1_all_zeros_109_fu_1454_p2;
wire   [0:0] Range1_all_ones_109_fu_1448_p2;
wire   [0:0] p_Result_681_fu_1408_p3;
wire   [0:0] select_ln888_109_fu_1468_p3;
wire   [0:0] deleted_zeros_109_fu_1476_p3;
wire   [0:0] icmp_ln1649_109_fu_1360_p2;
wire   [5:0] out_data_data_10_fu_1484_p3;
wire   [15:0] p_Val2_96_fu_506_p4;
wire   [2:0] tmp_216_fu_1532_p4;
wire   [0:0] p_Result_618_fu_1516_p3;
wire   [0:0] r_110_fu_1542_p2;
wire   [0:0] or_ln374_110_fu_1556_p2;
wire   [0:0] p_Result_682_fu_1524_p3;
wire   [0:0] and_ln374_110_fu_1562_p2;
wire   [5:0] p_Val2_176_fu_1506_p4;
wire   [5:0] zext_ln377_110_fu_1568_p1;
wire   [5:0] tmp_217_fu_1578_p4;
wire   [5:0] p_Val2_249_fu_1572_p2;
wire   [0:0] tmp_578_fu_1600_p3;
wire   [0:0] Range1_all_zeros_110_fu_1594_p2;
wire   [0:0] Range1_all_ones_110_fu_1588_p2;
wire   [0:0] p_Result_683_fu_1548_p3;
wire   [0:0] select_ln888_110_fu_1608_p3;
wire   [0:0] deleted_zeros_110_fu_1616_p3;
wire   [0:0] icmp_ln1649_110_fu_1500_p2;
wire   [5:0] out_data_data_12_fu_1624_p3;
wire   [15:0] p_Val2_97_fu_516_p4;
wire   [2:0] tmp_218_fu_1672_p4;
wire   [0:0] p_Result_621_fu_1656_p3;
wire   [0:0] r_111_fu_1682_p2;
wire   [0:0] or_ln374_111_fu_1696_p2;
wire   [0:0] p_Result_684_fu_1664_p3;
wire   [0:0] and_ln374_111_fu_1702_p2;
wire   [5:0] p_Val2_177_fu_1646_p4;
wire   [5:0] zext_ln377_111_fu_1708_p1;
wire   [5:0] tmp_219_fu_1718_p4;
wire   [5:0] p_Val2_250_fu_1712_p2;
wire   [0:0] tmp_582_fu_1740_p3;
wire   [0:0] Range1_all_zeros_111_fu_1734_p2;
wire   [0:0] Range1_all_ones_111_fu_1728_p2;
wire   [0:0] p_Result_685_fu_1688_p3;
wire   [0:0] select_ln888_111_fu_1748_p3;
wire   [0:0] deleted_zeros_111_fu_1756_p3;
wire   [0:0] icmp_ln1649_111_fu_1640_p2;
wire   [5:0] out_data_data_14_fu_1764_p3;
wire   [15:0] p_Val2_98_fu_526_p4;
wire   [2:0] tmp_220_fu_1812_p4;
wire   [0:0] p_Result_624_fu_1796_p3;
wire   [0:0] r_112_fu_1822_p2;
wire   [0:0] or_ln374_112_fu_1836_p2;
wire   [0:0] p_Result_686_fu_1804_p3;
wire   [0:0] and_ln374_112_fu_1842_p2;
wire   [5:0] p_Val2_178_fu_1786_p4;
wire   [5:0] zext_ln377_112_fu_1848_p1;
wire   [5:0] tmp_221_fu_1858_p4;
wire   [5:0] p_Val2_251_fu_1852_p2;
wire   [0:0] tmp_586_fu_1880_p3;
wire   [0:0] Range1_all_zeros_112_fu_1874_p2;
wire   [0:0] Range1_all_ones_112_fu_1868_p2;
wire   [0:0] p_Result_687_fu_1828_p3;
wire   [0:0] select_ln888_112_fu_1888_p3;
wire   [0:0] deleted_zeros_112_fu_1896_p3;
wire   [0:0] icmp_ln1649_112_fu_1780_p2;
wire   [5:0] select_ln302_fu_1904_p3;
wire   [15:0] p_Val2_99_fu_536_p4;
wire   [2:0] tmp_222_fu_1952_p4;
wire   [0:0] p_Result_627_fu_1936_p3;
wire   [0:0] r_113_fu_1962_p2;
wire   [0:0] or_ln374_113_fu_1976_p2;
wire   [0:0] p_Result_688_fu_1944_p3;
wire   [0:0] and_ln374_113_fu_1982_p2;
wire   [5:0] p_Val2_179_fu_1926_p4;
wire   [5:0] zext_ln377_113_fu_1988_p1;
wire   [5:0] tmp_223_fu_1998_p4;
wire   [5:0] p_Val2_252_fu_1992_p2;
wire   [0:0] tmp_590_fu_2020_p3;
wire   [0:0] Range1_all_zeros_113_fu_2014_p2;
wire   [0:0] Range1_all_ones_113_fu_2008_p2;
wire   [0:0] p_Result_689_fu_1968_p3;
wire   [0:0] select_ln888_113_fu_2028_p3;
wire   [0:0] deleted_zeros_113_fu_2036_p3;
wire   [0:0] icmp_ln1649_113_fu_1920_p2;
wire   [5:0] select_ln302_105_fu_2044_p3;
wire   [15:0] p_Val2_100_fu_546_p4;
wire   [2:0] tmp_224_fu_2092_p4;
wire   [0:0] p_Result_630_fu_2076_p3;
wire   [0:0] r_114_fu_2102_p2;
wire   [0:0] or_ln374_114_fu_2116_p2;
wire   [0:0] p_Result_690_fu_2084_p3;
wire   [0:0] and_ln374_114_fu_2122_p2;
wire   [5:0] p_Val2_180_fu_2066_p4;
wire   [5:0] zext_ln377_114_fu_2128_p1;
wire   [5:0] tmp_225_fu_2138_p4;
wire   [5:0] p_Val2_253_fu_2132_p2;
wire   [0:0] tmp_594_fu_2160_p3;
wire   [0:0] Range1_all_zeros_114_fu_2154_p2;
wire   [0:0] Range1_all_ones_114_fu_2148_p2;
wire   [0:0] p_Result_691_fu_2108_p3;
wire   [0:0] select_ln888_114_fu_2168_p3;
wire   [0:0] deleted_zeros_114_fu_2176_p3;
wire   [0:0] icmp_ln1649_114_fu_2060_p2;
wire   [5:0] select_ln302_106_fu_2184_p3;
wire   [15:0] p_Val2_101_fu_556_p4;
wire   [2:0] tmp_226_fu_2232_p4;
wire   [0:0] p_Result_633_fu_2216_p3;
wire   [0:0] r_115_fu_2242_p2;
wire   [0:0] or_ln374_115_fu_2256_p2;
wire   [0:0] p_Result_692_fu_2224_p3;
wire   [0:0] and_ln374_115_fu_2262_p2;
wire   [5:0] p_Val2_181_fu_2206_p4;
wire   [5:0] zext_ln377_115_fu_2268_p1;
wire   [5:0] tmp_227_fu_2278_p4;
wire   [5:0] p_Val2_254_fu_2272_p2;
wire   [0:0] tmp_598_fu_2300_p3;
wire   [0:0] Range1_all_zeros_115_fu_2294_p2;
wire   [0:0] Range1_all_ones_115_fu_2288_p2;
wire   [0:0] p_Result_693_fu_2248_p3;
wire   [0:0] select_ln888_115_fu_2308_p3;
wire   [0:0] deleted_zeros_115_fu_2316_p3;
wire   [0:0] icmp_ln1649_115_fu_2200_p2;
wire   [5:0] select_ln302_107_fu_2324_p3;
wire   [15:0] p_Val2_102_fu_566_p4;
wire   [2:0] tmp_228_fu_2372_p4;
wire   [0:0] p_Result_636_fu_2356_p3;
wire   [0:0] r_116_fu_2382_p2;
wire   [0:0] or_ln374_116_fu_2396_p2;
wire   [0:0] p_Result_694_fu_2364_p3;
wire   [0:0] and_ln374_116_fu_2402_p2;
wire   [5:0] p_Val2_182_fu_2346_p4;
wire   [5:0] zext_ln377_116_fu_2408_p1;
wire   [5:0] tmp_229_fu_2418_p4;
wire   [5:0] p_Val2_255_fu_2412_p2;
wire   [0:0] tmp_602_fu_2440_p3;
wire   [0:0] Range1_all_zeros_116_fu_2434_p2;
wire   [0:0] Range1_all_ones_116_fu_2428_p2;
wire   [0:0] p_Result_695_fu_2388_p3;
wire   [0:0] select_ln888_116_fu_2448_p3;
wire   [0:0] deleted_zeros_116_fu_2456_p3;
wire   [0:0] icmp_ln1649_116_fu_2340_p2;
wire   [5:0] select_ln302_108_fu_2464_p3;
wire   [15:0] p_Val2_103_fu_576_p4;
wire   [2:0] tmp_230_fu_2512_p4;
wire   [0:0] p_Result_639_fu_2496_p3;
wire   [0:0] r_117_fu_2522_p2;
wire   [0:0] or_ln374_117_fu_2536_p2;
wire   [0:0] p_Result_696_fu_2504_p3;
wire   [0:0] and_ln374_117_fu_2542_p2;
wire   [5:0] p_Val2_183_fu_2486_p4;
wire   [5:0] zext_ln377_117_fu_2548_p1;
wire   [5:0] tmp_231_fu_2558_p4;
wire   [5:0] p_Val2_256_fu_2552_p2;
wire   [0:0] tmp_606_fu_2580_p3;
wire   [0:0] Range1_all_zeros_117_fu_2574_p2;
wire   [0:0] Range1_all_ones_117_fu_2568_p2;
wire   [0:0] p_Result_697_fu_2528_p3;
wire   [0:0] select_ln888_117_fu_2588_p3;
wire   [0:0] deleted_zeros_117_fu_2596_p3;
wire   [0:0] icmp_ln1649_117_fu_2480_p2;
wire   [5:0] select_ln302_109_fu_2604_p3;
wire   [15:0] p_Val2_104_fu_586_p4;
wire   [2:0] tmp_232_fu_2652_p4;
wire   [0:0] p_Result_642_fu_2636_p3;
wire   [0:0] r_118_fu_2662_p2;
wire   [0:0] or_ln374_118_fu_2676_p2;
wire   [0:0] p_Result_698_fu_2644_p3;
wire   [0:0] and_ln374_118_fu_2682_p2;
wire   [5:0] p_Val2_184_fu_2626_p4;
wire   [5:0] zext_ln377_118_fu_2688_p1;
wire   [5:0] tmp_233_fu_2698_p4;
wire   [5:0] p_Val2_257_fu_2692_p2;
wire   [0:0] tmp_610_fu_2720_p3;
wire   [0:0] Range1_all_zeros_118_fu_2714_p2;
wire   [0:0] Range1_all_ones_118_fu_2708_p2;
wire   [0:0] p_Result_699_fu_2668_p3;
wire   [0:0] select_ln888_118_fu_2728_p3;
wire   [0:0] deleted_zeros_118_fu_2736_p3;
wire   [0:0] icmp_ln1649_118_fu_2620_p2;
wire   [5:0] select_ln302_110_fu_2744_p3;
wire   [15:0] p_Val2_105_fu_596_p4;
wire   [2:0] tmp_234_fu_2792_p4;
wire   [0:0] p_Result_645_fu_2776_p3;
wire   [0:0] r_119_fu_2802_p2;
wire   [0:0] or_ln374_119_fu_2816_p2;
wire   [0:0] p_Result_700_fu_2784_p3;
wire   [0:0] and_ln374_119_fu_2822_p2;
wire   [5:0] p_Val2_185_fu_2766_p4;
wire   [5:0] zext_ln377_119_fu_2828_p1;
wire   [5:0] tmp_235_fu_2838_p4;
wire   [5:0] p_Val2_258_fu_2832_p2;
wire   [0:0] tmp_614_fu_2860_p3;
wire   [0:0] Range1_all_zeros_119_fu_2854_p2;
wire   [0:0] Range1_all_ones_119_fu_2848_p2;
wire   [0:0] p_Result_701_fu_2808_p3;
wire   [0:0] select_ln888_119_fu_2868_p3;
wire   [0:0] deleted_zeros_119_fu_2876_p3;
wire   [0:0] icmp_ln1649_119_fu_2760_p2;
wire   [5:0] select_ln302_111_fu_2884_p3;
wire   [15:0] p_Val2_106_fu_606_p4;
wire   [2:0] tmp_236_fu_2932_p4;
wire   [0:0] p_Result_648_fu_2916_p3;
wire   [0:0] r_120_fu_2942_p2;
wire   [0:0] or_ln374_120_fu_2956_p2;
wire   [0:0] p_Result_702_fu_2924_p3;
wire   [0:0] and_ln374_120_fu_2962_p2;
wire   [5:0] p_Val2_186_fu_2906_p4;
wire   [5:0] zext_ln377_120_fu_2968_p1;
wire   [5:0] tmp_237_fu_2978_p4;
wire   [5:0] p_Val2_259_fu_2972_p2;
wire   [0:0] tmp_618_fu_3000_p3;
wire   [0:0] Range1_all_zeros_120_fu_2994_p2;
wire   [0:0] Range1_all_ones_120_fu_2988_p2;
wire   [0:0] p_Result_703_fu_2948_p3;
wire   [0:0] select_ln888_120_fu_3008_p3;
wire   [0:0] deleted_zeros_120_fu_3016_p3;
wire   [0:0] icmp_ln1649_120_fu_2900_p2;
wire   [5:0] select_ln302_112_fu_3024_p3;
wire   [15:0] p_Val2_107_fu_616_p4;
wire   [2:0] tmp_238_fu_3072_p4;
wire   [0:0] p_Result_651_fu_3056_p3;
wire   [0:0] r_121_fu_3082_p2;
wire   [0:0] or_ln374_121_fu_3096_p2;
wire   [0:0] p_Result_704_fu_3064_p3;
wire   [0:0] and_ln374_121_fu_3102_p2;
wire   [5:0] p_Val2_187_fu_3046_p4;
wire   [5:0] zext_ln377_121_fu_3108_p1;
wire   [5:0] tmp_239_fu_3118_p4;
wire   [5:0] p_Val2_260_fu_3112_p2;
wire   [0:0] tmp_622_fu_3140_p3;
wire   [0:0] Range1_all_zeros_121_fu_3134_p2;
wire   [0:0] Range1_all_ones_121_fu_3128_p2;
wire   [0:0] p_Result_705_fu_3088_p3;
wire   [0:0] select_ln888_121_fu_3148_p3;
wire   [0:0] deleted_zeros_121_fu_3156_p3;
wire   [0:0] icmp_ln1649_121_fu_3040_p2;
wire   [5:0] select_ln302_113_fu_3164_p3;
wire   [15:0] p_Val2_108_fu_626_p4;
wire   [2:0] tmp_240_fu_3212_p4;
wire   [0:0] p_Result_654_fu_3196_p3;
wire   [0:0] r_122_fu_3222_p2;
wire   [0:0] or_ln374_122_fu_3236_p2;
wire   [0:0] p_Result_706_fu_3204_p3;
wire   [0:0] and_ln374_122_fu_3242_p2;
wire   [5:0] p_Val2_188_fu_3186_p4;
wire   [5:0] zext_ln377_122_fu_3248_p1;
wire   [5:0] tmp_241_fu_3258_p4;
wire   [5:0] p_Val2_261_fu_3252_p2;
wire   [0:0] tmp_626_fu_3280_p3;
wire   [0:0] Range1_all_zeros_122_fu_3274_p2;
wire   [0:0] Range1_all_ones_122_fu_3268_p2;
wire   [0:0] p_Result_707_fu_3228_p3;
wire   [0:0] select_ln888_122_fu_3288_p3;
wire   [0:0] deleted_zeros_122_fu_3296_p3;
wire   [0:0] icmp_ln1649_122_fu_3180_p2;
wire   [5:0] select_ln302_114_fu_3304_p3;
wire   [15:0] p_Val2_109_fu_636_p4;
wire   [2:0] tmp_242_fu_3352_p4;
wire   [0:0] p_Result_657_fu_3336_p3;
wire   [0:0] r_123_fu_3362_p2;
wire   [0:0] or_ln374_123_fu_3376_p2;
wire   [0:0] p_Result_708_fu_3344_p3;
wire   [0:0] and_ln374_123_fu_3382_p2;
wire   [5:0] p_Val2_189_fu_3326_p4;
wire   [5:0] zext_ln377_123_fu_3388_p1;
wire   [5:0] tmp_243_fu_3398_p4;
wire   [5:0] p_Val2_262_fu_3392_p2;
wire   [0:0] tmp_630_fu_3420_p3;
wire   [0:0] Range1_all_zeros_123_fu_3414_p2;
wire   [0:0] Range1_all_ones_123_fu_3408_p2;
wire   [0:0] p_Result_709_fu_3368_p3;
wire   [0:0] select_ln888_123_fu_3428_p3;
wire   [0:0] deleted_zeros_123_fu_3436_p3;
wire   [0:0] icmp_ln1649_123_fu_3320_p2;
wire   [5:0] select_ln302_115_fu_3444_p3;
wire   [15:0] p_Val2_110_fu_646_p4;
wire   [2:0] tmp_244_fu_3492_p4;
wire   [0:0] p_Result_660_fu_3476_p3;
wire   [0:0] r_124_fu_3502_p2;
wire   [0:0] or_ln374_124_fu_3516_p2;
wire   [0:0] p_Result_710_fu_3484_p3;
wire   [0:0] and_ln374_124_fu_3522_p2;
wire   [5:0] p_Val2_190_fu_3466_p4;
wire   [5:0] zext_ln377_124_fu_3528_p1;
wire   [5:0] tmp_245_fu_3538_p4;
wire   [5:0] p_Val2_263_fu_3532_p2;
wire   [0:0] tmp_634_fu_3560_p3;
wire   [0:0] Range1_all_zeros_124_fu_3554_p2;
wire   [0:0] Range1_all_ones_124_fu_3548_p2;
wire   [0:0] p_Result_711_fu_3508_p3;
wire   [0:0] select_ln888_124_fu_3568_p3;
wire   [0:0] deleted_zeros_124_fu_3576_p3;
wire   [0:0] icmp_ln1649_124_fu_3460_p2;
wire   [5:0] select_ln302_116_fu_3584_p3;
wire   [15:0] p_Val2_111_fu_656_p4;
wire   [2:0] tmp_246_fu_3632_p4;
wire   [0:0] p_Result_663_fu_3616_p3;
wire   [0:0] r_125_fu_3642_p2;
wire   [0:0] or_ln374_125_fu_3656_p2;
wire   [0:0] p_Result_712_fu_3624_p3;
wire   [0:0] and_ln374_125_fu_3662_p2;
wire   [5:0] p_Val2_191_fu_3606_p4;
wire   [5:0] zext_ln377_125_fu_3668_p1;
wire   [5:0] tmp_247_fu_3678_p4;
wire   [5:0] p_Val2_264_fu_3672_p2;
wire   [0:0] tmp_638_fu_3700_p3;
wire   [0:0] Range1_all_zeros_125_fu_3694_p2;
wire   [0:0] Range1_all_ones_125_fu_3688_p2;
wire   [0:0] p_Result_713_fu_3648_p3;
wire   [0:0] select_ln888_125_fu_3708_p3;
wire   [0:0] deleted_zeros_125_fu_3716_p3;
wire   [0:0] icmp_ln1649_125_fu_3600_p2;
wire   [5:0] select_ln302_117_fu_3724_p3;
wire   [15:0] p_Val2_265_fu_436_p4;
wire   [2:0] tmp_248_fu_3772_p4;
wire   [0:0] p_Result_666_fu_3756_p3;
wire   [0:0] r_126_fu_3782_p2;
wire   [0:0] or_ln374_126_fu_3796_p2;
wire   [0:0] p_Result_714_fu_3764_p3;
wire   [0:0] and_ln374_126_fu_3802_p2;
wire   [5:0] p_Val2_266_fu_3746_p4;
wire   [5:0] zext_ln377_126_fu_3808_p1;
wire   [5:0] tmp_249_fu_3818_p4;
wire   [5:0] p_Val2_267_fu_3812_p2;
wire   [0:0] tmp_642_fu_3840_p3;
wire   [0:0] Range1_all_zeros_126_fu_3834_p2;
wire   [0:0] Range1_all_ones_126_fu_3828_p2;
wire   [0:0] p_Result_715_fu_3788_p3;
wire   [0:0] select_ln888_126_fu_3848_p3;
wire   [0:0] deleted_zeros_126_fu_3856_p3;
wire   [0:0] icmp_ln1649_126_fu_3740_p2;
wire   [5:0] select_ln302_118_fu_3864_p3;
wire   [15:0] p_Val2_168_fu_446_p4;
wire   [2:0] tmp_250_fu_3912_p4;
wire   [0:0] p_Result_669_fu_3896_p3;
wire   [0:0] r_127_fu_3922_p2;
wire   [0:0] or_ln374_127_fu_3936_p2;
wire   [0:0] p_Result_716_fu_3904_p3;
wire   [0:0] and_ln374_127_fu_3942_p2;
wire   [5:0] p_Val2_268_fu_3886_p4;
wire   [5:0] zext_ln377_127_fu_3948_p1;
wire   [5:0] tmp_251_fu_3958_p4;
wire   [5:0] p_Val2_269_fu_3952_p2;
wire   [0:0] tmp_646_fu_3980_p3;
wire   [0:0] Range1_all_zeros_127_fu_3974_p2;
wire   [0:0] Range1_all_ones_127_fu_3968_p2;
wire   [0:0] p_Result_717_fu_3928_p3;
wire   [0:0] select_ln888_127_fu_3988_p3;
wire   [0:0] deleted_zeros_127_fu_3996_p3;
wire   [0:0] icmp_ln1649_127_fu_3880_p2;
wire   [5:0] select_ln302_119_fu_4004_p3;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_158;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_wrapper_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_158)) begin
        if ((icmp_ln41_fu_415_p2 == 1'd0)) begin
            i_fu_390 <= i_2_fu_421_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_390 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        out_data_data_11_reg_4085 <= out_data_data_11_fu_1492_p3;
        out_data_data_13_reg_4090 <= out_data_data_13_fu_1632_p3;
        out_data_data_15_reg_4095 <= out_data_data_15_fu_1772_p3;
        out_data_data_1_reg_4060 <= out_data_data_1_fu_792_p3;
        out_data_data_3_reg_4065 <= out_data_data_3_fu_932_p3;
        out_data_data_5_reg_4070 <= out_data_data_5_fu_1072_p3;
        out_data_data_7_reg_4075 <= out_data_data_7_fu_1212_p3;
        out_data_data_9_reg_4080 <= out_data_data_9_fu_1352_p3;
        select_ln1649_105_reg_4105 <= select_ln1649_105_fu_2052_p3;
        select_ln1649_106_reg_4110 <= select_ln1649_106_fu_2192_p3;
        select_ln1649_107_reg_4115 <= select_ln1649_107_fu_2332_p3;
        select_ln1649_108_reg_4120 <= select_ln1649_108_fu_2472_p3;
        select_ln1649_109_reg_4125 <= select_ln1649_109_fu_2612_p3;
        select_ln1649_110_reg_4130 <= select_ln1649_110_fu_2752_p3;
        select_ln1649_111_reg_4135 <= select_ln1649_111_fu_2892_p3;
        select_ln1649_112_reg_4140 <= select_ln1649_112_fu_3032_p3;
        select_ln1649_113_reg_4145 <= select_ln1649_113_fu_3172_p3;
        select_ln1649_114_reg_4150 <= select_ln1649_114_fu_3312_p3;
        select_ln1649_115_reg_4155 <= select_ln1649_115_fu_3452_p3;
        select_ln1649_116_reg_4160 <= select_ln1649_116_fu_3592_p3;
        select_ln1649_117_reg_4165 <= select_ln1649_117_fu_3732_p3;
        select_ln1649_118_reg_4170 <= select_ln1649_118_fu_3872_p3;
        select_ln1649_119_reg_4175 <= select_ln1649_119_fu_4012_p3;
        select_ln1649_reg_4100 <= select_ln1649_fu_1912_p3;
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_415_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_390;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer10_out_blk_n = layer10_out_empty_n;
    end else begin
        layer10_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer10_out_read = 1'b1;
    end else begin
        layer10_out_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer12_out_blk_n = layer12_out_full_n;
    end else begin
        layer12_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer12_out_write = 1'b1;
    end else begin
        layer12_out_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_105_fu_888_p2 = ((tmp_208_fu_878_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_106_fu_1028_p2 = ((tmp_210_fu_1018_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_107_fu_1168_p2 = ((tmp_212_fu_1158_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_108_fu_1308_p2 = ((tmp_213_fu_1298_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_109_fu_1448_p2 = ((tmp_215_fu_1438_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_110_fu_1588_p2 = ((tmp_217_fu_1578_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_111_fu_1728_p2 = ((tmp_219_fu_1718_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_112_fu_1868_p2 = ((tmp_221_fu_1858_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_113_fu_2008_p2 = ((tmp_223_fu_1998_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_114_fu_2148_p2 = ((tmp_225_fu_2138_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_115_fu_2288_p2 = ((tmp_227_fu_2278_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_116_fu_2428_p2 = ((tmp_229_fu_2418_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_117_fu_2568_p2 = ((tmp_231_fu_2558_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_118_fu_2708_p2 = ((tmp_233_fu_2698_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_119_fu_2848_p2 = ((tmp_235_fu_2838_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_120_fu_2988_p2 = ((tmp_237_fu_2978_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_121_fu_3128_p2 = ((tmp_239_fu_3118_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_122_fu_3268_p2 = ((tmp_241_fu_3258_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_123_fu_3408_p2 = ((tmp_243_fu_3398_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_124_fu_3548_p2 = ((tmp_245_fu_3538_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_125_fu_3688_p2 = ((tmp_247_fu_3678_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_126_fu_3828_p2 = ((tmp_249_fu_3818_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_127_fu_3968_p2 = ((tmp_251_fu_3958_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_748_p2 = ((tmp_s_fu_738_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_105_fu_894_p2 = ((tmp_208_fu_878_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_106_fu_1034_p2 = ((tmp_210_fu_1018_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_107_fu_1174_p2 = ((tmp_212_fu_1158_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_108_fu_1314_p2 = ((tmp_213_fu_1298_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_109_fu_1454_p2 = ((tmp_215_fu_1438_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_110_fu_1594_p2 = ((tmp_217_fu_1578_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_111_fu_1734_p2 = ((tmp_219_fu_1718_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_112_fu_1874_p2 = ((tmp_221_fu_1858_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_113_fu_2014_p2 = ((tmp_223_fu_1998_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_114_fu_2154_p2 = ((tmp_225_fu_2138_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_115_fu_2294_p2 = ((tmp_227_fu_2278_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_116_fu_2434_p2 = ((tmp_229_fu_2418_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_117_fu_2574_p2 = ((tmp_231_fu_2558_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_118_fu_2714_p2 = ((tmp_233_fu_2698_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_119_fu_2854_p2 = ((tmp_235_fu_2838_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_120_fu_2994_p2 = ((tmp_237_fu_2978_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_121_fu_3134_p2 = ((tmp_239_fu_3118_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_122_fu_3274_p2 = ((tmp_241_fu_3258_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_123_fu_3414_p2 = ((tmp_243_fu_3398_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_124_fu_3554_p2 = ((tmp_245_fu_3538_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_125_fu_3694_p2 = ((tmp_247_fu_3678_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_126_fu_3834_p2 = ((tmp_249_fu_3818_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_127_fu_3974_p2 = ((tmp_251_fu_3958_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_754_p2 = ((tmp_s_fu_738_p4 == 6'd0) ? 1'b1 : 1'b0);

assign and_ln374_105_fu_862_p2 = (p_Result_672_fu_824_p3 & or_ln374_105_fu_856_p2);

assign and_ln374_106_fu_1002_p2 = (p_Result_674_fu_964_p3 & or_ln374_106_fu_996_p2);

assign and_ln374_107_fu_1142_p2 = (p_Result_676_fu_1104_p3 & or_ln374_107_fu_1136_p2);

assign and_ln374_108_fu_1282_p2 = (p_Result_678_fu_1244_p3 & or_ln374_108_fu_1276_p2);

assign and_ln374_109_fu_1422_p2 = (p_Result_680_fu_1384_p3 & or_ln374_109_fu_1416_p2);

assign and_ln374_110_fu_1562_p2 = (p_Result_682_fu_1524_p3 & or_ln374_110_fu_1556_p2);

assign and_ln374_111_fu_1702_p2 = (p_Result_684_fu_1664_p3 & or_ln374_111_fu_1696_p2);

assign and_ln374_112_fu_1842_p2 = (p_Result_686_fu_1804_p3 & or_ln374_112_fu_1836_p2);

assign and_ln374_113_fu_1982_p2 = (p_Result_688_fu_1944_p3 & or_ln374_113_fu_1976_p2);

assign and_ln374_114_fu_2122_p2 = (p_Result_690_fu_2084_p3 & or_ln374_114_fu_2116_p2);

assign and_ln374_115_fu_2262_p2 = (p_Result_692_fu_2224_p3 & or_ln374_115_fu_2256_p2);

assign and_ln374_116_fu_2402_p2 = (p_Result_694_fu_2364_p3 & or_ln374_116_fu_2396_p2);

assign and_ln374_117_fu_2542_p2 = (p_Result_696_fu_2504_p3 & or_ln374_117_fu_2536_p2);

assign and_ln374_118_fu_2682_p2 = (p_Result_698_fu_2644_p3 & or_ln374_118_fu_2676_p2);

assign and_ln374_119_fu_2822_p2 = (p_Result_700_fu_2784_p3 & or_ln374_119_fu_2816_p2);

assign and_ln374_120_fu_2962_p2 = (p_Result_702_fu_2924_p3 & or_ln374_120_fu_2956_p2);

assign and_ln374_121_fu_3102_p2 = (p_Result_704_fu_3064_p3 & or_ln374_121_fu_3096_p2);

assign and_ln374_122_fu_3242_p2 = (p_Result_706_fu_3204_p3 & or_ln374_122_fu_3236_p2);

assign and_ln374_123_fu_3382_p2 = (p_Result_708_fu_3344_p3 & or_ln374_123_fu_3376_p2);

assign and_ln374_124_fu_3522_p2 = (p_Result_710_fu_3484_p3 & or_ln374_124_fu_3516_p2);

assign and_ln374_125_fu_3662_p2 = (p_Result_712_fu_3624_p3 & or_ln374_125_fu_3656_p2);

assign and_ln374_126_fu_3802_p2 = (p_Result_714_fu_3764_p3 & or_ln374_126_fu_3796_p2);

assign and_ln374_127_fu_3942_p2 = (p_Result_716_fu_3904_p3 & or_ln374_127_fu_3936_p2);

assign and_ln374_fu_722_p2 = (p_Result_670_fu_690_p3 & or_ln374_fu_716_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((layer12_out_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((layer10_out_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_done_reg == 1'b1) & (ap_start_int == 1'b1)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer10_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer12_out_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_158 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = internal_ap_ready;

assign deleted_zeros_105_fu_916_p3 = ((p_Result_673_fu_848_p3[0:0] == 1'b1) ? select_ln888_105_fu_908_p3 : Range1_all_zeros_105_fu_894_p2);

assign deleted_zeros_106_fu_1056_p3 = ((p_Result_675_fu_988_p3[0:0] == 1'b1) ? select_ln888_106_fu_1048_p3 : Range1_all_zeros_106_fu_1034_p2);

assign deleted_zeros_107_fu_1196_p3 = ((p_Result_677_fu_1128_p3[0:0] == 1'b1) ? select_ln888_107_fu_1188_p3 : Range1_all_zeros_107_fu_1174_p2);

assign deleted_zeros_108_fu_1336_p3 = ((p_Result_679_fu_1268_p3[0:0] == 1'b1) ? select_ln888_108_fu_1328_p3 : Range1_all_zeros_108_fu_1314_p2);

assign deleted_zeros_109_fu_1476_p3 = ((p_Result_681_fu_1408_p3[0:0] == 1'b1) ? select_ln888_109_fu_1468_p3 : Range1_all_zeros_109_fu_1454_p2);

assign deleted_zeros_110_fu_1616_p3 = ((p_Result_683_fu_1548_p3[0:0] == 1'b1) ? select_ln888_110_fu_1608_p3 : Range1_all_zeros_110_fu_1594_p2);

assign deleted_zeros_111_fu_1756_p3 = ((p_Result_685_fu_1688_p3[0:0] == 1'b1) ? select_ln888_111_fu_1748_p3 : Range1_all_zeros_111_fu_1734_p2);

assign deleted_zeros_112_fu_1896_p3 = ((p_Result_687_fu_1828_p3[0:0] == 1'b1) ? select_ln888_112_fu_1888_p3 : Range1_all_zeros_112_fu_1874_p2);

assign deleted_zeros_113_fu_2036_p3 = ((p_Result_689_fu_1968_p3[0:0] == 1'b1) ? select_ln888_113_fu_2028_p3 : Range1_all_zeros_113_fu_2014_p2);

assign deleted_zeros_114_fu_2176_p3 = ((p_Result_691_fu_2108_p3[0:0] == 1'b1) ? select_ln888_114_fu_2168_p3 : Range1_all_zeros_114_fu_2154_p2);

assign deleted_zeros_115_fu_2316_p3 = ((p_Result_693_fu_2248_p3[0:0] == 1'b1) ? select_ln888_115_fu_2308_p3 : Range1_all_zeros_115_fu_2294_p2);

assign deleted_zeros_116_fu_2456_p3 = ((p_Result_695_fu_2388_p3[0:0] == 1'b1) ? select_ln888_116_fu_2448_p3 : Range1_all_zeros_116_fu_2434_p2);

assign deleted_zeros_117_fu_2596_p3 = ((p_Result_697_fu_2528_p3[0:0] == 1'b1) ? select_ln888_117_fu_2588_p3 : Range1_all_zeros_117_fu_2574_p2);

assign deleted_zeros_118_fu_2736_p3 = ((p_Result_699_fu_2668_p3[0:0] == 1'b1) ? select_ln888_118_fu_2728_p3 : Range1_all_zeros_118_fu_2714_p2);

assign deleted_zeros_119_fu_2876_p3 = ((p_Result_701_fu_2808_p3[0:0] == 1'b1) ? select_ln888_119_fu_2868_p3 : Range1_all_zeros_119_fu_2854_p2);

assign deleted_zeros_120_fu_3016_p3 = ((p_Result_703_fu_2948_p3[0:0] == 1'b1) ? select_ln888_120_fu_3008_p3 : Range1_all_zeros_120_fu_2994_p2);

assign deleted_zeros_121_fu_3156_p3 = ((p_Result_705_fu_3088_p3[0:0] == 1'b1) ? select_ln888_121_fu_3148_p3 : Range1_all_zeros_121_fu_3134_p2);

assign deleted_zeros_122_fu_3296_p3 = ((p_Result_707_fu_3228_p3[0:0] == 1'b1) ? select_ln888_122_fu_3288_p3 : Range1_all_zeros_122_fu_3274_p2);

assign deleted_zeros_123_fu_3436_p3 = ((p_Result_709_fu_3368_p3[0:0] == 1'b1) ? select_ln888_123_fu_3428_p3 : Range1_all_zeros_123_fu_3414_p2);

assign deleted_zeros_124_fu_3576_p3 = ((p_Result_711_fu_3508_p3[0:0] == 1'b1) ? select_ln888_124_fu_3568_p3 : Range1_all_zeros_124_fu_3554_p2);

assign deleted_zeros_125_fu_3716_p3 = ((p_Result_713_fu_3648_p3[0:0] == 1'b1) ? select_ln888_125_fu_3708_p3 : Range1_all_zeros_125_fu_3694_p2);

assign deleted_zeros_126_fu_3856_p3 = ((p_Result_715_fu_3788_p3[0:0] == 1'b1) ? select_ln888_126_fu_3848_p3 : Range1_all_zeros_126_fu_3834_p2);

assign deleted_zeros_127_fu_3996_p3 = ((p_Result_717_fu_3928_p3[0:0] == 1'b1) ? select_ln888_127_fu_3988_p3 : Range1_all_zeros_127_fu_3974_p2);

assign deleted_zeros_fu_776_p3 = ((p_Result_671_fu_708_p3[0:0] == 1'b1) ? select_ln888_fu_768_p3 : Range1_all_zeros_fu_754_p2);

assign i_2_fu_421_p2 = (ap_sig_allocacmp_i_1 + 5'd1);

assign icmp_ln1649_105_fu_800_p2 = (($signed(in_data_data_16_fu_456_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_106_fu_940_p2 = (($signed(in_data_data_17_fu_466_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_107_fu_1080_p2 = (($signed(in_data_data_18_fu_476_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_108_fu_1220_p2 = (($signed(p_Val2_169_fu_486_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_109_fu_1360_p2 = (($signed(p_Val2_95_fu_496_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_110_fu_1500_p2 = (($signed(p_Val2_96_fu_506_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_111_fu_1640_p2 = (($signed(p_Val2_97_fu_516_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_112_fu_1780_p2 = (($signed(p_Val2_98_fu_526_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_113_fu_1920_p2 = (($signed(p_Val2_99_fu_536_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_114_fu_2060_p2 = (($signed(p_Val2_100_fu_546_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_115_fu_2200_p2 = (($signed(p_Val2_101_fu_556_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_116_fu_2340_p2 = (($signed(p_Val2_102_fu_566_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_117_fu_2480_p2 = (($signed(p_Val2_103_fu_576_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_118_fu_2620_p2 = (($signed(p_Val2_104_fu_586_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_119_fu_2760_p2 = (($signed(p_Val2_105_fu_596_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_120_fu_2900_p2 = (($signed(p_Val2_106_fu_606_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_121_fu_3040_p2 = (($signed(p_Val2_107_fu_616_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_122_fu_3180_p2 = (($signed(p_Val2_108_fu_626_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_123_fu_3320_p2 = (($signed(p_Val2_109_fu_636_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_124_fu_3460_p2 = (($signed(p_Val2_110_fu_646_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_125_fu_3600_p2 = (($signed(p_Val2_111_fu_656_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_126_fu_3740_p2 = (($signed(p_Val2_265_fu_436_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_127_fu_3880_p2 = (($signed(p_Val2_168_fu_446_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1649_fu_666_p2 = (($signed(in_data_data_fu_432_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln41_fu_415_p2 = ((ap_sig_allocacmp_i_1 == 5'd16) ? 1'b1 : 1'b0);

assign in_data_data_16_fu_456_p4 = {{layer10_out_dout[31:16]}};

assign in_data_data_17_fu_466_p4 = {{layer10_out_dout[47:32]}};

assign in_data_data_18_fu_476_p4 = {{layer10_out_dout[63:48]}};

assign in_data_data_fu_432_p1 = layer10_out_dout[15:0];

assign layer12_out_din = {{{{{{{{{{{{{{{{{{{{{{{{select_ln1649_119_reg_4175}, {select_ln1649_118_reg_4170}}, {select_ln1649_117_reg_4165}}, {select_ln1649_116_reg_4160}}, {select_ln1649_115_reg_4155}}, {select_ln1649_114_reg_4150}}, {select_ln1649_113_reg_4145}}, {select_ln1649_112_reg_4140}}, {select_ln1649_111_reg_4135}}, {select_ln1649_110_reg_4130}}, {select_ln1649_109_reg_4125}}, {select_ln1649_108_reg_4120}}, {select_ln1649_107_reg_4115}}, {select_ln1649_106_reg_4110}}, {select_ln1649_105_reg_4105}}, {select_ln1649_reg_4100}}, {out_data_data_15_reg_4095}}, {out_data_data_13_reg_4090}}, {out_data_data_11_reg_4085}}, {out_data_data_9_reg_4080}}, {out_data_data_7_reg_4075}}, {out_data_data_5_reg_4070}}, {out_data_data_3_reg_4065}}, {out_data_data_1_reg_4060}};

assign or_ln374_105_fu_856_p2 = (r_105_fu_842_p2 | p_Result_603_fu_816_p3);

assign or_ln374_106_fu_996_p2 = (r_106_fu_982_p2 | p_Result_606_fu_956_p3);

assign or_ln374_107_fu_1136_p2 = (r_107_fu_1122_p2 | p_Result_609_fu_1096_p3);

assign or_ln374_108_fu_1276_p2 = (r_108_fu_1262_p2 | p_Result_612_fu_1236_p3);

assign or_ln374_109_fu_1416_p2 = (r_109_fu_1402_p2 | p_Result_615_fu_1376_p3);

assign or_ln374_110_fu_1556_p2 = (r_110_fu_1542_p2 | p_Result_618_fu_1516_p3);

assign or_ln374_111_fu_1696_p2 = (r_111_fu_1682_p2 | p_Result_621_fu_1656_p3);

assign or_ln374_112_fu_1836_p2 = (r_112_fu_1822_p2 | p_Result_624_fu_1796_p3);

assign or_ln374_113_fu_1976_p2 = (r_113_fu_1962_p2 | p_Result_627_fu_1936_p3);

assign or_ln374_114_fu_2116_p2 = (r_114_fu_2102_p2 | p_Result_630_fu_2076_p3);

assign or_ln374_115_fu_2256_p2 = (r_115_fu_2242_p2 | p_Result_633_fu_2216_p3);

assign or_ln374_116_fu_2396_p2 = (r_116_fu_2382_p2 | p_Result_636_fu_2356_p3);

assign or_ln374_117_fu_2536_p2 = (r_117_fu_2522_p2 | p_Result_639_fu_2496_p3);

assign or_ln374_118_fu_2676_p2 = (r_118_fu_2662_p2 | p_Result_642_fu_2636_p3);

assign or_ln374_119_fu_2816_p2 = (r_119_fu_2802_p2 | p_Result_645_fu_2776_p3);

assign or_ln374_120_fu_2956_p2 = (r_120_fu_2942_p2 | p_Result_648_fu_2916_p3);

assign or_ln374_121_fu_3096_p2 = (r_121_fu_3082_p2 | p_Result_651_fu_3056_p3);

assign or_ln374_122_fu_3236_p2 = (r_122_fu_3222_p2 | p_Result_654_fu_3196_p3);

assign or_ln374_123_fu_3376_p2 = (r_123_fu_3362_p2 | p_Result_657_fu_3336_p3);

assign or_ln374_124_fu_3516_p2 = (r_124_fu_3502_p2 | p_Result_660_fu_3476_p3);

assign or_ln374_125_fu_3656_p2 = (r_125_fu_3642_p2 | p_Result_663_fu_3616_p3);

assign or_ln374_126_fu_3796_p2 = (r_126_fu_3782_p2 | p_Result_666_fu_3756_p3);

assign or_ln374_127_fu_3936_p2 = (r_127_fu_3922_p2 | p_Result_669_fu_3896_p3);

assign or_ln374_fu_716_p2 = (r_fu_702_p2 | p_Result_s_fu_682_p3);

assign out_data_data_10_fu_1484_p3 = ((deleted_zeros_109_fu_1476_p3[0:0] == 1'b1) ? p_Val2_248_fu_1432_p2 : 6'd63);

assign out_data_data_11_fu_1492_p3 = ((icmp_ln1649_109_fu_1360_p2[0:0] == 1'b1) ? out_data_data_10_fu_1484_p3 : 6'd0);

assign out_data_data_12_fu_1624_p3 = ((deleted_zeros_110_fu_1616_p3[0:0] == 1'b1) ? p_Val2_249_fu_1572_p2 : 6'd63);

assign out_data_data_13_fu_1632_p3 = ((icmp_ln1649_110_fu_1500_p2[0:0] == 1'b1) ? out_data_data_12_fu_1624_p3 : 6'd0);

assign out_data_data_14_fu_1764_p3 = ((deleted_zeros_111_fu_1756_p3[0:0] == 1'b1) ? p_Val2_250_fu_1712_p2 : 6'd63);

assign out_data_data_15_fu_1772_p3 = ((icmp_ln1649_111_fu_1640_p2[0:0] == 1'b1) ? out_data_data_14_fu_1764_p3 : 6'd0);

assign out_data_data_1_fu_792_p3 = ((icmp_ln1649_fu_666_p2[0:0] == 1'b1) ? out_data_data_fu_784_p3 : 6'd0);

assign out_data_data_2_fu_924_p3 = ((deleted_zeros_105_fu_916_p3[0:0] == 1'b1) ? p_Val2_242_fu_872_p2 : 6'd63);

assign out_data_data_3_fu_932_p3 = ((icmp_ln1649_105_fu_800_p2[0:0] == 1'b1) ? out_data_data_2_fu_924_p3 : 6'd0);

assign out_data_data_4_fu_1064_p3 = ((deleted_zeros_106_fu_1056_p3[0:0] == 1'b1) ? p_Val2_244_fu_1012_p2 : 6'd63);

assign out_data_data_5_fu_1072_p3 = ((icmp_ln1649_106_fu_940_p2[0:0] == 1'b1) ? out_data_data_4_fu_1064_p3 : 6'd0);

assign out_data_data_6_fu_1204_p3 = ((deleted_zeros_107_fu_1196_p3[0:0] == 1'b1) ? p_Val2_246_fu_1152_p2 : 6'd63);

assign out_data_data_7_fu_1212_p3 = ((icmp_ln1649_107_fu_1080_p2[0:0] == 1'b1) ? out_data_data_6_fu_1204_p3 : 6'd0);

assign out_data_data_8_fu_1344_p3 = ((deleted_zeros_108_fu_1336_p3[0:0] == 1'b1) ? p_Val2_247_fu_1292_p2 : 6'd63);

assign out_data_data_9_fu_1352_p3 = ((icmp_ln1649_108_fu_1220_p2[0:0] == 1'b1) ? out_data_data_8_fu_1344_p3 : 6'd0);

assign out_data_data_fu_784_p3 = ((deleted_zeros_fu_776_p3[0:0] == 1'b1) ? p_Val2_240_fu_732_p2 : 6'd63);

assign p_Result_603_fu_816_p3 = layer10_out_dout[32'd20];

assign p_Result_606_fu_956_p3 = layer10_out_dout[32'd36];

assign p_Result_609_fu_1096_p3 = layer10_out_dout[32'd52];

assign p_Result_612_fu_1236_p3 = layer10_out_dout[32'd68];

assign p_Result_615_fu_1376_p3 = layer10_out_dout[32'd84];

assign p_Result_618_fu_1516_p3 = layer10_out_dout[32'd100];

assign p_Result_621_fu_1656_p3 = layer10_out_dout[32'd116];

assign p_Result_624_fu_1796_p3 = layer10_out_dout[32'd132];

assign p_Result_627_fu_1936_p3 = layer10_out_dout[32'd148];

assign p_Result_630_fu_2076_p3 = layer10_out_dout[32'd164];

assign p_Result_633_fu_2216_p3 = layer10_out_dout[32'd180];

assign p_Result_636_fu_2356_p3 = layer10_out_dout[32'd196];

assign p_Result_639_fu_2496_p3 = layer10_out_dout[32'd212];

assign p_Result_642_fu_2636_p3 = layer10_out_dout[32'd228];

assign p_Result_645_fu_2776_p3 = layer10_out_dout[32'd244];

assign p_Result_648_fu_2916_p3 = layer10_out_dout[32'd260];

assign p_Result_651_fu_3056_p3 = layer10_out_dout[32'd276];

assign p_Result_654_fu_3196_p3 = layer10_out_dout[32'd292];

assign p_Result_657_fu_3336_p3 = layer10_out_dout[32'd308];

assign p_Result_660_fu_3476_p3 = layer10_out_dout[32'd324];

assign p_Result_663_fu_3616_p3 = layer10_out_dout[32'd340];

assign p_Result_666_fu_3756_p3 = layer10_out_dout[32'd356];

assign p_Result_669_fu_3896_p3 = layer10_out_dout[32'd372];

assign p_Result_670_fu_690_p3 = layer10_out_dout[32'd3];

assign p_Result_671_fu_708_p3 = layer10_out_dout[32'd9];

assign p_Result_672_fu_824_p3 = layer10_out_dout[32'd19];

assign p_Result_673_fu_848_p3 = layer10_out_dout[32'd25];

assign p_Result_674_fu_964_p3 = layer10_out_dout[32'd35];

assign p_Result_675_fu_988_p3 = layer10_out_dout[32'd41];

assign p_Result_676_fu_1104_p3 = layer10_out_dout[32'd51];

assign p_Result_677_fu_1128_p3 = layer10_out_dout[32'd57];

assign p_Result_678_fu_1244_p3 = layer10_out_dout[32'd67];

assign p_Result_679_fu_1268_p3 = layer10_out_dout[32'd73];

assign p_Result_680_fu_1384_p3 = layer10_out_dout[32'd83];

assign p_Result_681_fu_1408_p3 = layer10_out_dout[32'd89];

assign p_Result_682_fu_1524_p3 = layer10_out_dout[32'd99];

assign p_Result_683_fu_1548_p3 = layer10_out_dout[32'd105];

assign p_Result_684_fu_1664_p3 = layer10_out_dout[32'd115];

assign p_Result_685_fu_1688_p3 = layer10_out_dout[32'd121];

assign p_Result_686_fu_1804_p3 = layer10_out_dout[32'd131];

assign p_Result_687_fu_1828_p3 = layer10_out_dout[32'd137];

assign p_Result_688_fu_1944_p3 = layer10_out_dout[32'd147];

assign p_Result_689_fu_1968_p3 = layer10_out_dout[32'd153];

assign p_Result_690_fu_2084_p3 = layer10_out_dout[32'd163];

assign p_Result_691_fu_2108_p3 = layer10_out_dout[32'd169];

assign p_Result_692_fu_2224_p3 = layer10_out_dout[32'd179];

assign p_Result_693_fu_2248_p3 = layer10_out_dout[32'd185];

assign p_Result_694_fu_2364_p3 = layer10_out_dout[32'd195];

assign p_Result_695_fu_2388_p3 = layer10_out_dout[32'd201];

assign p_Result_696_fu_2504_p3 = layer10_out_dout[32'd211];

assign p_Result_697_fu_2528_p3 = layer10_out_dout[32'd217];

assign p_Result_698_fu_2644_p3 = layer10_out_dout[32'd227];

assign p_Result_699_fu_2668_p3 = layer10_out_dout[32'd233];

assign p_Result_700_fu_2784_p3 = layer10_out_dout[32'd243];

assign p_Result_701_fu_2808_p3 = layer10_out_dout[32'd249];

assign p_Result_702_fu_2924_p3 = layer10_out_dout[32'd259];

assign p_Result_703_fu_2948_p3 = layer10_out_dout[32'd265];

assign p_Result_704_fu_3064_p3 = layer10_out_dout[32'd275];

assign p_Result_705_fu_3088_p3 = layer10_out_dout[32'd281];

assign p_Result_706_fu_3204_p3 = layer10_out_dout[32'd291];

assign p_Result_707_fu_3228_p3 = layer10_out_dout[32'd297];

assign p_Result_708_fu_3344_p3 = layer10_out_dout[32'd307];

assign p_Result_709_fu_3368_p3 = layer10_out_dout[32'd313];

assign p_Result_710_fu_3484_p3 = layer10_out_dout[32'd323];

assign p_Result_711_fu_3508_p3 = layer10_out_dout[32'd329];

assign p_Result_712_fu_3624_p3 = layer10_out_dout[32'd339];

assign p_Result_713_fu_3648_p3 = layer10_out_dout[32'd345];

assign p_Result_714_fu_3764_p3 = layer10_out_dout[32'd355];

assign p_Result_715_fu_3788_p3 = layer10_out_dout[32'd361];

assign p_Result_716_fu_3904_p3 = layer10_out_dout[32'd371];

assign p_Result_717_fu_3928_p3 = layer10_out_dout[32'd377];

assign p_Result_s_fu_682_p3 = layer10_out_dout[32'd4];

assign p_Val2_100_fu_546_p4 = {{layer10_out_dout[175:160]}};

assign p_Val2_101_fu_556_p4 = {{layer10_out_dout[191:176]}};

assign p_Val2_102_fu_566_p4 = {{layer10_out_dout[207:192]}};

assign p_Val2_103_fu_576_p4 = {{layer10_out_dout[223:208]}};

assign p_Val2_104_fu_586_p4 = {{layer10_out_dout[239:224]}};

assign p_Val2_105_fu_596_p4 = {{layer10_out_dout[255:240]}};

assign p_Val2_106_fu_606_p4 = {{layer10_out_dout[271:256]}};

assign p_Val2_107_fu_616_p4 = {{layer10_out_dout[287:272]}};

assign p_Val2_108_fu_626_p4 = {{layer10_out_dout[303:288]}};

assign p_Val2_109_fu_636_p4 = {{layer10_out_dout[319:304]}};

assign p_Val2_110_fu_646_p4 = {{layer10_out_dout[335:320]}};

assign p_Val2_111_fu_656_p4 = {{layer10_out_dout[351:336]}};

assign p_Val2_168_fu_446_p4 = {{layer10_out_dout[383:368]}};

assign p_Val2_169_fu_486_p4 = {{layer10_out_dout[79:64]}};

assign p_Val2_170_fu_672_p4 = {{layer10_out_dout[9:4]}};

assign p_Val2_171_fu_806_p4 = {{layer10_out_dout[25:20]}};

assign p_Val2_172_fu_946_p4 = {{layer10_out_dout[41:36]}};

assign p_Val2_173_fu_1086_p4 = {{layer10_out_dout[57:52]}};

assign p_Val2_174_fu_1226_p4 = {{layer10_out_dout[73:68]}};

assign p_Val2_175_fu_1366_p4 = {{layer10_out_dout[89:84]}};

assign p_Val2_176_fu_1506_p4 = {{layer10_out_dout[105:100]}};

assign p_Val2_177_fu_1646_p4 = {{layer10_out_dout[121:116]}};

assign p_Val2_178_fu_1786_p4 = {{layer10_out_dout[137:132]}};

assign p_Val2_179_fu_1926_p4 = {{layer10_out_dout[153:148]}};

assign p_Val2_180_fu_2066_p4 = {{layer10_out_dout[169:164]}};

assign p_Val2_181_fu_2206_p4 = {{layer10_out_dout[185:180]}};

assign p_Val2_182_fu_2346_p4 = {{layer10_out_dout[201:196]}};

assign p_Val2_183_fu_2486_p4 = {{layer10_out_dout[217:212]}};

assign p_Val2_184_fu_2626_p4 = {{layer10_out_dout[233:228]}};

assign p_Val2_185_fu_2766_p4 = {{layer10_out_dout[249:244]}};

assign p_Val2_186_fu_2906_p4 = {{layer10_out_dout[265:260]}};

assign p_Val2_187_fu_3046_p4 = {{layer10_out_dout[281:276]}};

assign p_Val2_188_fu_3186_p4 = {{layer10_out_dout[297:292]}};

assign p_Val2_189_fu_3326_p4 = {{layer10_out_dout[313:308]}};

assign p_Val2_190_fu_3466_p4 = {{layer10_out_dout[329:324]}};

assign p_Val2_191_fu_3606_p4 = {{layer10_out_dout[345:340]}};

assign p_Val2_240_fu_732_p2 = (p_Val2_170_fu_672_p4 + zext_ln377_fu_728_p1);

assign p_Val2_242_fu_872_p2 = (p_Val2_171_fu_806_p4 + zext_ln377_105_fu_868_p1);

assign p_Val2_244_fu_1012_p2 = (p_Val2_172_fu_946_p4 + zext_ln377_106_fu_1008_p1);

assign p_Val2_246_fu_1152_p2 = (p_Val2_173_fu_1086_p4 + zext_ln377_107_fu_1148_p1);

assign p_Val2_247_fu_1292_p2 = (p_Val2_174_fu_1226_p4 + zext_ln377_108_fu_1288_p1);

assign p_Val2_248_fu_1432_p2 = (p_Val2_175_fu_1366_p4 + zext_ln377_109_fu_1428_p1);

assign p_Val2_249_fu_1572_p2 = (p_Val2_176_fu_1506_p4 + zext_ln377_110_fu_1568_p1);

assign p_Val2_250_fu_1712_p2 = (p_Val2_177_fu_1646_p4 + zext_ln377_111_fu_1708_p1);

assign p_Val2_251_fu_1852_p2 = (p_Val2_178_fu_1786_p4 + zext_ln377_112_fu_1848_p1);

assign p_Val2_252_fu_1992_p2 = (p_Val2_179_fu_1926_p4 + zext_ln377_113_fu_1988_p1);

assign p_Val2_253_fu_2132_p2 = (p_Val2_180_fu_2066_p4 + zext_ln377_114_fu_2128_p1);

assign p_Val2_254_fu_2272_p2 = (p_Val2_181_fu_2206_p4 + zext_ln377_115_fu_2268_p1);

assign p_Val2_255_fu_2412_p2 = (p_Val2_182_fu_2346_p4 + zext_ln377_116_fu_2408_p1);

assign p_Val2_256_fu_2552_p2 = (p_Val2_183_fu_2486_p4 + zext_ln377_117_fu_2548_p1);

assign p_Val2_257_fu_2692_p2 = (p_Val2_184_fu_2626_p4 + zext_ln377_118_fu_2688_p1);

assign p_Val2_258_fu_2832_p2 = (p_Val2_185_fu_2766_p4 + zext_ln377_119_fu_2828_p1);

assign p_Val2_259_fu_2972_p2 = (p_Val2_186_fu_2906_p4 + zext_ln377_120_fu_2968_p1);

assign p_Val2_260_fu_3112_p2 = (p_Val2_187_fu_3046_p4 + zext_ln377_121_fu_3108_p1);

assign p_Val2_261_fu_3252_p2 = (p_Val2_188_fu_3186_p4 + zext_ln377_122_fu_3248_p1);

assign p_Val2_262_fu_3392_p2 = (p_Val2_189_fu_3326_p4 + zext_ln377_123_fu_3388_p1);

assign p_Val2_263_fu_3532_p2 = (p_Val2_190_fu_3466_p4 + zext_ln377_124_fu_3528_p1);

assign p_Val2_264_fu_3672_p2 = (p_Val2_191_fu_3606_p4 + zext_ln377_125_fu_3668_p1);

assign p_Val2_265_fu_436_p4 = {{layer10_out_dout[367:352]}};

assign p_Val2_266_fu_3746_p4 = {{layer10_out_dout[361:356]}};

assign p_Val2_267_fu_3812_p2 = (p_Val2_266_fu_3746_p4 + zext_ln377_126_fu_3808_p1);

assign p_Val2_268_fu_3886_p4 = {{layer10_out_dout[377:372]}};

assign p_Val2_269_fu_3952_p2 = (p_Val2_268_fu_3886_p4 + zext_ln377_127_fu_3948_p1);

assign p_Val2_95_fu_496_p4 = {{layer10_out_dout[95:80]}};

assign p_Val2_96_fu_506_p4 = {{layer10_out_dout[111:96]}};

assign p_Val2_97_fu_516_p4 = {{layer10_out_dout[127:112]}};

assign p_Val2_98_fu_526_p4 = {{layer10_out_dout[143:128]}};

assign p_Val2_99_fu_536_p4 = {{layer10_out_dout[159:144]}};

assign r_105_fu_842_p2 = ((tmp_207_fu_832_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_106_fu_982_p2 = ((tmp_209_fu_972_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_107_fu_1122_p2 = ((tmp_211_fu_1112_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_108_fu_1262_p2 = ((tmp_fu_1252_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_109_fu_1402_p2 = ((tmp_214_fu_1392_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_110_fu_1542_p2 = ((tmp_216_fu_1532_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_111_fu_1682_p2 = ((tmp_218_fu_1672_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_112_fu_1822_p2 = ((tmp_220_fu_1812_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_113_fu_1962_p2 = ((tmp_222_fu_1952_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_114_fu_2102_p2 = ((tmp_224_fu_2092_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_115_fu_2242_p2 = ((tmp_226_fu_2232_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_116_fu_2382_p2 = ((tmp_228_fu_2372_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_117_fu_2522_p2 = ((tmp_230_fu_2512_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_118_fu_2662_p2 = ((tmp_232_fu_2652_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_119_fu_2802_p2 = ((tmp_234_fu_2792_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_120_fu_2942_p2 = ((tmp_236_fu_2932_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_121_fu_3082_p2 = ((tmp_238_fu_3072_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_122_fu_3222_p2 = ((tmp_240_fu_3212_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_123_fu_3362_p2 = ((tmp_242_fu_3352_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_124_fu_3502_p2 = ((tmp_244_fu_3492_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_125_fu_3642_p2 = ((tmp_246_fu_3632_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_126_fu_3782_p2 = ((tmp_248_fu_3772_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_127_fu_3922_p2 = ((tmp_250_fu_3912_p4 != 3'd0) ? 1'b1 : 1'b0);

assign r_fu_702_p2 = ((trunc_ln828_fu_698_p1 != 3'd0) ? 1'b1 : 1'b0);

assign select_ln1649_105_fu_2052_p3 = ((icmp_ln1649_113_fu_1920_p2[0:0] == 1'b1) ? select_ln302_105_fu_2044_p3 : 6'd0);

assign select_ln1649_106_fu_2192_p3 = ((icmp_ln1649_114_fu_2060_p2[0:0] == 1'b1) ? select_ln302_106_fu_2184_p3 : 6'd0);

assign select_ln1649_107_fu_2332_p3 = ((icmp_ln1649_115_fu_2200_p2[0:0] == 1'b1) ? select_ln302_107_fu_2324_p3 : 6'd0);

assign select_ln1649_108_fu_2472_p3 = ((icmp_ln1649_116_fu_2340_p2[0:0] == 1'b1) ? select_ln302_108_fu_2464_p3 : 6'd0);

assign select_ln1649_109_fu_2612_p3 = ((icmp_ln1649_117_fu_2480_p2[0:0] == 1'b1) ? select_ln302_109_fu_2604_p3 : 6'd0);

assign select_ln1649_110_fu_2752_p3 = ((icmp_ln1649_118_fu_2620_p2[0:0] == 1'b1) ? select_ln302_110_fu_2744_p3 : 6'd0);

assign select_ln1649_111_fu_2892_p3 = ((icmp_ln1649_119_fu_2760_p2[0:0] == 1'b1) ? select_ln302_111_fu_2884_p3 : 6'd0);

assign select_ln1649_112_fu_3032_p3 = ((icmp_ln1649_120_fu_2900_p2[0:0] == 1'b1) ? select_ln302_112_fu_3024_p3 : 6'd0);

assign select_ln1649_113_fu_3172_p3 = ((icmp_ln1649_121_fu_3040_p2[0:0] == 1'b1) ? select_ln302_113_fu_3164_p3 : 6'd0);

assign select_ln1649_114_fu_3312_p3 = ((icmp_ln1649_122_fu_3180_p2[0:0] == 1'b1) ? select_ln302_114_fu_3304_p3 : 6'd0);

assign select_ln1649_115_fu_3452_p3 = ((icmp_ln1649_123_fu_3320_p2[0:0] == 1'b1) ? select_ln302_115_fu_3444_p3 : 6'd0);

assign select_ln1649_116_fu_3592_p3 = ((icmp_ln1649_124_fu_3460_p2[0:0] == 1'b1) ? select_ln302_116_fu_3584_p3 : 6'd0);

assign select_ln1649_117_fu_3732_p3 = ((icmp_ln1649_125_fu_3600_p2[0:0] == 1'b1) ? select_ln302_117_fu_3724_p3 : 6'd0);

assign select_ln1649_118_fu_3872_p3 = ((icmp_ln1649_126_fu_3740_p2[0:0] == 1'b1) ? select_ln302_118_fu_3864_p3 : 6'd0);

assign select_ln1649_119_fu_4012_p3 = ((icmp_ln1649_127_fu_3880_p2[0:0] == 1'b1) ? select_ln302_119_fu_4004_p3 : 6'd0);

assign select_ln1649_fu_1912_p3 = ((icmp_ln1649_112_fu_1780_p2[0:0] == 1'b1) ? select_ln302_fu_1904_p3 : 6'd0);

assign select_ln302_105_fu_2044_p3 = ((deleted_zeros_113_fu_2036_p3[0:0] == 1'b1) ? p_Val2_252_fu_1992_p2 : 6'd63);

assign select_ln302_106_fu_2184_p3 = ((deleted_zeros_114_fu_2176_p3[0:0] == 1'b1) ? p_Val2_253_fu_2132_p2 : 6'd63);

assign select_ln302_107_fu_2324_p3 = ((deleted_zeros_115_fu_2316_p3[0:0] == 1'b1) ? p_Val2_254_fu_2272_p2 : 6'd63);

assign select_ln302_108_fu_2464_p3 = ((deleted_zeros_116_fu_2456_p3[0:0] == 1'b1) ? p_Val2_255_fu_2412_p2 : 6'd63);

assign select_ln302_109_fu_2604_p3 = ((deleted_zeros_117_fu_2596_p3[0:0] == 1'b1) ? p_Val2_256_fu_2552_p2 : 6'd63);

assign select_ln302_110_fu_2744_p3 = ((deleted_zeros_118_fu_2736_p3[0:0] == 1'b1) ? p_Val2_257_fu_2692_p2 : 6'd63);

assign select_ln302_111_fu_2884_p3 = ((deleted_zeros_119_fu_2876_p3[0:0] == 1'b1) ? p_Val2_258_fu_2832_p2 : 6'd63);

assign select_ln302_112_fu_3024_p3 = ((deleted_zeros_120_fu_3016_p3[0:0] == 1'b1) ? p_Val2_259_fu_2972_p2 : 6'd63);

assign select_ln302_113_fu_3164_p3 = ((deleted_zeros_121_fu_3156_p3[0:0] == 1'b1) ? p_Val2_260_fu_3112_p2 : 6'd63);

assign select_ln302_114_fu_3304_p3 = ((deleted_zeros_122_fu_3296_p3[0:0] == 1'b1) ? p_Val2_261_fu_3252_p2 : 6'd63);

assign select_ln302_115_fu_3444_p3 = ((deleted_zeros_123_fu_3436_p3[0:0] == 1'b1) ? p_Val2_262_fu_3392_p2 : 6'd63);

assign select_ln302_116_fu_3584_p3 = ((deleted_zeros_124_fu_3576_p3[0:0] == 1'b1) ? p_Val2_263_fu_3532_p2 : 6'd63);

assign select_ln302_117_fu_3724_p3 = ((deleted_zeros_125_fu_3716_p3[0:0] == 1'b1) ? p_Val2_264_fu_3672_p2 : 6'd63);

assign select_ln302_118_fu_3864_p3 = ((deleted_zeros_126_fu_3856_p3[0:0] == 1'b1) ? p_Val2_267_fu_3812_p2 : 6'd63);

assign select_ln302_119_fu_4004_p3 = ((deleted_zeros_127_fu_3996_p3[0:0] == 1'b1) ? p_Val2_269_fu_3952_p2 : 6'd63);

assign select_ln302_fu_1904_p3 = ((deleted_zeros_112_fu_1896_p3[0:0] == 1'b1) ? p_Val2_251_fu_1852_p2 : 6'd63);

assign select_ln888_105_fu_908_p3 = ((tmp_558_fu_900_p3[0:0] == 1'b1) ? Range1_all_zeros_105_fu_894_p2 : Range1_all_ones_105_fu_888_p2);

assign select_ln888_106_fu_1048_p3 = ((tmp_562_fu_1040_p3[0:0] == 1'b1) ? Range1_all_zeros_106_fu_1034_p2 : Range1_all_ones_106_fu_1028_p2);

assign select_ln888_107_fu_1188_p3 = ((tmp_566_fu_1180_p3[0:0] == 1'b1) ? Range1_all_zeros_107_fu_1174_p2 : Range1_all_ones_107_fu_1168_p2);

assign select_ln888_108_fu_1328_p3 = ((tmp_570_fu_1320_p3[0:0] == 1'b1) ? Range1_all_zeros_108_fu_1314_p2 : Range1_all_ones_108_fu_1308_p2);

assign select_ln888_109_fu_1468_p3 = ((tmp_574_fu_1460_p3[0:0] == 1'b1) ? Range1_all_zeros_109_fu_1454_p2 : Range1_all_ones_109_fu_1448_p2);

assign select_ln888_110_fu_1608_p3 = ((tmp_578_fu_1600_p3[0:0] == 1'b1) ? Range1_all_zeros_110_fu_1594_p2 : Range1_all_ones_110_fu_1588_p2);

assign select_ln888_111_fu_1748_p3 = ((tmp_582_fu_1740_p3[0:0] == 1'b1) ? Range1_all_zeros_111_fu_1734_p2 : Range1_all_ones_111_fu_1728_p2);

assign select_ln888_112_fu_1888_p3 = ((tmp_586_fu_1880_p3[0:0] == 1'b1) ? Range1_all_zeros_112_fu_1874_p2 : Range1_all_ones_112_fu_1868_p2);

assign select_ln888_113_fu_2028_p3 = ((tmp_590_fu_2020_p3[0:0] == 1'b1) ? Range1_all_zeros_113_fu_2014_p2 : Range1_all_ones_113_fu_2008_p2);

assign select_ln888_114_fu_2168_p3 = ((tmp_594_fu_2160_p3[0:0] == 1'b1) ? Range1_all_zeros_114_fu_2154_p2 : Range1_all_ones_114_fu_2148_p2);

assign select_ln888_115_fu_2308_p3 = ((tmp_598_fu_2300_p3[0:0] == 1'b1) ? Range1_all_zeros_115_fu_2294_p2 : Range1_all_ones_115_fu_2288_p2);

assign select_ln888_116_fu_2448_p3 = ((tmp_602_fu_2440_p3[0:0] == 1'b1) ? Range1_all_zeros_116_fu_2434_p2 : Range1_all_ones_116_fu_2428_p2);

assign select_ln888_117_fu_2588_p3 = ((tmp_606_fu_2580_p3[0:0] == 1'b1) ? Range1_all_zeros_117_fu_2574_p2 : Range1_all_ones_117_fu_2568_p2);

assign select_ln888_118_fu_2728_p3 = ((tmp_610_fu_2720_p3[0:0] == 1'b1) ? Range1_all_zeros_118_fu_2714_p2 : Range1_all_ones_118_fu_2708_p2);

assign select_ln888_119_fu_2868_p3 = ((tmp_614_fu_2860_p3[0:0] == 1'b1) ? Range1_all_zeros_119_fu_2854_p2 : Range1_all_ones_119_fu_2848_p2);

assign select_ln888_120_fu_3008_p3 = ((tmp_618_fu_3000_p3[0:0] == 1'b1) ? Range1_all_zeros_120_fu_2994_p2 : Range1_all_ones_120_fu_2988_p2);

assign select_ln888_121_fu_3148_p3 = ((tmp_622_fu_3140_p3[0:0] == 1'b1) ? Range1_all_zeros_121_fu_3134_p2 : Range1_all_ones_121_fu_3128_p2);

assign select_ln888_122_fu_3288_p3 = ((tmp_626_fu_3280_p3[0:0] == 1'b1) ? Range1_all_zeros_122_fu_3274_p2 : Range1_all_ones_122_fu_3268_p2);

assign select_ln888_123_fu_3428_p3 = ((tmp_630_fu_3420_p3[0:0] == 1'b1) ? Range1_all_zeros_123_fu_3414_p2 : Range1_all_ones_123_fu_3408_p2);

assign select_ln888_124_fu_3568_p3 = ((tmp_634_fu_3560_p3[0:0] == 1'b1) ? Range1_all_zeros_124_fu_3554_p2 : Range1_all_ones_124_fu_3548_p2);

assign select_ln888_125_fu_3708_p3 = ((tmp_638_fu_3700_p3[0:0] == 1'b1) ? Range1_all_zeros_125_fu_3694_p2 : Range1_all_ones_125_fu_3688_p2);

assign select_ln888_126_fu_3848_p3 = ((tmp_642_fu_3840_p3[0:0] == 1'b1) ? Range1_all_zeros_126_fu_3834_p2 : Range1_all_ones_126_fu_3828_p2);

assign select_ln888_127_fu_3988_p3 = ((tmp_646_fu_3980_p3[0:0] == 1'b1) ? Range1_all_zeros_127_fu_3974_p2 : Range1_all_ones_127_fu_3968_p2);

assign select_ln888_fu_768_p3 = ((tmp_554_fu_760_p3[0:0] == 1'b1) ? Range1_all_zeros_fu_754_p2 : Range1_all_ones_fu_748_p2);

assign start_out = real_start;

assign tmp_207_fu_832_p4 = {{layer10_out_dout[18:16]}};

assign tmp_208_fu_878_p4 = {{layer10_out_dout[31:26]}};

assign tmp_209_fu_972_p4 = {{layer10_out_dout[34:32]}};

assign tmp_210_fu_1018_p4 = {{layer10_out_dout[47:42]}};

assign tmp_211_fu_1112_p4 = {{layer10_out_dout[50:48]}};

assign tmp_212_fu_1158_p4 = {{layer10_out_dout[63:58]}};

assign tmp_213_fu_1298_p4 = {{layer10_out_dout[79:74]}};

assign tmp_214_fu_1392_p4 = {{layer10_out_dout[82:80]}};

assign tmp_215_fu_1438_p4 = {{layer10_out_dout[95:90]}};

assign tmp_216_fu_1532_p4 = {{layer10_out_dout[98:96]}};

assign tmp_217_fu_1578_p4 = {{layer10_out_dout[111:106]}};

assign tmp_218_fu_1672_p4 = {{layer10_out_dout[114:112]}};

assign tmp_219_fu_1718_p4 = {{layer10_out_dout[127:122]}};

assign tmp_220_fu_1812_p4 = {{layer10_out_dout[130:128]}};

assign tmp_221_fu_1858_p4 = {{layer10_out_dout[143:138]}};

assign tmp_222_fu_1952_p4 = {{layer10_out_dout[146:144]}};

assign tmp_223_fu_1998_p4 = {{layer10_out_dout[159:154]}};

assign tmp_224_fu_2092_p4 = {{layer10_out_dout[162:160]}};

assign tmp_225_fu_2138_p4 = {{layer10_out_dout[175:170]}};

assign tmp_226_fu_2232_p4 = {{layer10_out_dout[178:176]}};

assign tmp_227_fu_2278_p4 = {{layer10_out_dout[191:186]}};

assign tmp_228_fu_2372_p4 = {{layer10_out_dout[194:192]}};

assign tmp_229_fu_2418_p4 = {{layer10_out_dout[207:202]}};

assign tmp_230_fu_2512_p4 = {{layer10_out_dout[210:208]}};

assign tmp_231_fu_2558_p4 = {{layer10_out_dout[223:218]}};

assign tmp_232_fu_2652_p4 = {{layer10_out_dout[226:224]}};

assign tmp_233_fu_2698_p4 = {{layer10_out_dout[239:234]}};

assign tmp_234_fu_2792_p4 = {{layer10_out_dout[242:240]}};

assign tmp_235_fu_2838_p4 = {{layer10_out_dout[255:250]}};

assign tmp_236_fu_2932_p4 = {{layer10_out_dout[258:256]}};

assign tmp_237_fu_2978_p4 = {{layer10_out_dout[271:266]}};

assign tmp_238_fu_3072_p4 = {{layer10_out_dout[274:272]}};

assign tmp_239_fu_3118_p4 = {{layer10_out_dout[287:282]}};

assign tmp_240_fu_3212_p4 = {{layer10_out_dout[290:288]}};

assign tmp_241_fu_3258_p4 = {{layer10_out_dout[303:298]}};

assign tmp_242_fu_3352_p4 = {{layer10_out_dout[306:304]}};

assign tmp_243_fu_3398_p4 = {{layer10_out_dout[319:314]}};

assign tmp_244_fu_3492_p4 = {{layer10_out_dout[322:320]}};

assign tmp_245_fu_3538_p4 = {{layer10_out_dout[335:330]}};

assign tmp_246_fu_3632_p4 = {{layer10_out_dout[338:336]}};

assign tmp_247_fu_3678_p4 = {{layer10_out_dout[351:346]}};

assign tmp_248_fu_3772_p4 = {{layer10_out_dout[354:352]}};

assign tmp_249_fu_3818_p4 = {{layer10_out_dout[367:362]}};

assign tmp_250_fu_3912_p4 = {{layer10_out_dout[370:368]}};

assign tmp_251_fu_3958_p4 = {{layer10_out_dout[383:378]}};

assign tmp_554_fu_760_p3 = p_Val2_240_fu_732_p2[32'd5];

assign tmp_558_fu_900_p3 = p_Val2_242_fu_872_p2[32'd5];

assign tmp_562_fu_1040_p3 = p_Val2_244_fu_1012_p2[32'd5];

assign tmp_566_fu_1180_p3 = p_Val2_246_fu_1152_p2[32'd5];

assign tmp_570_fu_1320_p3 = p_Val2_247_fu_1292_p2[32'd5];

assign tmp_574_fu_1460_p3 = p_Val2_248_fu_1432_p2[32'd5];

assign tmp_578_fu_1600_p3 = p_Val2_249_fu_1572_p2[32'd5];

assign tmp_582_fu_1740_p3 = p_Val2_250_fu_1712_p2[32'd5];

assign tmp_586_fu_1880_p3 = p_Val2_251_fu_1852_p2[32'd5];

assign tmp_590_fu_2020_p3 = p_Val2_252_fu_1992_p2[32'd5];

assign tmp_594_fu_2160_p3 = p_Val2_253_fu_2132_p2[32'd5];

assign tmp_598_fu_2300_p3 = p_Val2_254_fu_2272_p2[32'd5];

assign tmp_602_fu_2440_p3 = p_Val2_255_fu_2412_p2[32'd5];

assign tmp_606_fu_2580_p3 = p_Val2_256_fu_2552_p2[32'd5];

assign tmp_610_fu_2720_p3 = p_Val2_257_fu_2692_p2[32'd5];

assign tmp_614_fu_2860_p3 = p_Val2_258_fu_2832_p2[32'd5];

assign tmp_618_fu_3000_p3 = p_Val2_259_fu_2972_p2[32'd5];

assign tmp_622_fu_3140_p3 = p_Val2_260_fu_3112_p2[32'd5];

assign tmp_626_fu_3280_p3 = p_Val2_261_fu_3252_p2[32'd5];

assign tmp_630_fu_3420_p3 = p_Val2_262_fu_3392_p2[32'd5];

assign tmp_634_fu_3560_p3 = p_Val2_263_fu_3532_p2[32'd5];

assign tmp_638_fu_3700_p3 = p_Val2_264_fu_3672_p2[32'd5];

assign tmp_642_fu_3840_p3 = p_Val2_267_fu_3812_p2[32'd5];

assign tmp_646_fu_3980_p3 = p_Val2_269_fu_3952_p2[32'd5];

assign tmp_fu_1252_p4 = {{layer10_out_dout[66:64]}};

assign tmp_s_fu_738_p4 = {{layer10_out_dout[15:10]}};

assign trunc_ln828_fu_698_p1 = layer10_out_dout[2:0];

assign zext_ln377_105_fu_868_p1 = and_ln374_105_fu_862_p2;

assign zext_ln377_106_fu_1008_p1 = and_ln374_106_fu_1002_p2;

assign zext_ln377_107_fu_1148_p1 = and_ln374_107_fu_1142_p2;

assign zext_ln377_108_fu_1288_p1 = and_ln374_108_fu_1282_p2;

assign zext_ln377_109_fu_1428_p1 = and_ln374_109_fu_1422_p2;

assign zext_ln377_110_fu_1568_p1 = and_ln374_110_fu_1562_p2;

assign zext_ln377_111_fu_1708_p1 = and_ln374_111_fu_1702_p2;

assign zext_ln377_112_fu_1848_p1 = and_ln374_112_fu_1842_p2;

assign zext_ln377_113_fu_1988_p1 = and_ln374_113_fu_1982_p2;

assign zext_ln377_114_fu_2128_p1 = and_ln374_114_fu_2122_p2;

assign zext_ln377_115_fu_2268_p1 = and_ln374_115_fu_2262_p2;

assign zext_ln377_116_fu_2408_p1 = and_ln374_116_fu_2402_p2;

assign zext_ln377_117_fu_2548_p1 = and_ln374_117_fu_2542_p2;

assign zext_ln377_118_fu_2688_p1 = and_ln374_118_fu_2682_p2;

assign zext_ln377_119_fu_2828_p1 = and_ln374_119_fu_2822_p2;

assign zext_ln377_120_fu_2968_p1 = and_ln374_120_fu_2962_p2;

assign zext_ln377_121_fu_3108_p1 = and_ln374_121_fu_3102_p2;

assign zext_ln377_122_fu_3248_p1 = and_ln374_122_fu_3242_p2;

assign zext_ln377_123_fu_3388_p1 = and_ln374_123_fu_3382_p2;

assign zext_ln377_124_fu_3528_p1 = and_ln374_124_fu_3522_p2;

assign zext_ln377_125_fu_3668_p1 = and_ln374_125_fu_3662_p2;

assign zext_ln377_126_fu_3808_p1 = and_ln374_126_fu_3802_p2;

assign zext_ln377_127_fu_3948_p1 = and_ln374_127_fu_3942_p2;

assign zext_ln377_fu_728_p1 = and_ln374_fu_722_p2;

endmodule //kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s
