$version Generated by Yosys-SMTBMC $end
$timescale 1ns $end
$var integer 32 t smt_step $end
$var event 1 ! smt_clock $end
$scope module fifo_async $end
$var wire 1 n0 f_addr_valid $end
$var wire 1 n1 f_both_in_fifo $end
$var wire 4 n2 f_const_addr $end
$var wire 2 n3 f_const_first $end
$var wire 2 n4 f_const_next $end
$var wire 5 n5 f_const_next_addr $end
$var wire 5 n6 f_fill $end
$var wire 1 n7 f_first_in_fifo $end
$var wire 1 n8 f_next_valid $end
$var wire 1 n9 f_past_valid_gbl $end
$var wire 1 n10 f_past_valid_rd $end
$var wire 1 n11 f_past_valid_wr $end
$var wire 5 n12 f_r1w_wbin $end
$var wire 5 n13 f_r2w_fill $end
$var wire 5 n14 f_r2w_wbin $end
$var wire 5 n15 f_rclk_count $end
$var wire 5 n16 f_rclk_step $end
$var wire 1 n17 f_read_first $end
$var wire 1 n18 f_read_second $end
$var wire 1 n19 f_second_in_fifo $end
$var wire 5 n20 f_w1r_rbin $end
$var wire 5 n21 f_w2r_fill $end
$var wire 5 n22 f_w2r_rbin $end
$var wire 1 n23 f_wait_for_first_read $end
$var wire 1 n24 f_wait_for_second_read $end
$var wire 5 n25 f_wclk_count $end
$var wire 5 n26 f_wclk_step $end
$var wire 1 n27 i_rclk $end
$var wire 1 n28 i_rd $end
$var wire 1 n29 i_rrstn $end
$var wire 1 n30 i_wclk $end
$var wire 2 n31 i_wdata $end
$var wire 1 n32 i_wr $end
$var wire 1 n33 i_wrstn $end
$var wire 2 n54 mem<0> $end
$var wire 2 n53 mem<1> $end
$var wire 2 n34 o_rdata $end
$var wire 1 n35 o_rempty $end
$var wire 1 n36 o_wfull $end
$var wire 4 n37 raddr $end
$var wire 5 n38 rbin $end
$var wire 5 n39 rbinnext $end
$var wire 1 n40 rempty_val $end
$var wire 5 n41 rgraynext $end
$var wire 5 n42 rptr $end
$var wire 5 n43 rq1_wptr $end
$var wire 5 n44 rq2_wptr $end
$var wire 4 n45 waddr $end
$var wire 5 n46 wbin $end
$var wire 5 n47 wbinnext $end
$var wire 1 n48 wfull_val $end
$var wire 5 n49 wgraynext $end
$var wire 5 n50 wptr $end
$var wire 5 n51 wq1_rptr $end
$var wire 5 n52 wq2_rptr $end
$upscope $end
$enddefinitions $end
#0
1!
b00000000000000000000000000000000 t
b0 n0
b0 n1
b0000 n2
b00 n3
b00 n4
b00001 n5
b00000 n6
b0 n7
b0 n8
b0 n9
b0 n10
b0 n11
b00000 n12
b00000 n13
b00000 n14
b01000 n15
b11000 n16
b0 n17
b0 n18
b0 n19
b00000 n20
b00000 n21
b00000 n22
b0 n23
b0 n24
b00000 n25
b10000 n26
b0 n27
b0 n28
b1 n29
b0 n30
b00 n31
b0 n32
b1 n33
b00 n34
b1 n35
b0 n36
b0000 n37
b00000 n38
b00000 n39
b1 n40
b00000 n41
b00000 n42
b00000 n43
b00000 n44
b0000 n45
b00000 n46
b00000 n47
b0 n48
b00000 n49
b00000 n50
b00000 n51
b00000 n52
b00 n53
b00 n54
#5
#10
1!
b00000000000000000000000000000001 t
b0 n0
b0 n1
b0000 n2
b00 n3
b00 n4
b00001 n5
b00000 n6
b0 n7
b0 n8
b1 n9
b0 n10
b1 n11
b00000 n12
b00000 n13
b00000 n14
b00000 n15
b11000 n16
b0 n17
b0 n18
b0 n19
b00000 n20
b00000 n21
b00000 n22
b0 n23
b0 n24
b10000 n25
b10000 n26
b0 n27
b0 n28
b1 n29
b1 n30
b00 n31
b0 n32
b0 n33
b00 n34
b1 n35
b0 n36
b0000 n37
b00000 n38
b00000 n39
b1 n40
b00000 n41
b00000 n42
b00000 n43
b00000 n44
b0000 n45
b00000 n46
b00000 n47
b0 n48
b00000 n49
b00000 n50
b00000 n51
b00000 n52
b00 n53
b00 n54
#15
#20
1!
b00000000000000000000000000000010 t
