#Start recording tcl command: 11/4/2020 15:18:31
#Project Location: C:/Users/10352/vhdl-labs/lab4_digital_clock; Project name: digital_clock
prj_project open "C:/Users/10352/vhdl-labs/lab4_digital_clock/digital_clock.ldf"
prj_src remove "C:/Users/10352/vhdl-labs/lab4_digital_clock/digital_clock.vhd"
prj_src add "C:/Users/10352/vhdl-labs/lab4_digital_clock/ClockDivider.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/CycleSampler.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/D595_tb.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/DataTo595.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/digital_clock.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/ModeCtrler.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/RotaryEncoder.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/timeencoder.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/Timer.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/Timer1.vhd" "C:/Users/10352/vhdl-labs/lab4_digital_clock/TopDesign.vhd"
prj_src syn_sim -src "C:/Users/10352/vhdl-labs/lab4_digital_clock/D595_tb.vhd" SimulateOnly
prj_run Synthesis -impl impl1
prj_src remove "C:/Users/10352/vhdl-labs/lab4_digital_clock/digital_clock.vhd"
#Stop recording: 11/13/2020 22:27:19
