<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <description preferredWidth="314" />
  </columns>
 </systemtable>
 <library expandedCategories="Project,Library,Project/My Own IP Cores" />
 <window width="1676" height="923" x="0" y="25" />
 <hdlexample language="VERILOG" />
</preferences>
