Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Softwares/xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ba74e9244a3d462094bdf203d094efa5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_counter_behav xil_defaultlib.tb_counter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Project/basys3/seg7/seg7.srcs/sources_1/new/timer.v" Line 23. Module timer(CNT_MAX=25'b0110001) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer(CNT_MAX=25'b0110001)
Compiling module xil_defaultlib.tb_counter
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_counter_behav
