{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686804525869 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686804525869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 11:48:45 2023 " "Processing started: Thu Jun 15 11:48:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686804525869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686804525869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc_dac -c adc_dac_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc_dac -c adc_dac_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686804525869 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686804526057 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lowpass_2_MHz.v(1811) " "Verilog HDL information at Lowpass_2_MHz.v(1811): always construct contains both blocking and non-blocking assignments" {  } { { "Lowpass_2_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_2_MHz.v" 1811 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686804526089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_2_mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass_2_mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_2_MHz " "Found entity 1: Lowpass_2_MHz" {  } { { "Lowpass_2_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_2_MHz.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Lowpass_1_MHz.v(1812) " "Verilog HDL information at Lowpass_1_MHz.v(1812): always construct contains both blocking and non-blocking assignments" {  } { { "Lowpass_1_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_1_MHz.v" 1812 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1686804526089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lowpass_1_mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file lowpass_1_mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lowpass_1_MHz " "Found entity 1: Lowpass_1_MHz" {  } { { "Lowpass_1_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_1_MHz.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine.v 1 1 " "Found 1 design units, including 1 entities, in source file sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine " "Found entity 1: sine" {  } { { "sine.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/sine.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triangle_wave.v 1 1 " "Found 1 design units, including 1 entities, in source file triangle_wave.v" { { "Info" "ISGN_ENTITY_NAME" "1 triangle_wave " "Found entity 1: triangle_wave" {  } { { "triangle_wave.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/triangle_wave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine90.v 1 1 " "Found 1 design units, including 1 entities, in source file sine90.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine90 " "Found entity 1: sine90" {  } { { "sine90.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/sine90.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_fir_130 " "Found design unit 1: auk_dspip_lib_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/fir_compiler-library/auk_dspip_lib_pkg_fir_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_fir_130 " "Found design unit 1: auk_dspip_math_pkg_fir_130" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526387 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_fir_130-body " "Found design unit 2: auk_dspip_math_pkg_fir_130-body" {  } { { "fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/fir_compiler-library/auk_dspip_math_pkg_fir_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandpass_st.v 1 1 " "Found 1 design units, including 1 entities, in source file bandpass_st.v" { { "Info" "ISGN_ENTITY_NAME" "1 bandpass_st " "Found entity 1: bandpass_st" {  } { { "bandpass_st.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/bandpass_st.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandpass_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bandpass_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bandpass_ast-struct " "Found design unit 1: bandpass_ast-struct" {  } { { "bandpass_ast.vhd" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/bandpass_ast.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""} { "Info" "ISGN_ENTITY_NAME" "1 bandpass_ast " "Found entity 1: bandpass_ast" {  } { { "bandpass_ast.vhd" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/bandpass_ast.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandpass.v 1 1 " "Found 1 design units, including 1 entities, in source file bandpass.v" { { "Info" "ISGN_ENTITY_NAME" "1 bandpass " "Found entity 1: bandpass" {  } { { "bandpass.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/bandpass.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_wave_14bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_wave_14bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_wave_14bit " "Found entity 1: sine_wave_14bit" {  } { { "sine_wave_14bit.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/sine_wave_14bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_dac_top.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_dac_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_dac_top " "Found entity 1: adc_dac_top" {  } { { "adc_dac_top.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/adc_dac_top.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686804526403 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lowpass_2_MHz " "Elaborating entity \"Lowpass_2_MHz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686804526671 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "31 26 0 output_register Lowpass_2_MHz.v(1815) " "Verilog HDL error at Lowpass_2_MHz.v(1815): index 31 cannot fall outside the declared range \[26:0\] for vector \"output_register\"" {  } { { "Lowpass_2_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_2_MHz.v" 1815 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1686804526718 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_register Lowpass_2_MHz.v(1811) " "Verilog HDL Always Construct warning at Lowpass_2_MHz.v(1811): inferring latch(es) for variable \"output_register\", which holds its previous value in one or more paths through the always construct" {  } { { "Lowpass_2_MHz.v" "" { Text "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/Lowpass_2_MHz.v" 1811 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1686804526718 "|Lowpass_2_MHz"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1686804526733 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/output_files/adc_dac_top.map.smsg " "Generated suppressed messages file F:/Heavy_Software/Quartus_Prime_13.1/quartus/proyek/output_files/adc_dac_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1686804526796 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686804526828 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 15 11:48:46 2023 " "Processing ended: Thu Jun 15 11:48:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686804526828 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686804526828 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686804526828 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686804526828 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686804527392 ""}
