# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../floating.srcs/sources_1/new/cla24bit.vhd" \
"../../../../floating.srcs/sources_1/new/cla4bit.vhd" \
"../../../../floating.srcs/sources_1/new/cla8bit.vhd" \
"../../../../floating.srcs/sources_1/new/floatingPointMultiplication.vhd" \
"../../../../floating.srcs/sources_1/new/modul1.vhd" \
"../../../../floating.srcs/sources_1/new/modul3.vhd" \
"../../../../floating.srcs/sources_1/new/modul4.vhd" \
"../../../../floating.srcs/sources_1/new/modul5.vhd" \
"../../../../floating.srcs/sources_1/new/multiplication.vhd" \
"../../../../floating.srcs/sources_1/new/registrer.vhd" \
"../../../../floating.srcs/sim_1/new/TEST.vhd" \

# Do not sort compile order
nosort
