vendor_name = ModelSim
source_file = 1, C:/Prj/test/test.vhd
source_file = 1, C:/Prj/test/db/test.cbx.xml
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.0sp2/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test
instance = comp, \Add0~4\, Add0~4, test, 1
instance = comp, \Add0~6\, Add0~6, test, 1
instance = comp, \Add0~30\, Add0~30, test, 1
instance = comp, \Add0~40\, Add0~40, test, 1
instance = comp, \Add0~44\, Add0~44, test, 1
instance = comp, \Add0~48\, Add0~48, test, 1
instance = comp, \Add0~50\, Add0~50, test, 1
instance = comp, \count[25]\, count[25], test, 1
instance = comp, \count[22]\, count[22], test, 1
instance = comp, \count[20]\, count[20], test, 1
instance = comp, \Equal0~1\, Equal0~1, test, 1
instance = comp, \count[15]\, count[15], test, 1
instance = comp, \count[3]\, count[3], test, 1
instance = comp, \count[2]\, count[2], test, 1
instance = comp, \Equal0~7\, Equal0~7, test, 1
instance = comp, \count~1\, count~1, test, 1
instance = comp, \count~3\, count~3, test, 1
instance = comp, \count~5\, count~5, test, 1
instance = comp, \count~8\, count~8, test, 1
instance = comp, \reg[0]~latch\, reg[0]~latch, test, 1
instance = comp, \clk~input\, clk~input, test, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, test, 1
instance = comp, \seg1[0]~output\, seg1[0]~output, test, 1
instance = comp, \seg1[1]~output\, seg1[1]~output, test, 1
instance = comp, \seg1[2]~output\, seg1[2]~output, test, 1
instance = comp, \seg1[3]~output\, seg1[3]~output, test, 1
instance = comp, \seg1[4]~output\, seg1[4]~output, test, 1
instance = comp, \seg1[5]~output\, seg1[5]~output, test, 1
instance = comp, \seg1[6]~output\, seg1[6]~output, test, 1
instance = comp, \seg2[0]~output\, seg2[0]~output, test, 1
instance = comp, \seg2[1]~output\, seg2[1]~output, test, 1
instance = comp, \seg2[2]~output\, seg2[2]~output, test, 1
instance = comp, \seg2[3]~output\, seg2[3]~output, test, 1
instance = comp, \seg2[4]~output\, seg2[4]~output, test, 1
instance = comp, \seg2[5]~output\, seg2[5]~output, test, 1
instance = comp, \seg2[6]~output\, seg2[6]~output, test, 1
instance = comp, \set~input\, set~input, test, 1
instance = comp, \reset~input\, reset~input, test, 1
instance = comp, \reg[3]~5\, reg[3]~5, test, 1
instance = comp, \reg[3]~data_lut\, reg[3]~data_lut, test, 1
instance = comp, \reg[0]~clear_lut\, reg[0]~clear_lut, test, 1
instance = comp, \reg[0]~clear_lutclkctrl\, reg[0]~clear_lutclkctrl, test, 1
instance = comp, \Add0~0\, Add0~0, test, 1
instance = comp, \Add0~2\, Add0~2, test, 1
instance = comp, \count[0]~0\, count[0]~0, test, 1
instance = comp, \count[1]\, count[1], test, 1
instance = comp, \Add0~8\, Add0~8, test, 1
instance = comp, \count[4]\, count[4], test, 1
instance = comp, \Add0~10\, Add0~10, test, 1
instance = comp, \count[5]\, count[5], test, 1
instance = comp, \Add0~12\, Add0~12, test, 1
instance = comp, \count[6]\, count[6], test, 1
instance = comp, \Add0~14\, Add0~14, test, 1
instance = comp, \count~12\, count~12, test, 1
instance = comp, \count[7]\, count[7], test, 1
instance = comp, \Add0~16\, Add0~16, test, 1
instance = comp, \count[8]\, count[8], test, 1
instance = comp, \Add0~18\, Add0~18, test, 1
instance = comp, \count[9]\, count[9], test, 1
instance = comp, \Add0~20\, Add0~20, test, 1
instance = comp, \count[10]\, count[10], test, 1
instance = comp, \Equal0~5\, Equal0~5, test, 1
instance = comp, \Equal0~6\, Equal0~6, test, 1
instance = comp, \Add0~22\, Add0~22, test, 1
instance = comp, \count[11]\, count[11], test, 1
instance = comp, \Add0~24\, Add0~24, test, 1
instance = comp, \count~11\, count~11, test, 1
instance = comp, \count[12]\, count[12], test, 1
instance = comp, \Add0~26\, Add0~26, test, 1
instance = comp, \Add0~28\, Add0~28, test, 1
instance = comp, \count~9\, count~9, test, 1
instance = comp, \count[14]\, count[14], test, 1
instance = comp, \Add0~32\, Add0~32, test, 1
instance = comp, \count[16]\, count[16], test, 1
instance = comp, \Add0~34\, Add0~34, test, 1
instance = comp, \count~7\, count~7, test, 1
instance = comp, \count[17]\, count[17], test, 1
instance = comp, \Add0~36\, Add0~36, test, 1
instance = comp, \count[18]\, count[18], test, 1
instance = comp, \Equal0~2\, Equal0~2, test, 1
instance = comp, \count~10\, count~10, test, 1
instance = comp, \count[13]\, count[13], test, 1
instance = comp, \Equal0~3\, Equal0~3, test, 1
instance = comp, \Add0~38\, Add0~38, test, 1
instance = comp, \count~6\, count~6, test, 1
instance = comp, \count[19]\, count[19], test, 1
instance = comp, \Add0~42\, Add0~42, test, 1
instance = comp, \count~4\, count~4, test, 1
instance = comp, \count[21]\, count[21], test, 1
instance = comp, \Add0~46\, Add0~46, test, 1
instance = comp, \count~2\, count~2, test, 1
instance = comp, \count[23]\, count[23], test, 1
instance = comp, \count[24]\, count[24], test, 1
instance = comp, \count[0]\, count[0], test, 1
instance = comp, \Equal0~0\, Equal0~0, test, 1
instance = comp, \Equal0~4\, Equal0~4, test, 1
instance = comp, \Equal0~8\, Equal0~8, test, 1
instance = comp, \reg[3]~_emulated\, reg[3]~_emulated, test, 1
instance = comp, \reg[3]~head_lut\, reg[3]~head_lut, test, 1
instance = comp, \reg[0]~data_lut\, reg[0]~data_lut, test, 1
instance = comp, \reg[0]~_emulated\, reg[0]~_emulated, test, 1
instance = comp, \reg[0]~head_lut\, reg[0]~head_lut, test, 1
instance = comp, \reg[1]~data_lut\, reg[1]~data_lut, test, 1
instance = comp, \reg[1]~_emulated\, reg[1]~_emulated, test, 1
instance = comp, \reg[1]~head_lut\, reg[1]~head_lut, test, 1
instance = comp, \reg[2]~data_lut\, reg[2]~data_lut, test, 1
instance = comp, \reg[2]~_emulated\, reg[2]~_emulated, test, 1
instance = comp, \reg[2]~head_lut\, reg[2]~head_lut, test, 1
instance = comp, \Mux6~0\, Mux6~0, test, 1
instance = comp, \Mux5~0\, Mux5~0, test, 1
instance = comp, \Mux4~0\, Mux4~0, test, 1
instance = comp, \Mux3~0\, Mux3~0, test, 1
instance = comp, \Mux2~0\, Mux2~0, test, 1
instance = comp, \Mux1~0\, Mux1~0, test, 1
instance = comp, \Mux0~0\, Mux0~0, test, 1
instance = comp, \Mux10~0\, Mux10~0, test, 1
