EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 16
Title "Y Ddraig Fawr"
Date ""
Rev ""
Comp "Stephen Moody"
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1600 1800 1000 3950
U 60EB395D
F0 "CPU and FPU" 50
F1 "CPU.sch" 50
F2 "D[0..31]" B R 2600 1900 50 
F3 "A[0..31]" O R 2600 2000 50 
F4 "~FPUSENSE" O R 2600 4600 50 
F5 "~CS_FPU" I R 2600 4500 50 
F6 "~BERR" I R 2600 3750 50 
F7 "RD~WR" O R 2600 2950 50 
F8 "~DS" O R 2600 2850 50 
F9 "~AS" O R 2600 2750 50 
F10 "~DSACK0" I R 2600 3150 50 
F11 "~DSACK1" I R 2600 3250 50 
F12 "~STERM" I R 2600 5150 50 
F13 "~CDIS" I R 2600 4800 50 
F14 "~MMUDIS" I R 2600 4700 50 
F15 "~HALT" O R 2600 3950 50 
F16 "SIZ0" O R 2600 2500 50 
F17 "SIZ1" O R 2600 2600 50 
F18 "~AVEC" I L 1600 2200 50 
F19 "FC[0..2]" O R 2600 2250 50 
F20 "~IPL[0..2]" O R 2600 2350 50 
F21 "~RESET" I R 2600 4200 50 
$EndSheet
$Sheet
S 9500 950  1150 2350
U 60EB3BEA
F0 "Expansion Slots" 50
F1 "Expansion.sch" 50
F2 "~EXT_PRD0[1..4]" O R 10650 2150 50 
F3 "~EXT_DTACK" O R 10650 1650 50 
F4 "~EXT_IRQ[1..4]" O R 10650 1950 50 
F5 "~DSACK1_EXT" O R 10650 1450 50 
F6 "~DSACK0_EXT" O R 10650 1350 50 
F7 "A[0..31]" I L 9500 1150 50 
F8 "D[0..31]" B L 9500 1050 50 
F9 "SIZ0" I L 9500 1850 50 
F10 "SIZ1" I L 9500 1950 50 
F11 "~AS" I L 9500 1450 50 
F12 "~DS" I L 9500 1550 50 
F13 "~RESET" I L 9500 1350 50 
F14 "RD~WR" I L 9500 2050 50 
F15 "~LDS" I L 9500 1650 50 
F16 "~UDS" I L 9500 1750 50 
F17 "~VMA" I L 9500 2250 50 
F18 "CPUCLK" I L 9500 2650 50 
F19 "CLK10" I L 9500 2550 50 
F20 "E" I L 9500 2450 50 
F21 "CS_EXTREG[1..4]" I L 9500 2850 50 
F22 "CS_EXTDATA[1..4]" I L 9500 2950 50 
F23 "~EXT_DBEN" I L 9500 3150 50 
F24 "~RD~WR" I L 9500 2150 50 
F25 "~EXT_PRD1[1..4" O R 10650 2250 50 
F26 "~EXT_BERR" O R 10650 1750 50 
$EndSheet
$Sheet
S 1600 6250 1000 650 
U 6139A64F
F0 "Power" 50
F1 "Power.sch" 50
$EndSheet
$Sheet
S 3600 1250 1550 5100
U 6139A6BE
F0 "Decode and Logic" 50
F1 "Decode.sch" 50
F2 "JTAG_TCK" O R 5150 5000 50 
F3 "JTAG_TMS" O R 5150 5100 50 
F4 "JTAG_TDI" O R 5150 5200 50 
F5 "JTAG_TDO" I R 5150 5300 50 
F6 "~DSACK0" O L 3600 3150 50 
F7 "~DSACK1" O L 3600 3250 50 
F8 "~DRAM_DSACK0" I R 5150 4300 50 
F9 "~DRAM_DSACK1" I R 5150 4200 50 
F10 "A[0..31]" I L 3600 1450 50 
F11 "D[0..31]" B L 3600 1350 50 
F12 "~LDS" O R 5150 3950 50 
F13 "~UDS" O R 5150 4050 50 
F14 "E" O L 3600 5150 50 
F15 "~EXT_DBEN" O R 5150 4850 50 
F16 "~RD~WR" O R 5150 2250 50 
F17 "~EXT_IRQ[1..4]" O R 5150 4700 50 
F18 "~DSACK1_EXT" I L 3600 5900 50 
F19 "~DSACK0_EXT" I L 3600 5800 50 
F20 "~EXT_PRD0[1..4]" I R 5150 5500 50 
F21 "~EXT_PRD1[1..4" I R 5150 5600 50 
F22 "~EXT_DTACK" I R 5150 5700 50 
F23 "~EXT_BERR" I R 5150 5800 50 
F24 "CLK10" O R 5150 4100 50 
F25 "~CS_ETH" O L 3600 3700 50 
F26 "RESET" I L 3600 3800 50 
F27 "INT_ETH" I R 5150 3850 50 
F28 "~INT_DUART" I R 5150 3750 50 
F29 "~CS_DUART" O R 5150 3650 50 
F30 "~CS_KBD" O R 5150 3550 50 
F31 "~INT_PS2" I R 5150 3450 50 
F32 "~CS_RTC" O R 5150 3350 50 
F33 "~CS_USB" O R 5150 3250 50 
F34 "INT_USB" I R 5150 3150 50 
F35 "~USB_ENABLE" O R 5150 3050 50 
F36 "~USB_OVERCUR" I R 5150 2750 50 
F37 "~CS_IDE" O R 5150 2650 50 
F38 "~IPL[0..2]" O L 3600 2350 50 
F39 "~CS_ROM" O R 5150 6050 50 
F40 "~CS_SRAM" O R 5150 5950 50 
F41 "~RESET" O L 3600 4200 50 
F42 "~INT_IDE" I R 5150 1950 50 
F43 "RD~WR" I L 3600 2950 50 
F44 "~DTACK_DUART" I R 5150 1750 50 
F45 "~BERR" O R 5150 1650 50 
F46 "~FPUSENSE" I L 3600 4600 50 
F47 "~CS_FPU" O L 3600 4500 50 
F48 "SIZ0" I L 3600 2500 50 
F49 "SIZ1" I L 3600 2600 50 
F50 "~DS" I L 3600 2850 50 
F51 "~AS" I L 3600 2750 50 
F52 "~CDIS" I L 3600 4800 50 
F53 "~MMUDIS" I L 3600 4700 50 
F54 "~CS_DRAM" O R 5150 4500 50 
F55 "~CS_DRAMCPLD" O R 5150 4600 50 
F56 "FC[0..2]" I L 3600 2250 50 
$EndSheet
$Sheet
S 14250 3350 950  1000
U 6139A713
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "D[0..31]" B L 14250 3450 50 
F3 "A[0..31]" I L 14250 3550 50 
F4 "RESET" I L 14250 3700 50 
F5 "INT_ETH" O R 15200 3800 50 
F6 "~CS_ETH" I L 14250 4100 50 
F7 "RD~WR" I L 14250 3800 50 
F8 "~RD~WR" I L 14250 3900 50 
$EndSheet
$Sheet
S 13200 2150 950  1000
U 6139AB5E
F0 "Keyboard" 50
F1 "Keyboard.sch" 50
F2 "~INT_PS2" O R 14150 2600 50 
F3 "RD~WR" I L 13200 2600 50 
F4 "~RD~WR" I L 13200 2700 50 
F5 "~CS_KBD" I L 13200 2850 50 
F6 "~RESET" I L 13200 2500 50 
F7 "D[0..31]" B L 13200 2250 50 
F8 "A[0..31]" I L 13200 2350 50 
$EndSheet
$Sheet
S 12200 2150 950  1000
U 6139AB8F
F0 "IDE" 50
F1 "IDE Interface.sch" 50
F2 "D[0..31]" B L 12200 2250 50 
F3 "A[0..31]" I L 12200 2350 50 
F4 "~RESET" I L 12200 2500 50 
F5 "~CS_IDE" I L 12200 2850 50 
F6 "~INT_IDE" O R 13150 2600 50 
F7 "RD~WR" I L 12200 2600 50 
F8 "~RD~WR" I L 12200 2700 50 
$EndSheet
$Sheet
S 12200 3350 950  1000
U 614AC8F8
F0 "USB" 50
F1 "USB.sch" 50
F2 "D[0..31]" B L 12200 3450 50 
F3 "A[0..31]" B L 12200 3550 50 
F4 "~USB_CS" I L 12200 4100 50 
F5 "~RESET" I L 12200 3700 50 
F6 "USB_INT" O R 13150 3800 50 
F7 "~USB_ENABLE" I L 12200 4200 50 
F8 "~USB_OVERCUR" O R 13150 3900 50 
F9 "RD~WR" I L 12200 3800 50 
F10 "~RD~WR" I L 12200 3900 50 
$EndSheet
NoConn ~ 12450 5900
$Sheet
S 13200 3350 950  1000
U 6152AF50
F0 "Real Time Clock" 50
F1 "RTC.sch" 50
F2 "~CS_RTC" I L 13200 4100 50 
F3 "RD~WR" I L 13200 3800 50 
F4 "~RD~WR" I L 13200 3900 50 
F5 "~RESET" I L 13200 3700 50 
F6 "A[0..31]" I L 13200 3450 50 
F7 "D[0..31]" B L 13200 3550 50 
$EndSheet
$Sheet
S 9500 3600 1150 1800
U 60CA1C9E
F0 "DRAM" 50
F1 "DRAM.sch" 50
F2 "DRAM_CLK" I L 9500 4800 50 
F3 "~CS_DRAM" I L 9500 4500 50 
F4 "~AS" I L 9500 3900 50 
F5 "~CBREQ" I L 9500 4300 50 
F6 "SIZ0" I L 9500 4100 50 
F7 "SIZ1" I L 9500 4200 50 
F8 "~CS_DRAMCPLD" I L 9500 4600 50 
F9 "D[0..31]" B L 9500 3700 50 
F10 "A[0..31]" O L 9500 3800 50 
F11 "JTAG_TCK" I L 9500 5000 50 
F12 "JTAG_TMS" I L 9500 5100 50 
F13 "JTAG_TDI" I L 9500 5200 50 
F14 "JTAG_TDO" O L 9500 5300 50 
F15 "~DSACK0" O R 10650 4700 50 
F16 "~DSACK1" O R 10650 4800 50 
F17 "~STERM" O R 10650 4500 50 
F18 "~DS" I L 9500 4000 50 
$EndSheet
$Sheet
S 9500 5600 900  800 
U 61478359
F0 "ROM and RAM" 50
F1 "ROMRAM.sch" 50
F2 "~RD~WR" I L 9500 6300 50 
F3 "~CS_SRAM" I L 9500 5950 50 
F4 "~CS_ROM" I L 9500 6050 50 
F5 "RD~WR" I L 9500 6200 50 
F6 "D[0..31]" B L 9500 5650 50 
F7 "A[0..31]" I L 9500 5750 50 
$EndSheet
$Sheet
S 1600 900  1000 650 
U 6147DB65
F0 "Reset and LEDs" 50
F1 "Reset.sch" 50
F2 "~RESET" I R 2600 1450 50 
F3 "~HALT" I R 2600 1250 50 
F4 "~RUN" I R 2600 1350 50 
F5 "RESET" O R 2600 1000 50 
$EndSheet
Wire Bus Line
	2600 1950 2750 1950
Wire Bus Line
	9350 650  9350 1050
Wire Bus Line
	9350 1050 9500 1050
Wire Bus Line
	2600 2050 2800 2050
Wire Bus Line
	9300 700  9300 1150
Wire Bus Line
	9300 1150 9500 1150
Wire Bus Line
	9300 1150 9300 3800
Wire Bus Line
	9300 3800 9500 3800
Connection ~ 9300 1150
Wire Bus Line
	9350 1050 9350 3700
Wire Bus Line
	9350 3700 9500 3700
Connection ~ 9350 1050
Wire Wire Line
	9500 1450 9250 1450
Wire Wire Line
	9250 1450 9250 3900
Wire Wire Line
	9250 3900 9500 3900
Wire Wire Line
	9500 1550 9200 1550
Wire Wire Line
	9200 1550 9200 4000
Wire Wire Line
	9200 4000 9500 4000
Wire Wire Line
	9500 1850 9150 1850
Wire Wire Line
	9150 1850 9150 4100
Wire Wire Line
	9150 4100 9500 4100
Wire Wire Line
	9500 4200 9100 4200
Wire Wire Line
	9100 4200 9100 1950
Wire Wire Line
	9100 1950 9500 1950
Wire Wire Line
	9500 2050 9050 2050
Wire Wire Line
	9050 2050 9050 6200
Wire Wire Line
	9050 6200 9500 6200
Wire Wire Line
	9500 2150 9000 2150
Wire Wire Line
	9000 2150 9000 6300
Wire Wire Line
	9000 6300 9500 6300
Wire Bus Line
	9300 3800 9300 5750
Wire Bus Line
	9300 5750 9500 5750
Connection ~ 9300 3800
Wire Bus Line
	9350 3700 9350 5650
Wire Bus Line
	9350 5650 9500 5650
Connection ~ 9350 3700
Wire Wire Line
	7200 4500 9500 4500
Wire Wire Line
	7200 4600 9500 4600
Wire Wire Line
	7200 5000 9500 5000
Wire Wire Line
	7200 5100 9500 5100
Wire Wire Line
	7200 5200 9500 5200
Wire Wire Line
	7200 5300 9500 5300
Wire Wire Line
	7200 5950 9500 5950
Wire Wire Line
	7200 6050 9500 6050
$Sheet
S 14250 2150 950  1000
U 6139AAF1
F0 "Serial" 50
F1 "Serial and USB.sch" 50
F2 "~CS_DUART" I L 14250 2850 50 
F3 "~INT_DUART" O R 15200 2600 50 
F4 "A[0..31]" I L 14250 2350 50 
F5 "D[0..31]" B L 14250 2250 50 
F6 "~DTACK_DUART" O R 15200 2700 50 
F7 "~RESET" I L 14250 2500 50 
F8 "RD~WR" I L 14250 2600 50 
$EndSheet
Wire Bus Line
	2750 650  9350 650 
Wire Bus Line
	2750 650  2750 1350
Wire Bus Line
	2800 700  2800 1450
Wire Bus Line
	2800 700  9300 700 
Wire Bus Line
	3600 1350 2750 1350
Connection ~ 2750 1350
Wire Bus Line
	2750 1350 2750 1950
Wire Bus Line
	3600 1450 2800 1450
Connection ~ 2800 1450
Wire Bus Line
	2800 1450 2800 2050
Wire Bus Line
	2600 2250 3600 2250
Wire Wire Line
	3600 2500 2600 2500
Wire Wire Line
	3600 2600 2600 2600
Wire Wire Line
	2600 2750 3600 2750
Wire Wire Line
	3600 2850 2600 2850
Wire Wire Line
	2600 2950 3600 2950
Wire Wire Line
	2600 3150 3600 3150
Wire Wire Line
	3600 3250 2600 3250
Wire Bus Line
	2600 2350 3600 2350
Wire Wire Line
	3600 4200 2600 4200
Wire Wire Line
	3600 4500 2600 4500
Wire Wire Line
	3600 4600 2600 4600
Wire Wire Line
	3600 4700 2600 4700
Wire Wire Line
	3600 4800 2600 4800
$EndSCHEMATC
