library ieee;
use ieee.std_logic_1164.all;

entity half_sub is
    port
        ( a:in std_logic;
           b:in std_logic;
           diff:out std_logic;
           brw: out std_logic
        );
end half_sub;

architecture Behavioral of Half_sub is 
begin 
    diff <= a xor b;
    brw<= (not a) and b;
end Behavioral;