INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 25 20:51:04 2023
| Host         : Frostspark running 64-bit major release  (build 9200)
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.780ns  (required time - arrival time)
  Source:                 c_LSQ_A/storeQ/head_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MC_A/counter1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 1.934ns (26.360%)  route 5.403ns (73.640%))
  Logic Levels:           15  (CARRY4=7 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.286ns = ( 6.286 - 5.000 ) 
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5060, unset)         1.589     1.589    c_LSQ_A/storeQ/clk
    SLICE_X60Y99         FDRE                                         r  c_LSQ_A/storeQ/head_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.269     1.858 r  c_LSQ_A/storeQ/head_reg[1]_rep__2/Q
                         net (fo=118, routed)         1.032     2.890    c_LSQ_A/storeQ/head_reg[1]_rep__2_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.053     2.943 f  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.562     3.505    c_LSQ_A/storeQ/A_address0[3]_INST_0_i_2_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I0_O)        0.053     3.558 r  c_LSQ_A/storeQ/A_address0[3]_INST_0_i_1/O
                         net (fo=17, routed)          0.858     4.416    c_LSQ_A/storeQ/A_address0[3]_INST_0_i_1_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.053     4.469 r  c_LSQ_A/storeQ/A_we0_INST_0_i_336/O
                         net (fo=1, routed)           0.000     4.469    c_LSQ_A/storeQ/A_we0_INST_0_i_336_n_0
    SLICE_X65Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.793 r  c_LSQ_A/storeQ/A_we0_INST_0_i_263/CO[3]
                         net (fo=1, routed)           0.000     4.793    c_LSQ_A/storeQ/A_we0_INST_0_i_263_n_0
    SLICE_X65Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.851 r  c_LSQ_A/storeQ/A_we0_INST_0_i_170/CO[3]
                         net (fo=1, routed)           0.000     4.851    c_LSQ_A/storeQ/A_we0_INST_0_i_170_n_0
    SLICE_X65Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.983 r  c_LSQ_A/storeQ/A_we0_INST_0_i_107/CO[2]
                         net (fo=2, routed)           0.451     5.435    c_LSQ_A/loadQ/A_we0_INST_0_i_11_0[0]
    SLICE_X69Y91         LUT6 (Prop_lut6_I5_O)        0.161     5.596 r  c_LSQ_A/loadQ/A_we0_INST_0_i_53/O
                         net (fo=1, routed)           0.310     5.905    c_LSQ_A/loadQ/A_we0_INST_0_i_53_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.053     5.958 f  c_LSQ_A/loadQ/A_we0_INST_0_i_11/O
                         net (fo=1, routed)           0.403     6.361    c_LSQ_A/loadQ/A_we0_INST_0_i_11_n_0
    SLICE_X69Y92         LUT4 (Prop_lut4_I0_O)        0.053     6.414 r  c_LSQ_A/loadQ/A_we0_INST_0_i_2/O
                         net (fo=1, routed)           0.710     7.124    c_LSQ_A/loadQ/A_we0_INST_0_i_2_n_0
    SLICE_X71Y96         LUT6 (Prop_lut6_I1_O)        0.053     7.177 r  c_LSQ_A/loadQ/A_we0_INST_0/O
                         net (fo=82, routed)          0.634     7.811    c_LSQ_A/loadQ/E[0]
    SLICE_X72Y100        LUT5 (Prop_lut5_I0_O)        0.053     7.864 r  c_LSQ_A/loadQ/Counter.counter[3]_i_5/O
                         net (fo=1, routed)           0.000     7.864    MC_A/S[1]
    SLICE_X72Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     8.174 r  MC_A/Counter.counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.174    MC_A/Counter.counter_reg[3]_i_1_n_0
    SLICE_X72Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.234 r  MC_A/Counter.counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.234    MC_A/Counter.counter_reg[7]_i_1_n_0
    SLICE_X72Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.294 r  MC_A/Counter.counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.294    MC_A/Counter.counter_reg[11]_i_1_n_0
    SLICE_X72Y103        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.189     8.483 r  MC_A/Counter.counter_reg[15]_i_1/O[3]
                         net (fo=2, routed)           0.443     8.926    MC_A/counter[15]
    SLICE_X73Y103        FDRE                                         r  MC_A/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=5060, unset)         1.286     6.286    MC_A/clk
    SLICE_X73Y103        FDRE                                         r  MC_A/counter1_reg[15]/C
                         clock pessimism              0.010     6.296    
                         clock uncertainty           -0.035     6.261    
    SLICE_X73Y103        FDRE (Setup_fdre_C_D)       -0.115     6.146    MC_A/counter1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.146    
                         arrival time                          -8.926    
  -------------------------------------------------------------------
                         slack                                 -2.780    




report_timing: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2899.094 ; gain = 0.000
