Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jul 28 15:48:28 2025
| Host         : XD_CHU running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu27dr-fsve1156-2-i
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 7254 |     0 |          0 |    425280 |  1.71 |
|   LUT as Logic             | 6838 |     0 |          0 |    425280 |  1.61 |
|   LUT as Memory            |  416 |     0 |          0 |    213600 |  0.19 |
|     LUT as Distributed RAM |   20 |     0 |            |           |       |
|     LUT as Shift Register  |  396 |     0 |            |           |       |
| CLB Registers              | 9835 |     0 |          0 |    850560 |  1.16 |
|   Register as Flip Flop    | 9835 |     0 |          0 |    850560 |  1.16 |
|   Register as Latch        |    0 |     0 |          0 |    850560 |  0.00 |
| CARRY8                     |   94 |     0 |          0 |     53160 |  0.18 |
| F7 Muxes                   |   54 |     0 |          0 |    212640 |  0.03 |
| F8 Muxes                   |    0 |     0 |          0 |    106320 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     53160 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 41    |          Yes |           - |          Set |
| 201   |          Yes |           - |        Reset |
| 318   |          Yes |         Set |            - |
| 9275  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1682 |     0 |          0 |     53160 |  3.16 |
|   CLBL                                     |  805 |     0 |            |           |       |
|   CLBM                                     |  877 |     0 |            |           |       |
| LUT as Logic                               | 6838 |     0 |          0 |    425280 |  1.61 |
|   using O5 output only                     |  169 |       |            |           |       |
|   using O6 output only                     | 5085 |       |            |           |       |
|   using O5 and O6                          | 1584 |       |            |           |       |
| LUT as Memory                              |  416 |     0 |          0 |    213600 |  0.19 |
|   LUT as Distributed RAM                   |   20 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    0 |       |            |           |       |
|     using O5 and O6                        |   20 |       |            |           |       |
|   LUT as Shift Register                    |  396 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  198 |       |            |           |       |
|     using O5 and O6                        |  198 |       |            |           |       |
| CLB Registers                              | 9835 |     0 |          0 |    850560 |  1.16 |
|   Register driven from within the CLB      | 4339 |       |            |           |       |
|   Register driven from outside the CLB     | 5496 |       |            |           |       |
|     LUT in front of the register is unused | 3372 |       |            |           |       |
|     LUT in front of the register is used   | 2124 |       |            |           |       |
| Unique Control Sets                        |  583 |       |          0 |    106320 |  0.55 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |    9 |     0 |          0 |      1080 |  0.83 |
|   RAMB36/FIFO*    |    7 |     0 |          0 |      1080 |  0.65 |
|     RAMB36E2 only |    7 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |      2160 |  0.19 |
|     RAMB18E2 only |    4 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        80 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      4272 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+--------+
|     Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+------------------+------+-------+------------+-----------+--------+
| Bonded IOB       |    6 |     6 |          0 |       152 |   3.95 |
| HPIOB_M          |    0 |     0 |          0 |        48 |   0.00 |
| HPIOB_S          |    0 |     0 |          0 |        48 |   0.00 |
| HDIOB_M          |    3 |     3 |          0 |        24 |  12.50 |
|   INPUT          |    1 |       |            |           |        |
|   OUTPUT         |    2 |       |            |           |        |
|   BIDIR          |    0 |       |            |           |        |
| HDIOB_S          |    3 |     3 |          0 |        24 |  12.50 |
|   INPUT          |    1 |       |            |           |        |
|   OUTPUT         |    1 |       |            |           |        |
|   BIDIR          |    1 |       |            |           |        |
| HPIOB_SNGL       |    0 |     0 |          0 |         8 |   0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |   0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |   0.00 |
| HDIOBDIFFINBUF   |    1 |     1 |          0 |        72 |   1.39 |
|   DIFFINBUF      |    1 |     1 |            |           |        |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |   0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |   0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |   0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |   0.00 |
| HSADC            |    4 |     4 |          0 |         4 | 100.00 |
| HSDAC            |    2 |     2 |          0 |         4 |  50.00 |
+------------------+------+-------+------------+-----------+--------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       696 |  0.72 |
|   BUFGCE             |    4 |     0 |          0 |       216 |  1.85 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       312 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    1 |     0 |          0 |        16 |  6.25 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| CMACE4          |    0 |     0 |          0 |         2 |   0.00 |
| GTYE4_CHANNEL   |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_COMMON    |    0 |     0 |          0 |         2 |   0.00 |
| HSADC           |    4 |     4 |          0 |         4 | 100.00 |
| HSDAC           |    2 |     2 |          0 |         4 |  50.00 |
| ILKNE4          |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |         4 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 9275 |            Register |
| LUT6       | 3442 |                 CLB |
| LUT4       | 1348 |                 CLB |
| LUT3       | 1319 |                 CLB |
| LUT5       | 1245 |                 CLB |
| LUT2       |  911 |                 CLB |
| SRLC32E    |  330 |                 CLB |
| FDSE       |  318 |            Register |
| SRL16E     |  256 |                 CLB |
| FDCE       |  201 |            Register |
| LUT1       |  157 |                 CLB |
| CARRY8     |   94 |                 CLB |
| MUXF7      |   54 |                 CLB |
| FDPE       |   41 |            Register |
| RAMD32     |   36 |                 CLB |
| SRLC16E    |    8 |                 CLB |
| RAMB36E2   |    7 |            BLOCKRAM |
| RAMS32     |    4 |                 CLB |
| RAMB18E2   |    4 |            BLOCKRAM |
| HSADC      |    4 |            Advanced |
| BUFGCE     |    4 |               Clock |
| OBUF       |    3 |                 I/O |
| IBUFCTRL   |    2 |              Others |
| HSDAC      |    2 |            Advanced |
| PS8        |    1 |            Advanced |
| PLLE4_ADV  |    1 |               Clock |
| OBUFT      |    1 |                 I/O |
| MMCME4_ADV |    1 |               Clock |
| INBUF      |    1 |                 I/O |
| DIFFINBUF  |    1 |                 I/O |
| BUFG_PS    |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------+------+
|              Ref Name              | Used |
+------------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0       |    1 |
| design_1_xbar_0                    |    1 |
| design_1_util_ds_buf_2_0           |    1 |
| design_1_util_ds_buf_1_0           |    1 |
| design_1_util_ds_buf_0_1           |    1 |
| design_1_usp_rf_data_converter_0_0 |    1 |
| design_1_system_ila_0_1            |    1 |
| design_1_proc_sys_reset_0_0        |    1 |
| design_1_ila_2_0                   |    1 |
| design_1_ila_1_0                   |    1 |
| design_1_ila_0_0                   |    1 |
| design_1_dds_compiler_0_0          |    1 |
| design_1_clk_wiz_1_0               |    1 |
| design_1_clk_wiz_0_0               |    1 |
| design_1_axi_spi_master_0_0        |    1 |
| design_1_axi_gpio_0_0              |    1 |
| design_1_auto_pc_0                 |    1 |
| design_1_auto_cc_1                 |    1 |
| design_1_auto_cc_0                 |    1 |
| dbg_hub                            |    1 |
+------------------------------------+------+


