var structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig =
[
    [ "ack", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a70dfc6f2562c599f7b1be3dd47cf5055", null ],
    [ "addressLength", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a94b977b578c05c6a0b8f63ba1e23a7f0", null ],
    [ "buffState", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#ae4bf1e0eaf40293ccb712e5aa41d5020", null ],
    [ "clkStretch", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a198b42eb61a2f619e7e180779c86860d", null ],
    [ "dual", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a680eab3a348be26b50bc2d481d4f9d67", null ],
    [ "dutyCycle", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#acee19e236a97e9426b9155b3c4984c69", null ],
    [ "errorState", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a0cbd0031a14d1a9c7a87e9f63d745754", null ],
    [ "eventState", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a480df9f8d58767c39bb9c85e4ea11f87", null ],
    [ "genCall", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a1fe2ed3383bf1c000d2f893eb2951141", null ],
    [ "i2cx", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a9370880b01132329d042be145991a7b1", null ],
    [ "interrupt", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a142c95892dbb5841b2a2b1f6375a65a6", null ],
    [ "mode", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#aa8696260d48fcea90a66e6da55a8ac09", null ],
    [ "ownAddress1", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a230ecc1c35fcc0daba67c53f21f318c6", null ],
    [ "ownAddress2", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#a2ede1023025eb1e3e12e5e53845674bd", null ],
    [ "speed", "structstm32_1_1dev_1_1mcal_1_1i2c_1_1I2cConfig.html#ab7acfd9be6f63f6354dd6aad470cc424", null ]
];