// Seed: 2434500109
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output wire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5
);
  assign id_3 = id_4;
  wire module_0;
  parameter id_7 = 1;
  id_8 :
  assert property (@(posedge -1) 1)
  else $clog2(19);
  ;
  wire id_9;
endmodule
module module_1 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2,
    input  wor   id_3
    , id_8,
    output wor   id_4,
    input  uwire id_5,
    input  uwire id_6
);
  assign id_8 = id_5;
  wire  id_9;
  logic id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4,
      id_2,
      id_6,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
