Generated by Fabric Compiler ( version 2022.2-SP1-Lite <build 132640> ) at Sun Oct 27 00:47:55 2024

Timing Constraint:
NULL


Inferred clocks commands :
-------------------------------------------------------
create_clock -period {1000} -waveform {0 500} -name {hsst_test_dut_top|i_free_clk} [get_ports {i_free_clk}] -add
set_clock_groups -name {Inferred_clock_group_0} -asynchronous -group [get_clocks {hsst_test_dut_top|i_free_clk}]


Logical Constraint:
+-----------------------------------------------------------------------------------------------+
| Object                                           | Attribute                     | Value     
+-----------------------------------------------------------------------------------------------+
| i:ND0                                            | PAP_MARK_DEBUG                | true      
| i:ND1                                            | PAP_MARK_DEBUG                | true      
| i:ND2                                            | PAP_MARK_DEBUG                | 1         
| i:ND3[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[4]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[5]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[6]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[7]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[8]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[9]                                         | PAP_MARK_DEBUG                | 1         
| i:ND3[10]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[11]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[12]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[13]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[14]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[15]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[16]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[17]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[18]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[19]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[20]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[21]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[22]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[23]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[24]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[25]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[26]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[27]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[28]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[29]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[30]                                        | PAP_MARK_DEBUG                | 1         
| i:ND3[31]                                        | PAP_MARK_DEBUG                | 1         
| i:ND4[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND4[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND4[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND4[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[4]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[5]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[6]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[7]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[8]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[9]                                         | PAP_MARK_DEBUG                | 1         
| i:ND5[10]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[11]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[12]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[13]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[14]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[15]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[16]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[17]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[18]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[19]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[20]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[21]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[22]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[23]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[24]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[25]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[26]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[27]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[28]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[29]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[30]                                        | PAP_MARK_DEBUG                | 1         
| i:ND5[31]                                        | PAP_MARK_DEBUG                | 1         
| i:ND6[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND6[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND6[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND6[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[4]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[5]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[6]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[7]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[8]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[9]                                         | PAP_MARK_DEBUG                | 1         
| i:ND7[10]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[11]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[12]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[13]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[14]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[15]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[16]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[17]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[18]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[19]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[20]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[21]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[22]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[23]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[24]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[25]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[26]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[27]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[28]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[29]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[30]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[31]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[32]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[33]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[34]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[35]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[36]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[37]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[38]                                        | PAP_MARK_DEBUG                | 1         
| i:ND7[39]                                        | PAP_MARK_DEBUG                | 1         
| i:ND8[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND8[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND8[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND8[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[0]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[1]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[2]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[3]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[4]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[5]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[6]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[7]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[8]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[9]                                         | PAP_MARK_DEBUG                | 1         
| i:ND9[10]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[11]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[12]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[13]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[14]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[15]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[16]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[17]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[18]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[19]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[20]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[21]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[22]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[23]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[24]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[25]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[26]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[27]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[28]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[29]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[30]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[31]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[32]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[33]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[34]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[35]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[36]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[37]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[38]                                        | PAP_MARK_DEBUG                | 1         
| i:ND9[39]                                        | PAP_MARK_DEBUG                | 1         
| i:ND10[0]                                        | PAP_MARK_DEBUG                | 1         
| i:ND10[1]                                        | PAP_MARK_DEBUG                | 1         
| i:ND10[2]                                        | PAP_MARK_DEBUG                | 1         
| i:ND10[3]                                        | PAP_MARK_DEBUG                | 1         
| i:u_CORES/u_jtag_hub/N3                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N4                          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_5                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_6                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_7                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_8                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N17_9                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N99_25                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N140_4                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N178_0                      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/N180                        | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/_N237_1_inv                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/cs.conf_sel[0]              | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/d_ctrl.data_ctrl            | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[0]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[1]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[2]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[3]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/id.id_o[4]                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[0]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[1]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[2]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[3]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[4]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[5]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[6]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[7]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_0      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_2      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_3      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_4      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_5      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_6      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_8      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_9      | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8:0]_10     | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shft.shift_data[8]          | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift                       | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| i:u_CORES/u_jtag_hub/shift_dr_d                  | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
| n:chk_rst                                        | PAP_MARK_DEBUG                | true      
| n:i_txk_2[0]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[0]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[1]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[2]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[3]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[4]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[5]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[6]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[7]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[8]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[9]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[10]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[11]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[12]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[13]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[14]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[15]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[16]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[17]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[18]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[19]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[20]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[21]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[22]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[23]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[24]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[25]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[26]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[27]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[28]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[29]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[30]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_2[31]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[0]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[1]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[2]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[3]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[4]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[5]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[6]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[7]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[8]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[9]                                     | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[10]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[11]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[12]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[13]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[14]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[15]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[16]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[17]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[18]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[19]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[20]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[21]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[22]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[23]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[24]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[25]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[26]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[27]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[28]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[29]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[30]                                    | PAP_MARK_DEBUG                | 1         
| n:o_rxd_3[31]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[0]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[1]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[2]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[3]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[4]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[5]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[6]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[7]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[8]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[9]                                     | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[10]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[11]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[12]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[13]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[14]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[15]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[16]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[17]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[18]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[19]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[20]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[21]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[22]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[23]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[24]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[25]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[26]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[27]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[28]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[29]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[30]                                    | PAP_MARK_DEBUG                | 1         
| n:o_txd_2[31]                                    | PAP_MARK_DEBUG                | 1         
| n:u_CORES/drck_o                                 | PAP_CLOCK_DEDICATED_ROUTE     | FALSE     
+-----------------------------------------------------------------------------------------------+

IO Constraint :
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME          | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | IO_REGISTER     | VIRTUAL_IO     
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| o_pl_err[0]       | output            | B2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[1]       | output            | A2      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[2]       | output            | B3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| o_pl_err[3]       | output            | A3      | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tx_disable[0]     | output            | H12     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| tx_disable[1]     | output            | F16     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| i_free_clk        | input             | P20     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
| rst_n             | input             | K18     | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                 |                
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+---------------------------------------------------------------------------------------------------------------------+
| Driver_Pin_Name      | Clk_Source_Inst                          | Clk_Inst_Name     | Net_Name        | Fanout     
+---------------------------------------------------------------------------------------------------------------------+
| P_TCLK2FABRIC[2]     | U_INST/U_GTP_HSST_WRAPPER/U_GTP_HSST     | clkbufg_3         | ntclkbufg_0     | 2613       
| TCK_USER             | u_CORES/u_GTP_SCANCHAIN_PG               | clkbufg_4         | ntclkbufg_1     | 653        
| O                    | i_free_clk_ibuf                          | clkbufg_5         | ntclkbufg_2     | 345        
+---------------------------------------------------------------------------------------------------------------------+


Reset Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                | Rst_Source_Inst                                                                       | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_INST_CHK/N981                                                         | U_INST_CHK/N981                                                                       | 417        
| chk_rst_1                                                               | N1_0                                                                                  | 72         
| u_CORES/u_debug_core_0/N1                                               | u_CORES/u_debug_core_0/N1                                                             | 2071       
| u_CORES/u_jtag_hub/N3                                                   | u_CORES/u_jtag_hub/N3                                                                 | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7              | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                            | 21         
| _$$_GND_$$_                                                             | _$$_GND_$$_                                                                           | 144        
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                             | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                           | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N52                                | u_CORES/u_debug_core_0/u_rd_addr_gen/N52                                              | 2          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                   | 40         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                   | 20         
| U_INST/P_LANE_RST_3                                                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2     | 262        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


CE Signal:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                  | CE_Source_Inst                                                                              | Fanout     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_INST_CHK/N695_1                                                                         | U_INST_CHK/N1087_1                                                                          | 64         
| U_INST_CHK/N933_1                                                                         | U_INST_CHK/N1127_1                                                                          | 64         
| U_INST_CHK/N1167                                                                          | U_INST_CHK/N1167_1                                                                          | 2          
| U_INST_CHK/N1155                                                                          | U_INST_CHK/N1155_1                                                                          | 2          
| U_INST_SRC/N388                                                                           | U_INST_SRC/N388_2                                                                           | 32         
| u_CORES/update_wire                                                                       | u_CORES/u_GTP_SCANCHAIN_PG                                                                  | 1          
| u_CORES/u_jtag_hub/N178                                                                   | u_CORES/u_jtag_hub/N178_0                                                                   | 9          
| u_CORES/u_debug_core_0/u0_trig_unit/N9246                                                 | u_CORES/u_debug_core_0/u0_trig_unit/N9246                                                   | 481        
| _$$_VCC_$$_                                                                               | _$$_VCC_$$_                                                                                 | 144        
| u_CORES/u_debug_core_0/u_Storage_Condition/N454                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N454                                             | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N458                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N458                                             | 18         
| u_CORES/u_debug_core_0/u_Storage_Condition/N470                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N470_3                                           | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N462                                           | u_CORES/u_debug_core_0/u_Storage_Condition/N462                                             | 13         
| u_CORES/u_debug_core_0/u_Trigger_Condition/N147                                           | u_CORES/u_debug_core_0/u_Trigger_Condition/N147                                             | 3          
| u_CORES/u_debug_core_0/u_hub_data_decode/N368                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N368                                               | 5          
| u_CORES/conf_sel [0]                                                                      | u_CORES/u_jtag_hub/cs.conf_sel[0]                                                           | 5          
| u_CORES/u_debug_core_0/u_rd_addr_gen/N615                                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N615                                                   | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N623                                                 | u_CORES/u_debug_core_0/u_rd_addr_gen/N623                                                   | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40                      | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40                        | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34                   | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/N34                     | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                       | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N87_1                    | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N87_1                      | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N81         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N536_1         | 8          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N90         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N446_0         | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N82         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N460_0         | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N83         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N467_0         | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N489         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N489           | 6          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N86         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N499_0         | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N599         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N599           | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N81         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N536_1         | 8          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N90         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N446_0         | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N82         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N460_0         | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N83         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N467_0         | 10         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N489         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N489           | 6          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N86         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N499_0         | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N599         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N599           | 1          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40        | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40          | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40             | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40        | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40          | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40           | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/N40             | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N33     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N316_0     | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N25     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N323_0     | 7          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N26     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N330_0     | 7          
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N571     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N571       | 1          
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N974                                   | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N974_inv                                 | 9          
| u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332                            | u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N332_inv                          | 5          
| u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182                            | u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N182_inv                          | 2          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                | Driver                                                                                                 | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                             | clkbufg_3                                                                                              | 2613       
| u_CORES/u_debug_core_0/N1                                                                               | u_CORES/u_debug_core_0/N1                                                                              | 2071       
| u_CORES/u_debug_core_0/data_start_d1                                                                    | u_CORES/u_debug_core_0/data_start_d1                                                                   | 800        
| ntclkbufg_1                                                                                             | clkbufg_4                                                                                              | 653        
| u_CORES/u_debug_core_0/conf_rst                                                                         | u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst                                               | 513        
| u_CORES/u_debug_core_0/u0_trig_unit/N9246                                                               | u_CORES/u_debug_core_0/u0_trig_unit/N9246                                                              | 481        
| U_INST_CHK/N981                                                                                         | U_INST_CHK/N981                                                                                        | 417        
| ntclkbufg_2                                                                                             | clkbufg_5                                                                                              | 345        
| U_INST/P_LANE_RST_3                                                                                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2                      | 265        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N39                                                       | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_decode_breg[0]                 | 153        
| u_CORES/u_debug_core_0/u_Data_Capture_Memory/_N40                                                       | u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1_1_1_1_decode_breg[1]                 | 153        
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2]                                          | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]                                          | 123        
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3]                                          | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]                                          | 123        
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg [0]     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_reg[0]     | 106        
| u_CORES/u_debug_core_0/ram_radr [0]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]                                       | 75         
| u_CORES/u_debug_core_0/ram_radr [1]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]                                       | 74         
| u_CORES/u_debug_core_0/ram_radr [11]                                                                    | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[11]                                      | 74         
| u_CORES/u_debug_core_0/ram_radr [12]                                                                    | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[12]                                      | 74         
| u_CORES/u_debug_core_0/ram_radr [7]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [3]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [4]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [5]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [6]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [8]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [9]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[9]                                       | 73         
| u_CORES/u_debug_core_0/ram_radr [10]                                                                    | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[10]                                      | 73         
| u_CORES/u_debug_core_0/ram_radr [2]                                                                     | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]                                       | 73         
| u_CORES/u_debug_core_0/ram_wadr [7]                                                                     | u_CORES/u_debug_core_0/ram_wadr[7]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [0]                                                                     | u_CORES/u_debug_core_0/ram_wadr[0]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [5]                                                                     | u_CORES/u_debug_core_0/ram_wadr[5]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [1]                                                                     | u_CORES/u_debug_core_0/ram_wadr[1]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [6]                                                                     | u_CORES/u_debug_core_0/ram_wadr[6]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [3]                                                                     | u_CORES/u_debug_core_0/ram_wadr[3]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [4]                                                                     | u_CORES/u_debug_core_0/ram_wadr[4]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [8]                                                                     | u_CORES/u_debug_core_0/ram_wadr[8]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [9]                                                                     | u_CORES/u_debug_core_0/ram_wadr[9]                                                                     | 72         
| u_CORES/u_debug_core_0/ram_wadr [10]                                                                    | u_CORES/u_debug_core_0/ram_wadr[10]                                                                    | 72         
| u_CORES/u_debug_core_0/ram_wadr [11]                                                                    | u_CORES/u_debug_core_0/ram_wadr[11]                                                                    | 72         
| u_CORES/u_debug_core_0/ram_wadr [12]                                                                    | u_CORES/u_debug_core_0/ram_wadr[12]                                                                    | 72         
| u_CORES/u_debug_core_0/ram_wren                                                                         | u_CORES/u_debug_core_0/ram_wren                                                                        | 72         
| chk_rst_1                                                                                               | N1_0                                                                                                   | 72         
| u_CORES/u_debug_core_0/ram_wadr [2]                                                                     | u_CORES/u_debug_core_0/ram_wadr[2]                                                                     | 72         
| u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                             | u_CORES/u_debug_core_0/u_hub_data_decode/N0                                                            | 70         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]                                            | 69         
| U_INST_CHK/N933_1                                                                                       | U_INST_CHK/N1127_1                                                                                     | 64         
| U_INST_CHK/N695_1                                                                                       | U_INST_CHK/N1087_1                                                                                     | 64         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1]                                          | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]                                          | 63         
| U_INST_SRC/N388                                                                                         | U_INST_SRC/N388_2                                                                                      | 57         
| u_CORES/u_debug_core_0/rst_trig [1]                                                                     | u_CORES/u_debug_core_0/rst_trig[1]                                                                     | 48         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]                                            | 46         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [16]                                                | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[16]                                                | 45         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [17]                                                | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[17]                                                | 45         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N0                                    | 40         
| U_INST_CHK/rxbyte_shft[2] [1]                                                                           | U_INST_CHK/rxbyte_shft[2][1]                                                                           | 36         
| U_INST_CHK/rxbyte_shft[2] [0]                                                                           | U_INST_CHK/rxbyte_shft[2][0]                                                                           | 36         
| U_INST_CHK/rxbyte_shft[3] [1]                                                                           | U_INST_CHK/rxbyte_shft[3][1]                                                                           | 36         
| U_INST_CHK/rxbyte_shft[3] [0]                                                                           | U_INST_CHK/rxbyte_shft[3][0]                                                                           | 36         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0]                                          | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]                                          | 34         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]                                            | 34         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]                                            | 34         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]                                            | 23         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                                              | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/N7                                             | 21         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N4809                                                             | u_CORES/u_debug_core_0/u_rd_addr_gen/N151_1                                                            | 21         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                                     | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N0                                    | 20         
| u_CORES/u_debug_core_0/conf_sel_o                                                                       | u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini                                       | 19         
| u_CORES/u_debug_core_0/u_Storage_Condition/N458                                                         | u_CORES/u_debug_core_0/u_Storage_Condition/N458                                                        | 18         
| u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4]                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]                                            | 17         
| u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [8]                                          | u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[8]                                          | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [15]                                                | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[15]                                                | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13]                                                | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]                                                | 16         
| u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [14]                                                | u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[14]                                                | 16         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N86                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N499_0                    | 15         
| u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                                        | u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2                                                       | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N880_inv                  | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N502_7_inv                | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N867_inv                  | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N502_7_inv                | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N86                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N499_0                    | 15         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N229                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N229                      | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                                   | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102                                  | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N229                      | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_CDR_ALIGN_deb [3]                                | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/signal_deb_pre          | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N623                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N623                                                              | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N874_inv                  | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N463_7_inv                | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [3]                               | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].sigdet_deb/signal_deb_pre             | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N454                                                         | u_CORES/u_debug_core_0/u_Storage_Condition/N454                                                        | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N82                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N460_0                    | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N82                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N460_0                    | 14         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N861_inv                  | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N463_7_inv                | 14         
| u_CORES/u_debug_core_0/u_Storage_Condition/N470                                                         | u_CORES/u_debug_core_0/u_Storage_Condition/N470_3                                                      | 14         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N615                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N615                                                              | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N46                      | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[3].cdr_align_deb/N40_1                   | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/N462                                                         | u_CORES/u_debug_core_0/u_Storage_Condition/N462                                                        | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/_N33                   | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/TXLANE2_ENABLE.txlane_rst_fsm2/N316_0                | 13         
| u_CORES/u_debug_core_0/u_Storage_Condition/_N2373                                                       | u_CORES/u_debug_core_0/u_Storage_Condition/N471_13                                                     | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N625_inv                                                           | u_CORES/u_debug_core_0/u_rd_addr_gen/N625_inv                                                          | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/N626                                                               | u_CORES/u_debug_core_0/u_rd_addr_gen/N626                                                              | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N46                      | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].cdr_align_deb/N40_1                   | 13         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N46                                    | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_deb/N40_1                                 | 13         
| u_CORES/u_debug_core_0/u_rd_addr_gen/_N4810                                                             | u_CORES/u_debug_core_0/u_rd_addr_gen/N151_2                                                            | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/_N90                       | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/N446_0                    | 12         
| U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40                         | U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/N40                        | 12         
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 84            | 0                  
| IOCKDLY               | 0        | 40            | 0                  
| FF                    | 3479     | 64200         | 6                  
| LUT                   | 2906     | 42800         | 7                  
| Distributed RAM       | 0        | 17000         | 0                  
| DLL                   | 0        | 10            | 0                  
| DQSL                  | 0        | 18            | 0                  
| DRM                   | 72       | 134           | 54                 
| FUSECODE              | 0        | 1             | 0                  
| IO                    | 44       | 296           | 15                 
| IOCKDIV               | 0        | 20            | 0                  
| IOCKGATE              | 0        | 20            | 0                  
| IPAL                  | 0        | 1             | 0                  
| PLL                   | 0        | 5             | 0                  
| RCKB                  | 0        | 24            | 0                  
| SCANCHAIN             | 1        | 2             | 50                 
| START                 | 0        | 1             | 0                  
| USCM                  | 3        | 30            | 10                 
| HSST                  | 1        | 1             | 100                
| OSC                   | 0        | 1             | 0                  
| CRYSTAL               | 0        | 2             | 0                  
| RESCAL                | 0        | 4             | 0                  
| UDID                  | 0        | 1             | 0                  
| PCIE                  | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.25 sec.


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                             
+-------------------------------------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.adf     
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/synthesize/hsst_test_dut_top_syn.fic     
| Output     | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top_map.adf     
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top_dmr.prt     
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/device_map/hsst_test_dut_top.dmr         
|            | C:/Users/14861/Desktop/ws/hsst/hsst_test/ipcore/hsst_test/pnr/example_design/device_map/dmr.db                        
+-------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 338 MB
Total CPU time to dev_map completion : 0h:0m:8s
Process Total CPU time to dev_map completion : 0h:0m:8s
Total real time to dev_map completion : 0h:0m:54s
