INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 14:09:23 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : triangular
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.551ns  (required time - arrival time)
  Source:                 buffer30/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Destination:            buffer31/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.305ns period=6.610ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.610ns  (clk rise@6.610ns - clk rise@0.000ns)
  Data Path Delay:        6.908ns  (logic 1.299ns (18.804%)  route 5.609ns (81.196%))
  Logic Levels:           18  (CARRY4=4 LUT3=2 LUT6=12)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.093 - 6.610 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1819, unset)         0.508     0.508    buffer30/clk
                         FDRE                                         r  buffer30/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 f  buffer30/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer31/control/Memory_reg[0][31][2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 f  buffer31/control/Memory[0][2]_i_1/O
                         net (fo=3, unplaced)         0.395     1.671    cmpi1/buffer31_outs[2]
                         LUT6 (Prop_lut6_I3_O)        0.043     1.714 r  cmpi1/minusOp_carry_i_54/O
                         net (fo=1, unplaced)         0.459     2.173    cmpi1/minusOp_carry_i_54_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.245     2.418 r  cmpi1/minusOp_carry_i_35/CO[3]
                         net (fo=1, unplaced)         0.007     2.425    cmpi1/minusOp_carry_i_35_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.475 r  cmpi1/minusOp_carry_i_18/CO[3]
                         net (fo=1, unplaced)         0.000     2.475    cmpi1/minusOp_carry_i_18_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.525 r  cmpi1/minusOp_carry_i_9/CO[3]
                         net (fo=1, unplaced)         0.000     2.525    cmpi1/minusOp_carry_i_9_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.575 f  cmpi1/minusOp_carry_i_7/CO[3]
                         net (fo=75, unplaced)        0.680     3.255    buffer62/fifo/result[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     3.298 f  buffer62/fifo/i___0_i_9/O
                         net (fo=7, unplaced)         0.412     3.710    buffer96/fifo/cond_br42_trueOut_valid
                         LUT6 (Prop_lut6_I4_O)        0.043     3.753 r  buffer96/fifo/Head[1]_i_6__0/O
                         net (fo=6, unplaced)         0.276     4.029    buffer99/fifo/Head_reg[0]_3
                         LUT6 (Prop_lut6_I1_O)        0.043     4.072 r  buffer99/fifo/i___0_i_11/O
                         net (fo=1, unplaced)         0.377     4.449    buffer61/fifo/Head_reg[0]
                         LUT6 (Prop_lut6_I1_O)        0.043     4.492 f  buffer61/fifo/i___0_i_5/O
                         net (fo=5, unplaced)         0.272     4.764    fork27/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT3 (Prop_lut3_I1_O)        0.043     4.807 r  fork27/control/generateBlocks[0].regblock/i___0_i_1/O
                         net (fo=5, unplaced)         0.272     5.079    fork27/control/generateBlocks[1].regblock/transmitValue_reg_5
                         LUT6 (Prop_lut6_I3_O)        0.043     5.122 f  fork27/control/generateBlocks[1].regblock/i__i_3/O
                         net (fo=7, unplaced)         0.279     5.401    fork26/control/generateBlocks[1].regblock/addi12_result_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     5.444 f  fork26/control/generateBlocks[1].regblock/i__i_1/O
                         net (fo=11, unplaced)        0.268     5.712    fork16/control/generateBlocks[5].regblock/fullReg_i_8_0
                         LUT6 (Prop_lut6_I3_O)        0.043     5.755 r  fork16/control/generateBlocks[5].regblock/fullReg_i_19/O
                         net (fo=1, unplaced)         0.244     5.999    buffer38/control/fullReg_i_5__4_1
                         LUT6 (Prop_lut6_I4_O)        0.043     6.042 r  buffer38/control/fullReg_i_8/O
                         net (fo=1, unplaced)         0.244     6.286    fork15/control/generateBlocks[12].regblock/fullReg_i_2__4
                         LUT6 (Prop_lut6_I1_O)        0.043     6.329 r  fork15/control/generateBlocks[12].regblock/fullReg_i_5__4/O
                         net (fo=1, unplaced)         0.377     6.706    fork15/control/generateBlocks[7].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     6.749 r  fork15/control/generateBlocks[7].regblock/fullReg_i_2__4/O
                         net (fo=23, unplaced)        0.307     7.056    buffer30/control/anyBlockStop
                         LUT6 (Prop_lut6_I3_O)        0.043     7.099 r  buffer30/control/dataReg[31]_i_1__1/O
                         net (fo=32, unplaced)        0.317     7.416    buffer31/E[0]
                         FDRE                                         r  buffer31/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.610     6.610 r  
                                                      0.000     6.610 r  clk (IN)
                         net (fo=1819, unset)         0.483     7.093    buffer31/clk
                         FDRE                                         r  buffer31/dataReg_reg[0]/C
                         clock pessimism              0.000     7.093    
                         clock uncertainty           -0.035     7.057    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.865    buffer31/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.865    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 -0.551    




