{"Source Block": ["oh/elink/hdl/etx_io.v@112:140@HdlStmProcess", "   \n   //#############################\n   //# SELECTING DATA PER CYCLE\n   //#############################  \n   //optimize later...\n   always @ (negedge tx_lclk)\n     case(tx_pointer[6:0])\n       //Cycle0\n       7'b0000001: tx_data16[15:0] <= {ctrlmode[3:0],dstaddr[31:28],~write,7'b0};\n       //Cycle1\n       7'b0000010: tx_data16[15:0] <= {dstaddr[19:12],dstaddr[27:20]};\n       //Cycle2\n       7'b0000100: tx_data16[15:0] <= {dstaddr[3:0],datamode[1:0],write,access,\n\t\t\t\t        dstaddr[11:4]};       \n       //Cycle3\n       7'b0001000: tx_data16[15:0] <= {data[23:16],data[31:24]};\n       //Cycle4\t\t\t\t      \n       7'b0010000: tx_data16[15:0] <= {data[7:0],data[15:8]};            \n       //Cycle5\n       7'b0100000: tx_data16[15:0] <= {srcaddr[23:16],srcaddr[31:24]};\n       //Cycle6\n       7'b1000000: tx_data16[15:0] <= {srcaddr[7:0],srcaddr[15:8]};\n       default  tx_data16[15:0]    <= 16'b0;\n     endcase // case (tx_pointer[7:0])\n             \n   //#############################\n   //# DATA (DDR)\n   //#############################  \n   always @ (negedge tx_lclk)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[118, "     case(tx_pointer[6:0])\n"], [120, "       7'b0000001: tx_data16[15:0] <= {ctrlmode[3:0],dstaddr[31:28],~write,7'b0};\n"], [122, "       7'b0000010: tx_data16[15:0] <= {dstaddr[19:12],dstaddr[27:20]};\n"], [124, "       7'b0000100: tx_data16[15:0] <= {dstaddr[3:0],datamode[1:0],write,access,\n"], [127, "       7'b0001000: tx_data16[15:0] <= {data[23:16],data[31:24]};\n"], [129, "       7'b0010000: tx_data16[15:0] <= {data[7:0],data[15:8]};            \n"], [131, "       7'b0100000: tx_data16[15:0] <= {srcaddr[23:16],srcaddr[31:24]};\n"], [133, "       7'b1000000: tx_data16[15:0] <= {srcaddr[7:0],srcaddr[15:8]};\n"]], "Add": [[118, "     case({tx_access,tx_pointer[6:0]})\n"], [120, "       8'b10000001: tx_data16[15:0] <= {ctrlmode[3:0],dstaddr[31:28],~write,7'b0};\n"], [122, "       8'b10000010: tx_data16[15:0] <= {dstaddr[19:12],dstaddr[27:20]};\n"], [124, "       8'b10000100: tx_data16[15:0] <= {dstaddr[3:0],datamode[1:0],write,access,\n"], [127, "       8'b10001000: tx_data16[15:0] <= {data[23:16],data[31:24]};\n"], [129, "       8'b10010000: tx_data16[15:0] <= {data[7:0],data[15:8]};            \n"], [131, "       8'b10100000: tx_data16[15:0] <= {srcaddr[23:16],srcaddr[31:24]};\n"], [133, "       8'b11000000: tx_data16[15:0] <= {srcaddr[7:0],srcaddr[15:8]};\n"]]}}