

================================================================
== Vivado HLS Report for 'conv_3x3_strm'
================================================================
* Date:           Thu Dec  3 19:08:30 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        Convolution_IP.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.83|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65804|  65804|  65804|  65804|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |                           |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- init_linebuf_1           |      2|      2|         2|          1|          1|      2|    yes   |
        |- init_linebuf_2           |    256|    256|         2|          1|          1|    256|    yes   |
        |- for_i_pixel_for_j_pixel  |  65539|  65539|         5|          1|          1|  65536|    yes   |
        +---------------------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    752|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        2|      -|      0|      0|
|Multiplexer      |        -|      -|      -|    323|
|Register         |        0|      -|    351|     32|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      0|    351|   1107|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        1|      0|   ~0  |      6|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |line_buf_0_U  |conv_3x3_strm_linbkb  |        1|  0|   0|   256|    8|     1|         2048|
    |line_buf_1_U  |conv_3x3_strm_linbkb  |        1|  0|   0|   256|    8|     1|         2048|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                      |        2|  0|   0|   512|   16|     2|         4096|
    +--------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_375_p2                        |     +    |      0|  0|  16|           9|           1|
    |indvar_flatten_next_fu_421_p2      |     +    |      0|  0|  24|          17|           1|
    |j_fu_469_p2                        |     +    |      0|  0|  16|           9|           1|
    |read_count_fu_680_p2               |     +    |      0|  0|  39|          32|           1|
    |result_0_2_fu_612_p2               |     +    |      0|  0|  16|           9|           9|
    |result_1_2_fu_744_p2               |     +    |      0|  0|  18|          11|          11|
    |result_2_2_fu_778_p2               |     +    |      0|  0|  18|          11|          11|
    |x_1_fu_316_p2                      |     +    |      0|  0|  16|           9|           1|
    |x_2_fu_333_p2                      |     +    |      0|  0|  16|           9|           1|
    |x_assign_2_fu_501_p2               |     +    |      0|  0|  16|           9|           2|
    |y_assign_2_fu_395_p2               |     +    |      0|  0|  16|           9|           2|
    |y_assign_2_mid1_fu_553_p2          |     +    |      0|  0|  16|           9|           2|
    |p_neg_fu_816_p2                    |     -    |      0|  0|  18|           1|          11|
    |result_1_fu_646_p2                 |     -    |      0|  0|  18|          11|          11|
    |result_2_fu_761_p2                 |     -    |      0|  0|  18|          11|          11|
    |tmp_12_fu_832_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_15_fu_872_p2                   |     -    |      0|  0|  15|           1|           8|
    |tmp_8_fu_587_p2                    |     -    |      0|  0|  16|           1|           9|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   8|           1|           1|
    |ap_block_state11_pp2_stage0_iter2  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state13_pp2_stage0_iter4  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1   |    and   |      0|  0|   8|           1|           1|
    |brmerge_demorgan_i_0_1_fu_495_p2   |    and   |      0|  0|   8|           1|           1|
    |brmerge_demorgan_i_0_2_fu_521_p2   |    and   |      0|  0|   8|           1|           1|
    |brmerge_demorgan_i_1_fu_629_p2     |    and   |      0|  0|   8|           1|           1|
    |brmerge_demorgan_i_2_fu_652_p2     |    and   |      0|  0|   8|           1|           1|
    |or_cond1_i_fu_579_p2               |    and   |      0|  0|   8|           1|           1|
    |tmp1_fu_489_p2                     |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_310_p2                |   icmp   |      0|  0|  13|           9|          10|
    |exitcond2_fu_327_p2                |   icmp   |      0|  0|  13|           9|          10|
    |exitcond_flatten_fu_415_p2         |   icmp   |      0|  0|  18|          17|          18|
    |exitcond_fu_427_p2                 |   icmp   |      0|  0|  13|           9|          10|
    |icmp1_fu_668_p2                    |   icmp   |      0|  0|  13|          16|           1|
    |icmp_fu_866_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_1_i_fu_463_p2                  |   icmp   |      0|  0|  13|           9|           1|
    |tmp_i_fu_369_p2                    |   icmp   |      0|  0|  13|           9|           1|
    |tmp_i_mid1_fu_441_p2               |   icmp   |      0|  0|  13|           9|           1|
    |ap_block_pp2_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |out_stream_V_din                   |  select  |      0|  0|   8|           1|           8|
    |result_2_i_0_0_s_fu_601_p3         |  select  |      0|  0|   9|           1|           9|
    |result_2_i_0_2_fu_618_p3           |  select  |      0|  0|   9|           1|           9|
    |result_2_i_1_0_s_fu_727_p3         |  select  |      0|  0|  11|           1|          11|
    |result_2_i_1_2_fu_750_p3           |  select  |      0|  0|  11|           1|          11|
    |result_2_i_2_0_s_fu_767_p3         |  select  |      0|  0|  11|           1|          11|
    |result_2_i_2_2_fu_802_p3           |  select  |      0|  0|  11|           1|          11|
    |result_2_i_fu_593_p3               |  select  |      0|  0|   9|           1|           9|
    |tmp_14_fu_848_p3                   |  select  |      0|  0|   8|           1|           8|
    |tmp_i1_mid2_fu_548_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_i2_mid2_fu_573_p3              |  select  |      0|  0|   2|           1|           1|
    |tmp_i_mid2_fu_447_p3               |  select  |      0|  0|   2|           1|           1|
    |x_assign_mid2_fu_433_p3            |  select  |      0|  0|   9|           1|           1|
    |y_assign_mid2_fu_455_p3            |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   8|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   8|           2|           1|
    |rev1_fu_409_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev2_fu_567_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev3_fu_483_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev4_fu_515_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev_fu_389_p2                      |    xor   |      0|  0|   8|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 752|         306|         286|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1            |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1            |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter4            |   9|          2|    1|          2|
    |ap_phi_mux_x1_phi_fu_268_p4        |   9|          2|    9|         18|
    |ap_phi_mux_x_assign_phi_fu_303_p4  |   9|          2|    9|         18|
    |ap_phi_mux_x_phi_fu_256_p4         |   9|          2|    9|         18|
    |ap_phi_mux_y_assign_phi_fu_291_p4  |   9|          2|    9|         18|
    |in_stream_V_blk_n                  |   9|          2|    1|          2|
    |indvar_flatten_reg_276             |   9|          2|   17|         34|
    |line_buf_0_address0                |  21|          4|    8|         32|
    |line_buf_0_address1                |  15|          3|    8|         24|
    |line_buf_0_d0                      |  15|          3|    8|         24|
    |line_buf_1_address0                |  21|          4|    8|         32|
    |line_buf_1_address1                |  15|          3|    8|         24|
    |out_stream_V_blk_n                 |   9|          2|    1|          2|
    |read_count_1_fu_122                |   9|          2|   32|         64|
    |window_1_0_fu_142                  |   9|          2|    8|         16|
    |window_1_1_1_fu_138                |   9|          2|    8|         16|
    |window_2_0_fu_154                  |   9|          2|    8|         16|
    |window_2_1_1_fu_150                |   9|          2|    8|         16|
    |x1_reg_264                         |   9|          2|    9|         18|
    |x_assign_reg_299                   |   9|          2|    9|         18|
    |x_reg_252                          |   9|          2|    9|         18|
    |y_assign_reg_287                   |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 323|         68|  200|        465|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                         |   1|   0|    1|          0|
    |ap_reg_pp2_iter1_line_buf_1_addr_3_reg_1050     |   8|   0|    8|          0|
    |ap_reg_pp2_iter2_brmerge_demorgan_i_2_reg_1072  |   1|   0|    1|          0|
    |brmerge_demorgan_i_0_1_reg_1033                 |   1|   0|    1|          0|
    |brmerge_demorgan_i_0_2_reg_1038                 |   1|   0|    1|          0|
    |brmerge_demorgan_i_1_reg_1061                   |   1|   0|    1|          0|
    |brmerge_demorgan_i_2_reg_1072                   |   1|   0|    1|          0|
    |exitcond1_reg_884                               |   1|   0|    1|          0|
    |exitcond2_reg_893                               |   1|   0|    1|          0|
    |exitcond_flatten_reg_998                        |   1|   0|    1|          0|
    |exitcond_reg_1007                               |   1|   0|    1|          0|
    |icmp1_reg_1078                                  |   1|   0|    1|          0|
    |icmp_reg_1093                                   |   1|   0|    1|          0|
    |indvar_flatten_reg_276                          |  17|   0|   17|          0|
    |j_reg_1028                                      |   9|   0|    9|          0|
    |line_buf_0_addr_3_reg_1044                      |   8|   0|    8|          0|
    |line_buf_1_addr_3_reg_1050                      |   8|   0|    8|          0|
    |read_count_1_fu_122                             |  32|   0|   32|          0|
    |result_1_reg_1067                               |  11|   0|   11|          0|
    |result_2_2_reg_1082                             |  11|   0|   11|          0|
    |rev1_reg_992                                    |   1|   0|    1|          0|
    |rev_reg_987                                     |   1|   0|    1|          0|
    |tmp_14_reg_1087                                 |   8|   0|    8|          0|
    |tmp_1_i_reg_1023                                |   1|   0|    1|          0|
    |tmp_i_mid2_reg_1013                             |   1|   0|    1|          0|
    |window_0_0_1_fu_134                             |   8|   0|    8|          0|
    |window_0_0_fu_130                               |   8|   0|    8|          0|
    |window_0_1_fu_126                               |   8|   0|    8|          0|
    |window_1_0_1_fu_146                             |   8|   0|    8|          0|
    |window_1_0_fu_142                               |   8|   0|    8|          0|
    |window_1_1_1_fu_138                             |   8|   0|    8|          0|
    |window_1_1_1_load_reg_1056                      |   8|   0|    8|          0|
    |window_2_0_1_fu_158                             |   8|   0|    8|          0|
    |window_2_0_fu_154                               |   8|   0|    8|          0|
    |window_2_1_1_fu_150                             |   8|   0|    8|          0|
    |x1_reg_264                                      |   9|   0|    9|          0|
    |x_1_reg_888                                     |   9|   0|    9|          0|
    |x_2_reg_897                                     |   9|   0|    9|          0|
    |x_assign_reg_299                                |   9|   0|    9|          0|
    |x_reg_252                                       |   9|   0|    9|          0|
    |y_assign_mid2_reg_1018                          |   9|   0|    9|          0|
    |y_assign_reg_287                                |   9|   0|    9|          0|
    |exitcond_flatten_reg_998                        |  64|  32|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 351|  32|  288|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|ap_start             |  in |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|ap_done              | out |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|ap_idle              | out |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|ap_ready             | out |    1| ap_ctrl_hs | conv_3x3_strm | return value |
|out_stream_V_din     | out |    8|   ap_fifo  |  out_stream_V |    pointer   |
|out_stream_V_full_n  |  in |    1|   ap_fifo  |  out_stream_V |    pointer   |
|out_stream_V_write   | out |    1|   ap_fifo  |  out_stream_V |    pointer   |
|in_stream_V_dout     |  in |    8|   ap_fifo  |  in_stream_V  |    pointer   |
|in_stream_V_empty_n  |  in |    1|   ap_fifo  |  in_stream_V  |    pointer   |
|in_stream_V_read     | out |    1|   ap_fifo  |  in_stream_V  |    pointer   |
+---------------------+-----+-----+------------+---------------+--------------+

