#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000020121b1be30 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0000020121cd1780_0 .var "address", 3 0;
v0000020121cd1c30_0 .var "clk", 0 0;
v0000020121cd2a40_0 .var "data", 15 0;
v0000020121cd1e60_0 .var "read", 0 0;
v0000020121cd2220_0 .var "read1", 3 0;
v0000020121cd20e0_0 .var "read2", 3 0;
v0000020121cd1d20_0 .var "reset", 0 0;
v0000020121cd2ae0_0 .net "value1", 15 0, v0000020121cd1500_0;  1 drivers
v0000020121cd2860_0 .net "value2", 15 0, v0000020121cd15a0_0;  1 drivers
v0000020121cd2040_0 .var "write", 0 0;
S_0000020121cd8030 .scope module, "DUT" "st_bit" 2 7, 3 2 0, S_0000020121b1be30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 4 "address";
    .port_info 5 /INPUT 16 "data";
    .port_info 6 /INPUT 4 "read1";
    .port_info 7 /INPUT 4 "read2";
    .port_info 8 /OUTPUT 16 "value1";
    .port_info 9 /OUTPUT 16 "value2";
v0000020121b167e0_0 .net "address", 3 0, v0000020121cd1780_0;  1 drivers
v0000020121cd83f0_0 .net "clk", 0 0, v0000020121cd1c30_0;  1 drivers
v0000020121cc7c90_0 .net "data", 15 0, v0000020121cd2a40_0;  1 drivers
v0000020121cc7d30_0 .net "read", 0 0, v0000020121cd1e60_0;  1 drivers
v0000020121cc7dd0_0 .net "read1", 3 0, v0000020121cd2220_0;  1 drivers
v0000020121cc7e70_0 .net "read2", 3 0, v0000020121cd20e0_0;  1 drivers
v0000020121cd1460_0 .net "reset", 0 0, v0000020121cd1d20_0;  1 drivers
v0000020121cd1500_0 .var "value1", 15 0;
v0000020121cd15a0_0 .var "value2", 15 0;
v0000020121cd1640 .array "w", 0 15, 15 0;
v0000020121cd16e0_0 .net "write", 0 0, v0000020121cd2040_0;  1 drivers
v0000020121cd1640_0 .array/port v0000020121cd1640, 0;
v0000020121cd1640_1 .array/port v0000020121cd1640, 1;
E_0000020121ccacc0/0 .event anyedge, v0000020121cc7d30_0, v0000020121cc7dd0_0, v0000020121cd1640_0, v0000020121cd1640_1;
v0000020121cd1640_2 .array/port v0000020121cd1640, 2;
v0000020121cd1640_3 .array/port v0000020121cd1640, 3;
v0000020121cd1640_4 .array/port v0000020121cd1640, 4;
v0000020121cd1640_5 .array/port v0000020121cd1640, 5;
E_0000020121ccacc0/1 .event anyedge, v0000020121cd1640_2, v0000020121cd1640_3, v0000020121cd1640_4, v0000020121cd1640_5;
v0000020121cd1640_6 .array/port v0000020121cd1640, 6;
v0000020121cd1640_7 .array/port v0000020121cd1640, 7;
v0000020121cd1640_8 .array/port v0000020121cd1640, 8;
v0000020121cd1640_9 .array/port v0000020121cd1640, 9;
E_0000020121ccacc0/2 .event anyedge, v0000020121cd1640_6, v0000020121cd1640_7, v0000020121cd1640_8, v0000020121cd1640_9;
v0000020121cd1640_10 .array/port v0000020121cd1640, 10;
v0000020121cd1640_11 .array/port v0000020121cd1640, 11;
v0000020121cd1640_12 .array/port v0000020121cd1640, 12;
v0000020121cd1640_13 .array/port v0000020121cd1640, 13;
E_0000020121ccacc0/3 .event anyedge, v0000020121cd1640_10, v0000020121cd1640_11, v0000020121cd1640_12, v0000020121cd1640_13;
v0000020121cd1640_14 .array/port v0000020121cd1640, 14;
v0000020121cd1640_15 .array/port v0000020121cd1640, 15;
E_0000020121ccacc0/4 .event anyedge, v0000020121cd1640_14, v0000020121cd1640_15, v0000020121cc7e70_0;
E_0000020121ccacc0 .event/or E_0000020121ccacc0/0, E_0000020121ccacc0/1, E_0000020121ccacc0/2, E_0000020121ccacc0/3, E_0000020121ccacc0/4;
E_0000020121ccb880 .event negedge, v0000020121cd83f0_0;
S_0000020121cd81c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 18, 3 18 0, S_0000020121cd8030;
 .timescale 0 0;
v0000020121cd8350_0 .var/i "i", 31 0;
    .scope S_0000020121cd8030;
T_0 ;
    %wait E_0000020121ccb880;
    %fork t_1, S_0000020121cd81c0;
    %jmp t_0;
    .scope S_0000020121cd81c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020121cd8350_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000020121cd8350_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0000020121cd1460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000020121cd16e0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000020121b167e0_0;
    %pad/u 32;
    %load/vec4 v0000020121cd8350_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000020121cc7c90_0;
    %ix/getv/s 3, v0000020121cd8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020121cd1640, 0, 4;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0000020121cd8350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000020121cd1640, 0, 4;
T_0.3 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020121cd8350_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020121cd8350_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0000020121cd8030;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_0000020121cd8030;
T_1 ;
    %wait E_0000020121ccacc0;
    %load/vec4 v0000020121cc7d30_0;
    %cmpi/u 0, 0, 1;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %load/vec4 v0000020121cc7dd0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020121cd1640, 4;
    %assign/vec4 v0000020121cd1500_0, 0;
    %load/vec4 v0000020121cc7e70_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000020121cd1640, 4;
    %assign/vec4 v0000020121cd15a0_0, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000020121b1be30;
T_2 ;
    %delay 1, 0;
    %load/vec4 v0000020121cd1c30_0;
    %inv;
    %store/vec4 v0000020121cd1c30_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000020121b1be30;
T_3 ;
    %vpi_call 2 23 "$monitor", $time, "clk=%b,reset=%b,write=%b,address=%b,data=%b,read=%b,read1=%b,read2=%b,value1=%b,value2=%b,reset=%b", v0000020121cd1c30_0, v0000020121cd1d20_0, v0000020121cd2040_0, v0000020121cd1780_0, v0000020121cd2a40_0, v0000020121cd1e60_0, v0000020121cd2220_0, v0000020121cd20e0_0, v0000020121cd2ae0_0, v0000020121cd2860_0, v0000020121cd1d20_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd2040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd1780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd1e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd2220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd20e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000020121cd2a40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1d20_0, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd2040_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd1780_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000020121cd2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd1e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd2220_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd20e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1d20_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd2040_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd1780_0, 0;
    %pushi/vec4 10, 0, 16;
    %assign/vec4 v0000020121cd2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd1e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd2220_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd20e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1d20_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd2040_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd1780_0, 0;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0000020121cd2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd1e60_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020121cd2220_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd20e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1d20_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd2040_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd1780_0, 0;
    %pushi/vec4 7, 0, 16;
    %assign/vec4 v0000020121cd2a40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000020121cd1e60_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd2220_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000020121cd20e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000020121cd1d20_0, 0;
    %delay 100, 0;
    %vpi_call 2 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000020121b1be30;
T_4 ;
    %vpi_call 2 77 "$dumpfile", "16_bit.vcd" {0 0 0};
    %vpi_call 2 78 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "register_file.v";
