device top_level:

inputs [("__in0",8),("__in1",8),("__in2",8)]
outputs [("__out0",8)]
states []

$Pure.dispatch :: W24 -> W9
$Pure.dispatch $0 = 9'case 24'$0 of
    {24'@} -> Main.loop1

$Pure.start :: W9
$Pure.start  = 9'case {1'h0
    , 8'case {8'h02
      , 8'case {8'case {8'case 8'case 128'h00000000000000000000000000000000 of
              {128'@} -> Resize of
            {8'@} -> Not
          , 8'case 8'case 128'h00000000000000000000000000000001 of
              {128'@} -> Resize of
            {8'@} -> Not} of
          {8'@, 8'@} -> And
        , 8'case 128'h00000000000000000000000000000002 of
          {128'@} -> Resize} of
        {8'@, 8'@} -> XNor} of
      {8'@, 8'@} -> Or} of
    {9'@} -> $LL.Main.loop3

$LL.Main.compute2 :: W8 -> W8 -> W8 -> W8
$LL.Main.compute2 $0 $1 $2 = 8'case {8'case {8'case {8'$1, 8'$0} of {8'@, 8'@} -> And, 8'$2} of
      {8'@, 8'@} -> XOr
    , 8'case {8'case {8'case 8'$1 of {8'@} -> Not, 8'case 8'$0 of {8'@} -> Not} of {8'@, 8'@} -> And, 8'$2} of
      {8'@, 8'@} -> XNor} of
    {8'@, 8'@} -> Or

Main.compute1 :: W24 -> W8
Main.compute1 $0 = 8'case 24'$0 of
    {8'@, 8'@, 8'@} -> $LL.Main.compute

$LL.Main.loop3 :: W9 -> W9
$LL.Main.loop3 $0 = 9'case 9'$0 of
    {1'h0, 8'@} -> $LL.Main.loop1

$LL.Main.loop1 :: W8 -> W9
$LL.Main.loop1 $0 = {1'h1, 8'$0}

Main.loop1 :: W24 -> W9
Main.loop1 $0 = 9'case {1'h0, 8'case 24'$0 of {24'@} -> Main.compute1} of
    {9'@} -> $LL.Main.loop3

$LL.Main.compute :: W8 -> W8 -> W8 -> W8
$LL.Main.compute $0 $1 $2 = 8'case {8'$1, 8'$0, 8'$2} of
    {8'@, 8'@, 8'@} -> $LL.Main.compute2