INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:14:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.042ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.230ns period=6.460ns})
  Destination:            mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.230ns period=6.460ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.460ns  (clk rise@6.460ns - clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 3.750ns (58.395%)  route 2.672ns (41.605%))
  Logic Levels:           19  (CARRY4=9 DSP48E1=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.943 - 6.460 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2170, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X10Y65         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.414     1.154    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X10Y66         LUT6 (Prop_lut6_I1_O)        0.119     1.273 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32/O
                         net (fo=1, routed)           0.095     1.369    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32_n_0
    SLICE_X10Y66         LUT6 (Prop_lut6_I3_O)        0.043     1.412 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28/O
                         net (fo=1, routed)           0.163     1.575    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28_n_0
    SLICE_X11Y65         LUT5 (Prop_lut5_I1_O)        0.043     1.618 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25/O
                         net (fo=1, routed)           0.000     1.618    mulf1/operator/RoundingAdder/S[0]
    SLICE_X11Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.869 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.869    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X11Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.918 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.918    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X11Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.967 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     1.967    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X11Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.016 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.016    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X11Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.065 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.065    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X11Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.114 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.114    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X11Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.163 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     2.163    mulf1/operator/RoundingAdder/minusOp_carry_i_9__0_n_0
    SLICE_X11Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.212 r  mulf1/operator/RoundingAdder/minusOp_carry_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.212    mulf1/operator/RoundingAdder/minusOp_carry_i_11_n_0
    SLICE_X11Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.316 r  mulf1/operator/RoundingAdder/minusOp_carry_i_10__0/O[0]
                         net (fo=15, routed)          0.393     2.709    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X9Y71          LUT4 (Prop_lut4_I2_O)        0.120     2.829 f  mulf1/operator/RoundingAdder/minusOp_carry_i_12/O
                         net (fo=9, routed)           0.165     2.994    mulf1/operator/RoundingAdder/minusOp_carry_i_12_n_0
    SLICE_X9Y72          LUT6 (Prop_lut6_I4_O)        0.043     3.037 f  mulf1/operator/RoundingAdder/Mfull_c0_i_27/O
                         net (fo=1, routed)           0.184     3.221    mulf1/operator/RoundingAdder/Mfull_c0_i_27_n_0
    SLICE_X10Y71         LUT5 (Prop_lut5_I4_O)        0.043     3.264 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23/O
                         net (fo=3, routed)           0.183     3.447    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X10Y69         LUT4 (Prop_lut4_I0_O)        0.043     3.490 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.209     3.699    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X8Y69          LUT6 (Prop_lut6_I1_O)        0.043     3.742 r  mulf1/operator/RoundingAdder/Mfull_c0_i_2__0/O
                         net (fo=1, routed)           0.389     4.131    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[15]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[20])
                                                      2.280     6.411 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[20]
                         net (fo=2, routed)           0.476     6.887    mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid323_Out0_copy324_c1_reg[2][3]
    SLICE_X10Y73         LUT5 (Prop_lut5_I3_O)        0.043     6.930 r  mulf1/operator/RoundingAdder/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1[1]_i_1__1/O
                         net (fo=1, routed)           0.000     6.930    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[2]_0[1]
    SLICE_X10Y73         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.460     6.460 r  
                                                      0.000     6.460 r  clk (IN)
                         net (fo=2170, unset)         0.483     6.943    mulf2/operator/SignificandMultiplication/clk
    SLICE_X10Y73         FDRE                                         r  mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]/C
                         clock pessimism              0.000     6.943    
                         clock uncertainty           -0.035     6.907    
    SLICE_X10Y73         FDRE (Setup_fdre_C_D)        0.065     6.972    mulf2/operator/SignificandMultiplication/Compressor_23_3_Freq300_testDifferentiator_uid156_bh7_uid319_Out0_copy320_c1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  0.042    




