TimeQuest Timing Analyzer report for cam_proj
Tue Nov 12 14:38:23 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 15. Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 16. Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 17. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 19. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'
 20. Slow 1200mV 85C Model Setup: 'PCLK_cam'
 21. Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'
 22. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 24. Slow 1200mV 85C Model Hold: 'clk50'
 25. Slow 1200mV 85C Model Hold: 'PCLK_cam'
 26. Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 27. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 28. Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 29. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'
 30. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'
 33. Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 34. Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 35. Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk50'
 44. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 46. Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 47. Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 48. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 50. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 51. Slow 1200mV 0C Model Setup: 'PCLK_cam'
 52. Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 53. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 55. Slow 1200mV 0C Model Hold: 'clk50'
 56. Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 57. Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 58. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 59. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 60. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 61. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'PCLK_cam'
 63. Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 64. Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 65. Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 66. Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk50'
 74. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 76. Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 77. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 79. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 80. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 81. Fast 1200mV 0C Model Setup: 'PCLK_cam'
 82. Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 83. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'clk50'
 85. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 86. Fast 1200mV 0C Model Hold: 'PCLK_cam'
 87. Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 88. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 89. Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 90. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 91. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 94. Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 95. Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 96. Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; cam_proj                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; clk50                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { clk50 }                                                       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble }       ;
; PCLK_cam                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { PCLK_cam }                                                    ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk50  ; pll2|altpll_component|auto_generated|pll1|inclk[0]            ; { pll2|altpll_component|auto_generated|pll1|clk[0] }            ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] } ;
; sdram_controller:SDRAM|busy                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|busy }                                 ;
; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|rd_ready_r }                           ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|conv_TOP:conv|STOP }                             ;
; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|memorywork:block|step[0] }                       ;
; TOP:neiroset|nextstep                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|nextstep }                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 45.1 MHz   ; 45.1 MHz        ; clk50                                                       ;                                                               ;
; 100.75 MHz ; 100.75 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 119.2 MHz  ; 119.2 MHz       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 136.5 MHz  ; 136.5 MHz       ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 144.93 MHz ; 144.93 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 193.95 MHz ; 193.95 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 194.93 MHz ; 194.93 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 228.26 MHz ; 228.26 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 262.19 MHz ; 262.19 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 342.94 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 600.96 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -19.674 ; -6653.420     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -11.827 ; -94.756       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.900  ; -2690.277     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.405  ; -90.460       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.463  ; -53.498       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.930  ; -139.519      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.836  ; -264.306      ;
; sdram_controller:SDRAM|busy                                 ; -3.381  ; -226.057      ;
; PCLK_cam                                                    ; -1.916  ; -86.303       ;
; TOP:neiroset|nextstep                                       ; -1.778  ; -8.890        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 31.611  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.296 ; 0.000         ;
; clk50                                                       ; 0.298 ; 0.000         ;
; PCLK_cam                                                    ; 0.324 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.341 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.342 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.343 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.344 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.358 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.400 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.602 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.745 ; -24.019       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.775 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.178 ; -6.458        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.248  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; clk50                                                       ; 9.410  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.741 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -19.674 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.236     ;
; -19.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.153     ;
; -19.582 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.920     ; 16.147     ;
; -19.558 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.120     ;
; -19.547 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.109     ;
; -19.517 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.914     ; 16.088     ;
; -19.511 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.914     ;
; -19.499 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.920     ; 16.064     ;
; -19.475 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.037     ;
; -19.466 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.920     ; 16.031     ;
; -19.464 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 16.026     ;
; -19.434 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.914     ; 16.005     ;
; -19.431 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 15.993     ;
; -19.428 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.831     ;
; -19.401 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.914     ; 15.972     ;
; -19.395 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.798     ;
; -19.383 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.920     ; 15.948     ;
; -19.348 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.923     ; 15.910     ;
; -19.318 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.914     ; 15.889     ;
; -19.315 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.843     ;
; -19.315 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.843     ;
; -19.315 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.843     ;
; -19.315 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.843     ;
; -19.315 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.843     ;
; -19.312 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.715     ;
; -19.268 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.951     ; 15.802     ;
; -19.260 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.795     ;
; -19.231 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.759     ;
; -19.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.754     ;
; -19.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.754     ;
; -19.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.754     ;
; -19.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.754     ;
; -19.223 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.754     ;
; -19.211 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.614     ;
; -19.194 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.729     ;
; -19.188 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.716     ;
; -19.188 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.716     ;
; -19.188 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.716     ;
; -19.188 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.716     ;
; -19.188 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.716     ;
; -19.185 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.951     ; 15.719     ;
; -19.177 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.712     ;
; -19.171 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.968     ; 15.688     ;
; -19.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.695     ;
; -19.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.695     ;
; -19.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.695     ;
; -19.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.695     ;
; -19.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.695     ;
; -19.157 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.078     ; 15.564     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.951     ; 15.686     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.521     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.521     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.521     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.521     ;
; -19.152 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.521     ;
; -19.144 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.679     ;
; -19.139 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.954     ; 15.670     ;
; -19.128 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.531     ;
; -19.111 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.646     ;
; -19.106 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.632     ;
; -19.106 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.632     ;
; -19.105 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.631     ;
; -19.104 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.957     ; 15.632     ;
; -19.102 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.628     ;
; -19.095 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.498     ;
; -19.079 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.965     ; 15.599     ;
; -19.078 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.613     ;
; -19.074 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.078     ; 15.481     ;
; -19.074 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.948     ; 15.611     ;
; -19.069 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.951     ; 15.603     ;
; -19.068 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.116     ; 15.437     ;
; -19.061 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.596     ;
; -19.044 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.968     ; 15.561     ;
; -19.041 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.078     ; 15.448     ;
; -19.014 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.540     ;
; -19.014 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.956     ; 15.543     ;
; -19.014 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.956     ; 15.543     ;
; -19.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.956     ; 15.542     ;
; -19.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.082     ; 15.415     ;
; -19.010 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.956     ; 15.539     ;
; -19.008 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.127     ; 15.366     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -19.006 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.947     ; 15.544     ;
; -18.996 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.745     ; 16.236     ;
; -18.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.530     ;
; -18.979 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.505     ;
; -18.979 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.505     ;
; -18.978 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.504     ;
; -18.975 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.959     ; 15.501     ;
; -18.969 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.504     ;
; -18.963 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.048     ; 15.400     ;
; -18.958 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -4.078     ; 15.365     ;
; -18.949 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.484     ;
; -18.949 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.484     ;
; -18.948 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.950     ; 15.483     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -11.827 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.384      ;
; -11.826 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.383      ;
; -11.817 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.374      ;
; -11.816 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.373      ;
; -11.811 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.368      ;
; -11.810 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.367      ;
; -11.801 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.358      ;
; -11.800 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.357      ;
; -11.754 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.311      ;
; -11.753 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.310      ;
; -11.748 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.305      ;
; -11.747 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.304      ;
; -11.738 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.295      ;
; -11.737 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.294      ;
; -11.732 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.289      ;
; -11.731 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 9.288      ;
; -11.627 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.545      ;
; -11.625 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.543      ;
; -11.623 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.541      ;
; -11.619 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.537      ;
; -11.617 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.535      ;
; -11.615 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.533      ;
; -11.613 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.531      ;
; -11.609 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.527      ;
; -11.554 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.472      ;
; -11.552 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.470      ;
; -11.550 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.468      ;
; -11.548 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.466      ;
; -11.546 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.464      ;
; -11.546 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.464      ;
; -11.544 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.462      ;
; -11.540 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.458      ;
; -11.437 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.994      ;
; -11.436 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.993      ;
; -11.421 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.978      ;
; -11.420 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.977      ;
; -11.416 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.973      ;
; -11.415 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.972      ;
; -11.400 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.957      ;
; -11.399 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.956      ;
; -11.256 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.813      ;
; -11.255 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.812      ;
; -11.240 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.797      ;
; -11.239 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.796      ;
; -11.237 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.155      ;
; -11.235 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.153      ;
; -11.233 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.151      ;
; -11.229 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.147      ;
; -11.216 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.134      ;
; -11.214 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.132      ;
; -11.212 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.130      ;
; -11.208 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 9.126      ;
; -11.056 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.974      ;
; -11.054 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.972      ;
; -11.052 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.970      ;
; -11.048 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.966      ;
; -11.013 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.570      ;
; -11.012 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.569      ;
; -10.997 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.554      ;
; -10.996 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.553      ;
; -10.992 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.549      ;
; -10.991 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.548      ;
; -10.976 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.533      ;
; -10.975 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.388     ; 8.532      ;
; -10.813 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.731      ;
; -10.811 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.729      ;
; -10.809 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.727      ;
; -10.805 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.723      ;
; -10.792 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.710      ;
; -10.790 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.708      ;
; -10.788 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.706      ;
; -10.784 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.027     ; 8.702      ;
; -10.196 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.784      ;
; -10.195 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.783      ;
; -10.180 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.768      ;
; -10.179 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.767      ;
; -10.017 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.605      ;
; -10.016 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.604      ;
; -10.001 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.589      ;
; -10.000 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.588      ;
; -9.996  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.945      ;
; -9.994  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.943      ;
; -9.992  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.941      ;
; -9.988  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.937      ;
; -9.973  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.561      ;
; -9.972  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.560      ;
; -9.957  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.545      ;
; -9.956  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.544      ;
; -9.942  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.530      ;
; -9.941  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.529      ;
; -9.931  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.519      ;
; -9.930  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.518      ;
; -9.926  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.514      ;
; -9.925  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.513      ;
; -9.915  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.503      ;
; -9.914  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.357     ; 7.502      ;
; -9.817  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.766      ;
; -9.815  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.764      ;
; -9.813  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.762      ;
; -9.809  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.996     ; 7.758      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.900 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 7.178      ;
; -5.896 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.173      ;
; -5.896 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.173      ;
; -5.866 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.148      ;
; -5.861 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.137      ;
; -5.861 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.137      ;
; -5.824 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.110      ;
; -5.824 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.110      ;
; -5.824 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.110      ;
; -5.824 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.110      ;
; -5.823 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 7.101      ;
; -5.819 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.096      ;
; -5.819 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.096      ;
; -5.818 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 7.096      ;
; -5.814 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.091      ;
; -5.814 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.091      ;
; -5.802 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 7.080      ;
; -5.798 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.075      ;
; -5.798 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.282      ; 7.075      ;
; -5.789 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.071      ;
; -5.784 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.066      ;
; -5.784 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.060      ;
; -5.784 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.060      ;
; -5.779 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.055      ;
; -5.779 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.055      ;
; -5.768 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.287      ; 7.050      ;
; -5.763 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.039      ;
; -5.763 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 7.039      ;
; -5.747 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.033      ;
; -5.747 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.033      ;
; -5.747 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.033      ;
; -5.747 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.033      ;
; -5.742 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.028      ;
; -5.742 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.028      ;
; -5.742 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.028      ;
; -5.742 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.028      ;
; -5.726 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.012      ;
; -5.726 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.012      ;
; -5.726 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.012      ;
; -5.726 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 7.012      ;
; -5.639 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.673      ;
; -5.638 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 6.699      ;
; -5.611 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.644      ;
; -5.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 6.642      ;
; -5.594 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.272      ; 6.861      ;
; -5.585 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.851      ;
; -5.585 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.851      ;
; -5.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.606      ;
; -5.576 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.625      ;
; -5.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 6.634      ;
; -5.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.618      ;
; -5.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.600      ;
; -5.567 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 6.604      ;
; -5.564 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.046      ; 6.605      ;
; -5.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.591      ;
; -5.556 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.586      ;
; -5.555 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.589      ;
; -5.555 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.270      ; 6.820      ;
; -5.555 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.270      ; 6.820      ;
; -5.555 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.276      ; 6.826      ;
; -5.546 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.045      ; 6.586      ;
; -5.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 6.587      ;
; -5.540 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.048      ; 6.583      ;
; -5.539 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.573      ;
; -5.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 6.581      ;
; -5.533 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.567      ;
; -5.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 6.578      ;
; -5.530 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.047      ; 6.572      ;
; -5.528 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.558      ;
; -5.528 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.559      ;
; -5.527 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.063      ; 6.585      ;
; -5.525 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 6.586      ;
; -5.524 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.047      ; 6.566      ;
; -5.523 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.557      ;
; -5.523 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.549      ;
; -5.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 6.583      ;
; -5.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.552      ;
; -5.521 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.552      ;
; -5.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.547      ;
; -5.518 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.567      ;
; -5.517 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.031      ; 6.543      ;
; -5.516 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.546      ;
; -5.516 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.782      ;
; -5.516 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.271      ; 6.782      ;
; -5.514 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.541      ;
; -5.512 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.561      ;
; -5.511 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 6.786      ;
; -5.511 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 6.786      ;
; -5.511 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 6.786      ;
; -5.511 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.280      ; 6.786      ;
; -5.508 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.310      ; 6.813      ;
; -5.508 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.272      ; 6.775      ;
; -5.507 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 6.568      ;
; -5.506 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.059      ; 6.560      ;
; -5.500 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.048      ; 6.543      ;
; -5.500 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.530      ;
; -5.499 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.051      ; 6.545      ;
; -5.497 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.531      ;
; -5.495 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.528      ;
; -5.494 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.048      ; 6.537      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.405 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 8.319      ;
; -5.322 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.325      ; 8.250      ;
; -5.320 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 8.208      ;
; -5.302 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.197      ; 8.209      ;
; -5.292 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.323      ; 8.210      ;
; -5.285 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 8.171      ;
; -5.261 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 8.136      ;
; -5.260 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 8.174      ;
; -5.249 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.321      ; 8.171      ;
; -5.231 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 8.272      ;
; -5.218 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 8.107      ;
; -5.196 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.323      ; 8.114      ;
; -5.191 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 8.102      ;
; -5.154 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 8.064      ;
; -5.153 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.321      ; 8.075      ;
; -5.143 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 8.057      ;
; -5.107 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.197      ; 8.014      ;
; -5.095 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 8.006      ;
; -5.086 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 8.127      ;
; -5.058 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.968      ;
; -5.043 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.325      ; 7.971      ;
; -5.008 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 7.897      ;
; -4.998 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.912      ;
; -4.934 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.323      ; 7.852      ;
; -4.891 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.321      ; 7.813      ;
; -4.881 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 7.767      ;
; -4.870 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 8.319      ;
; -4.867 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.292      ; 7.738      ;
; -4.845 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.197      ; 7.752      ;
; -4.836 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.747      ;
; -4.833 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 7.744      ;
; -4.824 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.170      ; 7.865      ;
; -4.796 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.706      ;
; -4.787 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.360      ; 8.250      ;
; -4.785 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.225      ; 8.208      ;
; -4.785 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 7.673      ;
; -4.781 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.325      ; 7.709      ;
; -4.767 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.232      ; 8.209      ;
; -4.757 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.358      ; 8.210      ;
; -4.750 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.207      ; 8.171      ;
; -4.746 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.191      ; 7.635      ;
; -4.726 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.225      ; 8.136      ;
; -4.726 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 7.601      ;
; -4.725 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 8.174      ;
; -4.714 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.356      ; 8.171      ;
; -4.696 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.205      ; 8.272      ;
; -4.683 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 8.107      ;
; -4.661 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.358      ; 8.114      ;
; -4.656 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 8.102      ;
; -4.619 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 8.064      ;
; -4.619 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 7.505      ;
; -4.618 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.356      ; 8.075      ;
; -4.608 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.207      ; 8.057      ;
; -4.608 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 7.522      ;
; -4.572 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.232      ; 8.014      ;
; -4.560 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 8.006      ;
; -4.557 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.468      ;
; -4.551 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.205      ; 8.127      ;
; -4.523 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 7.968      ;
; -4.509 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.292      ; 7.380      ;
; -4.508 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.360      ; 7.971      ;
; -4.499 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 7.520      ;
; -4.476 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.171      ; 7.499      ;
; -4.473 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 7.897      ;
; -4.463 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 7.912      ;
; -4.399 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.358      ; 7.852      ;
; -4.356 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.356      ; 7.813      ;
; -4.346 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.207      ; 7.767      ;
; -4.342 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 7.217      ;
; -4.332 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.327      ; 7.738      ;
; -4.329 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.198      ; 7.240      ;
; -4.310 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.232      ; 7.752      ;
; -4.308 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.190      ; 7.196      ;
; -4.301 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 7.747      ;
; -4.298 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 7.744      ;
; -4.294 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.171      ; 7.317      ;
; -4.289 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.205      ; 7.865      ;
; -4.281 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.292      ; 7.152      ;
; -4.261 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 7.706      ;
; -4.250 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.225      ; 7.673      ;
; -4.246 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.360      ; 7.709      ;
; -4.211 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.226      ; 7.635      ;
; -4.196 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 7.217      ;
; -4.191 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.225      ; 7.601      ;
; -4.085 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.461      ; 8.282      ;
; -4.084 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.207      ; 7.505      ;
; -4.073 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.207      ; 7.522      ;
; -4.065 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.171      ; 7.088      ;
; -4.022 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.233      ; 7.468      ;
; -4.002 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.588      ; 8.213      ;
; -4.000 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.453      ; 8.171      ;
; -3.993 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.172      ; 6.907      ;
; -3.982 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.460      ; 8.172      ;
; -3.974 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.327      ; 7.380      ;
; -3.972 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.586      ; 8.173      ;
; -3.965 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.435      ; 8.134      ;
; -3.964 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.204      ; 7.520      ;
; -3.941 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.206      ; 7.499      ;
; -3.941 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.453      ; 8.099      ;
; -3.940 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.169      ; 6.961      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.463 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.085     ; 4.681      ;
; -4.450 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.085     ; 4.668      ;
; -4.436 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.166     ; 5.073      ;
; -4.433 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.085     ; 4.651      ;
; -4.427 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.085     ; 4.645      ;
; -4.423 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.166     ; 5.060      ;
; -4.406 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.166     ; 5.043      ;
; -4.400 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.166     ; 5.037      ;
; -4.397 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.164     ; 5.036      ;
; -4.384 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.164     ; 5.023      ;
; -4.367 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.164     ; 5.006      ;
; -4.361 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.164     ; 5.000      ;
; -4.000 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 4.246      ;
; -3.997 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.092     ; 4.208      ;
; -3.987 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 4.233      ;
; -3.984 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.092     ; 4.195      ;
; -3.970 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 4.216      ;
; -3.967 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.092     ; 4.178      ;
; -3.964 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 4.210      ;
; -3.961 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.092     ; 4.172      ;
; -3.685 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.026      ; 4.206      ;
; -3.658 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.055     ; 4.598      ;
; -3.619 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.053     ; 4.561      ;
; -3.560 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.393      ; 4.448      ;
; -3.544 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.395      ;
; -3.533 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.312      ; 4.840      ;
; -3.531 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.382      ;
; -3.514 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.365      ;
; -3.508 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.359      ;
; -3.494 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.314      ; 4.803      ;
; -3.455 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.026      ; 3.976      ;
; -3.448 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.694      ;
; -3.445 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.296      ;
; -3.435 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.681      ;
; -3.432 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.283      ;
; -3.428 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.055     ; 4.368      ;
; -3.418 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.664      ;
; -3.415 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.266      ;
; -3.412 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.658      ;
; -3.409 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.558      ; 4.260      ;
; -3.389 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.053     ; 4.331      ;
; -3.369 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.085     ; 3.587      ;
; -3.367 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.613      ;
; -3.354 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.600      ;
; -3.346 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.393      ; 4.234      ;
; -3.342 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.166     ; 3.979      ;
; -3.340 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.393      ; 4.228      ;
; -3.337 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.583      ;
; -3.331 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.577      ;
; -3.319 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.312      ; 4.626      ;
; -3.316 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.393      ; 4.204      ;
; -3.315 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.393      ; 4.203      ;
; -3.313 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.312      ; 4.620      ;
; -3.303 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.164     ; 3.942      ;
; -3.289 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.312      ; 4.596      ;
; -3.288 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.312      ; 4.595      ;
; -3.280 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.314      ; 4.589      ;
; -3.274 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.314      ; 4.583      ;
; -3.250 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.314      ; 4.559      ;
; -3.249 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.314      ; 4.558      ;
; -3.221 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.446     ; 3.770      ;
; -3.219 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.019      ; 3.733      ;
; -3.195 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 4.040      ;
; -3.182 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 4.027      ;
; -3.165 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 4.010      ;
; -3.159 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 4.004      ;
; -3.097 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 4.013      ;
; -3.094 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.386      ; 3.975      ;
; -3.038 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 3.667      ;
; -3.025 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 3.654      ;
; -3.008 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 3.637      ;
; -3.002 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 3.631      ;
; -2.992 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.446     ; 3.541      ;
; -2.989 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.019      ; 3.503      ;
; -2.905 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.151      ;
; -2.903 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.092     ; 3.114      ;
; -2.883 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.799      ;
; -2.880 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.386      ; 3.761      ;
; -2.877 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.793      ;
; -2.874 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.386      ; 3.755      ;
; -2.852 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.768      ;
; -2.852 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.079     ; 3.768      ;
; -2.851 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.700      ;
; -2.850 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.386      ; 3.731      ;
; -2.849 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.386      ; 3.730      ;
; -2.838 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.687      ;
; -2.821 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.670      ;
; -2.817 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.063      ;
; -2.815 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.664      ;
; -2.804 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.050      ;
; -2.792 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.641      ;
; -2.787 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.033      ;
; -2.781 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.557     ; 3.027      ;
; -2.779 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.628      ;
; -2.766 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.669      ; 3.920      ;
; -2.762 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.611      ;
; -2.756 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.605      ;
; -2.667 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.669      ; 3.821      ;
; -2.656 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.026      ; 3.177      ;
; -2.641 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.036      ; 4.162      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.930 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.518     ; 2.367      ;
; -3.926 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.859     ; 2.022      ;
; -3.845 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.739     ; 2.061      ;
; -3.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.765     ; 1.924      ;
; -3.689 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.739     ; 1.905      ;
; -3.586 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.050      ;
; -3.577 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.041      ;
; -3.569 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.786     ; 1.738      ;
; -3.567 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 2.050      ;
; -3.566 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 2.049      ;
; -3.560 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 2.043      ;
; -3.558 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.022      ;
; -3.558 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 2.041      ;
; -3.554 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.018      ;
; -3.553 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.017      ;
; -3.553 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 2.017      ;
; -3.536 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 2.019      ;
; -3.510 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.466     ; 1.999      ;
; -3.508 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.466     ; 1.997      ;
; -3.487 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.466     ; 1.976      ;
; -3.483 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.470     ; 1.968      ;
; -3.483 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.470     ; 1.968      ;
; -3.478 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.466     ; 1.967      ;
; -3.464 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.733     ; 1.686      ;
; -3.448 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.733     ; 1.670      ;
; -3.428 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.886      ;
; -3.428 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.886      ;
; -3.428 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.886      ;
; -3.410 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.731     ; 1.634      ;
; -3.404 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 1.887      ;
; -3.399 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 1.882      ;
; -3.395 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 1.009      ;
; -3.395 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.472     ; 1.878      ;
; -3.391 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 1.005      ;
; -3.391 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 1.005      ;
; -3.374 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 0.988      ;
; -3.372 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 1.008      ;
; -3.369 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 0.983      ;
; -3.353 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 1.817      ;
; -3.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.731     ; 1.571      ;
; -3.346 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.470     ; 1.831      ;
; -3.346 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.470     ; 1.831      ;
; -3.337 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.973      ;
; -3.336 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.972      ;
; -3.332 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.317     ; 0.970      ;
; -3.331 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.316     ; 0.970      ;
; -3.330 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.730     ; 1.555      ;
; -3.317 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.953      ;
; -3.308 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.944      ;
; -3.294 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.316     ; 0.933      ;
; -3.252 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 0.866      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.236 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.474     ; 1.717      ;
; -3.235 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.871      ;
; -3.234 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.341     ; 0.848      ;
; -3.232 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.868      ;
; -3.230 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.732     ; 1.453      ;
; -3.215 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.317     ; 0.853      ;
; -3.213 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.316     ; 0.852      ;
; -3.211 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.316     ; 0.850      ;
; -3.210 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.732     ; 1.433      ;
; -3.207 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.319     ; 0.843      ;
; -3.193 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.317     ; 0.831      ;
; -3.191 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.317     ; 0.829      ;
; -3.150 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.730     ; 1.375      ;
; -2.936 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.140      ;
; -2.933 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.751     ; 1.137      ;
; -2.913 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.726     ; 1.142      ;
; -2.910 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.726     ; 1.139      ;
; -2.860 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.353      ;
; -2.834 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.327      ;
; -2.723 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.216      ;
; -2.678 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.173      ;
; -2.674 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 1.165      ;
; -2.659 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 1.150      ;
; -2.656 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 1.126      ;
; -2.649 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.144      ;
; -2.637 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 1.128      ;
; -2.585 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 1.055      ;
; -2.548 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.462     ; 1.041      ;
; -2.539 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.034      ;
; -2.518 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.460     ; 1.013      ;
; -2.501 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 0.971      ;
; -2.383 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 0.853      ;
; -2.383 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 0.853      ;
; -2.367 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 0.858      ;
; -2.365 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 0.835      ;
; -2.360 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 0.851      ;
; -2.359 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.464     ; 0.850      ;
; -2.356 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.485     ; 0.826      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.836 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.771      ;
; -3.613 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.548      ;
; -3.574 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.507      ;
; -3.554 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.489      ;
; -3.503 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 4.137      ;
; -3.501 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 4.135      ;
; -3.491 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.426      ;
; -3.446 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 4.089      ;
; -3.430 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 4.073      ;
; -3.419 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 4.053      ;
; -3.395 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.330      ;
; -3.390 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.325      ;
; -3.385 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 4.019      ;
; -3.379 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 4.022      ;
; -3.367 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.586      ; 5.911      ;
; -3.359 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.591      ; 5.908      ;
; -3.354 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 4.287      ;
; -3.311 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.578      ; 5.847      ;
; -3.307 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.242      ;
; -3.296 ; x_sdram[1]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.230      ;
; -3.290 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.579      ; 5.827      ;
; -3.286 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.579      ; 5.823      ;
; -3.263 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.590      ; 5.811      ;
; -3.250 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.587      ; 5.795      ;
; -3.237 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.614      ; 5.809      ;
; -3.231 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.874      ;
; -3.211 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.854      ;
; -3.201 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.844      ;
; -3.182 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 3.816      ;
; -3.179 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.114      ;
; -3.135 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.778      ;
; -3.129 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.063      ;
; -3.120 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.763      ;
; -3.084 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.727      ;
; -3.077 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.361     ; 3.711      ;
; -3.073 ; x_sdram[0]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 4.007      ;
; -3.062 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.063     ; 3.994      ;
; -3.061 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.586      ; 5.605      ;
; -3.036 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.590      ; 5.584      ;
; -3.032 ; x_sdram[1]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.966      ;
; -3.032 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.583      ; 5.573      ;
; -3.004 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.647      ;
; -2.987 ; x_sdram[9]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.921      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.973 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.907      ;
; -2.972 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.063     ; 3.904      ;
; -2.969 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.352     ; 3.612      ;
; -2.965 ; x_sdram[5]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.063     ; 3.897      ;
; -2.965 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.587      ; 5.510      ;
; -2.964 ; hellosoc_top:TFT|y_out[1]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.232     ; 3.227      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.961 ; rd_addr[1]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.895      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.886      ;
; -2.952 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.063     ; 3.884      ;
; -2.952 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.063     ; 3.884      ;
; -2.946 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.258      ; 4.232      ;
; -2.946 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.258      ; 4.232      ;
; -2.945 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.262      ; 4.235      ;
; -2.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.255      ; 4.227      ;
; -2.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.255      ; 4.227      ;
; -2.943 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.259      ; 4.230      ;
; -2.940 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.259      ; 4.227      ;
; -2.940 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.259      ; 4.227      ;
; -2.939 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.263      ; 4.230      ;
; -2.938 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.255      ; 4.221      ;
; -2.938 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.255      ; 4.221      ;
; -2.937 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.259      ; 4.224      ;
; -2.928 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.586      ; 5.472      ;
; -2.924 ; x_sdram[6]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.061     ; 3.858      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.308      ;
; -3.125 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 4.054      ;
; -3.074 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.001      ;
; -3.044 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.971      ;
; -3.042 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.971      ;
; -3.015 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.942      ;
; -2.986 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.913      ;
; -2.958 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.885      ;
; -2.935 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.862      ;
; -2.882 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.811      ;
; -2.866 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.795      ;
; -2.858 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.785      ;
; -2.840 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.769      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.828 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.761      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.812 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.745      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.811 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.744      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.725      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.766 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.705      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.729 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.064     ; 3.660      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.066     ; 3.643      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.637      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.704 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.640      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.692 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.061     ; 3.626      ;
; -2.671 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.604      ;
; -2.671 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.604      ;
; -2.671 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.604      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.916 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.906      ;
; -1.916 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.906      ;
; -1.886 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.876      ;
; -1.886 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.876      ;
; -1.881 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.853      ;
; -1.881 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.853      ;
; -1.880 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.852      ;
; -1.880 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.852      ;
; -1.814 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.839      ;
; -1.814 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.839      ;
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.835      ;
; -1.740 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.835      ;
; -1.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.834      ;
; -1.739 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.834      ;
; -1.738 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.052      ; 2.838      ;
; -1.737 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.052      ; 2.837      ;
; -1.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.746      ;
; -1.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.746      ;
; -1.713 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.685      ;
; -1.680 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.022     ; 2.673      ;
; -1.644 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.669      ;
; -1.630 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.655      ;
; -1.624 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.596      ;
; -1.624 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.596      ;
; -1.624 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.649      ;
; -1.599 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.589      ;
; -1.596 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.586      ;
; -1.578 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.568      ;
; -1.576 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.548      ;
; -1.576 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.548      ;
; -1.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.565      ;
; -1.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.545      ;
; -1.572 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.544      ;
; -1.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.542      ;
; -1.569 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.541      ;
; -1.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.090     ; 2.424      ;
; -1.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.387      ;
; -1.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.386      ;
; -1.506 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.531      ;
; -1.503 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.528      ;
; -1.502 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.527      ;
; -1.502 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.527      ;
; -1.495 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.090     ; 2.390      ;
; -1.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.517      ;
; -1.490 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.351      ;
; -1.489 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.350      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.161     ; 2.342      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.161     ; 2.342      ;
; -1.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.512      ;
; -1.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.512      ;
; -1.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.161     ; 2.341      ;
; -1.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.161     ; 2.341      ;
; -1.483 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.578      ;
; -1.483 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.578      ;
; -1.481 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.052      ; 2.581      ;
; -1.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.296      ;
; -1.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.154     ; 2.295      ;
; -1.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.082      ; 2.563      ;
; -1.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.082      ; 2.563      ;
; -1.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.082      ; 2.562      ;
; -1.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.082      ; 2.562      ;
; -1.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.087      ; 2.566      ;
; -1.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.421      ;
; -1.430 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.087      ; 2.565      ;
; -1.422 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.105     ; 2.332      ;
; -1.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.438      ;
; -1.410 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.435      ;
; -1.409 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.105     ; 2.319      ;
; -1.408 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.075      ; 2.531      ;
; -1.398 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.493      ;
; -1.398 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 2.493      ;
; -1.396 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.052      ; 2.496      ;
; -1.375 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.017      ; 2.407      ;
; -1.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.313      ; 2.730      ;
; -1.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.313      ; 2.730      ;
; -1.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.313      ; 2.729      ;
; -1.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.313      ; 2.729      ;
; -1.367 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.318      ; 2.733      ;
; -1.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.318      ; 2.732      ;
; -1.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.017      ; 2.384      ;
; -1.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 2.327      ;
; -1.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.105     ; 2.244      ;
; -1.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.105     ; 2.234      ;
; -1.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.718      ;
; -1.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.718      ;
; -1.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.010      ; 2.344      ;
; -1.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.717      ;
; -1.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.717      ;
; -1.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.355      ; 2.721      ;
; -1.317 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.355      ; 2.720      ;
; -1.316 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.288      ;
; -1.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.286      ;
; -1.313 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.285      ;
; -1.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.284      ;
; -1.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.041     ; 2.282      ;
; -1.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.389      ; 2.735      ;
; -1.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.389      ; 2.735      ;
; -1.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.389      ; 2.734      ;
; -1.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.389      ; 2.734      ;
; -1.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.394      ; 2.738      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.778 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.268     ; 1.505      ;
; -1.778 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.268     ; 1.505      ;
; -1.778 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.268     ; 1.505      ;
; -1.778 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.268     ; 1.505      ;
; -1.778 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.268     ; 1.505      ;
; -0.664 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.637      ;
; -0.572 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.545      ;
; -0.548 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.521      ;
; -0.542 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.515      ;
; -0.534 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.507      ;
; -0.532 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.505      ;
; -0.465 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.438      ;
; -0.456 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.429      ;
; -0.429 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.402      ;
; -0.416 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.042     ; 1.389      ;
; -0.029 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.006      ;
; -0.020 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.997      ;
; -0.008 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.985      ;
; 0.005  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.972      ;
; 0.280  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.697      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 31.611 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 8.004      ;
; 31.730 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.885      ;
; 31.827 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.788      ;
; 31.836 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.779      ;
; 31.846 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.769      ;
; 31.966 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.649      ;
; 32.085 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.530      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.091 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.522      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.369 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.244      ;
; 32.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.168      ;
; 32.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.168      ;
; 32.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.168      ;
; 32.445 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.382     ; 7.168      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.519 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 7.093      ;
; 32.591 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.024      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 32.638 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.973      ;
; 33.487 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 6.115      ;
; 33.500 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 6.102      ;
; 33.754 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.848      ;
; 34.360 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.393     ; 5.242      ;
; 34.400 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.516      ;
; 34.523 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.410      ;
; 34.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.355      ;
; 34.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.355      ;
; 34.561 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.355      ;
; 34.563 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.353      ;
; 34.564 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.352      ;
; 34.564 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.352      ;
; 34.566 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.350      ;
; 34.568 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.348      ;
; 34.568 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.348      ;
; 34.569 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.347      ;
; 34.570 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.346      ;
; 34.605 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.331      ;
; 34.606 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.330      ;
; 34.606 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.330      ;
; 34.607 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.329      ;
; 34.607 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.329      ;
; 34.609 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.327      ;
; 34.609 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.327      ;
; 34.609 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.327      ;
; 34.613 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.323      ;
; 34.615 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 5.321      ;
; 34.667 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.249      ;
; 34.893 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 5.049      ;
; 34.893 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 5.049      ;
; 34.909 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.007      ;
; 34.966 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.967      ;
; 34.972 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.961      ;
; 35.022 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.911      ;
; 35.057 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.861      ;
; 35.063 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.855      ;
; 35.113 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.820      ;
; 35.113 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.805      ;
; 35.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.806      ;
; 35.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.806      ;
; 35.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.806      ;
; 35.129 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.804      ;
; 35.130 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.803      ;
; 35.130 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.803      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.296 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.863      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.879      ;
; 0.335 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.902      ;
; 0.336 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.903      ;
; 0.343 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.910      ;
; 0.343 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.910      ;
; 0.344 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.911      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.373 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.593      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.594      ;
; 0.380 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.600      ;
; 0.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.601      ;
; 0.386 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.606      ;
; 0.391 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.610      ;
; 0.394 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.613      ;
; 0.399 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.401 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.620      ;
; 0.405 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.624      ;
; 0.408 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.627      ;
; 0.412 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.631      ;
; 0.423 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.642      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.737      ;
; 0.524 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.745      ;
; 0.527 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.746      ;
; 0.530 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.749      ;
; 0.537 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.756      ;
; 0.554 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.575 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.795      ;
; 0.578 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.798      ;
; 0.581 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.800      ;
; 0.587 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.806      ;
; 0.603 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.822      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.298 ; TOP:neiroset|memorywork:block|dw[42]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.870      ;
; 0.301 ; TOP:neiroset|memorywork:block|dw[52]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.870      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[54]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.875      ;
; 0.308 ; TOP:neiroset|memorywork:block|dw[95]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.895      ;
; 0.309 ; TOP:neiroset|memorywork:block|dw[97]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.879      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[51]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.879      ;
; 0.312 ; TOP:neiroset|conv_TOP:conv|res1[4]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.882      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[46]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.886      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[50]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.882      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[96]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.901      ;
; 0.318 ; TOP:neiroset|memorywork:block|dw[45]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.886      ;
; 0.321 ; TOP:neiroset|memorywork:block|dw[33]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.411      ; 0.919      ;
; 0.323 ; TOP:neiroset|memorywork:block|dw[86]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.891      ;
; 0.323 ; TOP:neiroset|memorywork:block|dw[20]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.891      ;
; 0.324 ; TOP:neiroset|memorywork:block|dw[90]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.911      ;
; 0.326 ; TOP:neiroset|memorywork:block|dw[91]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.895      ;
; 0.328 ; TOP:neiroset|memorywork:block|dw[87]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.896      ;
; 0.331 ; TOP:neiroset|conv_TOP:conv|res1[3]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.389      ; 0.907      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[48]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.903      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[6]    ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.380      ; 0.898      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[98]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.901      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[38]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.913      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[40]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.913      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[49]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.902      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[89]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.920      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[93]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.920      ;
; 0.334 ; TOP:neiroset|memorywork:block|dw[41]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.914      ;
; 0.334 ; TOP:neiroset|memorywork:block|dw[94]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.903      ;
; 0.337 ; TOP:neiroset|memorywork:block|dw[10]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.380      ; 0.904      ;
; 0.337 ; TOP:neiroset|memorywork:block|dw[92]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.400      ; 0.924      ;
; 0.338 ; TOP:neiroset|memorywork:block|dw[34]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.918      ;
; 0.338 ; TOP:neiroset|memorywork:block|dw[47]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.910      ;
; 0.342 ; TOP:neiroset|conv_TOP:conv|res1[8]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.385      ; 0.914      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; TOP:neiroset|memorywork:block|buff[18] ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|marker[2]   ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|marker[1]   ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|STOP        ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[17] ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[19] ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[57] ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[59] ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[67] ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[68] ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[69] ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[70] ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[98] ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[63] ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[71] ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[73] ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[34] ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[35] ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[36] ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[37] ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[38] ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[40] ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[41] ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[42] ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[46] ; TOP:neiroset|memorywork:block|buff[46]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[47] ; TOP:neiroset|memorywork:block|buff[47]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[48] ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[49] ; TOP:neiroset|memorywork:block|buff[49]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[28] ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[51] ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[52] ; TOP:neiroset|memorywork:block|buff[52]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[53] ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[55] ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[56] ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[58] ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[22] ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[27] ; TOP:neiroset|memorywork:block|buff[27]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.640      ; 1.151      ;
; 0.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.341      ; 0.880      ;
; 0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.077      ; 0.602      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.620      ; 1.185      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.580      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.601      ; 1.175      ;
; 0.395 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.746      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.767      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.791      ;
; 0.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.628      ;
; 0.475 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.826      ;
; 0.476 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.827      ;
; 0.480 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.831      ;
; 0.495 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.680      ; 1.362      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.675      ; 1.379      ;
; 0.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.720      ;
; 0.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.621      ; 1.331      ;
; 0.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.635      ; 1.346      ;
; 0.525 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.395      ; 1.107      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.661      ; 1.374      ;
; 0.529 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.395      ; 1.111      ;
; 0.530 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.881      ;
; 0.530 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.619      ; 1.336      ;
; 0.534 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.635      ; 1.356      ;
; 0.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.679      ; 1.409      ;
; 0.544 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.895      ;
; 0.546 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.601      ; 1.334      ;
; 0.555 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 1.100      ;
; 0.567 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.561      ; 1.315      ;
; 0.581 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.621      ; 1.389      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.762      ;
; 0.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.194      ; 0.935      ;
; 0.585 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.764      ;
; 0.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.341      ; 1.114      ;
; 0.591 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.770      ;
; 0.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.615      ; 1.395      ;
; 0.595 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.561      ; 1.343      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.776      ;
; 0.598 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.301      ; 1.086      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.799      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.615      ; 1.403      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.799      ;
; 0.607 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.043      ; 0.807      ;
; 0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.639      ; 1.435      ;
; 0.611 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.255      ; 1.023      ;
; 0.613 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.043      ; 0.813      ;
; 0.614 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.358      ; 1.159      ;
; 0.618 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.027     ; 0.748      ;
; 0.620 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.621      ; 1.428      ;
; 0.623 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.043      ; 0.823      ;
; 0.626 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.056      ; 0.869      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.615      ; 1.429      ;
; 0.630 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.828      ;
; 0.633 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.831      ;
; 0.635 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.077      ; 0.869      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.615      ; 1.438      ;
; 0.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.581      ; 1.406      ;
; 0.641 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.522      ; 1.350      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.840      ;
; 0.644 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.842      ;
; 0.647 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.542      ; 1.376      ;
; 0.653 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.619      ; 1.459      ;
; 0.655 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.063      ; 0.875      ;
; 0.657 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.056      ; 0.900      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.549      ; 1.393      ;
; 0.658 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.542      ; 1.387      ;
; 0.659 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.553      ; 1.399      ;
; 0.665 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.620      ; 1.472      ;
; 0.672 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.281      ; 1.140      ;
; 0.672 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.215      ; 1.074      ;
; 0.675 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.105      ; 0.937      ;
; 0.679 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.522      ; 1.388      ;
; 0.681 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.593      ; 1.461      ;
; 0.681 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.301      ; 1.169      ;
; 0.699 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.535      ; 1.421      ;
; 0.707 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.215      ; 1.109      ;
; 0.711 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.593      ; 1.491      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.522      ; 1.423      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.620      ; 1.521      ;
; 0.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.522      ; 1.430      ;
; 0.730 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.027     ; 0.860      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.077      ; 0.968      ;
; 0.735 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.561      ; 1.483      ;
; 0.738 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.161      ; 1.086      ;
; 0.750 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.679      ; 1.616      ;
; 0.755 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.115      ; 1.027      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.341 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.357 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.580      ;
; 0.368 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 0.971      ;
; 0.571 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.791      ;
; 0.593 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 1.196      ;
; 0.845 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.066      ;
; 0.884 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.881      ; 1.452      ;
; 0.980 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.881      ; 1.548      ;
; 1.188 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 1.408      ;
; 1.194 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.151      ;
; 1.226 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 1.446      ;
; 1.237 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 1.456      ;
; 1.251 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.208      ;
; 1.268 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 1.871      ;
; 1.274 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 1.492      ;
; 1.332 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.887      ; 1.906      ;
; 1.355 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.887      ; 1.929      ;
; 1.361 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.318      ;
; 1.384 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.341      ;
; 1.384 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.341      ;
; 1.386 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 1.605      ;
; 1.390 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.347      ;
; 1.407 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.364      ;
; 1.413 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.370      ;
; 1.427 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 2.030      ;
; 1.434 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 2.037      ;
; 1.470 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.429      ;
; 1.485 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.879      ; 2.051      ;
; 1.533 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.879      ; 2.099      ;
; 1.573 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.532      ;
; 1.579 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.887      ; 2.153      ;
; 1.580 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.266      ; 2.533      ;
; 1.586 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.543      ;
; 1.609 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.270      ; 2.566      ;
; 1.619 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.831      ;
; 1.636 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.887      ; 2.210      ;
; 1.642 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 2.245      ;
; 1.643 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.446      ; 2.246      ;
; 1.678 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.914      ;
; 1.687 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.923      ;
; 1.690 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.926      ;
; 1.692 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 2.268      ;
; 1.730 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 2.306      ;
; 1.764 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.061      ; 1.982      ;
; 1.795 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 2.371      ;
; 1.798 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.034      ;
; 1.827 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.063      ;
; 1.833 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 2.409      ;
; 1.878 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.837      ;
; 1.894 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.130      ;
; 1.938 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.897      ;
; 1.952 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.911      ;
; 1.952 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 1.805      ;
; 1.965 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.883      ; 2.535      ;
; 1.969 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.266      ; 2.922      ;
; 1.979 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.215      ;
; 1.981 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 2.940      ;
; 1.993 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.266      ; 2.946      ;
; 1.998 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.266      ; 2.951      ;
; 2.003 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.239      ;
; 2.010 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.015     ; 1.818      ;
; 2.024 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.260      ;
; 2.028 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.248      ;
; 2.041 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 3.000      ;
; 2.048 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 1.901      ;
; 2.054 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 3.013      ;
; 2.057 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 3.016      ;
; 2.059 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.295      ;
; 2.064 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 1.917      ;
; 2.078 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.314      ;
; 2.101 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.337      ;
; 2.107 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.343      ;
; 2.123 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.883      ; 2.693      ;
; 2.126 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.530      ; 2.333      ;
; 2.133 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 1.986      ;
; 2.135 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.371      ;
; 2.159 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.272      ; 3.118      ;
; 2.195 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.266      ; 3.148      ;
; 2.205 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.441      ;
; 2.230 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.143      ; 2.050      ;
; 2.249 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.145      ; 2.071      ;
; 2.266 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 2.502      ;
; 2.280 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 2.133      ;
; 2.338 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 2.914      ;
; 2.348 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.147      ; 2.172      ;
; 2.386 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.147      ; 2.210      ;
; 2.443 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.889      ; 3.019      ;
; 2.480 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.455      ; 3.092      ;
; 2.500 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.015     ; 2.308      ;
; 2.504 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 2.357      ;
; 2.511 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.454      ; 3.122      ;
; 2.514 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.811      ; 2.678      ;
; 2.521 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 2.374      ;
; 2.534 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.530      ; 2.741      ;
; 2.542 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.304     ; 2.395      ;
; 2.566 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.536      ; 2.779      ;
; 2.571 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.137      ; 2.385      ;
; 2.590 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.139      ; 2.406      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|start                                                                                                        ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; ready                                                                                                                         ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.577      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.432      ; 0.993      ;
; 0.409 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.442      ; 1.008      ;
; 0.413 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.033      ;
; 0.426 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.432      ; 1.015      ;
; 0.434 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.054      ;
; 0.437 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.057      ;
; 0.464 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.432      ; 1.053      ;
; 0.553 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 1.127      ;
; 0.556 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.067      ; 0.780      ;
; 0.561 ; rd_addr[21]                                                                                                                   ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.779      ;
; 0.563 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 1.135      ;
; 0.564 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.077      ; 0.798      ;
; 0.567 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.802      ;
; 0.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.444      ; 1.172      ;
; 0.575 ; rd_addr[6]                                                                                                                    ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.793      ;
; 0.577 ; rd_addr[9]                                                                                                                    ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[7]                                                                                                                    ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[11]                                                                                                                   ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; rd_addr[15]                                                                                                                   ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; rd_addr[1]                                                                                                                    ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; rd_addr[13]                                                                                                                   ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; rd_addr[2]                                                                                                                    ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; rd_addr[18]                                                                                                                   ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; rd_addr[17]                                                                                                                   ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.814      ;
; 0.580 ; rd_addr[5]                                                                                                                    ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; rd_addr[23]                                                                                                                   ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; rd_addr[3]                                                                                                                    ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[8]                                                                                                                    ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[10]                                                                                                                   ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; rd_addr[14]                                                                                                                   ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; rd_addr[16]                                                                                                                   ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; rd_addr[19]                                                                                                                   ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; rd_addr[4]                                                                                                                    ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.801      ;
; 0.584 ; rd_addr[20]                                                                                                                   ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.802      ;
; 0.584 ; rd_addr[22]                                                                                                                   ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.802      ;
; 0.591 ; rd_addr[12]                                                                                                                   ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.809      ;
; 0.591 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.417      ; 1.715      ;
; 0.593 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.415      ; 1.715      ;
; 0.598 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.818      ;
; 0.601 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.821      ;
; 0.602 ; rd_addr[0]                                                                                                                    ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.061      ; 0.820      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.823      ;
; 0.607 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; ready                                                                                                                                            ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.956      ; 1.740      ;
; 0.608 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.228      ;
; 0.612 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[9]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.743      ;
; 0.612 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.442      ; 1.211      ;
; 0.620 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.385      ; 1.192      ;
; 0.630 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[7]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.761      ;
; 0.645 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.265      ;
; 0.648 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.268      ;
; 0.657 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[5]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.956      ; 1.790      ;
; 0.662 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.881      ;
; 0.666 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[4]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.956      ; 1.799      ;
; 0.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.030      ; 0.883      ;
; 0.677 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.896      ;
; 0.678 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.809      ;
; 0.680 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                             ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.020      ; 0.887      ;
; 0.687 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.020      ; 0.894      ;
; 0.695 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.826      ;
; 0.702 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.020      ; 0.909      ;
; 0.703 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.938      ;
; 0.705 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 0.940      ;
; 0.722 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.093      ; 1.492      ;
; 0.723 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.030      ; 0.940      ;
; 0.723 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.093      ; 1.493      ;
; 0.737 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[0]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.868      ;
; 0.740 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.463      ; 1.360      ;
; 0.765 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.414      ; 1.366      ;
; 0.776 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.394      ; 1.357      ;
; 0.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.306     ; 0.628      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.788 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.953      ; 1.918      ;
; 0.793 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.078      ; 1.028      ;
; 0.796 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[1]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.954      ; 1.927      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.343 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; start_gray                                                                                                                        ; start_gray                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.580      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.589      ;
; 0.376 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.610      ;
; 0.391 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.610      ;
; 0.397 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.063      ; 0.617      ;
; 0.417 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.636      ;
; 0.424 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.426      ; 1.007      ;
; 0.473 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.692      ;
; 0.492 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.711      ;
; 0.494 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.427      ; 1.078      ;
; 0.498 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.427      ; 1.082      ;
; 0.512 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.426      ; 1.095      ;
; 0.518 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.427      ; 1.102      ;
; 0.522 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[12]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.426      ; 1.105      ;
; 0.527 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.746      ;
; 0.534 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.534 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.770      ;
; 0.535 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.078      ; 0.771      ;
; 0.536 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.610      ;
; 0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.611      ;
; 0.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 0.918      ;
; 0.413 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 0.918      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 0.921      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 0.926      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.314      ; 0.922      ;
; 0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.316      ; 0.934      ;
; 0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.319      ; 0.949      ;
; 0.444 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.318      ; 0.949      ;
; 0.451 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 0.959      ;
; 0.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.320      ; 0.959      ;
; 0.458 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.320      ; 0.965      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.319      ; 0.968      ;
; 0.465 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.319      ; 0.971      ;
; 0.471 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.691      ;
; 0.482 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 0.990      ;
; 0.505 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.724      ;
; 0.506 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.726      ;
; 0.522 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.742      ;
; 0.555 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.775      ;
; 0.557 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.779      ;
; 0.562 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.780      ;
; 0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.783      ;
; 0.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.786      ;
; 0.571 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.790      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.807      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.807      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.807      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.798      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.799      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.800      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.801      ;
; 0.584 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.061      ; 0.802      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.820      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.817      ;
; 0.598 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.818      ;
; 0.599 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.818      ;
; 0.600 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.820      ;
; 0.601 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.820      ;
; 0.606 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.826      ;
; 0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.076      ; 0.842      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.833      ;
; 0.617 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.837      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.847      ;
; 0.631 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.851      ;
; 0.632 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.852      ;
; 0.663 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.314      ; 1.164      ;
; 0.666 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.886      ;
; 0.668 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.888      ;
; 0.669 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.889      ;
; 0.674 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.893      ;
; 0.676 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.895      ;
; 0.680 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.900      ;
; 0.682 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.902      ;
; 0.683 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.903      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.193      ;
; 0.693 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.399      ; 1.249      ;
; 0.695 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.399      ; 1.251      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.577      ;
; 0.363 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.580      ;
; 0.398 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.615      ;
; 0.557 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.558 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.561 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.563 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.575 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.581 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.800      ;
; 0.617 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.834      ;
; 0.621 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.838      ;
; 0.800 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.017      ;
; 0.832 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.847 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.852 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.071      ;
; 0.862 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.864 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.906 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.123      ;
; 0.910 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.128      ;
; 0.942 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.161      ;
; 0.943 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.166      ;
; 0.959 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.960 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.179      ;
; 0.961 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.962 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.181      ;
; 0.964 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.183      ;
; 0.974 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.193      ;
; 0.994 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.212      ;
; 1.003 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.220      ;
; 1.010 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.225      ;
; 1.033 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.250      ;
; 1.044 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.263      ;
; 1.045 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.262      ;
; 1.045 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.264      ;
; 1.054 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.273      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.057 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.276      ;
; 1.059 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.278      ;
; 1.063 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.267      ;
; 1.071 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.290      ;
; 1.072 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.291      ;
; 1.073 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.293      ;
; 1.074 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.293      ;
; 1.093 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.312      ;
; 1.121 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.351      ;
; 1.130 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.347      ;
; 1.131 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.361      ;
; 1.132 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.349      ;
; 1.160 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.377      ;
; 1.161 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.379      ;
; 1.166 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.168 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.387      ;
; 1.169 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.388      ;
; 1.171 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.391      ;
; 1.172 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.389      ;
; 1.183 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.402      ;
; 1.184 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.403      ;
; 1.186 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.405      ;
; 1.189 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.406      ;
; 1.222 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.452      ;
; 1.232 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.462      ;
; 1.238 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.461      ;
; 1.242 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.476      ;
; 1.257 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.477      ;
; 1.278 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.497      ;
; 1.283 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.501      ;
; 1.296 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.515      ;
; 1.299 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.506      ;
; 1.304 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.519      ;
; 1.311 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.516      ;
; 1.312 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.517      ;
; 1.347 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.576      ;
; 1.349 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.579      ;
; 1.358 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.576      ;
; 1.359 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.589      ;
; 1.366 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.596      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.422 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.640      ;
; 0.428 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.646      ;
; 0.443 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.661      ;
; 0.446 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.664      ;
; 0.481 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.699      ;
; 0.522 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.524 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.528 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 1.588      ;
; 0.529 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.747      ;
; 0.531 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.753      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.536 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 1.596      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 1.597      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.604      ; 1.597      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.762      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.230      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.233      ;
; 0.570 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.580 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.798      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.801      ;
; 0.589 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.597 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.597 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.816      ;
; 0.601 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.820      ;
; 0.610 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.829      ;
; 0.611 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.829      ;
; 0.617 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.835      ;
; 0.624 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.842      ;
; 0.626 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.311      ;
; 0.660 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.879      ;
; 0.662 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.880      ;
; 0.662 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.881      ;
; 0.666 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.884      ;
; 0.676 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.894      ;
; 0.676 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.895      ;
; 0.680 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.898      ;
; 0.681 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.899      ;
; 0.683 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.685 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.904      ;
; 0.687 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.905      ;
; 0.689 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.907      ;
; 0.699 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.918      ;
; 0.708 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.927      ;
; 0.712 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.757 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 0.979      ;
; 0.761 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.980      ;
; 0.796 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.014      ;
; 0.811 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.029      ;
; 0.820 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.038      ;
; 0.824 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.046      ;
; 0.854 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.072      ;
; 0.865 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.083      ;
; 0.871 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.090      ;
; 0.884 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.103      ;
; 0.885 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.888 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.106      ;
; 0.889 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.108      ;
; 0.891 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.110      ;
; 0.910 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.595      ;
; 0.911 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.133      ;
; 0.916 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 1.601      ;
; 0.942 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.160      ;
; 0.969 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.187      ;
; 0.977 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.198      ;
; 0.981 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.199      ;
; 0.981 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.200      ;
; 0.995 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.214      ;
; 0.997 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.216      ;
; 1.001 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.220      ;
; 1.009 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 1.231      ;
; 1.023 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.244      ;
; 1.024 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.245      ;
; 1.024 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.245      ;
; 1.035 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.254      ;
; 1.037 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.256      ;
; 1.048 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.266      ;
; 1.072 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.229      ; 1.257      ;
; 1.076 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.229      ; 1.261      ;
; 1.077 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.296      ;
; 1.084 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.604      ; 1.644      ;
; 1.088 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.604      ; 1.648      ;
; 1.090 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.604      ; 1.650      ;
; 1.091 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.604      ; 1.651      ;
; 1.097 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.283     ; 0.971      ;
; 1.099 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.317      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.400 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.595      ;
; 0.581 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.776      ;
; 0.596 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.791      ;
; 0.599 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.794      ;
; 0.606 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.801      ;
; 0.852 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.051      ;
; 0.866 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.065      ;
; 0.869 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.068      ;
; 0.871 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.070      ;
; 0.882 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.081      ;
; 0.884 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.083      ;
; 0.976 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.175      ;
; 0.978 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.177      ;
; 0.981 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.180      ;
; 0.983 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.042      ; 1.182      ;
; 2.250 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.129     ; 1.298      ;
; 2.250 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.129     ; 1.298      ;
; 2.250 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.129     ; 1.298      ;
; 2.250 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.129     ; 1.298      ;
; 2.250 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.129     ; 1.298      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.602 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.042      ; 6.843      ;
; 0.680 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.039      ; 6.918      ;
; 0.688 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.201      ; 7.088      ;
; 0.707 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.069      ; 6.975      ;
; 0.754 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.167      ; 7.120      ;
; 0.771 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.864      ; 6.834      ;
; 0.798 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.042      ; 7.039      ;
; 0.828 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.023      ; 7.050      ;
; 0.841 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.062      ; 7.102      ;
; 0.847 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.891      ; 6.937      ;
; 0.849 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.861      ; 6.909      ;
; 0.853 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.062      ; 7.114      ;
; 0.863 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.197      ; 7.259      ;
; 0.894 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.989      ; 7.082      ;
; 0.898 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.864      ; 6.961      ;
; 0.898 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.063      ; 7.160      ;
; 0.920 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.069      ; 7.188      ;
; 0.934 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.069      ; 7.202      ;
; 0.951 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.019      ; 7.169      ;
; 0.978 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.063      ; 7.240      ;
; 0.981 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.884      ; 7.064      ;
; 0.993 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.884      ; 7.076      ;
; 1.022 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.891      ; 7.112      ;
; 1.026 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.891      ; 7.116      ;
; 1.027 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.201      ; 7.427      ;
; 1.038 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.885      ; 7.122      ;
; 1.043 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.043      ; 7.285      ;
; 1.048 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.885      ; 7.132      ;
; 1.073 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.042      ; 6.834      ;
; 1.091 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.077      ;
; 1.130 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.201      ; 7.050      ;
; 1.149 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.069      ; 6.937      ;
; 1.151 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.039      ; 6.909      ;
; 1.169 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 6.152      ;
; 1.196 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.023      ; 7.418      ;
; 1.196 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.167      ; 7.082      ;
; 1.200 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.042      ; 6.961      ;
; 1.202 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.033      ; 7.434      ;
; 1.212 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.865      ; 7.276      ;
; 1.233 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.101      ; 6.344      ;
; 1.253 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.197      ; 7.169      ;
; 1.260 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.864      ; 6.843      ;
; 1.268 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.040      ; 7.507      ;
; 1.283 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.062      ; 7.064      ;
; 1.287 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.273      ;
; 1.295 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.062      ; 7.076      ;
; 1.310 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 6.070      ; 7.579      ;
; 1.314 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.855      ; 7.368      ;
; 1.320 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.996      ; 6.326      ;
; 1.324 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.069      ; 7.112      ;
; 1.328 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.069      ; 7.116      ;
; 1.332 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.996      ; 6.338      ;
; 1.338 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.861      ; 6.918      ;
; 1.340 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.063      ; 7.122      ;
; 1.346 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.023      ; 7.088      ;
; 1.350 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.063      ; 7.132      ;
; 1.365 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.891      ; 6.975      ;
; 1.399 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.412      ;
; 1.408 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.553      ;
; 1.412 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.989      ; 7.120      ;
; 1.413 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.154      ; 6.077      ;
; 1.426 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.571      ;
; 1.437 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.862      ; 7.498      ;
; 1.445 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.458      ;
; 1.456 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.864      ; 7.039      ;
; 1.478 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.464      ;
; 1.479 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.892      ; 7.570      ;
; 1.490 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.101      ; 6.601      ;
; 1.491 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.151      ; 6.152      ;
; 1.495 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.481      ;
; 1.498 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.201      ; 7.418      ;
; 1.499 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.884      ; 7.102      ;
; 1.511 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.884      ; 7.114      ;
; 1.514 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.043      ; 7.276      ;
; 1.521 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.019      ; 7.259      ;
; 1.524 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.669      ;
; 1.528 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.131      ; 6.669      ;
; 1.530 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.516      ;
; 1.532 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.677      ;
; 1.532 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.977      ; 6.519      ;
; 1.552 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.135      ; 6.697      ;
; 1.555 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.279      ; 6.344      ;
; 1.556 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.885      ; 7.160      ;
; 1.571 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.584      ;
; 1.573 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 6.556      ;
; 1.578 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.891      ; 7.188      ;
; 1.592 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.891      ; 7.202      ;
; 1.593 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.606      ;
; 1.599 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.612      ;
; 1.603 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.616      ;
; 1.607 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.003      ; 6.620      ;
; 1.608 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.973      ; 6.591      ;
; 1.609 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.154      ; 6.273      ;
; 1.616 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 6.033      ; 7.368      ;
; 1.618 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.101      ; 6.729      ;
; 1.622 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.997      ; 6.629      ;
; 1.622 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.608      ;
; 1.623 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 6.609      ;
; 1.628 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.997      ; 6.635      ;
; 1.636 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.997      ; 6.643      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.745 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.657      ; 2.887      ;
; -1.712 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.555      ; 2.560      ;
; -1.712 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.555      ; 2.560      ;
; -1.712 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.555      ; 2.560      ;
; -1.712 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.555      ; 2.560      ;
; -1.712 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.555      ; 2.560      ;
; -1.570 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.666      ; 2.721      ;
; -1.570 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.666      ; 2.721      ;
; -1.570 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.666      ; 2.721      ;
; -1.564 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.658      ; 2.707      ;
; -1.488 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.033      ; 3.006      ;
; -1.488 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.033      ; 3.006      ;
; -1.488 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.033      ; 3.006      ;
; -1.488 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.033      ; 3.006      ;
; -1.488 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.033      ; 3.006      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.775 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.269      ; 2.731      ;
; 1.775 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.269      ; 2.731      ;
; 1.775 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.269      ; 2.731      ;
; 1.775 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.269      ; 2.731      ;
; 1.775 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.269      ; 2.731      ;
; 1.873 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.886      ; 2.446      ;
; 1.873 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.886      ; 2.446      ;
; 1.873 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.886      ; 2.446      ;
; 1.874 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.878      ; 2.439      ;
; 2.065 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.876      ; 2.628      ;
; 2.134 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.808      ; 2.295      ;
; 2.134 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.808      ; 2.295      ;
; 2.134 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.808      ; 2.295      ;
; 2.134 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.808      ; 2.295      ;
; 2.134 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.808      ; 2.295      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.045 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 50.39 MHz  ; 50.39 MHz       ; clk50                                                       ;                                                               ;
; 111.28 MHz ; 111.28 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 133.26 MHz ; 133.26 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 148.9 MHz  ; 148.9 MHz       ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 160.38 MHz ; 160.38 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 211.15 MHz ; 211.15 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 214.92 MHz ; 214.92 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 254.91 MHz ; 254.91 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 293.17 MHz ; 293.17 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 380.37 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 677.97 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -17.392 ; -5872.665     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -10.458 ; -83.601       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.235  ; -2353.649     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -4.928  ; -81.857       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -3.993  ; -47.472       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.504  ; -122.619      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.349  ; -228.849      ;
; sdram_controller:SDRAM|busy                                 ; -2.923  ; -195.306      ;
; PCLK_cam                                                    ; -1.629  ; -69.576       ;
; TOP:neiroset|nextstep                                       ; -1.485  ; -7.425        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.496  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.287 ; 0.000         ;
; clk50                                                       ; 0.294 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.298 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.298 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.298 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.301 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.312 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; PCLK_cam                                                    ; 0.320 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.356 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.630 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.556 ; -21.456       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.748 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.062 ; -1.360        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.242  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.744  ; 0.000         ;
; clk50                                                       ; 9.430  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.743 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.469     ;
; -17.375 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.452     ;
; -17.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.407     ; 14.413     ;
; -17.318 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.407     ; 14.396     ;
; -17.292 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.369     ;
; -17.282 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.359     ;
; -17.275 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.352     ;
; -17.270 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 14.201     ;
; -17.265 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.342     ;
; -17.261 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.399     ; 14.347     ;
; -17.253 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 14.184     ;
; -17.244 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.399     ; 14.330     ;
; -17.235 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.407     ; 14.313     ;
; -17.218 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.407     ; 14.296     ;
; -17.182 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.259     ;
; -17.170 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 14.101     ;
; -17.165 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.408     ; 14.242     ;
; -17.161 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.399     ; 14.247     ;
; -17.153 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 14.084     ;
; -17.144 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.399     ; 14.230     ;
; -17.114 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.137     ;
; -17.114 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.137     ;
; -17.114 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.137     ;
; -17.114 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.137     ;
; -17.114 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.137     ;
; -17.059 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.082     ;
; -17.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.081     ;
; -17.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.081     ;
; -17.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.081     ;
; -17.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.081     ;
; -17.057 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.081     ;
; -17.028 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 14.081     ;
; -17.019 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 14.072     ;
; -17.011 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 14.064     ;
; -17.004 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.027     ;
; -17.004 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.027     ;
; -17.004 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.027     ;
; -17.004 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.027     ;
; -17.004 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.027     ;
; -17.002 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 14.055     ;
; -17.002 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 14.026     ;
; -16.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.869     ;
; -16.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.869     ;
; -16.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.869     ;
; -16.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.869     ;
; -16.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.869     ;
; -16.984 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 13.915     ;
; -16.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 14.015     ;
; -16.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 14.015     ;
; -16.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 14.015     ;
; -16.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 14.015     ;
; -16.983 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 14.015     ;
; -16.967 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 13.898     ;
; -16.966 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.470     ; 13.981     ;
; -16.959 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 14.012     ;
; -16.949 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.973     ;
; -16.949 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.973     ;
; -16.949 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 13.972     ;
; -16.948 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.972     ;
; -16.948 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 13.882     ;
; -16.945 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.969     ;
; -16.942 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.995     ;
; -16.937 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.608     ; 13.814     ;
; -16.931 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 13.865     ;
; -16.928 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.981     ;
; -16.928 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.453     ; 13.960     ;
; -16.919 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.972     ;
; -16.911 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.964     ;
; -16.909 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.469     ; 13.925     ;
; -16.902 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.955     ;
; -16.892 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.460     ; 13.917     ;
; -16.892 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.460     ; 13.917     ;
; -16.891 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.460     ; 13.916     ;
; -16.888 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.460     ; 13.913     ;
; -16.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 13.815     ;
; -16.867 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.554     ; 13.798     ;
; -16.859 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.912     ;
; -16.856 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.470     ; 13.871     ;
; -16.848 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 13.782     ;
; -16.844 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.616     ; 13.713     ;
; -16.842 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.432     ; 13.895     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.841 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.451     ; 13.875     ;
; -16.839 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.863     ;
; -16.839 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.863     ;
; -16.838 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.862     ;
; -16.835 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.859     ;
; -16.835 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.461     ; 13.859     ;
; -16.831 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 13.765     ;
; -16.827 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.607     ; 13.705     ;
; -16.827 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.607     ; 13.705     ;
; -16.826 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.607     ; 13.704     ;
; -16.823 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.607     ; 13.701     ;
; -16.818 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.452     ; 13.851     ;
; -16.818 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.452     ; 13.851     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -10.458 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.397      ;
; -10.454 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.393      ;
; -10.446 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.385      ;
; -10.445 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.384      ;
; -10.444 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.384      ;
; -10.440 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.380      ;
; -10.438 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.378      ;
; -10.434 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.374      ;
; -10.432 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.372      ;
; -10.431 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.371      ;
; -10.426 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.366      ;
; -10.425 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 8.365      ;
; -10.406 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.345      ;
; -10.402 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.341      ;
; -10.394 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.333      ;
; -10.393 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.332      ;
; -10.259 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.522      ;
; -10.257 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.520      ;
; -10.256 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.519      ;
; -10.252 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.515      ;
; -10.246 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.510      ;
; -10.245 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.509      ;
; -10.244 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.508      ;
; -10.243 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.507      ;
; -10.243 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.507      ;
; -10.242 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.506      ;
; -10.239 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.503      ;
; -10.238 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 8.502      ;
; -10.208 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.471      ;
; -10.206 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.469      ;
; -10.205 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.468      ;
; -10.201 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.464      ;
; -10.147 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.086      ;
; -10.143 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.082      ;
; -10.135 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.074      ;
; -10.134 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.073      ;
; -10.134 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.073      ;
; -10.130 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.069      ;
; -10.122 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.061      ;
; -10.121 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 8.060      ;
; -9.988  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 7.927      ;
; -9.984  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 7.923      ;
; -9.976  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 7.915      ;
; -9.975  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.006     ; 7.914      ;
; -9.948  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.211      ;
; -9.946  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.209      ;
; -9.945  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.208      ;
; -9.941  ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.204      ;
; -9.940  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.203      ;
; -9.938  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.201      ;
; -9.937  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.200      ;
; -9.933  ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.196      ;
; -9.796  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.736      ;
; -9.792  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.732      ;
; -9.789  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.052      ;
; -9.787  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.050      ;
; -9.786  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.049      ;
; -9.784  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.724      ;
; -9.783  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.723      ;
; -9.782  ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.682     ; 8.045      ;
; -9.779  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.719      ;
; -9.775  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.715      ;
; -9.767  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.707      ;
; -9.766  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.005     ; 7.706      ;
; -9.597  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.861      ;
; -9.595  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.859      ;
; -9.594  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.858      ;
; -9.590  ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.854      ;
; -9.580  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.844      ;
; -9.578  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.842      ;
; -9.577  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.841      ;
; -9.573  ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.681     ; 7.837      ;
; -9.043  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 7.013      ;
; -9.042  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 7.012      ;
; -9.030  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 7.000      ;
; -9.029  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.999      ;
; -8.890  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.860      ;
; -8.889  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.859      ;
; -8.877  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.847      ;
; -8.876  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.846      ;
; -8.871  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.165      ;
; -8.869  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.163      ;
; -8.868  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.162      ;
; -8.864  ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.158      ;
; -8.819  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.789      ;
; -8.818  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.788      ;
; -8.806  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.776      ;
; -8.805  ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.775      ;
; -8.793  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.763      ;
; -8.792  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.762      ;
; -8.783  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.753      ;
; -8.782  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.752      ;
; -8.780  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.750      ;
; -8.779  ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.749      ;
; -8.770  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.740      ;
; -8.769  ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.975     ; 6.739      ;
; -8.718  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.012      ;
; -8.716  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.010      ;
; -8.715  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.009      ;
; -8.711  ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.651     ; 7.005      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.235 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.482      ;
; -5.235 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.482      ;
; -5.232 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.481      ;
; -5.211 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.456      ;
; -5.211 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.456      ;
; -5.210 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.461      ;
; -5.176 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.431      ;
; -5.176 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.431      ;
; -5.176 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.431      ;
; -5.176 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.431      ;
; -5.155 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.402      ;
; -5.155 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.402      ;
; -5.154 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.401      ;
; -5.154 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.401      ;
; -5.152 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.401      ;
; -5.151 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.400      ;
; -5.142 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.389      ;
; -5.142 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.389      ;
; -5.139 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.388      ;
; -5.131 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.376      ;
; -5.131 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.376      ;
; -5.130 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.375      ;
; -5.130 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.375      ;
; -5.130 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.381      ;
; -5.129 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.380      ;
; -5.118 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.363      ;
; -5.118 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.363      ;
; -5.117 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.256      ; 6.368      ;
; -5.096 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.351      ;
; -5.096 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.351      ;
; -5.096 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.351      ;
; -5.096 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.351      ;
; -5.095 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.350      ;
; -5.095 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.350      ;
; -5.095 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.350      ;
; -5.095 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.350      ;
; -5.083 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.338      ;
; -5.083 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.338      ;
; -5.083 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.338      ;
; -5.083 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.260      ; 6.338      ;
; -4.976 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.213      ;
; -4.976 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.213      ;
; -4.973 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.244      ; 6.212      ;
; -4.952 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.240      ; 6.187      ;
; -4.952 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.240      ; 6.187      ;
; -4.951 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.246      ; 6.192      ;
; -4.941 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.975      ;
; -4.932 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 5.993      ;
; -4.917 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.162      ;
; -4.917 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.162      ;
; -4.917 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.162      ;
; -4.917 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.162      ;
; -4.915 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.948      ;
; -4.914 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.151      ;
; -4.914 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.242      ; 6.151      ;
; -4.911 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.244      ; 6.150      ;
; -4.905 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.941      ;
; -4.890 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.240      ; 6.125      ;
; -4.890 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.240      ; 6.125      ;
; -4.889 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.246      ; 6.130      ;
; -4.888 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.279      ; 6.162      ;
; -4.881 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.909      ;
; -4.872 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 5.919      ;
; -4.870 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.064      ; 5.929      ;
; -4.864 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 5.896      ;
; -4.863 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_22_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.046      ; 5.904      ;
; -4.855 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.100      ;
; -4.855 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.100      ;
; -4.855 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.100      ;
; -4.855 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.250      ; 6.100      ;
; -4.851 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.882      ;
; -4.851 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.046      ; 5.892      ;
; -4.849 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.880      ;
; -4.843 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.048      ; 5.886      ;
; -4.841 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.875      ;
; -4.840 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 5.887      ;
; -4.840 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.063      ; 5.898      ;
; -4.837 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.873      ;
; -4.833 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 5.880      ;
; -4.832 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 5.893      ;
; -4.828 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.862      ;
; -4.827 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.860      ;
; -4.823 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.853      ;
; -4.815 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.848      ;
; -4.814 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.066      ; 5.875      ;
; -4.813 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.846      ;
; -4.808 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.279      ; 6.082      ;
; -4.807 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.279      ; 6.081      ;
; -4.805 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.841      ;
; -4.795 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.279      ; 6.069      ;
; -4.789 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_12_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.814      ;
; -4.787 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 5.836      ;
; -4.785 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.815      ;
; -4.785 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.816      ;
; -4.781 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_12_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.809      ;
; -4.780 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 5.824      ;
; -4.780 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.049      ; 5.824      ;
; -4.778 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.061      ; 5.834      ;
; -4.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.808      ;
; -4.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.810      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -4.928 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.515      ;
; -4.856 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.789      ; 7.436      ;
; -4.838 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.906      ; 7.441      ;
; -4.797 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 7.348      ;
; -4.770 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 7.332      ;
; -4.762 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 7.326      ;
; -4.744 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.331      ;
; -4.729 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 7.293      ;
; -4.708 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 7.304      ;
; -4.705 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.904      ; 7.297      ;
; -4.691 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 7.382      ;
; -4.656 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 7.242      ;
; -4.655 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 7.251      ;
; -4.649 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.904      ; 7.241      ;
; -4.637 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 7.218      ;
; -4.634 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.217      ;
; -4.600 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 7.186      ;
; -4.591 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.174      ;
; -4.579 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.789      ; 7.159      ;
; -4.576 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 7.267      ;
; -4.539 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.906      ; 7.142      ;
; -4.524 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.111      ;
; -4.476 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 7.040      ;
; -4.469 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.878      ; 7.021      ;
; -4.445 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 7.028      ;
; -4.438 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.902      ; 7.034      ;
; -4.435 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.904      ; 7.027      ;
; -4.389 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.515      ;
; -4.386 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 6.972      ;
; -4.375 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 6.937      ;
; -4.371 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 6.954      ;
; -4.365 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.789      ; 6.945      ;
; -4.362 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 7.053      ;
; -4.325 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.906      ; 6.928      ;
; -4.317 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.828      ; 7.436      ;
; -4.305 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 6.856      ;
; -4.299 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.945      ; 7.441      ;
; -4.296 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 6.860      ;
; -4.262 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.785      ; 6.826      ;
; -4.258 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.823      ; 7.348      ;
; -4.231 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.806      ; 7.332      ;
; -4.223 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.823      ; 7.326      ;
; -4.215 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 6.798      ;
; -4.205 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.331      ;
; -4.199 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.878      ; 6.751      ;
; -4.190 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 7.293      ;
; -4.169 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 7.304      ;
; -4.166 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.943      ; 7.297      ;
; -4.155 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 6.717      ;
; -4.152 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.805      ; 7.382      ;
; -4.138 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 6.719      ;
; -4.133 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.765      ; 6.806      ;
; -4.117 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 7.242      ;
; -4.116 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 7.251      ;
; -4.110 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.943      ; 7.241      ;
; -4.098 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.806      ; 7.218      ;
; -4.095 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.217      ;
; -4.075 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 6.749      ;
; -4.061 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 7.186      ;
; -4.052 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.174      ;
; -4.040 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.828      ; 7.159      ;
; -4.037 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.805      ; 7.267      ;
; -4.014 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 6.565      ;
; -4.000 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.945      ; 7.142      ;
; -3.995 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.790      ; 6.578      ;
; -3.985 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.111      ;
; -3.979 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.878      ; 6.531      ;
; -3.949 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 6.623      ;
; -3.937 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 7.040      ;
; -3.930 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.917      ; 7.021      ;
; -3.927 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.784      ; 6.491      ;
; -3.906 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 7.028      ;
; -3.899 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 7.034      ;
; -3.896 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.943      ; 7.027      ;
; -3.847 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 6.972      ;
; -3.846 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.765      ; 6.519      ;
; -3.836 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.806      ; 6.937      ;
; -3.832 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 6.954      ;
; -3.826 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.828      ; 6.945      ;
; -3.823 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.805      ; 7.053      ;
; -3.786 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.945      ; 6.928      ;
; -3.766 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.823      ; 6.856      ;
; -3.757 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.823      ; 6.860      ;
; -3.737 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.934      ; 7.488      ;
; -3.735 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.766      ; 6.409      ;
; -3.723 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.824      ; 6.826      ;
; -3.684 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.767      ; 6.265      ;
; -3.676 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.829      ; 6.798      ;
; -3.665 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.933      ; 7.409      ;
; -3.660 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.917      ; 6.751      ;
; -3.647 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.050      ; 7.414      ;
; -3.626 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.765      ; 6.299      ;
; -3.616 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.806      ; 6.717      ;
; -3.606 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.928      ; 7.321      ;
; -3.599 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.806      ; 6.719      ;
; -3.594 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.804      ; 6.806      ;
; -3.579 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.911      ; 7.305      ;
; -3.571 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.928      ; 7.299      ;
; -3.549 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.934      ; 7.300      ;
; -3.546 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.934      ; 7.293      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.993 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.181      ;
; -3.978 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.166      ;
; -3.964 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.152      ;
; -3.957 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 4.145      ;
; -3.888 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.152     ; 4.555      ;
; -3.873 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.152     ; 4.540      ;
; -3.859 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.152     ; 4.526      ;
; -3.852 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.152     ; 4.519      ;
; -3.845 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.151     ; 4.513      ;
; -3.830 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.151     ; 4.498      ;
; -3.816 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.151     ; 4.484      ;
; -3.809 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.151     ; 4.477      ;
; -3.588 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.136     ; 3.771      ;
; -3.573 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.136     ; 3.756      ;
; -3.559 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.136     ; 3.742      ;
; -3.552 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.136     ; 3.735      ;
; -3.527 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.850      ;
; -3.512 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.835      ;
; -3.498 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.821      ;
; -3.491 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.814      ;
; -3.267 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.027     ; 3.735      ;
; -3.197 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.958      ;
; -3.182 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.943      ;
; -3.168 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.929      ;
; -3.168 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.296      ; 3.959      ;
; -3.162 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 4.109      ;
; -3.161 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.922      ;
; -3.119 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 4.067      ;
; -3.104 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.865      ;
; -3.089 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.850      ;
; -3.075 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.836      ;
; -3.068 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.452      ; 3.829      ;
; -3.063 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.275      ; 4.333      ;
; -3.041 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.027     ; 3.509      ;
; -3.030 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.131     ; 3.218      ;
; -3.020 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.276      ; 4.291      ;
; -3.008 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.331      ;
; -2.993 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.316      ;
; -2.979 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.302      ;
; -2.972 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.295      ;
; -2.969 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.296      ; 3.760      ;
; -2.963 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.296      ; 3.754      ;
; -2.947 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.296      ; 3.738      ;
; -2.944 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.296      ; 3.735      ;
; -2.936 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.048     ; 3.883      ;
; -2.925 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.152     ; 3.592      ;
; -2.922 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.245      ;
; -2.907 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.230      ;
; -2.893 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.216      ;
; -2.893 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 3.841      ;
; -2.889 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 3.646      ;
; -2.886 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 3.209      ;
; -2.882 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.151     ; 3.550      ;
; -2.874 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 3.631      ;
; -2.864 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.275      ; 4.134      ;
; -2.862 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.032     ; 3.325      ;
; -2.860 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 3.617      ;
; -2.858 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.275      ; 4.128      ;
; -2.853 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 3.610      ;
; -2.842 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.275      ; 4.112      ;
; -2.839 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.275      ; 4.109      ;
; -2.821 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.276      ; 4.092      ;
; -2.815 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.276      ; 4.086      ;
; -2.801 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.392     ; 3.404      ;
; -2.799 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.276      ; 4.070      ;
; -2.796 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.276      ; 4.067      ;
; -2.763 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.549      ;
; -2.702 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.628      ;
; -2.636 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.032     ; 3.099      ;
; -2.630 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.159     ; 3.290      ;
; -2.625 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.136     ; 2.808      ;
; -2.615 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.159     ; 3.275      ;
; -2.601 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.159     ; 3.261      ;
; -2.594 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.159     ; 3.254      ;
; -2.575 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.392     ; 3.178      ;
; -2.564 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.350      ;
; -2.564 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 2.887      ;
; -2.563 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.323      ;
; -2.558 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.344      ;
; -2.548 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.308      ;
; -2.542 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.328      ;
; -2.539 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.291      ; 3.325      ;
; -2.534 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.294      ;
; -2.527 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.287      ;
; -2.512 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.272      ;
; -2.503 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.429      ;
; -2.497 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.257      ;
; -2.497 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.423      ;
; -2.483 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.243      ;
; -2.481 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.407      ;
; -2.478 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.404      ;
; -2.476 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.451      ; 3.236      ;
; -2.471 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.512      ;
; -2.447 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 2.770      ;
; -2.432 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 2.755      ;
; -2.418 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 2.741      ;
; -2.411 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.496     ; 2.734      ;
; -2.378 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.556      ; 3.419      ;
; -2.372 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.879      ; 3.736      ;
; -2.343 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.027     ; 2.811      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.504 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.302     ; 2.157      ;
; -3.486 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.608     ; 1.833      ;
; -3.393 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.495     ; 1.853      ;
; -3.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.520     ; 1.774      ;
; -3.249 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.495     ; 1.709      ;
; -3.160 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.540     ; 1.575      ;
; -3.134 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.812      ;
; -3.126 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.804      ;
; -3.119 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.815      ;
; -3.118 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.814      ;
; -3.113 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.809      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.807      ;
; -3.110 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.788      ;
; -3.105 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.783      ;
; -3.105 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.783      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.782      ;
; -3.091 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.787      ;
; -3.078 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.544      ;
; -3.068 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.489     ; 1.534      ;
; -3.063 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.253     ; 1.765      ;
; -3.060 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.253     ; 1.762      ;
; -3.054 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.257     ; 1.752      ;
; -3.050 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.253     ; 1.752      ;
; -3.046 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.257     ; 1.744      ;
; -3.036 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.282     ; 1.709      ;
; -3.036 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.282     ; 1.709      ;
; -3.036 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.282     ; 1.709      ;
; -3.034 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.253     ; 1.736      ;
; -3.032 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.487     ; 1.500      ;
; -3.005 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.893      ;
; -3.002 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.890      ;
; -3.002 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.890      ;
; -2.996 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.884      ;
; -2.983 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.871      ;
; -2.983 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.893      ;
; -2.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.677      ;
; -2.976 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.672      ;
; -2.972 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.259     ; 1.668      ;
; -2.960 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.870      ;
; -2.959 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.869      ;
; -2.954 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.866      ;
; -2.954 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.866      ;
; -2.943 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.853      ;
; -2.935 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.845      ;
; -2.933 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.487     ; 1.401      ;
; -2.933 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.611      ;
; -2.932 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.257     ; 1.630      ;
; -2.931 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.843      ;
; -2.930 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.257     ; 1.628      ;
; -2.928 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.487     ; 1.396      ;
; -2.874 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.762      ;
; -2.867 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.067     ; 0.755      ;
; -2.865 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.775      ;
; -2.855 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.767      ;
; -2.854 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.764      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.854 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.260     ; 1.549      ;
; -2.852 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.764      ;
; -2.844 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.756      ;
; -2.835 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.302      ;
; -2.832 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.045     ; 0.742      ;
; -2.825 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.737      ;
; -2.825 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.043     ; 0.737      ;
; -2.821 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.488     ; 1.288      ;
; -2.791 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.487     ; 1.259      ;
; -2.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.507     ; 1.035      ;
; -2.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.507     ; 1.034      ;
; -2.564 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.036      ;
; -2.564 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.483     ; 1.036      ;
; -2.496 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.250     ; 1.201      ;
; -2.470 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.250     ; 1.175      ;
; -2.380 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.250     ; 1.085      ;
; -2.341 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.248     ; 1.048      ;
; -2.332 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 1.035      ;
; -2.318 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 1.021      ;
; -2.318 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 1.001      ;
; -2.310 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.248     ; 1.017      ;
; -2.300 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 1.003      ;
; -2.250 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.933      ;
; -2.217 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.250     ; 0.922      ;
; -2.211 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.248     ; 0.918      ;
; -2.193 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.248     ; 0.900      ;
; -2.184 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.867      ;
; -2.076 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.759      ;
; -2.076 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.759      ;
; -2.060 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 0.763      ;
; -2.058 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.741      ;
; -2.054 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 0.757      ;
; -2.053 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.252     ; 0.756      ;
; -2.052 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.272     ; 0.735      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.349 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 4.290      ;
; -3.160 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 4.101      ;
; -3.114 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 4.055      ;
; -3.114 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.277      ; 5.341      ;
; -3.071 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.263      ; 5.284      ;
; -3.068 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.725      ;
; -3.067 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.271      ; 5.288      ;
; -3.062 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.265      ; 5.277      ;
; -3.058 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.999      ;
; -3.055 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.995      ;
; -3.050 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.265      ; 5.265      ;
; -3.049 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.706      ;
; -3.038 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.275      ; 5.263      ;
; -3.002 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.667      ;
; -3.001 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.273      ; 5.224      ;
; -2.989 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.654      ;
; -2.977 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.634      ;
; -2.972 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.913      ;
; -2.969 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.626      ;
; -2.950 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.615      ;
; -2.948 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.275      ; 5.173      ;
; -2.935 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.270      ; 5.155      ;
; -2.908 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.297      ; 5.155      ;
; -2.892 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.833      ;
; -2.883 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.273      ; 5.106      ;
; -2.877 ; x_sdram[1]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.817      ;
; -2.862 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.802      ;
; -2.822 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.763      ;
; -2.820 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.485      ;
; -2.815 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.480      ;
; -2.812 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.270      ; 5.032      ;
; -2.809 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.269      ; 5.028      ;
; -2.809 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.263      ; 5.022      ;
; -2.793 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.458      ;
; -2.779 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.269      ; 4.998      ;
; -2.778 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.719      ;
; -2.773 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.430      ;
; -2.754 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.419      ;
; -2.726 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.391      ;
; -2.708 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.338     ; 3.365      ;
; -2.692 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.357      ;
; -2.688 ; x_sdram[0]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.628      ;
; -2.663 ; hellosoc_top:TFT|y_out[1]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.251     ; 2.907      ;
; -2.659 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.599      ;
; -2.643 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.297      ; 4.890      ;
; -2.642 ; x_sdram[9]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.582      ;
; -2.640 ; x_sdram[1]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.580      ;
; -2.626 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.291      ;
; -2.605 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.544      ;
; -2.592 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.330     ; 3.257      ;
; -2.589 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.529      ;
; -2.586 ; x_sdram[6]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.526      ;
; -2.586 ; x_sdram[5]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.056     ; 3.525      ;
; -2.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.513      ;
; -2.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.513      ;
; -2.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.242      ; 3.830      ;
; -2.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.245      ; 3.833      ;
; -2.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.242      ; 3.830      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.565 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.505      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.563 ; rd_addr[1]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.503      ;
; -2.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.238      ; 3.816      ;
; -2.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.241      ; 3.819      ;
; -2.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.238      ; 3.816      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.557 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.551 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.243      ; 3.814      ;
; -2.550 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.240      ; 3.810      ;
; -2.550 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.240      ; 3.810      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                    ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.923 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.859      ;
; -2.710 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.647      ;
; -2.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.578      ;
; -2.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.551      ;
; -2.613 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.549      ;
; -2.603 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.540      ;
; -2.581 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.516      ;
; -2.566 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.501      ;
; -2.523 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.459      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.478 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.419      ;
; -2.472 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.409      ;
; -2.466 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.403      ;
; -2.466 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.402      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.052     ; 3.407      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.464 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.405      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.463 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.404      ;
; -2.452 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.389      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.446 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.047     ; 3.394      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.392 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.056     ; 3.331      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.058     ; 3.311      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.374 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.051     ; 3.318      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.370 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.311      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.053     ; 3.298      ;
; -2.345 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.286      ;
; -2.345 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.286      ;
; -2.345 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.286      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                            ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.606      ;
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.606      ;
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.606      ;
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.606      ;
; -1.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.616      ;
; -1.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.616      ;
; -1.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.594      ;
; -1.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.594      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.584      ;
; -1.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.584      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.552      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.028      ; 2.556      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.552      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.552      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.028      ; 2.556      ;
; -1.488 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.552      ;
; -1.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.497      ;
; -1.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.497      ;
; -1.420 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.397      ;
; -1.408 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 2.404      ;
; -1.402 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.379      ;
; -1.402 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.379      ;
; -1.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.400      ;
; -1.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.324      ;
; -1.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.324      ;
; -1.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.321      ;
; -1.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.321      ;
; -1.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.358      ;
; -1.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.334      ;
; -1.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.331      ;
; -1.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.352      ;
; -1.324 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.301      ;
; -1.324 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.301      ;
; -1.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.311      ;
; -1.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.309      ;
; -1.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.160      ;
; -1.284 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.160      ;
; -1.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.302      ;
; -1.275 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.299      ;
; -1.270 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.294      ;
; -1.270 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.294      ;
; -1.261 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.325      ;
; -1.261 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.028      ; 2.329      ;
; -1.261 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.325      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.129      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.129      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.129      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.129      ;
; -1.252 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.276      ;
; -1.252 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.276      ;
; -1.244 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.120      ;
; -1.244 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.120      ;
; -1.213 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.237      ;
; -1.210 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.086      ;
; -1.210 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 2.086      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.304      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.061      ; 2.308      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.304      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.304      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.061      ; 2.308      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.304      ;
; -1.199 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.050      ; 2.289      ;
; -1.191 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.215      ;
; -1.188 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.009      ; 2.212      ;
; -1.183 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.247      ;
; -1.183 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.028      ; 2.251      ;
; -1.183 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                        ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.024      ; 2.247      ;
; -1.168 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 2.096      ;
; -1.165 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; 0.001      ; 2.151      ;
; -1.165 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.165      ;
; -1.153 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 2.081      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.279      ; 2.462      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.283      ; 2.466      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.279      ; 2.462      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.279      ; 2.462      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.283      ; 2.466      ;
; -1.143 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.279      ; 2.462      ;
; -1.134 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.015      ; 2.164      ;
; -1.133 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; 0.001      ; 2.119      ;
; -1.122 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.015      ; 2.152      ;
; -1.120 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.097      ;
; -1.117 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.094      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.311      ; 2.451      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.315      ; 2.455      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.311      ; 2.451      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.311      ; 2.451      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.315      ; 2.455      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.311      ; 2.451      ;
; -1.088 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.065      ;
; -1.088 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.038     ; 2.065      ;
; -1.085 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.064      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.346      ; 2.465      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.469      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.346      ; 2.465      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.346      ; 2.465      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.350      ; 2.469      ;
; -1.079 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.346      ; 2.465      ;
; -1.075 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 2.003      ;
; -1.062 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.015     ; 2.062      ;
; -1.057 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.139     ; 1.933      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.485 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.127     ; 1.353      ;
; -1.485 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.127     ; 1.353      ;
; -1.485 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.127     ; 1.353      ;
; -1.485 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.127     ; 1.353      ;
; -1.485 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.127     ; 1.353      ;
; -0.475 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.450      ;
; -0.397 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.372      ;
; -0.375 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.350      ;
; -0.363 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.338      ;
; -0.362 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.337      ;
; -0.357 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.332      ;
; -0.306 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.281      ;
; -0.297 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.272      ;
; -0.275 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.250      ;
; -0.262 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.040     ; 1.237      ;
; 0.088  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.893      ;
; 0.097  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.884      ;
; 0.099  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.882      ;
; 0.109  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.872      ;
; 0.355  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.626      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.496 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 7.159      ;
; 32.587 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 7.068      ;
; 32.656 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.999      ;
; 32.686 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.969      ;
; 32.686 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.969      ;
; 32.806 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.849      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.865 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.788      ;
; 32.909 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.746      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.127 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.526      ;
; 33.202 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.451      ;
; 33.202 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.451      ;
; 33.202 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.451      ;
; 33.202 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 6.451      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.270 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.382      ;
; 33.341 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.314      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 33.368 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.283      ;
; 34.159 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.353     ; 5.483      ;
; 34.170 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.353     ; 5.472      ;
; 34.398 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.353     ; 5.244      ;
; 34.925 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 5.000      ;
; 34.950 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.353     ; 4.692      ;
; 35.051 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.874      ;
; 35.052 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.873      ;
; 35.052 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.873      ;
; 35.055 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.870      ;
; 35.055 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.870      ;
; 35.057 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.868      ;
; 35.060 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.865      ;
; 35.062 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.863      ;
; 35.064 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.861      ;
; 35.068 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.872      ;
; 35.068 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.857      ;
; 35.070 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.855      ;
; 35.082 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.861      ;
; 35.082 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.861      ;
; 35.083 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.860      ;
; 35.083 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.860      ;
; 35.083 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.860      ;
; 35.084 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.859      ;
; 35.087 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.856      ;
; 35.090 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.853      ;
; 35.092 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.851      ;
; 35.096 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.847      ;
; 35.169 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.755      ;
; 35.336 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 4.613      ;
; 35.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 4.611      ;
; 35.367 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.557      ;
; 35.505 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.435      ;
; 35.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.430      ;
; 35.560 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.380      ;
; 35.571 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.356      ;
; 35.576 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.351      ;
; 35.626 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.301      ;
; 35.630 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[3]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.310      ;
; 35.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.285      ;
; 35.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.285      ;
; 35.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.285      ;
; 35.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.285      ;
; 35.645 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.285      ;
; 35.646 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.284      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.287 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.796      ;
; 0.308 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.817      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.324 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.833      ;
; 0.327 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.836      ;
; 0.331 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.840      ;
; 0.332 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.841      ;
; 0.333 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.842      ;
; 0.334 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.843      ;
; 0.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.538      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.545      ;
; 0.349 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.548      ;
; 0.349 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.549      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.556      ;
; 0.361 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.560      ;
; 0.362 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.561      ;
; 0.364 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.563      ;
; 0.365 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.564      ;
; 0.371 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.570      ;
; 0.384 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.583      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.472 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.672      ;
; 0.473 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.673      ;
; 0.476 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.676      ;
; 0.482 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.681      ;
; 0.487 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.686      ;
; 0.498 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 0.718      ;
; 0.519 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.719      ;
; 0.522 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.721      ;
; 0.528 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.727      ;
; 0.540 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.739      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.294 ; TOP:neiroset|memorywork:block|dw[52]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.804      ;
; 0.297 ; TOP:neiroset|memorywork:block|dw[42]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.345      ; 0.811      ;
; 0.297 ; TOP:neiroset|memorywork:block|dw[54]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.807      ;
; 0.298 ; TOP:neiroset|result:result|marker[2]   ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|marker[1]   ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|result:result|STOP        ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[17] ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[18] ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[19] ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[98] ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[34] ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[38] ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[40] ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[41] ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[49] ; TOP:neiroset|memorywork:block|buff[49]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[51] ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[52] ; TOP:neiroset|memorywork:block|buff[52]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[57] ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[59] ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[67] ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[68] ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[69] ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[70] ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[63] ; TOP:neiroset|memorywork:block|buff[63]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[71] ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[73] ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[89] ; TOP:neiroset|memorywork:block|buff[89]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[90] ; TOP:neiroset|memorywork:block|buff[90]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[91] ; TOP:neiroset|memorywork:block|buff[91]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[92] ; TOP:neiroset|memorywork:block|buff[92]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[93] ; TOP:neiroset|memorywork:block|buff[93]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[94] ; TOP:neiroset|memorywork:block|buff[94]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[95] ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[96] ; TOP:neiroset|memorywork:block|buff[96]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[35] ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[36] ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[37] ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[42] ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[46] ; TOP:neiroset|memorywork:block|buff[46]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[47] ; TOP:neiroset|memorywork:block|buff[47]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[48] ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[28] ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|dw[97]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.811      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[53] ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[55] ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[56] ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[58] ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[22] ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[27] ; TOP:neiroset|memorywork:block|buff[27]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[60] ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[61] ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[62] ; TOP:neiroset|memorywork:block|buff[62]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[64] ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[65] ; TOP:neiroset|memorywork:block|buff[65]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[33] ; TOP:neiroset|memorywork:block|buff[33]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[39] ; TOP:neiroset|memorywork:block|buff[39]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[43] ; TOP:neiroset|memorywork:block|buff[43]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[88] ; TOP:neiroset|memorywork:block|buff[88]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[66] ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[72] ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[76] ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; TOP:neiroset|memorywork:block|dw[50]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.813      ;
; 0.302 ; TOP:neiroset|memorywork:block|dw[51]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.812      ;
; 0.305 ; TOP:neiroset|conv_TOP:conv|res1[4]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[95]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.828      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[46]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.345      ; 0.820      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[45]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.818      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[96]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.833      ;
; 0.311 ; TOP:neiroset|memorywork:block|buff[78] ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[86]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.822      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.298 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 0.511      ;
; 0.312 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.519      ;
; 0.351 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 0.887      ;
; 0.513 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.712      ;
; 0.557 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 1.093      ;
; 0.762 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 0.962      ;
; 0.906 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.743      ; 1.323      ;
; 1.003 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.743      ; 1.420      ;
; 1.076 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.275      ;
; 1.109 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.308      ;
; 1.128 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.328      ;
; 1.156 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.355      ;
; 1.166 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 1.702      ;
; 1.204 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 1.964      ;
; 1.252 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.012      ;
; 1.261 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.460      ;
; 1.311 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.749      ; 1.734      ;
; 1.321 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 1.857      ;
; 1.327 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 1.863      ;
; 1.338 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.749      ; 1.761      ;
; 1.346 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.106      ;
; 1.365 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.125      ;
; 1.367 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.127      ;
; 1.373 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.133      ;
; 1.386 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.146      ;
; 1.394 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.154      ;
; 1.436 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.197      ;
; 1.451 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.742      ; 1.867      ;
; 1.483 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.051      ; 1.678      ;
; 1.490 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 2.026      ;
; 1.511 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.742      ; 1.927      ;
; 1.518 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.392      ; 2.054      ;
; 1.526 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.287      ;
; 1.527 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.740      ;
; 1.539 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.749      ; 1.962      ;
; 1.541 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.301      ;
; 1.542 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.755      ;
; 1.542 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.755      ;
; 1.562 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.086      ; 2.322      ;
; 1.579 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.336      ;
; 1.587 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.749      ; 2.010      ;
; 1.603 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.801      ;
; 1.614 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.038      ;
; 1.631 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.844      ;
; 1.647 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.071      ;
; 1.660 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.873      ;
; 1.704 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.128      ;
; 1.727 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 1.940      ;
; 1.737 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.161      ;
; 1.767 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 1.643      ;
; 1.789 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.002      ;
; 1.798 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.559      ;
; 1.808 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.021      ;
; 1.827 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 2.026      ;
; 1.827 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.040      ;
; 1.843 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 1.664      ;
; 1.849 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 1.725      ;
; 1.859 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.620      ;
; 1.864 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 1.740      ;
; 1.865 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.626      ;
; 1.884 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.097      ;
; 1.888 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.649      ;
; 1.888 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.101      ;
; 1.903 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.116      ;
; 1.911 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.124      ;
; 1.914 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.746      ; 2.334      ;
; 1.917 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.674      ;
; 1.925 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 1.801      ;
; 1.936 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.693      ;
; 1.941 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.154      ;
; 1.946 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.703      ;
; 1.951 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.712      ;
; 1.955 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.716      ;
; 1.966 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.727      ;
; 1.985 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.198      ;
; 2.047 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.418      ; 2.129      ;
; 2.053 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.746      ; 2.473      ;
; 2.058 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.087      ; 2.819      ;
; 2.064 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 1.940      ;
; 2.080 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.293      ;
; 2.110 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.077      ; 1.851      ;
; 2.113 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.870      ;
; 2.131 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.078      ; 1.873      ;
; 2.196 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.620      ;
; 2.225 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.081      ; 1.970      ;
; 2.229 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 2.105      ;
; 2.258 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.081      ; 2.003      ;
; 2.262 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 2.138      ;
; 2.264 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.400      ; 2.808      ;
; 2.278 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.268     ; 2.154      ;
; 2.285 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 2.106      ;
; 2.288 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.750      ; 2.712      ;
; 2.294 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.399      ; 2.837      ;
; 2.383 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.677      ; 2.429      ;
; 2.409 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.418      ; 2.491      ;
; 2.413 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.626      ;
; 2.415 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.018     ; 2.236      ;
; 2.431 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.073      ; 2.168      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; start_gray                                                                                                                        ; start_gray                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.519      ;
; 0.329 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.529      ;
; 0.333 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.547      ;
; 0.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.548      ;
; 0.351 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.057      ; 0.552      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.570      ;
; 0.380 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 0.907      ;
; 0.420 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.620      ;
; 0.430 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.958      ;
; 0.436 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.636      ;
; 0.443 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.971      ;
; 0.459 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 0.986      ;
; 0.459 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.987      ;
; 0.466 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.666      ;
; 0.475 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[12]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.383      ; 1.002      ;
; 0.478 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.693      ;
; 0.479 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.694      ;
; 0.479 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.693      ;
; 0.479 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.693      ;
; 0.479 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.693      ;
; 0.479 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.071      ; 0.696      ;
; 0.481 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|start                                                                                                        ; hellosoc_top:TFT|start                                                                                                                          ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; ready                                                                                                                         ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.368 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 0.920      ;
; 0.387 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 0.939      ;
; 0.389 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 0.941      ;
; 0.394 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 0.924      ;
; 0.395 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.378      ; 0.917      ;
; 0.414 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.378      ; 0.936      ;
; 0.443 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.378      ; 0.965      ;
; 0.504 ; rd_addr[21]                                                                                                                   ; rd_addr[21]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.703      ;
; 0.506 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.060      ; 0.710      ;
; 0.506 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.068      ; 0.718      ;
; 0.508 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.721      ;
; 0.516 ; rd_addr[6]                                                                                                                    ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; rd_addr[9]                                                                                                                    ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; rd_addr[7]                                                                                                                    ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rd_addr[11]                                                                                                                   ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; rd_addr[15]                                                                                                                   ; rd_addr[15]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; rd_addr[13]                                                                                                                   ; rd_addr[13]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; rd_addr[1]                                                                                                                    ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rd_addr[2]                                                                                                                    ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rd_addr[17]                                                                                                                   ; rd_addr[17]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; rd_addr[23]                                                                                                                   ; rd_addr[23]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.718      ;
; 0.520 ; rd_addr[10]                                                                                                                   ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; rd_addr[18]                                                                                                                   ; rd_addr[18]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.733      ;
; 0.521 ; rd_addr[5]                                                                                                                    ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[3]                                                                                                                    ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[8]                                                                                                                    ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[14]                                                                                                                   ; rd_addr[14]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; rd_addr[19]                                                                                                                   ; rd_addr[19]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; rd_addr[4]                                                                                                                    ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.721      ;
; 0.522 ; rd_addr[16]                                                                                                                   ; rd_addr[16]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; rd_addr[20]                                                                                                                   ; rd_addr[20]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.722      ;
; 0.523 ; rd_addr[22]                                                                                                                   ; rd_addr[22]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.722      ;
; 0.524 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.345      ; 1.038      ;
; 0.531 ; rd_addr[12]                                                                                                                   ; rd_addr[12]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.730      ;
; 0.534 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 1.066      ;
; 0.536 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.734      ;
; 0.537 ; rd_addr[0]                                                                                                                    ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.736      ;
; 0.538 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[7]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.585      ;
; 0.539 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.342      ; 1.050      ;
; 0.539 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.737      ;
; 0.542 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.589      ;
; 0.544 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; ready                                                                                                                                           ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.884      ; 1.592      ;
; 0.546 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.744      ;
; 0.561 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.884      ; 1.609      ;
; 0.565 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 1.117      ;
; 0.567 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.884      ; 1.615      ;
; 0.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.386      ; 1.098      ;
; 0.577 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.624      ;
; 0.583 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.270      ; 1.542      ;
; 0.588 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.342      ; 1.099      ;
; 0.593 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 1.145      ;
; 0.595 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 1.147      ;
; 0.598 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.267      ; 1.554      ;
; 0.600 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.647      ;
; 0.608 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.035      ; 0.812      ;
; 0.621 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.822      ;
; 0.631 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.035      ; 0.835      ;
; 0.631 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                             ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.024      ; 0.824      ;
; 0.632 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.845      ;
; 0.634 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.847      ;
; 0.638 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.024      ; 0.831      ;
; 0.646 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[0]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.693      ;
; 0.651 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.024      ; 0.844      ;
; 0.659 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.408      ; 1.211      ;
; 0.673 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                              ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.032      ; 0.874      ;
; 0.680 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[1]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.727      ;
; 0.687 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]              ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.268     ; 0.563      ;
; 0.690 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[2]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.737      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[12]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[14]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[13]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[15]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[16]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[18]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[17]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[19]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[20]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[21]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[23]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.701 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; rd_addr[22]                                                                                                                                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.881      ; 1.746      ;
; 0.706 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                   ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.069      ; 0.919      ;
; 0.713 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                    ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 0.979      ; 1.356      ;
; 0.715 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                    ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 0.979      ; 1.358      ;
; 0.721 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; x_sdram[3]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.883      ; 1.768      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.511      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.545      ;
; 0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.546      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.848      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.848      ;
; 0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.852      ;
; 0.407 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.856      ;
; 0.407 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.276      ; 0.852      ;
; 0.416 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.278      ; 0.863      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.619      ;
; 0.427 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.876      ;
; 0.430 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.879      ;
; 0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.281      ; 0.884      ;
; 0.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.282      ; 0.886      ;
; 0.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.281      ; 0.891      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.894      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.280      ; 0.894      ;
; 0.450 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.648      ;
; 0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.651      ;
; 0.461 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.282      ; 0.912      ;
; 0.463 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.661      ;
; 0.501 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.699      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.700      ;
; 0.504 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.702      ;
; 0.507 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.705      ;
; 0.513 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.711      ;
; 0.513 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.725      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.727      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.716      ;
; 0.518 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.728      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.722      ;
; 0.525 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.723      ;
; 0.530 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.740      ;
; 0.536 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.734      ;
; 0.536 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.734      ;
; 0.538 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.736      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.736      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.736      ;
; 0.545 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.743      ;
; 0.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.066      ; 0.759      ;
; 0.553 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.751      ;
; 0.556 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.754      ;
; 0.568 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.766      ;
; 0.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.771      ;
; 0.576 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.774      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.795      ;
; 0.598 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.796      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.800      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.800      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.802      ;
; 0.616 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.814      ;
; 0.617 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.815      ;
; 0.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.817      ;
; 0.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.276      ; 1.070      ;
; 0.633 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.831      ;
; 0.635 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.833      ;
; 0.638 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.352      ; 1.134      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.359 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.557      ;
; 0.500 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.505 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.517 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.520 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.719      ;
; 0.554 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.752      ;
; 0.557 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.755      ;
; 0.730 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.928      ;
; 0.745 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.944      ;
; 0.748 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.753 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.953      ;
; 0.758 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.760 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.766 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.773 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.816 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.014      ;
; 0.819 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.017      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.033      ;
; 0.837 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.037      ;
; 0.841 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.040      ;
; 0.844 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.847 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.049      ;
; 0.854 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.053      ;
; 0.856 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.055      ;
; 0.857 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.056      ;
; 0.862 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.885 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.084      ;
; 0.901 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.099      ;
; 0.913 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.108      ;
; 0.927 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.125      ;
; 0.930 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.129      ;
; 0.933 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.132      ;
; 0.934 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.133      ;
; 0.937 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.136      ;
; 0.938 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.136      ;
; 0.940 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.940 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.139      ;
; 0.941 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.140      ;
; 0.943 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.142      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.144      ;
; 0.946 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.145      ;
; 0.950 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.149      ;
; 0.952 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.151      ;
; 0.969 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 1.152      ;
; 0.986 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.185      ;
; 1.007 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.218      ;
; 1.014 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.212      ;
; 1.019 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.230      ;
; 1.019 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.217      ;
; 1.026 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.225      ;
; 1.029 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.228      ;
; 1.033 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.232      ;
; 1.037 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.236      ;
; 1.039 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.238      ;
; 1.041 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.240      ;
; 1.043 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.241      ;
; 1.048 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.247      ;
; 1.054 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.252      ;
; 1.067 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.265      ;
; 1.071 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.271      ;
; 1.095 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.306      ;
; 1.107 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.318      ;
; 1.122 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.321      ;
; 1.124 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.328      ;
; 1.131 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.331      ;
; 1.132 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.347      ;
; 1.137 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.336      ;
; 1.169 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.368      ;
; 1.182 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.377      ;
; 1.188 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.375      ;
; 1.189 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.376      ;
; 1.196 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 1.383      ;
; 1.209 ; cam_wrp:cam_wrp_0|addr_sdram[11]      ; sdram_controller:SDRAM|haddr_r[11]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.773     ; 0.680      ;
; 1.211 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.422      ;
; 1.213 ; cam_wrp:cam_wrp_0|addr_sdram[0]       ; sdram_controller:SDRAM|haddr_r[0]     ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.773     ; 0.684      ;
; 1.223 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.434      ;
; 1.224 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.435      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.354 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.552      ;
; 0.383 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.387 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.586      ;
; 0.389 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.588      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.597      ;
; 0.402 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 1.424      ;
; 0.410 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 1.432      ;
; 0.411 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 1.433      ;
; 0.411 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.598      ; 1.433      ;
; 0.418 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.102      ;
; 0.420 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.104      ;
; 0.427 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.626      ;
; 0.477 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.676      ;
; 0.479 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.677      ;
; 0.483 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.681      ;
; 0.483 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.485 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.684      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.686      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.686      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.493 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.493 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.691      ;
; 0.512 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.196      ;
; 0.518 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.522 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.721      ;
; 0.524 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.722      ;
; 0.525 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.724      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.733      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.735      ;
; 0.540 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.739      ;
; 0.550 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.748      ;
; 0.555 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.754      ;
; 0.561 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.760      ;
; 0.592 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.790      ;
; 0.603 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.802      ;
; 0.604 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.802      ;
; 0.607 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.806      ;
; 0.617 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.816      ;
; 0.619 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.817      ;
; 0.623 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.822      ;
; 0.623 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.822      ;
; 0.628 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.826      ;
; 0.630 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.828      ;
; 0.632 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.831      ;
; 0.634 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.833      ;
; 0.639 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.837      ;
; 0.651 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.849      ;
; 0.652 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.851      ;
; 0.698 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.896      ;
; 0.700 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.902      ;
; 0.714 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.913      ;
; 0.744 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.942      ;
; 0.752 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.951      ;
; 0.755 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.439      ;
; 0.756 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.958      ;
; 0.760 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.260      ; 1.444      ;
; 0.766 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.780 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.978      ;
; 0.786 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.984      ;
; 0.790 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.988      ;
; 0.792 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.991      ;
; 0.794 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.992      ;
; 0.797 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.995      ;
; 0.803 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.002      ;
; 0.833 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.034      ;
; 0.840 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.039      ;
; 0.862 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.061      ;
; 0.869 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.067      ;
; 0.879 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.078      ;
; 0.883 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.081      ;
; 0.886 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.084      ;
; 0.890 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.088      ;
; 0.899 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.099      ;
; 0.918 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.120      ;
; 0.932 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.933 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.131      ;
; 0.935 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.260      ; 1.119      ;
; 0.939 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.260      ; 1.123      ;
; 0.940 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.138      ;
; 0.955 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.155      ;
; 0.955 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.598      ; 1.477      ;
; 0.956 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.156      ;
; 0.956 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.156      ;
; 0.963 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.598      ; 1.485      ;
; 0.965 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.598      ; 1.487      ;
; 0.967 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.598      ; 1.489      ;
; 0.979 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.177      ;
; 0.985 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.184      ;
; 0.989 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.188      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.069      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.070      ; 0.545      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.519      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.296      ; 0.814      ;
; 0.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.676      ;
; 0.365 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.556      ; 1.090      ;
; 0.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.692      ;
; 0.376 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.543      ; 1.088      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.715      ;
; 0.404 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.567      ;
; 0.427 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.743      ;
; 0.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.744      ;
; 0.430 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.746      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.643      ;
; 0.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.057      ; 0.682      ;
; 0.484 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.800      ;
; 0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.610      ; 1.265      ;
; 0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.808      ;
; 0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.567      ; 1.228      ;
; 0.497 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.606      ; 1.272      ;
; 0.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.576      ; 1.244      ;
; 0.501 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.597      ; 1.267      ;
; 0.511 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.556      ; 1.236      ;
; 0.516 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 1.034      ;
; 0.519 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 1.037      ;
; 0.520 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.543      ; 1.232      ;
; 0.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.610      ; 1.300      ;
; 0.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.576      ; 1.266      ;
; 0.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.688      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.689      ;
; 0.533 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.696      ;
; 0.534 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.172      ; 0.850      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.019      ; 0.701      ;
; 0.539 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.037      ; 0.720      ;
; 0.540 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.036      ; 0.720      ;
; 0.540 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.317      ; 1.026      ;
; 0.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.506      ; 1.218      ;
; 0.544 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.726      ;
; 0.550 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.732      ;
; 0.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.560      ; 1.281      ;
; 0.556 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.235      ; 0.935      ;
; 0.560 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.742      ;
; 0.561 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.296      ; 1.026      ;
; 0.563 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.070      ; 0.777      ;
; 0.564 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.036      ; 0.744      ;
; 0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.552      ; 1.286      ;
; 0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.029     ; 0.680      ;
; 0.567 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.036      ; 0.747      ;
; 0.569 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.506      ; 1.244      ;
; 0.572 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 1.007      ;
; 0.574 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.552      ; 1.295      ;
; 0.577 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.036      ; 0.757      ;
; 0.580 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.036      ; 0.760      ;
; 0.582 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.331      ;
; 0.591 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.317      ; 1.077      ;
; 0.591 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.567      ; 1.327      ;
; 0.599 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.531      ; 1.299      ;
; 0.601 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.057      ; 0.802      ;
; 0.601 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.035      ; 0.805      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.552      ; 1.325      ;
; 0.606 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.497      ; 1.272      ;
; 0.607 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.473      ; 1.249      ;
; 0.608 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.530      ; 1.307      ;
; 0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.552      ; 1.331      ;
; 0.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.556      ; 1.350      ;
; 0.627 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.035      ; 0.831      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.499      ; 1.295      ;
; 0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.087      ; 0.859      ;
; 0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.497      ; 1.294      ;
; 0.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.495      ; 1.293      ;
; 0.633 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.531      ; 1.333      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.556      ; 1.361      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.473      ; 1.281      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 0.993      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 1.078      ;
; 0.646 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.242      ; 1.057      ;
; 0.652 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.070      ; 0.866      ;
; 0.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.319      ;
; 0.667 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.029     ; 0.782      ;
; 0.669 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.185      ; 1.023      ;
; 0.675 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.473      ; 1.317      ;
; 0.677 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.556      ; 1.402      ;
; 0.687 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.473      ; 1.329      ;
; 0.689 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.109      ; 0.942      ;
; 0.697 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.506      ; 1.372      ;
; 0.710 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.134      ; 1.013      ;
; 0.711 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.040      ; 0.895      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.356 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.534      ;
; 0.522 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.700      ;
; 0.536 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.714      ;
; 0.538 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.716      ;
; 0.542 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.720      ;
; 0.760 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.944      ;
; 0.769 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.953      ;
; 0.775 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.959      ;
; 0.776 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.960      ;
; 0.781 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.965      ;
; 0.788 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 0.972      ;
; 0.864 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 1.048      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 1.049      ;
; 0.871 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 1.055      ;
; 0.872 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.040      ; 1.056      ;
; 2.028 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.003     ; 1.189      ;
; 2.028 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.003     ; 1.189      ;
; 2.028 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.003     ; 1.189      ;
; 2.028 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.003     ; 1.189      ;
; 2.028 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.003     ; 1.189      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.630 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.340      ; 6.150      ;
; 0.719 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.486      ; 6.385      ;
; 0.739 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.339      ; 6.258      ;
; 0.748 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.364      ; 6.292      ;
; 0.768 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.457      ; 6.405      ;
; 0.783 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.202      ; 6.165      ;
; 0.825 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.340      ; 6.345      ;
; 0.848 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.348      ; 6.376      ;
; 0.877 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.226      ; 6.283      ;
; 0.892 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.201      ; 6.273      ;
; 0.897 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.319      ; 6.396      ;
; 0.897 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.359      ; 6.436      ;
; 0.910 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.483      ; 6.573      ;
; 0.915 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.358      ; 6.453      ;
; 0.925 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.358      ; 6.463      ;
; 0.927 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.202      ; 6.309      ;
; 0.930 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.364      ; 6.474      ;
; 0.973 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.364      ; 6.517      ;
; 0.993 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.345      ; 6.518      ;
; 1.021 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.359      ; 6.560      ;
; 1.044 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.220      ; 6.444      ;
; 1.050 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.221      ; 6.451      ;
; 1.054 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.220      ; 6.454      ;
; 1.056 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.226      ; 6.462      ;
; 1.056 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.226      ; 6.462      ;
; 1.080 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.477      ;
; 1.080 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.221      ; 6.481      ;
; 1.117 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.486      ; 6.783      ;
; 1.125 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.340      ; 6.165      ;
; 1.150 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.340      ; 6.670      ;
; 1.189 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.386      ; 5.585      ;
; 1.190 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.486      ; 6.376      ;
; 1.215 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.504      ; 5.729      ;
; 1.219 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.364      ; 6.283      ;
; 1.234 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.339      ; 6.273      ;
; 1.239 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.457      ; 6.396      ;
; 1.246 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.348      ; 6.774      ;
; 1.248 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.202      ; 6.150      ;
; 1.269 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.340      ; 6.309      ;
; 1.275 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.672      ;
; 1.279 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.202      ; 6.661      ;
; 1.282 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.331      ; 6.793      ;
; 1.335 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.483      ; 6.518      ;
; 1.337 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.348      ; 6.385      ;
; 1.342 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.340      ; 6.862      ;
; 1.357 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.201      ; 6.258      ;
; 1.362 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.405      ; 5.777      ;
; 1.366 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.226      ; 6.292      ;
; 1.371 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.364      ; 6.915      ;
; 1.372 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.405      ; 5.787      ;
; 1.377 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 5.798      ;
; 1.386 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.319      ; 6.405      ;
; 1.386 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.358      ; 6.444      ;
; 1.392 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.359      ; 6.451      ;
; 1.396 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.358      ; 6.454      ;
; 1.398 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.364      ; 6.462      ;
; 1.398 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.364      ; 6.462      ;
; 1.408 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.533      ; 5.951      ;
; 1.413 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.193      ; 6.786      ;
; 1.422 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.359      ; 6.481      ;
; 1.424 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.533      ; 5.967      ;
; 1.435 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.832      ;
; 1.437 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 5.858      ;
; 1.442 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.525      ; 5.477      ;
; 1.443 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.202      ; 6.345      ;
; 1.453 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.504      ; 5.967      ;
; 1.463 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.860      ;
; 1.480 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.877      ;
; 1.495 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.202      ; 6.877      ;
; 1.500 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.533      ; 6.043      ;
; 1.514 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.226      ; 6.920      ;
; 1.515 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.221      ; 6.436      ;
; 1.528 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.345      ; 6.573      ;
; 1.529 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 5.950      ;
; 1.531 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.530      ; 6.071      ;
; 1.533 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.220      ; 6.453      ;
; 1.543 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.220      ; 6.463      ;
; 1.544 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.386      ; 5.940      ;
; 1.548 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.226      ; 6.474      ;
; 1.549 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.504      ; 6.063      ;
; 1.551 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.524      ; 5.585      ;
; 1.555 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.952      ;
; 1.573 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.533      ; 6.116      ;
; 1.577 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.642      ; 5.729      ;
; 1.579 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.976      ;
; 1.587 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.533      ; 6.130      ;
; 1.588 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.486      ; 6.774      ;
; 1.589 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.406      ; 6.005      ;
; 1.589 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.386      ; 5.985      ;
; 1.591 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.226      ; 6.517      ;
; 1.594 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 6.015      ;
; 1.594 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 6.015      ;
; 1.597 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.387      ; 5.994      ;
; 1.616 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.406      ; 6.032      ;
; 1.621 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.340      ; 6.661      ;
; 1.624 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.405      ; 6.039      ;
; 1.637 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.525      ; 5.672      ;
; 1.639 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.221      ; 6.560      ;
; 1.642 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.411      ; 6.063      ;
; 1.645 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.530      ; 6.185      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.556 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.544      ; 2.585      ;
; -1.530 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 2.287      ;
; -1.530 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 2.287      ;
; -1.530 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 2.287      ;
; -1.530 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 2.287      ;
; -1.530 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.448      ; 2.287      ;
; -1.403 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 2.440      ;
; -1.403 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 2.440      ;
; -1.403 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.552      ; 2.440      ;
; -1.381 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.545      ; 2.411      ;
; -1.332 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.875      ; 2.692      ;
; -1.332 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.875      ; 2.692      ;
; -1.332 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.875      ; 2.692      ;
; -1.332 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.875      ; 2.692      ;
; -1.332 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.875      ; 2.692      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.748 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.505      ;
; 1.748 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.505      ;
; 1.748 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.505      ;
; 1.748 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.505      ;
; 1.748 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.083      ; 2.505      ;
; 1.822 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.739      ; 2.235      ;
; 1.830 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.746      ; 2.250      ;
; 1.830 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.746      ; 2.250      ;
; 1.830 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.746      ; 2.250      ;
; 2.002 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.738      ; 2.414      ;
; 2.056 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.673      ; 2.098      ;
; 2.056 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.673      ; 2.098      ;
; 2.056 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.673      ; 2.098      ;
; 2.056 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.673      ; 2.098      ;
; 2.056 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.673      ; 2.098      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.470 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -11.222 ; -3753.430     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -6.438  ; -51.585       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -3.061  ; -50.466       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.939  ; -1278.221     ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -2.441  ; -87.359       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.267  ; -25.425       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.224  ; -111.448      ;
; sdram_controller:SDRAM|busy                                 ; -1.445  ; -81.724       ;
; PCLK_cam                                                    ; -0.629  ; -15.899       ;
; TOP:neiroset|nextstep                                       ; -0.515  ; -2.575        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 35.432  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; clk50                                                       ; 0.138 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.143 ; 0.000         ;
; PCLK_cam                                                    ; 0.152 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.164 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.176 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.178 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.180 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.187 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.211 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.334 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -0.723 ; -9.374        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.008 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -102.775      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -1.000 ; -631.000      ;
; sdram_controller:SDRAM|busy                                 ; -1.000 ; -124.000      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -1.000 ; -107.000      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -1.000 ; -17.000       ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.068 ; -2.194        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.277  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; clk50                                                       ; 9.206  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.750 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -11.222 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.263      ;
; -11.175 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.435     ; 9.217      ;
; -11.158 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.199      ;
; -11.154 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.195      ;
; -11.150 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.191      ;
; -11.111 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.435     ; 9.153      ;
; -11.107 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.435     ; 9.149      ;
; -11.090 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.131      ;
; -11.086 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.127      ;
; -11.082 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.123      ;
; -11.064 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.431     ; 9.110      ;
; -11.056 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 9.009      ;
; -11.043 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.435     ; 9.085      ;
; -11.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 9.034      ;
; -11.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 9.034      ;
; -11.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 9.034      ;
; -11.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 9.034      ;
; -11.042 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 9.034      ;
; -11.018 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.436     ; 9.059      ;
; -11.000 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.431     ; 9.046      ;
; -10.996 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.431     ; 9.042      ;
; -10.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.988      ;
; -10.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.988      ;
; -10.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.988      ;
; -10.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.988      ;
; -10.995 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.988      ;
; -10.992 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.945      ;
; -10.988 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.941      ;
; -10.972 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.490     ; 8.959      ;
; -10.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.962      ;
; -10.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.962      ;
; -10.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.962      ;
; -10.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.962      ;
; -10.970 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.962      ;
; -10.963 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.987      ;
; -10.939 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.931      ;
; -10.935 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.452     ; 8.960      ;
; -10.932 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.431     ; 8.978      ;
; -10.926 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.879      ;
; -10.925 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.489     ; 8.913      ;
; -10.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.948      ;
; -10.924 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.877      ;
; -10.900 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.490     ; 8.887      ;
; -10.899 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.923      ;
; -10.895 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.919      ;
; -10.892 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.484     ; 8.885      ;
; -10.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.480     ; 8.881      ;
; -10.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.480     ; 8.881      ;
; -10.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.480     ; 8.881      ;
; -10.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.480     ; 8.881      ;
; -10.884 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.480     ; 8.881      ;
; -10.876 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.573     ; 8.780      ;
; -10.876 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.573     ; 8.780      ;
; -10.876 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.573     ; 8.780      ;
; -10.876 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.573     ; 8.780      ;
; -10.876 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.573     ; 8.780      ;
; -10.874 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.868      ;
; -10.874 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.868      ;
; -10.873 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.867      ;
; -10.871 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.865      ;
; -10.871 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.452     ; 8.896      ;
; -10.867 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.520     ; 8.824      ;
; -10.867 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.452     ; 8.892      ;
; -10.867 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[3]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.859      ;
; -10.862 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.815      ;
; -10.860 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.884      ;
; -10.858 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.811      ;
; -10.856 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.880      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[7]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[8]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[9]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.840 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[10]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.477     ; 8.840      ;
; -10.831 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.855      ;
; -10.827 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.482     ; 8.822      ;
; -10.827 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.482     ; 8.822      ;
; -10.826 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.482     ; 8.821      ;
; -10.824 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.482     ; 8.819      ;
; -10.814 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.485     ; 8.806      ;
; -10.806 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.578     ; 8.705      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[1]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[0]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[3]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[5]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[6]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i_d[11]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.287     ; 8.994      ;
; -10.803 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.520     ; 8.760      ;
; -10.803 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.452     ; 8.828      ;
; -10.802 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.796      ;
; -10.802 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.796      ;
; -10.801 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.795      ;
; -10.799 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.520     ; 8.756      ;
; -10.799 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.453     ; 8.823      ;
; -10.799 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.483     ; 8.793      ;
; -10.794 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.524     ; 8.747      ;
; -10.793 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[2]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.476     ; 8.794      ;
; -10.793 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[12]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.476     ; 8.794      ;
; -10.793 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i_d[4]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.476     ; 8.794      ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -6.438 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.267      ;
; -6.438 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.267      ;
; -6.431 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.260      ;
; -6.431 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.260      ;
; -6.411 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.239      ;
; -6.411 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.239      ;
; -6.404 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.232      ;
; -6.404 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.232      ;
; -6.374 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.202      ;
; -6.374 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.202      ;
; -6.367 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.195      ;
; -6.367 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.195      ;
; -6.362 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.191      ;
; -6.362 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.191      ;
; -6.355 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.184      ;
; -6.355 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 5.184      ;
; -6.338 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.362      ;
; -6.338 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.362      ;
; -6.337 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.361      ;
; -6.335 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.359      ;
; -6.311 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.334      ;
; -6.311 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.334      ;
; -6.310 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.333      ;
; -6.308 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.331      ;
; -6.274 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.297      ;
; -6.274 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.297      ;
; -6.273 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.296      ;
; -6.271 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.294      ;
; -6.262 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.286      ;
; -6.262 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.286      ;
; -6.261 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.285      ;
; -6.259 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 5.283      ;
; -6.182 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.010      ;
; -6.182 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.010      ;
; -6.175 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.003      ;
; -6.175 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 5.003      ;
; -6.138 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.966      ;
; -6.138 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.966      ;
; -6.131 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.959      ;
; -6.131 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.959      ;
; -6.082 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.105      ;
; -6.082 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.105      ;
; -6.081 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.104      ;
; -6.079 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.102      ;
; -6.077 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.905      ;
; -6.077 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.905      ;
; -6.070 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.898      ;
; -6.070 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.109     ; 4.898      ;
; -6.038 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.061      ;
; -6.038 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.061      ;
; -6.037 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.060      ;
; -6.035 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.058      ;
; -6.024 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.853      ;
; -6.024 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.853      ;
; -6.017 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.846      ;
; -6.017 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.846      ;
; -5.995 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.824      ;
; -5.995 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.824      ;
; -5.988 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.817      ;
; -5.988 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.108     ; 4.817      ;
; -5.977 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.000      ;
; -5.977 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 5.000      ;
; -5.976 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 4.999      ;
; -5.974 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.914     ; 4.997      ;
; -5.924 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.948      ;
; -5.924 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.948      ;
; -5.923 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.947      ;
; -5.921 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.945      ;
; -5.895 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.919      ;
; -5.895 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.919      ;
; -5.894 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.918      ;
; -5.892 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.913     ; 4.916      ;
; -5.525 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.372      ;
; -5.525 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.372      ;
; -5.518 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.365      ;
; -5.518 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.365      ;
; -5.469 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.316      ;
; -5.469 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.316      ;
; -5.467 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.314      ;
; -5.467 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.314      ;
; -5.462 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.309      ;
; -5.462 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.309      ;
; -5.460 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.307      ;
; -5.460 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.307      ;
; -5.451 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.298      ;
; -5.451 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.298      ;
; -5.444 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.291      ;
; -5.444 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.090     ; 4.291      ;
; -5.425 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.467      ;
; -5.425 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.467      ;
; -5.424 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.466      ;
; -5.422 ; hellosoc_top:TFT|x_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.464      ;
; -5.369 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.411      ;
; -5.369 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.411      ;
; -5.368 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.410      ;
; -5.367 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.409      ;
; -5.367 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.409      ;
; -5.366 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.408      ;
; -5.366 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.408      ;
; -5.364 ; hellosoc_top:TFT|x_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.895     ; 4.406      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -3.061 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 5.106      ;
; -3.033 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 5.085      ;
; -3.020 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.994      ; 5.063      ;
; -3.009 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 5.035      ;
; -3.005 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.059      ; 5.052      ;
; -3.004 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 5.055      ;
; -2.975 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 5.019      ;
; -2.953 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.978      ; 5.074      ;
; -2.948 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.993      ;
; -2.939 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 4.971      ;
; -2.914 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.059      ; 4.961      ;
; -2.913 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 4.964      ;
; -2.890 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.935      ;
; -2.886 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.979      ; 4.914      ;
; -2.884 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.928      ;
; -2.882 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.916      ;
; -2.854 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.994      ; 4.897      ;
; -2.842 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 4.894      ;
; -2.834 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.879      ;
; -2.825 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.979      ; 4.870      ;
; -2.801 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.978      ; 4.922      ;
; -2.800 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.059      ; 4.847      ;
; -2.799 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 4.850      ;
; -2.799 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.844      ;
; -2.787 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.043      ; 4.805      ;
; -2.770 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.814      ;
; -2.740 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.994      ; 4.783      ;
; -2.730 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.764      ;
; -2.728 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.063      ; 4.780      ;
; -2.710 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 4.736      ;
; -2.687 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.978      ; 4.808      ;
; -2.685 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.730      ;
; -2.640 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 4.672      ;
; -2.616 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.992      ; 4.650      ;
; -2.610 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.979      ; 4.638      ;
; -2.542 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 5.106      ;
; -2.526 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.979      ; 4.571      ;
; -2.514 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 5.085      ;
; -2.507 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.551      ;
; -2.501 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.013      ; 5.063      ;
; -2.496 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.979      ; 4.524      ;
; -2.490 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.010      ; 5.035      ;
; -2.486 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.078      ; 5.052      ;
; -2.485 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 5.055      ;
; -2.477 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.977      ; 4.586      ;
; -2.456 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 5.019      ;
; -2.434 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.997      ; 5.074      ;
; -2.429 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 4.993      ;
; -2.420 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.010      ; 4.971      ;
; -2.395 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.078      ; 4.961      ;
; -2.394 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 4.964      ;
; -2.374 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.043      ; 4.392      ;
; -2.371 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.011      ; 4.935      ;
; -2.367 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.998      ; 4.914      ;
; -2.365 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 4.928      ;
; -2.363 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.011      ; 4.916      ;
; -2.341 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.385      ;
; -2.335 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.013      ; 4.897      ;
; -2.323 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 4.894      ;
; -2.322 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.693      ; 5.085      ;
; -2.315 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 4.879      ;
; -2.306 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.998      ; 4.870      ;
; -2.302 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.978      ; 4.411      ;
; -2.297 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.043      ; 4.315      ;
; -2.296 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 4.322      ;
; -2.294 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.761      ; 5.064      ;
; -2.282 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.997      ; 4.922      ;
; -2.281 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.078      ; 4.847      ;
; -2.281 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.692      ; 5.042      ;
; -2.280 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 4.850      ;
; -2.280 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.011      ; 4.844      ;
; -2.270 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 5.014      ;
; -2.268 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.062      ; 4.805      ;
; -2.266 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.757      ; 5.031      ;
; -2.265 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.761      ; 5.034      ;
; -2.264 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.995      ; 4.308      ;
; -2.263 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.693      ; 5.025      ;
; -2.251 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.014      ; 4.814      ;
; -2.236 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.991      ; 4.268      ;
; -2.236 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.693      ; 4.998      ;
; -2.221 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.013      ; 4.783      ;
; -2.214 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.676      ; 5.053      ;
; -2.214 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.693      ; 4.977      ;
; -2.211 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.011      ; 4.764      ;
; -2.209 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.082      ; 4.780      ;
; -2.206 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.741      ; 4.942      ;
; -2.205 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.693      ; 4.968      ;
; -2.200 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 4.950      ;
; -2.191 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.010      ; 4.736      ;
; -2.180 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.978      ; 4.289      ;
; -2.180 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.757      ; 4.945      ;
; -2.179 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.761      ; 4.948      ;
; -2.171 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.757      ; 4.936      ;
; -2.170 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.761      ; 4.939      ;
; -2.168 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.997      ; 4.808      ;
; -2.167 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.761      ; 4.937      ;
; -2.166 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.011      ; 4.730      ;
; -2.154 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.692      ; 4.915      ;
; -2.153 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 4.897      ;
; -2.151 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 4.914      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.939 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.074      ;
; -2.934 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.068      ;
; -2.934 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.068      ;
; -2.919 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.053      ;
; -2.908 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 4.040      ;
; -2.908 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 4.040      ;
; -2.901 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.039      ;
; -2.901 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.036      ;
; -2.900 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.149      ; 4.036      ;
; -2.896 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.030      ;
; -2.896 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.030      ;
; -2.895 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.030      ;
; -2.895 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.030      ;
; -2.890 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.149      ; 4.026      ;
; -2.885 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.020      ;
; -2.885 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.020      ;
; -2.881 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.019      ;
; -2.881 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.019      ;
; -2.881 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.019      ;
; -2.881 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.015      ;
; -2.880 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.015      ;
; -2.870 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.148      ; 4.005      ;
; -2.870 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 4.002      ;
; -2.870 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 4.002      ;
; -2.869 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.146      ; 4.002      ;
; -2.869 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.146      ; 4.002      ;
; -2.863 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 4.001      ;
; -2.862 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 4.001      ;
; -2.859 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.146      ; 3.992      ;
; -2.859 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.146      ; 3.992      ;
; -2.852 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.991      ;
; -2.843 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.981      ;
; -2.843 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.981      ;
; -2.843 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.151      ; 3.981      ;
; -2.842 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.981      ;
; -2.842 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.981      ;
; -2.842 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.981      ;
; -2.832 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.971      ;
; -2.832 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.971      ;
; -2.832 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.971      ;
; -2.774 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.775      ;
; -2.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.771      ;
; -2.769 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.767      ;
; -2.768 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.767      ;
; -2.765 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.763      ;
; -2.764 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.763      ;
; -2.763 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.759      ;
; -2.762 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.144      ; 3.893      ;
; -2.759 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.755      ;
; -2.757 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.756      ;
; -2.757 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.887      ;
; -2.757 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.887      ;
; -2.753 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.752      ;
; -2.752 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.751      ;
; -2.748 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.747      ;
; -2.748 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.745      ;
; -2.747 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.746      ;
; -2.744 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.741      ;
; -2.743 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.737      ;
; -2.743 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.742      ;
; -2.742 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.738      ;
; -2.742 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[0]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.143      ; 3.872      ;
; -2.739 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.739      ;
; -2.739 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.733      ;
; -2.738 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 3.750      ;
; -2.738 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.734      ;
; -2.737 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.735      ;
; -2.735 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.013      ; 3.735      ;
; -2.734 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.731      ;
; -2.734 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 3.746      ;
; -2.734 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.731      ;
; -2.733 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.731      ;
; -2.732 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.730      ;
; -2.731 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.726      ;
; -2.731 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.141      ; 3.859      ;
; -2.731 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.141      ; 3.859      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_3_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.727      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.738      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.727      ;
; -2.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.726      ;
; -2.727 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.722      ;
; -2.726 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.734      ;
; -2.726 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.721      ;
; -2.725 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.728      ;
; -2.725 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.722      ;
; -2.724 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.019      ; 3.730      ;
; -2.724 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 3.858      ;
; -2.722 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.717      ;
; -2.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.724      ;
; -2.721 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.718      ;
; -2.720 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.019      ; 3.726      ;
; -2.718 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 3.729      ;
; -2.714 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 3.725      ;
; -2.713 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.710      ;
; -2.712 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.720      ;
; -2.709 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.020      ; 3.716      ;
; -2.709 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[3] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.706      ;
; -2.708 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_0_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.021      ; 3.716      ;
; -2.706 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_26_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.014      ; 3.707      ;
; -2.705 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[6] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.015      ; 3.707      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.441 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.143     ; 1.245      ;
; -2.412 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.199     ; 1.160      ;
; -2.390 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 1.182      ;
; -2.365 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.143     ; 1.169      ;
; -2.352 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.008     ; 1.291      ;
; -2.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.164     ; 1.056      ;
; -2.242 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.192      ;
; -2.235 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.185      ;
; -2.233 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.190      ;
; -2.232 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.189      ;
; -2.230 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.187      ;
; -2.228 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.178      ;
; -2.224 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.181      ;
; -2.223 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.139     ; 1.031      ;
; -2.223 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.173      ;
; -2.223 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.173      ;
; -2.222 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.172      ;
; -2.215 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.172      ;
; -2.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.139     ; 1.015      ;
; -2.194 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.987     ; 1.154      ;
; -2.189 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.987     ; 1.149      ;
; -2.183 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.989     ; 1.141      ;
; -2.183 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.989     ; 1.141      ;
; -2.182 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.987     ; 1.142      ;
; -2.177 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.138     ; 0.986      ;
; -2.174 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.987     ; 1.134      ;
; -2.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.093      ;
; -2.130 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.087      ;
; -2.129 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 1.086      ;
; -2.124 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.138     ; 0.933      ;
; -2.120 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.137     ; 0.930      ;
; -2.110 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.555      ;
; -2.109 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.554      ;
; -2.108 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.553      ;
; -2.100 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.989     ; 1.058      ;
; -2.099 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.554      ;
; -2.098 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.997     ; 1.048      ;
; -2.098 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.989     ; 1.056      ;
; -2.094 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.539      ;
; -2.093 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.538      ;
; -2.077 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.532      ;
; -2.076 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 0.532      ;
; -2.076 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.024      ;
; -2.076 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.024      ;
; -2.076 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 1.024      ;
; -2.075 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.530      ;
; -2.074 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.529      ;
; -2.063 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.518      ;
; -2.060 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.139     ; 0.868      ;
; -2.057 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.512      ;
; -2.051 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.506      ;
; -2.047 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.139     ; 0.855      ;
; -2.032 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.477      ;
; -2.025 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.480      ;
; -2.024 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.137     ; 0.834      ;
; -2.020 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.475      ;
; -2.018 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.502     ; 0.463      ;
; -2.015 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.470      ;
; -2.010 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 0.466      ;
; -2.009 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.464      ;
; -2.008 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.492     ; 0.463      ;
; -2.003 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 0.459      ;
; -2.002 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.491     ; 0.458      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.981 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.990     ; 0.938      ;
; -1.869 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.145     ; 0.671      ;
; -1.868 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.145     ; 0.670      ;
; -1.862 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.134     ; 0.675      ;
; -1.857 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.134     ; 0.670      ;
; -1.795 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.760      ;
; -1.782 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.747      ;
; -1.717 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.682      ;
; -1.689 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.654      ;
; -1.681 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.645      ;
; -1.674 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.638      ;
; -1.672 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.637      ;
; -1.671 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.626      ;
; -1.664 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.628      ;
; -1.635 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.590      ;
; -1.619 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.584      ;
; -1.616 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.581      ;
; -1.603 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.982     ; 0.568      ;
; -1.578 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.533      ;
; -1.516 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.471      ;
; -1.516 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.471      ;
; -1.510 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.474      ;
; -1.507 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.471      ;
; -1.506 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.983     ; 0.470      ;
; -1.506 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.461      ;
; -1.502 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                              ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.992     ; 0.457      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.267 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.001     ; 2.638      ;
; -2.261 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.001     ; 2.632      ;
; -2.249 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.001     ; 2.620      ;
; -2.243 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.001     ; 2.614      ;
; -2.074 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.097     ; 2.849      ;
; -2.068 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.097     ; 2.843      ;
; -2.056 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.097     ; 2.831      ;
; -2.050 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.097     ; 2.825      ;
; -2.041 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.096     ; 2.817      ;
; -2.035 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.096     ; 2.811      ;
; -2.023 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.096     ; 2.799      ;
; -2.017 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.096     ; 2.793      ;
; -1.978 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 2.347      ;
; -1.972 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 2.341      ;
; -1.960 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 2.329      ;
; -1.954 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 2.323      ;
; -1.845 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.390      ;
; -1.839 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.384      ;
; -1.827 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.372      ;
; -1.821 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.366      ;
; -1.815 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.062      ; 2.364      ;
; -1.723 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.279      ; 2.489      ;
; -1.701 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.062      ; 2.250      ;
; -1.675 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.001     ; 2.046      ;
; -1.622 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.034     ; 2.575      ;
; -1.606 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.279      ; 2.372      ;
; -1.600 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.279      ; 2.366      ;
; -1.597 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.279      ; 2.363      ;
; -1.590 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.279      ; 2.356      ;
; -1.589 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.033     ; 2.543      ;
; -1.579 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.423      ;
; -1.573 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.417      ;
; -1.561 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.405      ;
; -1.555 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.399      ;
; -1.530 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.183      ; 2.700      ;
; -1.528 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.372      ;
; -1.526 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.060      ; 2.073      ;
; -1.522 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.366      ;
; -1.510 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.354      ;
; -1.510 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.055      ;
; -1.508 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.479      ; 2.349      ;
; -1.508 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.034     ; 2.461      ;
; -1.504 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.482      ; 2.348      ;
; -1.504 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.049      ;
; -1.502 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.479      ; 2.343      ;
; -1.497 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.184      ; 2.668      ;
; -1.492 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.037      ;
; -1.490 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.479      ; 2.331      ;
; -1.486 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.031      ;
; -1.484 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.479      ; 2.325      ;
; -1.482 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.097     ; 2.257      ;
; -1.475 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.033     ; 2.429      ;
; -1.461 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.006      ;
; -1.455 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 2.000      ;
; -1.449 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.096     ; 2.225      ;
; -1.443 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.988      ;
; -1.437 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.982      ;
; -1.434 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.198      ;
; -1.413 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.183      ; 2.583      ;
; -1.412 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.060      ; 1.959      ;
; -1.407 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.183      ; 2.577      ;
; -1.404 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.183      ; 2.574      ;
; -1.397 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.183      ; 2.567      ;
; -1.393 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.264     ; 2.116      ;
; -1.386 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.003     ; 1.755      ;
; -1.380 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.184      ; 2.551      ;
; -1.374 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.184      ; 2.545      ;
; -1.371 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.184      ; 2.542      ;
; -1.364 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.184      ; 2.535      ;
; -1.317 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.081      ;
; -1.311 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.075      ;
; -1.308 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.072      ;
; -1.301 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.277      ; 2.065      ;
; -1.301 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.241      ;
; -1.279 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.264     ; 2.002      ;
; -1.264 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.100     ; 2.036      ;
; -1.258 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.100     ; 2.030      ;
; -1.250 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.093      ;
; -1.246 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.100     ; 2.018      ;
; -1.244 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.087      ;
; -1.240 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.100     ; 2.012      ;
; -1.232 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.075      ;
; -1.231 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.062      ; 1.780      ;
; -1.226 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.069      ;
; -1.219 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.062      ;
; -1.213 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.056      ;
; -1.201 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.044      ;
; -1.195 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.481      ; 2.038      ;
; -1.193 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.738      ;
; -1.184 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.124      ;
; -1.178 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.118      ;
; -1.175 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.115      ;
; -1.168 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.108      ;
; -1.158 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.703      ;
; -1.152 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.697      ;
; -1.140 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.685      ;
; -1.134 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.327     ; 1.679      ;
; -1.127 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.545      ; 2.149      ;
; -1.076 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.545      ; 2.098      ;
; -1.038 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.034     ; 1.991      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                          ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.224 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.677      ; 3.840      ;
; -2.195 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.666      ; 3.800      ;
; -2.188 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.673      ; 3.800      ;
; -2.167 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.668      ; 3.774      ;
; -2.154 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.668      ; 3.761      ;
; -2.147 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.675      ; 3.761      ;
; -2.125 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.675      ; 3.739      ;
; -2.017 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.689      ; 3.645      ;
; -1.904 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.675      ; 3.518      ;
; -1.898 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.671      ; 3.508      ;
; -1.889 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.671      ; 3.499      ;
; -1.823 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.671      ; 3.433      ;
; -1.812 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.673      ; 3.424      ;
; -1.788 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.666      ; 3.393      ;
; -1.770 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.671      ; 3.380      ;
; -1.671 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.622      ;
; -1.657 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.690      ; 3.286      ;
; -1.571 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.522      ;
; -1.538 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.323      ;
; -1.538 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.489      ;
; -1.534 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.319      ;
; -1.517 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.308      ;
; -1.506 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.297      ;
; -1.489 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.274      ;
; -1.487 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.438      ;
; -1.485 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.276      ;
; -1.465 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.250      ;
; -1.460 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.411      ;
; -1.451 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.402      ;
; -1.439 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.390      ;
; -1.412 ; x_sdram[1]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.363      ;
; -1.412 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.363      ;
; -1.401 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.352      ;
; -1.391 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.182      ;
; -1.372 ; hellosoc_top:TFT|y_out[1]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.062     ; 1.797      ;
; -1.360 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.151      ;
; -1.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.148      ;
; -1.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.133      ;
; -1.340 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.291      ;
; -1.340 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.291      ;
; -1.322 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.113      ;
; -1.315 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.144      ; 2.468      ;
; -1.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.142      ; 2.465      ;
; -1.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.142      ; 2.465      ;
; -1.310 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.101      ;
; -1.309 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.458      ;
; -1.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.457      ;
; -1.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.138      ; 2.455      ;
; -1.308 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.138      ; 2.455      ;
; -1.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.138      ; 2.454      ;
; -1.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.138      ; 2.454      ;
; -1.304 ; x_sdram[5]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.255      ;
; -1.303 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.094      ;
; -1.300 ; hellosoc_top:TFT|x_out[5]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.043     ; 1.744      ;
; -1.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.142      ; 2.447      ;
; -1.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.444      ;
; -1.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.444      ;
; -1.293 ; hellosoc_top:TFT|x_out[7]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.043     ; 1.737      ;
; -1.289 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.038     ; 2.238      ;
; -1.286 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.038     ; 2.235      ;
; -1.286 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.038     ; 2.235      ;
; -1.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.202     ; 2.065      ;
; -1.279 ; x_sdram[0]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.230      ;
; -1.279 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.142      ; 2.430      ;
; -1.278 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_we_reg       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.427      ;
; -1.278 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.140      ; 2.427      ;
; -1.272 ; x_sdram[1]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.223      ;
; -1.257 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.048      ;
; -1.255 ; hellosoc_top:TFT|y_out[0]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.062     ; 1.680      ;
; -1.240 ; hellosoc_top:TFT|y_out[2]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.061     ; 1.666      ;
; -1.236 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; ready                                                                                                                                            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.196     ; 2.027      ;
; -1.236 ; x_sdram[5]                                                                                                          ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.187      ;
; -1.230 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0   ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.138      ; 2.377      ;
; -1.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_we_reg        ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.136      ; 2.374      ;
; -1.229 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrfull_eq_comp_lsb_mux_reg    ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; 0.136      ; 2.374      ;
; -1.228 ; x_sdram[9]                                                                                                          ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.179      ;
; -1.225 ; hellosoc_top:TFT|y_out[3]                                                                                           ; hellosoc_top:TFT|start_28                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.061     ; 1.651      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.223 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.174      ;
; -1.207 ; x_sdram[0]                                                                                                          ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.158      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
; -1.206 ; rd_addr[1]                                                                                                          ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.157      ;
+--------+---------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                      ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.391      ;
; -1.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.262      ;
; -1.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.244      ;
; -1.287 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.235      ;
; -1.282 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.230      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.208      ;
; -1.258 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7]   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.206      ;
; -1.237 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.183      ;
; -1.229 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.175      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.038     ; 2.177      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.153      ;
; -1.197 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.143      ;
; -1.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.135      ;
; -1.176 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.124      ;
; -1.173 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.041     ; 2.119      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.163 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.117      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.030     ; 2.093      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.121 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.072      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.112 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.064      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.098 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.050      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.097 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.035     ; 2.049      ;
; -1.094 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.044     ; 2.037      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[11]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[9]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[7]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.094 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[12]                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.033     ; 2.048      ;
; -1.073 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.037     ; 2.023      ;
; -1.069 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.017      ;
; -1.068 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                              ; cam_wrp:cam_wrp_0|wr_enable                                                                                                  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 2.016      ;
; -1.047 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4] ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.106      ; 2.108      ;
; -1.047 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5] ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.106      ; 2.108      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.047 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                              ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.998      ;
; -1.046 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 1.994      ;
; -1.046 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 1.994      ;
; -1.046 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.039     ; 1.994      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.628      ;
; -0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.627      ;
; -0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.594      ;
; -0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.593      ;
; -0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.593      ;
; -0.608 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.592      ;
; -0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.596      ;
; -0.596 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.595      ;
; -0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.580      ;
; -0.558 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.579      ;
; -0.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.012     ; 1.544      ;
; -0.537 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.521      ;
; -0.536 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.147     ; 1.366      ;
; -0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.583      ;
; -0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.583      ;
; -0.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.582      ;
; -0.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.582      ;
; -0.530 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.025      ; 1.584      ;
; -0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.147     ; 1.359      ;
; -0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.025      ; 1.583      ;
; -0.505 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.526      ;
; -0.504 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.525      ;
; -0.494 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.515      ;
; -0.477 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.498      ;
; -0.474 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.495      ;
; -0.468 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.452      ;
; -0.468 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.452      ;
; -0.467 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.451      ;
; -0.467 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.451      ;
; -0.453 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.452      ;
; -0.451 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.450      ;
; -0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.418      ;
; -0.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.417      ;
; -0.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.037      ; 1.499      ;
; -0.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.416      ;
; -0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.415      ;
; -0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.420      ;
; -0.419 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.418      ;
; -0.411 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.322      ;
; -0.410 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.321      ;
; -0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.314      ;
; -0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.313      ;
; -0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.420      ;
; -0.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.441      ;
; -0.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.441      ;
; -0.390 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.441      ;
; -0.390 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 1.441      ;
; -0.388 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.025      ; 1.442      ;
; -0.388 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.025      ; 1.442      ;
; -0.385 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.384      ;
; -0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.404      ;
; -0.381 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.402      ;
; -0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.093     ; 1.283      ;
; -0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.093     ; 1.283      ;
; -0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.093     ; 1.282      ;
; -0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.093     ; 1.282      ;
; -0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.387      ;
; -0.365 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.386      ;
; -0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.140     ; 1.195      ;
; -0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.147     ; 1.183      ;
; -0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.062     ; 1.298      ;
; -0.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.373      ;
; -0.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.012      ; 1.371      ;
; -0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.372      ;
; -0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.045      ; 1.423      ;
; -0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.048      ; 1.426      ;
; -0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.045      ; 1.423      ;
; -0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.045      ; 1.422      ;
; -0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.048      ; 1.425      ;
; -0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.045      ; 1.422      ;
; -0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.062     ; 1.292      ;
; -0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.062     ; 1.289      ;
; -0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.255      ;
; -0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.096     ; 1.254      ;
; -0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.350      ;
; -0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.174      ; 1.532      ;
; -0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.174      ; 1.532      ;
; -0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.174      ; 1.531      ;
; -0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.174      ; 1.531      ;
; -0.327 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.348      ;
; -0.327 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.177      ; 1.533      ;
; -0.327 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.012      ; 1.346      ;
; -0.326 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.177      ; 1.532      ;
; -0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.008     ; 1.320      ;
; -0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.062     ; 1.257      ;
; -0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.068     ; 1.247      ;
; -0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.014      ; 1.321      ;
; -0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.147     ; 1.125      ;
; -0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.203      ; 1.525      ;
; -0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.203      ; 1.525      ;
; -0.292 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.276      ;
; -0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.276      ;
; -0.292 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.276      ;
; -0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.203      ; 1.524      ;
; -0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.203      ; 1.524      ;
; -0.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.206      ; 1.526      ;
; -0.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.275      ;
; -0.290 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.274      ;
; -0.290 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.023     ; 1.274      ;
; -0.290 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.206      ; 1.525      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.515 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.671     ; 0.831      ;
; -0.515 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.671     ; 0.831      ;
; -0.515 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.671     ; 0.831      ;
; -0.515 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.671     ; 0.831      ;
; -0.515 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.671     ; 0.831      ;
; 0.079  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.904      ;
; 0.132  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.851      ;
; 0.143  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.840      ;
; 0.147  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.836      ;
; 0.156  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.827      ;
; 0.164  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.819      ;
; 0.195  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.788      ;
; 0.200  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.783      ;
; 0.225  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.758      ;
; 0.232  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.751      ;
; 0.433  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.552      ;
; 0.438  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.547      ;
; 0.442  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.543      ;
; 0.450  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.535      ;
; 0.609  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.376      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 35.432 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.332      ;
; 35.507 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.257      ;
; 35.562 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.202      ;
; 35.570 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.194      ;
; 35.573 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.191      ;
; 35.637 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.127      ;
; 35.707 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 4.057      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.740 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 4.023      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.884 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.878      ;
; 35.922 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.841      ;
; 35.922 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.841      ;
; 35.922 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.841      ;
; 35.922 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.841      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.954 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.807      ;
; 35.963 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.801      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.039 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.722      ;
; 36.487 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 3.268      ;
; 36.494 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 3.261      ;
; 36.635 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 3.120      ;
; 36.685 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.255      ;
; 36.752 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.199      ;
; 36.771 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.169      ;
; 36.772 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.168      ;
; 36.772 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.168      ;
; 36.773 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.167      ;
; 36.774 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.166      ;
; 36.775 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.165      ;
; 36.776 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.164      ;
; 36.776 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.164      ;
; 36.777 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.163      ;
; 36.778 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.162      ;
; 36.778 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.162      ;
; 36.782 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.171      ;
; 36.782 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.171      ;
; 36.783 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.170      ;
; 36.783 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.170      ;
; 36.784 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.169      ;
; 36.784 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.169      ;
; 36.785 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.168      ;
; 36.786 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.167      ;
; 36.787 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.166      ;
; 36.789 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.164      ;
; 36.865 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 3.075      ;
; 36.970 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.232     ; 2.785      ;
; 37.002 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.047     ; 2.938      ;
; 37.015 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.942      ;
; 37.049 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.030     ; 2.908      ;
; 37.049 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.902      ;
; 37.055 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.896      ;
; 37.096 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.846      ;
; 37.102 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.849      ;
; 37.102 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[1]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[0]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 2.840      ;
; 37.126 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.818      ;
; 37.126 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.818      ;
; 37.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.817      ;
; 37.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.817      ;
; 37.128 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.816      ;
; 37.128 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.816      ;
; 37.129 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.815      ;
; 37.130 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[2]                                                                                  ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 2.814      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.138 ; TOP:neiroset|memorywork:block|dw[42]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.467      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[52]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[54]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.472      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[46]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.478      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[51]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.474      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[97]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[45]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.476      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[50]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.476      ;
; 0.152 ; TOP:neiroset|conv_TOP:conv|res1[4]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.477      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[20]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; TOP:neiroset|memorywork:block|dw[91]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.481      ;
; 0.156 ; TOP:neiroset|memorywork:block|dw[48]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.485      ;
; 0.156 ; TOP:neiroset|memorywork:block|dw[86]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.482      ;
; 0.156 ; TOP:neiroset|memorywork:block|dw[87]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.482      ;
; 0.158 ; TOP:neiroset|memorywork:block|dw[47]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.487      ;
; 0.158 ; TOP:neiroset|memorywork:block|dw[33]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.237      ; 0.499      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[94]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.485      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[98]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; TOP:neiroset|memorywork:block|dw[49]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.486      ;
; 0.162 ; TOP:neiroset|conv_TOP:conv|res1[8]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.490      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[38]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.498      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[40]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.498      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[6]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.488      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[95]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.496      ;
; 0.166 ; TOP:neiroset|conv_TOP:conv|res1[3]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a2~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.498      ;
; 0.166 ; TOP:neiroset|memorywork:block|dw[34]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.500      ;
; 0.166 ; TOP:neiroset|memorywork:block|dw[41]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.500      ;
; 0.167 ; TOP:neiroset|memorywork:block|dw[17]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; TOP:neiroset|memorywork:block|dw[21]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; TOP:neiroset|memorywork:block|dw[96]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.228      ; 0.499      ;
; 0.168 ; TOP:neiroset|memorywork:block|dw[10]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.492      ;
; 0.170 ; TOP:neiroset|memorywork:block|dw[44]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.496      ;
; 0.170 ; TOP:neiroset|memorywork:block|dw[90]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.229      ; 0.503      ;
; 0.172 ; TOP:neiroset|conv_TOP:conv|res1[5]            ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.497      ;
; 0.174 ; TOP:neiroset|memorywork:block|dw[93]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.229      ; 0.507      ;
; 0.176 ; TOP:neiroset|conv_TOP:conv|write_addresstp[2] ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_address_reg0  ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; TOP:neiroset|memorywork:block|dw[89]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.229      ; 0.509      ;
; 0.177 ; TOP:neiroset|memorywork:block|dw[92]          ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.229      ; 0.510      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[2]         ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[3]         ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[4]         ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[5]         ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[7]         ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[8]         ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[0]         ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[1]         ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[11]        ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[12]        ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[13]        ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[14]        ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[15]        ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[16]        ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[18]        ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[19]        ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; TOP:neiroset|result:result|marker[2]          ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|result:result|marker[1]          ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|result:result|STOP               ; TOP:neiroset|result:result|STOP                                                                                ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[34]        ; TOP:neiroset|memorywork:block|buff[34]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[35]        ; TOP:neiroset|memorywork:block|buff[35]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[36]        ; TOP:neiroset|memorywork:block|buff[36]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[37]        ; TOP:neiroset|memorywork:block|buff[37]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[38]        ; TOP:neiroset|memorywork:block|buff[38]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[40]        ; TOP:neiroset|memorywork:block|buff[40]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[41]        ; TOP:neiroset|memorywork:block|buff[41]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[77]        ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[79]        ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[80]        ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[81]        ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[82]        ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[83]        ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[84]        ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[85]        ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[42]        ; TOP:neiroset|memorywork:block|buff[42]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[46]        ; TOP:neiroset|memorywork:block|buff[46]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[47]        ; TOP:neiroset|memorywork:block|buff[47]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[48]        ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[49]        ; TOP:neiroset|memorywork:block|buff[49]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|dw[9]           ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a2~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.220      ; 0.503      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[6]         ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[9]         ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[10]        ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[17]        ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[20]        ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[21]        ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[28]        ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[51]        ; TOP:neiroset|memorywork:block|buff[51]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[52]        ; TOP:neiroset|memorywork:block|buff[52]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[53]        ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[55]        ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[56]        ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[57]        ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[58]        ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[59]        ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[67]        ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[68]        ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[69]        ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[70]        ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[97]        ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[98]        ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[22]        ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
+-------+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.143 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.470      ;
; 0.154 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.481      ;
; 0.161 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.488      ;
; 0.163 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.490      ;
; 0.166 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.493      ;
; 0.167 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.494      ;
; 0.169 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.223      ; 0.496      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                                                                        ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.201 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.204 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.206 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.214 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.220 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.225 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.346      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.391      ;
; 0.281 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[7]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[6]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.404      ;
; 0.290 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.411      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.306 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.310 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.436      ;
; 0.323 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.152 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.373      ; 0.629      ;
; 0.175 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.202      ; 0.481      ;
; 0.189 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.354      ; 0.647      ;
; 0.196 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.321      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.203 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.342      ; 0.649      ;
; 0.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.394      ;
; 0.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.406      ;
; 0.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.334      ;
; 0.240 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.422      ;
; 0.253 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.391      ; 0.748      ;
; 0.264 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.234      ; 0.602      ;
; 0.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.447      ;
; 0.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.234      ; 0.603      ;
; 0.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.448      ;
; 0.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.449      ;
; 0.269 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.400      ; 0.773      ;
; 0.272 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.222      ; 0.598      ;
; 0.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.379      ; 0.755      ;
; 0.275 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.386      ; 0.765      ;
; 0.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.389      ;
; 0.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.368      ; 0.757      ;
; 0.288 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.470      ;
; 0.290 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.363      ; 0.757      ;
; 0.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.361      ; 0.757      ;
; 0.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.476      ;
; 0.295 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.222      ; 0.621      ;
; 0.295 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.368      ; 0.767      ;
; 0.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.202      ; 0.603      ;
; 0.299 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.368      ; 0.771      ;
; 0.302 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.184      ; 0.590      ;
; 0.303 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.382      ; 0.789      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.098      ; 0.488      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.402      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 0.759      ;
; 0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.404      ;
; 0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.331      ; 0.745      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.003     ; 0.392      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.408      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.331      ; 0.747      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.347      ; 0.764      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.012      ; 0.412      ;
; 0.318 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.342      ; 0.764      ;
; 0.319 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.045      ; 0.468      ;
; 0.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.361      ; 0.784      ;
; 0.325 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.432      ;
; 0.325 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.431      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.435      ;
; 0.330 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.333      ; 0.767      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.439      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[1]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.128      ; 0.545      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.459      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.149      ; 0.587      ;
; 0.336 ; cam_wrp:cam_wrp_0|data2fifo[1]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.045      ; 0.485      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.350      ; 0.790      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.042      ; 0.464      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.445      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 0.791      ;
; 0.341 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.448      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.450      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 0.796      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.062      ; 0.490      ;
; 0.345 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.452      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 0.753      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.023      ; 0.457      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.149      ; 0.603      ;
; 0.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.363      ; 0.819      ;
; 0.353 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.349      ; 0.806      ;
; 0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.319      ; 0.777      ;
; 0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.326      ; 0.785      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.354      ; 0.817      ;
; 0.363 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.165      ; 0.632      ;
; 0.367 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.184      ; 0.655      ;
; 0.368 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.354      ; 0.826      ;
; 0.369 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.117      ; 0.590      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.003     ; 0.453      ;
; 0.373 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.319      ; 0.796      ;
; 0.378 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 0.782      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 0.786      ;
; 0.383 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.340      ; 0.827      ;
; 0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.284      ; 0.772      ;
; 0.385 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.400      ; 0.889      ;
; 0.392 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.517      ;
; 0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 0.798      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.331      ; 0.834      ;
; 0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.284      ; 0.791      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.164 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 0.512      ;
; 0.176 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.186 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.314      ;
; 0.279 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 0.627      ;
; 0.305 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.426      ;
; 0.446 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.568      ;
; 0.502 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.675      ; 0.791      ;
; 0.561 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.675      ; 0.850      ;
; 0.626 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.747      ;
; 0.635 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.152      ;
; 0.649 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 0.997      ;
; 0.653 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.774      ;
; 0.655 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.172      ;
; 0.661 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.782      ;
; 0.671 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 0.791      ;
; 0.722 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.843      ;
; 0.725 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.676      ; 1.015      ;
; 0.727 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 1.075      ;
; 0.730 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 1.078      ;
; 0.739 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.676      ; 1.029      ;
; 0.743 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.260      ;
; 0.754 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.271      ;
; 0.757 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.274      ;
; 0.761 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.278      ;
; 0.768 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.285      ;
; 0.776 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.293      ;
; 0.793 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.312      ;
; 0.808 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.674      ; 1.096      ;
; 0.840 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.674      ; 1.128      ;
; 0.842 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 1.190      ;
; 0.846 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.365      ;
; 0.855 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.264      ; 1.203      ;
; 0.857 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.034      ; 0.975      ;
; 0.865 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.676      ; 1.155      ;
; 0.870 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.387      ;
; 0.876 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.391      ;
; 0.885 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.676      ; 1.175      ;
; 0.885 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.016      ;
; 0.887 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.018      ;
; 0.889 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.903      ; 1.406      ;
; 0.889 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.020      ;
; 0.922 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.043      ;
; 0.937 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.229      ;
; 0.964 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.256      ;
; 0.969 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.100      ;
; 0.986 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.117      ;
; 0.990 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.282      ;
; 0.994 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.125      ;
; 1.017 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.536      ;
; 1.017 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.309      ;
; 1.041 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.560      ;
; 1.056 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 0.960      ;
; 1.059 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.578      ;
; 1.070 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.589      ;
; 1.071 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.202      ;
; 1.084 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.215      ;
; 1.085 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 1.206      ;
; 1.088 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.219      ;
; 1.094 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.613      ;
; 1.095 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.226      ;
; 1.102 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.006      ;
; 1.105 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.624      ;
; 1.106 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.674      ; 1.394      ;
; 1.108 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.623      ;
; 1.108 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.008     ; 0.977      ;
; 1.113 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.244      ;
; 1.115 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.019      ;
; 1.116 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.631      ;
; 1.117 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.636      ;
; 1.121 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.252      ;
; 1.123 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.638      ;
; 1.128 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.259      ;
; 1.137 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.268      ;
; 1.158 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.062      ;
; 1.163 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.905      ; 1.682      ;
; 1.193 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.324      ;
; 1.198 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.674      ; 1.486      ;
; 1.204 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.335      ;
; 1.224 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.128      ;
; 1.232 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.901      ; 1.747      ;
; 1.277 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.364      ; 1.245      ;
; 1.289 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.581      ;
; 1.312 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.268      ; 1.664      ;
; 1.330 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.268      ; 1.682      ;
; 1.347 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.678      ; 1.639      ;
; 1.347 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.251      ;
; 1.367 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.271      ;
; 1.374 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.180     ; 1.278      ;
; 1.376 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.008     ; 1.245      ;
; 1.395 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.136      ; 1.135      ;
; 1.406 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.137      ; 1.147      ;
; 1.419 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.633      ; 1.459      ;
; 1.421 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.137      ; 1.162      ;
; 1.427 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.558      ;
; 1.430 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.561      ;
; 1.434 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.565      ;
; 1.442 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.008     ; 1.311      ;
; 1.448 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.137      ; 1.189      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.255      ; 0.536      ;
; 0.199 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.544      ;
; 0.204 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.561      ;
; 0.206 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.255      ; 0.545      ;
; 0.217 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.574      ;
; 0.218 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.575      ;
; 0.224 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.255      ; 0.563      ;
; 0.244 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[9]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.915      ;
; 0.256 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[7]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.927      ;
; 0.268 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[5]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.939      ;
; 0.270 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[4]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.941      ;
; 0.272 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.263      ; 0.619      ;
; 0.274 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; ready                                                                                                                                            ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.945      ;
; 0.274 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[6]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.945      ;
; 0.293 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.609      ;
; 0.293 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.041      ; 0.418      ;
; 0.295 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[8]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.966      ;
; 0.297 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.654      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.429      ;
; 0.299 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.432      ;
; 0.302 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.261      ; 0.647      ;
; 0.303 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.617      ;
; 0.307 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.438      ;
; 0.308 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[0]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 0.981      ;
; 0.311 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.433      ;
; 0.317 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.437      ;
; 0.320 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.441      ;
; 0.323 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.680      ;
; 0.324 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.445      ;
; 0.324 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.681      ;
; 0.325 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.446      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.210      ; 0.656      ;
; 0.343 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[1]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 1.014      ;
; 0.352 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[2]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 1.023      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.565      ; 1.033      ;
; 0.369 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; x_sdram[3]                                                                                                                                       ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.567      ; 1.040      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.477      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.501      ;
; 0.371 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.502      ;
; 0.375 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.001      ; 0.480      ;
; 0.376 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.003      ; 0.483      ;
; 0.383 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.004     ; 0.483      ;
; 0.384 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.004     ; 0.484      ;
; 0.387 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.273      ; 0.744      ;
; 0.393 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.004     ; 0.493      ;
; 0.405 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.001      ; 0.510      ;
; 0.415 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.231      ; 0.750      ;
; 0.421 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.270      ; 0.775      ;
; 0.428 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.047      ; 0.559      ;
; 0.432 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.219      ; 0.755      ;
; 0.432 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.180     ; 0.336      ;
; 0.434 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 0.887      ; 0.945      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.178 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; pre_v2:grayscale|j[4]                                                                                                             ; pre_v2:grayscale|j[4]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_gray                                                                                                                        ; start_gray                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                             ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.325      ;
; 0.206 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.329      ;
; 0.221 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.233      ; 0.538      ;
; 0.252 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.372      ;
; 0.254 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                        ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.766      ; 1.134      ;
; 0.263 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.383      ;
; 0.266 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.584      ;
; 0.267 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.585      ;
; 0.267 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[12]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.233      ; 0.584      ;
; 0.269 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.233      ; 0.586      ;
; 0.281 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|rdptr_g[11]                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[11]              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.233      ; 0.598      ;
; 0.282 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                         ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.600      ;
; 0.284 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.285 ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[3]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[5]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.045      ; 0.415      ;
; 0.286 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[5]                                                                                                  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.205 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.330      ;
; 0.217 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.502      ;
; 0.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.503      ;
; 0.219 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.504      ;
; 0.220 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.505      ;
; 0.226 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.180      ; 0.510      ;
; 0.229 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.178      ; 0.511      ;
; 0.233 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.519      ;
; 0.234 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.519      ;
; 0.240 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.526      ;
; 0.245 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.182      ; 0.531      ;
; 0.246 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.533      ;
; 0.248 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.535      ;
; 0.248 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.535      ;
; 0.251 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.371      ;
; 0.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.554      ;
; 0.271 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.392      ;
; 0.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.401      ;
; 0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.413      ;
; 0.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.420      ;
; 0.302 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[7]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.422      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.435      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.437      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.439      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.432      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.442      ;
; 0.321 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.444      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.043      ; 0.458      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.451      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[8]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.453      ;
; 0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.466      ;
; 0.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.178      ; 0.631      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.470      ;
; 0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.474      ;
; 0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[4]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.475      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.477      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.477      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.477      ;
; 0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.183      ; 0.653      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.489      ;
; 0.370 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.490      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.214 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.334      ;
; 0.223 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.344      ;
; 0.227 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.234 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.354      ;
; 0.236 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.255 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.270 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.273 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.294 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.413      ;
; 0.309 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.311 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.435      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.323 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.330 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.331 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.451      ;
; 0.337 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.339 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.339 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.459      ;
; 0.340 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
; 0.346 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.347 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.348 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.469      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.349 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.352 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                         ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.472      ;
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.355 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.476      ;
; 0.357 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.477      ;
; 0.374 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.496      ;
; 0.385 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.685      ;
; 0.388 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.688      ;
; 0.394 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.694      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.907      ;
; 0.404 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.524      ;
; 0.405 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.529      ;
; 0.408 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.912      ;
; 0.411 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.915      ;
; 0.412 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 0.916      ;
; 0.423 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.428 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.549      ;
; 0.430 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.549      ;
; 0.447 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.570      ;
; 0.453 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.464 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.469 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.478 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.480 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.481 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.484 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.492 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.615      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.627      ;
; 0.528 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.532 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.538 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.660      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.666      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.667      ;
; 0.546 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.666      ;
; 0.547 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.669      ;
; 0.547 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.550 ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.674      ;
; 0.556 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.676      ;
; 0.559 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.679      ;
; 0.571 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.871      ;
; 0.573 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.011      ; 0.873      ;
; 0.579 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.700      ;
; 0.580 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 0.515      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_dc          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.703      ;
; 0.585 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.598 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[22]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.601 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.724      ;
; 0.601 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[4]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.604 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.149     ; 0.539      ;
; 0.609 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[2]              ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[1]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.609 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.297 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.308 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.329 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.449      ;
; 0.332 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.429 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.549      ;
; 0.446 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.466 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.480 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.600      ;
; 0.482 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.602      ;
; 0.509 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.629      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.514 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.514 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.532 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.536 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.541 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.660      ;
; 0.542 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.659      ;
; 0.554 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.674      ;
; 0.563 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.683      ;
; 0.564 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.684      ;
; 0.567 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.687      ;
; 0.575 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.577 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.577 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.578 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.698      ;
; 0.580 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.584 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.026      ; 0.694      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.594 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.723      ;
; 0.596 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.725      ;
; 0.608 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.728      ;
; 0.609 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.729      ;
; 0.622 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.741      ;
; 0.623 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.744      ;
; 0.627 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.747      ;
; 0.636 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.641 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.761      ;
; 0.643 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.763      ;
; 0.643 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.763      ;
; 0.644 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.764      ;
; 0.652 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.781      ;
; 0.654 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.783      ;
; 0.656 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.656 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.659 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.779      ;
; 0.667 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.790      ;
; 0.671 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.802      ;
; 0.685 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|rd_ready_r     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.806      ;
; 0.693 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.812      ;
; 0.694 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.811      ;
; 0.699 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.810      ;
; 0.707 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.028      ; 0.819      ;
; 0.707 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.707 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.027      ; 0.818      ;
; 0.722 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.842      ;
; 0.724 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.844      ;
; 0.725 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.854      ;
; 0.727 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.856      ;
; 0.728 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.855      ;
; 0.732 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.861      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.211 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.317      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.321 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.428      ;
; 0.325 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.431      ;
; 0.460 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.568      ;
; 0.468 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.576      ;
; 0.470 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.578      ;
; 0.473 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.581      ;
; 0.478 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.586      ;
; 0.481 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.589      ;
; 0.531 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.639      ;
; 0.534 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.642      ;
; 0.536 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.644      ;
; 0.539 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.647      ;
; 1.183 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.590     ; 0.697      ;
; 1.183 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.590     ; 0.697      ;
; 1.183 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.590     ; 0.697      ;
; 1.183 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.590     ; 0.697      ;
; 1.183 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.590     ; 0.697      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.334 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.596      ; 4.035      ;
; 0.367 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.595      ; 4.067      ;
; 0.399 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.597      ; 4.101      ;
; 0.421 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.465      ; 3.991      ;
; 0.437 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.609      ; 4.151      ;
; 0.446 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.684      ; 4.235      ;
; 0.449 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.596      ; 4.150      ;
; 0.451 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.684      ; 4.240      ;
; 0.454 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.464      ; 4.023      ;
; 0.464 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.612      ; 4.181      ;
; 0.465 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.610      ; 4.180      ;
; 0.482 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.663      ; 4.250      ;
; 0.486 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.466      ; 4.057      ;
; 0.491 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.465      ; 4.061      ;
; 0.492 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.610      ; 4.207      ;
; 0.509 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.478      ; 4.092      ;
; 0.518 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.553      ; 4.176      ;
; 0.521 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.680      ; 4.306      ;
; 0.532 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.609      ; 4.246      ;
; 0.534 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.479      ; 4.118      ;
; 0.536 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.481      ; 4.122      ;
; 0.537 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.479      ; 4.121      ;
; 0.538 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.553      ; 4.196      ;
; 0.554 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.532      ; 4.191      ;
; 0.557 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.613      ; 4.275      ;
; 0.563 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.613      ; 4.281      ;
; 0.565 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.591      ; 4.261      ;
; 0.587 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.595      ; 4.287      ;
; 0.593 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.549      ; 4.247      ;
; 0.598 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.589      ;
; 0.604 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.478      ; 4.187      ;
; 0.615 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.460      ; 4.180      ;
; 0.621 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.482      ; 4.208      ;
; 0.622 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.613      ; 4.340      ;
; 0.631 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.980      ; 3.621      ;
; 0.650 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.482      ; 4.237      ;
; 0.663 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.982      ; 3.655      ;
; 0.674 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.464      ; 4.243      ;
; 0.687 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.482      ; 4.274      ;
; 0.692 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.994      ; 3.696      ;
; 0.728 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.719      ;
; 0.737 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.048      ; 3.795      ;
; 0.746 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.825      ;
; 0.754 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.759      ;
; 0.760 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.839      ;
; 0.766 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.771      ;
; 0.770 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.596      ; 3.991      ;
; 0.787 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.994      ; 3.791      ;
; 0.797 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.065      ; 3.872      ;
; 0.798 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.789      ;
; 0.800 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.997      ; 3.807      ;
; 0.803 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.595      ; 4.023      ;
; 0.821 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.998      ; 3.829      ;
; 0.823 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.814      ;
; 0.827 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.998      ; 3.835      ;
; 0.830 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.821      ;
; 0.835 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.597      ; 4.057      ;
; 0.840 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.919      ;
; 0.840 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.596      ; 4.061      ;
; 0.841 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.846      ;
; 0.851 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.980      ; 3.841      ;
; 0.854 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.933      ;
; 0.856 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.980      ; 3.846      ;
; 0.858 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.997      ; 3.865      ;
; 0.858 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.609      ; 4.092      ;
; 0.859 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.864      ;
; 0.863 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.980      ; 3.853      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.944      ;
; 0.867 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.684      ; 4.176      ;
; 0.871 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.994      ; 3.875      ;
; 0.875 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.048      ; 3.933      ;
; 0.882 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.873      ;
; 0.883 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.610      ; 4.118      ;
; 0.885 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.612      ; 4.122      ;
; 0.886 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.610      ; 4.121      ;
; 0.887 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.684      ; 4.196      ;
; 0.888 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.982      ; 3.880      ;
; 0.889 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.982      ; 3.881      ;
; 0.893 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.884      ;
; 0.896 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.998      ; 3.904      ;
; 0.898 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.977      ;
; 0.900 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.065      ; 3.975      ;
; 0.902 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.980      ; 3.892      ;
; 0.903 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.663      ; 4.191      ;
; 0.911 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.994      ; 3.915      ;
; 0.911 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.916      ;
; 0.915 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.920      ;
; 0.918 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.994      ; 3.922      ;
; 0.920 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 3.999      ;
; 0.924 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.065      ; 3.999      ;
; 0.934 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.998      ; 3.942      ;
; 0.935 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.997      ; 3.942      ;
; 0.936 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.941      ;
; 0.938 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.997      ; 3.945      ;
; 0.939 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.995      ; 3.944      ;
; 0.940 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.069      ; 4.019      ;
; 0.942 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.680      ; 4.247      ;
; 0.945 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 3.465      ; 4.035      ;
; 0.947 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.982      ; 3.939      ;
; 0.952 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.981      ; 3.943      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -0.723 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 1.736      ;
; -0.677 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.477      ; 1.516      ;
; -0.677 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.477      ; 1.516      ;
; -0.677 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.477      ; 1.516      ;
; -0.677 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.477      ; 1.516      ;
; -0.677 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.477      ; 1.516      ;
; -0.615 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.540      ; 1.632      ;
; -0.615 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.540      ; 1.632      ;
; -0.615 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.540      ; 1.632      ;
; -0.576 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 1.589      ;
; -0.569 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.757      ; 1.803      ;
; -0.569 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.757      ; 1.803      ;
; -0.569 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.757      ; 1.803      ;
; -0.569 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.757      ; 1.803      ;
; -0.569 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.757      ; 1.803      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.008 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.899      ; 1.521      ;
; 1.008 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.899      ; 1.521      ;
; 1.008 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.899      ; 1.521      ;
; 1.008 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.899      ; 1.521      ;
; 1.008 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.899      ; 1.521      ;
; 1.054 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.669      ; 1.337      ;
; 1.089 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.672      ; 1.375      ;
; 1.089 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.672      ; 1.375      ;
; 1.089 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.672      ; 1.375      ;
; 1.181 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.668      ; 1.463      ;
; 1.268 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.627      ; 1.302      ;
; 1.268 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.627      ; 1.302      ;
; 1.268 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.627      ; 1.302      ;
; 1.268 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.627      ; 1.302      ;
; 1.268 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.627      ; 1.302      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.734 ns




+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -19.674    ; 0.138 ; -1.745   ; 1.008   ; -3.000              ;
;  PCLK_cam                                                    ; -1.916     ; 0.152 ; N/A      ; N/A     ; -3.000              ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -4.463     ; 0.164 ; -1.745   ; 1.008   ; -2.484              ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -5.405     ; 0.334 ; N/A      ; N/A     ; -0.178              ;
;  TOP:neiroset|nextstep                                       ; -1.778     ; 0.211 ; N/A      ; N/A     ; -1.000              ;
;  clk50                                                       ; -19.674    ; 0.138 ; N/A      ; N/A     ; 9.206               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.900     ; 0.178 ; N/A      ; N/A     ; -2.174              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.930     ; 0.187 ; N/A      ; N/A     ; 3.242               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -11.827    ; 0.186 ; N/A      ; N/A     ; 4.744               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 31.611     ; 0.143 ; N/A      ; N/A     ; 19.741              ;
;  sdram_controller:SDRAM|busy                                 ; -3.381     ; 0.180 ; N/A      ; N/A     ; -2.174              ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -3.836     ; 0.176 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS                                              ; -10307.486 ; 0.0   ; -24.019  ; 0.0     ; -1101.582           ;
;  PCLK_cam                                                    ; -86.303    ; 0.000 ; N/A      ; N/A     ; -119.176            ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -53.498    ; 0.000 ; -24.019  ; 0.000   ; -24.420             ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -90.460    ; 0.000 ; N/A      ; N/A     ; -6.458              ;
;  TOP:neiroset|nextstep                                       ; -8.890     ; 0.000 ; N/A      ; N/A     ; -5.000              ;
;  clk50                                                       ; -6653.420  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2690.277  ; 0.000 ; N/A      ; N/A     ; -659.176            ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -139.519   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -94.756    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000      ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_controller:SDRAM|busy                                 ; -226.057   ; 0.000 ; N/A      ; N/A     ; -152.176            ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -264.306   ; 0.000 ; N/A      ; N/A     ; -135.176            ;
+--------------------------------------------------------------+------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; XCLK_cam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; res_cam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; on_off_cam    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sioc          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siod          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cke           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_reset     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_gray_kn           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC_cam               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tft_sdo                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCLK_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42076375     ; 42076375 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 777937       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 284539       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 160          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 33033        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2492         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42076375     ; 42076375 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 777937       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 284539       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 160          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 33033        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2492         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                       ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Removal Transfers                                                                        ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 1027  ; 1027 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; PCLK_cam                                                    ; PCLK_cam                                                    ; Base      ; Constrained ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; Constrained ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; Constrained ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; Base      ; Constrained ;
; clk50                                                       ; clk50                                                       ; Base      ; Constrained ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; Base      ; Constrained ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Nov 12 14:38:15 2019
Info: Command: quartus_sta cam_proj -c cam_proj
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_p0o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
    Info (332050): read_sdc File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
Warning (332174): Ignored filter at qsta_default_script.tcl(1333): *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1333): Argument <to> is not an object ID File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
    Info (332050): read_sdc File: /home/nastya/altera_lite/16.0/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1333
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|rd_ready_r sdram_controller:SDRAM|rd_ready_r
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|busy sdram_controller:SDRAM|busy
    Info (332105): create_clock -period 1.000 -name PCLK_cam PCLK_cam
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|conv_TOP:conv|STOP TOP:neiroset|conv_TOP:conv|STOP
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|nextstep TOP:neiroset|nextstep
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|memorywork:block|step[0] TOP:neiroset|memorywork:block|step[0]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -19.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -19.674           -6653.420 clk50 
    Info (332119):   -11.827             -94.756 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.900           -2690.277 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.405             -90.460 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.463             -53.498 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.930            -139.519 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.836            -264.306 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -3.381            -226.057 sdram_controller:SDRAM|busy 
    Info (332119):    -1.916             -86.303 PCLK_cam 
    Info (332119):    -1.778              -8.890 TOP:neiroset|nextstep 
    Info (332119):    31.611               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.298               0.000 clk50 
    Info (332119):     0.324               0.000 PCLK_cam 
    Info (332119):     0.341               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.342               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.343               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.344               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.358               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.602               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.745
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.745             -24.019 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.775
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.775               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.178              -6.458 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.248               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.747               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.410               0.000 clk50 
    Info (332119):    19.741               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.045 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -17.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -17.392           -5872.665 clk50 
    Info (332119):   -10.458             -83.601 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.235           -2353.649 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -4.928             -81.857 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -3.993             -47.472 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.504            -122.619 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.349            -228.849 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -2.923            -195.306 sdram_controller:SDRAM|busy 
    Info (332119):    -1.629             -69.576 PCLK_cam 
    Info (332119):    -1.485              -7.425 TOP:neiroset|nextstep 
    Info (332119):    32.496               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.287               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.294               0.000 clk50 
    Info (332119):     0.298               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.298               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.298               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.301               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.312               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320               0.000 PCLK_cam 
    Info (332119):     0.356               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.630               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.556             -21.456 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.748
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.748               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.062              -1.360 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.242               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.744               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.430               0.000 clk50 
    Info (332119):    19.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.470 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.222
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.222           -3753.430 clk50 
    Info (332119):    -6.438             -51.585 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.061             -50.466 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -2.939           -1278.221 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.441             -87.359 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.267             -25.425 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.224            -111.448 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.445             -81.724 sdram_controller:SDRAM|busy 
    Info (332119):    -0.629             -15.899 PCLK_cam 
    Info (332119):    -0.515              -2.575 TOP:neiroset|nextstep 
    Info (332119):    35.432               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.138               0.000 clk50 
    Info (332119):     0.143               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.152               0.000 PCLK_cam 
    Info (332119):     0.164               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.176               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.178               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.180               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.186               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.211               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.334               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -0.723
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.723              -9.374 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.008               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -102.775 PCLK_cam 
    Info (332119):    -1.000            -631.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -1.000            -124.000 sdram_controller:SDRAM|busy 
    Info (332119):    -1.000            -107.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000             -17.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.068              -2.194 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.277               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.782               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 clk50 
    Info (332119):    19.750               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.734 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 1157 megabytes
    Info: Processing ended: Tue Nov 12 14:38:23 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


