// Seed: 2998787040
macromodule module_0;
  assign id_1 = -1'b0;
  assign module_1.type_1 = 0;
  wire id_2, id_3;
  wire id_4;
  wand id_5, id_6, id_7, id_8, id_9;
  assign id_4 = id_3;
  always id_8 = id_1;
endmodule
module module_1 (
    input  tri0 id_0,
    output wand id_1,
    input  wor  id_2,
    id_4
);
  wire id_5;
  wor id_6;
  supply0 id_7;
  reg id_8;
  for (id_9 = id_7; -1 - -1; id_6 = -1)
  always
    forever begin : LABEL_0
      @(negedge -1) id_8 <= -1;
    end
  final $display;
  module_0 modCall_1 ();
endmodule
