`timescale 1ns / 1ps
module binary2bcd(
input wire sys_clk,
input wire sys_rst_n,
input wire [29:0] data,

output reg [35:0] bcd_data //åè¿›åˆ¶æ•°çš„ä½æ•°ï¼ˆä½æ•°*4ï¼?
);
//parameter define
parameter CNT_SHIFT_NUM = 7'd30; //ç”? data çš„ä½å®½å†³å®šè¿™é‡?
//reg define
reg [6:0] cnt_shift; //ç§»ä½åˆ¤æ–­è®¡æ•°å™¨è¯¥å€¼ç”± data çš„ä½å®½å†³å®?
reg [65:0] data_shift; //ç§»ä½åˆ¤æ–­æ•°æ®å¯„å­˜å™¨ï¼Œç”? data å’? bcddata çš„ä½å®½ä¹‹å’Œå†³å®šã??
reg shift_flag; //ç§»ä½åˆ¤æ–­æ ‡å¿—ä¿¡å·

//*****************************************************
//** main code
//*****************************************************

//cnt_shift è®¡æ•°
always@(posedge sys_clk or negedge sys_rst_n)
begin
    if(!sys_rst_n)
        cnt_shift <= 7'd0;
    else if((cnt_shift == CNT_SHIFT_NUM + 1) && (shift_flag))
        cnt_shift <= 7'd0;
    else if(shift_flag)
        cnt_shift <= cnt_shift + 1'b1;
    else
        cnt_shift <= cnt_shift;
end
//data_shift è®¡æ•°å™¨ä¸º 0 æ—¶èµ‹åˆå?¼ï¼Œè®¡æ•°å™¨ä¸º 1~CNT_SHIFT_NUM æ—¶è¿›è¡Œç§»ä½æ“ä½?
always@(posedge sys_clk or negedge sys_rst_n)
begin
    if(!sys_rst_n)
        data_shift <= 66'd0;
    else if(cnt_shift == 7'd0)
        data_shift <= {36'b0,data};
    else if((cnt_shift <= CNT_SHIFT_NUM)&&(!shift_flag))
    begin
        data_shift[33:30] <= (data_shift[33:30] > 4)
        ? (data_shift[33:30] + 2'd3):(data_shift[33:30]);
        data_shift[37:34] <= (data_shift[37:34] > 4)
        ? (data_shift[37:34] + 2'd3):(data_shift[37:34]);
        data_shift[41:38] <= (data_shift[41:38] > 4)
        ? (data_shift[41:38] + 2'd3):(data_shift[41:38]);
        data_shift[45:42] <= (data_shift[45:42] > 4)
        ? (data_shift[45:42] + 2'd3):(data_shift[45:42]);
        data_shift[49:46] <= (data_shift[49:46] > 4)
        ? (data_shift[49:46] + 2'd3):(data_shift[49:46]);
        data_shift[53:50] <= (data_shift[53:50] > 4)
        ? (data_shift[53:50] + 2'd3):(data_shift[53:50]);
        data_shift[57:54] <= (data_shift[57:54] > 4)
        ? (data_shift[57:54] + 2'd3):(data_shift[57:54]);
        data_shift[61:58] <= (data_shift[61:58] > 4)
        ? (data_shift[61:58] + 2'd3):(data_shift[61:58]);
        data_shift[65:62] <= (data_shift[65:62] > 4)
        ? (data_shift[65:62] + 2'd3):(data_shift[65:62]);
    end
    else if((cnt_shift <= CNT_SHIFT_NUM)&&(shift_flag))
        data_shift <= data_shift << 1;
    else
        data_shift <= data_shift;
end
//shift_flag ç§»ä½åˆ¤æ–­æ ‡å¿—ä¿¡å·ï¼Œç”¨äºæ§åˆ¶ç§»ä½åˆ¤æ–­çš„å…ˆåé¡ºåº
always@(posedge sys_clk or negedge sys_rst_n)
begin
if(!sys_rst_n)
    shift_flag <= 1'b0;
else
    shift_flag <= ~shift_flag;
end

//å½“è®¡æ•°å™¨ç­‰äº CNT_SHIFT_NUM æ—¶ï¼Œç§»ä½åˆ¤æ–­æ“ä½œå®Œæˆï¼Œæ•´ä½“è¾“å‡?
always@(posedge sys_clk or negedge sys_rst_n)
begin
    if(!sys_rst_n)
        bcd_data <= 36'd0;
    else if(cnt_shift == CNT_SHIFT_NUM + 1)
        bcd_data <= data_shift[65:30];
    else
        bcd_data <= bcd_data;
end

endmodule