#Timing report of worst 72 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                                      6.157    62.802
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.107
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                        0.000    64.107
data arrival time                                                                                             64.107

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                       8.600     8.600
clock uncertainty                                                                                    0.000     8.600
cell setup time                                                                                      0.105     8.706
data required time                                                                                             8.706
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.706
data arrival time                                                                                            -64.107
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -55.402


#Path 2
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                                      6.114    62.759
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.064
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                         0.000    64.064
data arrival time                                                                                             64.064

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                        8.686     8.686
clock uncertainty                                                                                    0.000     8.686
cell setup time                                                                                      0.105     8.791
data required time                                                                                             8.791
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.791
data arrival time                                                                                            -64.064
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -55.273


#Path 3
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                                      5.097    61.743
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.048
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                        0.000    63.048
data arrival time                                                                                             63.048

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                       8.703     8.703
clock uncertainty                                                                                    0.000     8.703
cell setup time                                                                                      0.105     8.808
data required time                                                                                             8.808
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.808
data arrival time                                                                                            -63.048
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -54.240


#Path 4
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                      4.544    61.189
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.494
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                        0.000    62.494
data arrival time                                                                                             62.494

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                       8.660     8.660
clock uncertainty                                                                                    0.000     8.660
cell setup time                                                                                      0.105     8.765
data required time                                                                                             8.765
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.765
data arrival time                                                                                            -62.494
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -53.729


#Path 5
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                                      5.206    61.851
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.157
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                         0.000    63.157
data arrival time                                                                                             63.157

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                        9.557     9.557
clock uncertainty                                                                                    0.000     9.557
cell setup time                                                                                      0.105     9.662
data required time                                                                                             9.662
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.662
data arrival time                                                                                            -63.157
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -53.494


#Path 6
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_2.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_2.QEN[0] (Q_FRAG)                                                                     6.046    62.692
data arrival time                                                                                             62.692

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                                    10.263    10.263
clock uncertainty                                                                                    0.000    10.263
cell setup time                                                                                     -0.591     9.672
data required time                                                                                             9.672
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.672
data arrival time                                                                                            -62.692
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -53.019


#Path 7
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_4.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_4.QEN[0] (Q_FRAG)                                                                     5.138    61.783
data arrival time                                                                                             61.783

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                                     9.487     9.487
clock uncertainty                                                                                    0.000     9.487
cell setup time                                                                                     -0.591     8.896
data required time                                                                                             8.896
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.896
data arrival time                                                                                            -61.783
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -52.887


#Path 8
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                                      4.482    61.127
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.433
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                         0.000    62.433
data arrival time                                                                                             62.433

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                        9.622     9.622
clock uncertainty                                                                                    0.000     9.622
cell setup time                                                                                      0.105     9.728
data required time                                                                                             9.728
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.728
data arrival time                                                                                            -62.433
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -52.705


#Path 9
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                      4.183    60.829
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.134
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                         0.000    62.134
data arrival time                                                                                             62.134

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                        9.568     9.568
clock uncertainty                                                                                    0.000     9.568
cell setup time                                                                                      0.105     9.674
data required time                                                                                             9.674
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.674
data arrival time                                                                                            -62.134
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -52.460


#Path 10
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q.QEN[0] (Q_FRAG)                                                                       5.253    61.898
data arrival time                                                                                             61.898

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                                                      10.374    10.374
clock uncertainty                                                                                    0.000    10.374
cell setup time                                                                                     -0.591     9.783
data required time                                                                                             9.783
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.783
data arrival time                                                                                            -61.898
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -52.115


#Path 11
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_1.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_1.QEN[0] (Q_FRAG)                                                                     4.259    60.905
data arrival time                                                                                             60.905

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                                     9.491     9.491
clock uncertainty                                                                                    0.000     9.491
cell setup time                                                                                     -0.591     8.900
data required time                                                                                             8.900
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             8.900
data arrival time                                                                                            -60.905
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -52.004


#Path 12
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_5.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_5.QEN[0] (Q_FRAG)                                                                     5.043    61.688
data arrival time                                                                                             61.688

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                                    10.321    10.321
clock uncertainty                                                                                    0.000    10.321
cell setup time                                                                                     -0.591     9.730
data required time                                                                                             9.730
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.730
data arrival time                                                                                            -61.688
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.958


#Path 13
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                                      4.464    61.110
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.415
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                         0.000    62.415
data arrival time                                                                                             62.415

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                       10.357    10.357
clock uncertainty                                                                                    0.000    10.357
cell setup time                                                                                      0.105    10.462
data required time                                                                                            10.462
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.462
data arrival time                                                                                            -62.415
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.953


#Path 14
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                        3.490    60.135
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    61.441
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                         0.000    61.441
data arrival time                                                                                             61.441

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                        9.524     9.524
clock uncertainty                                                                                    0.000     9.524
cell setup time                                                                                      0.105     9.629
data required time                                                                                             9.629
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.629
data arrival time                                                                                            -61.441
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.811


#Path 15
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                                      4.234    60.879
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.184
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                        0.000    62.184
data arrival time                                                                                             62.184

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                      10.423    10.423
clock uncertainty                                                                                    0.000    10.423
cell setup time                                                                                      0.105    10.529
data required time                                                                                            10.529
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.529
data arrival time                                                                                            -62.184
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.656


#Path 16
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_15.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_15.QEN[0] (Q_FRAG)                                                                    4.590    61.235
data arrival time                                                                                             61.235

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                                   10.633    10.633
clock uncertainty                                                                                    0.000    10.633
cell setup time                                                                                     -0.591    10.042
data required time                                                                                            10.042
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.042
data arrival time                                                                                            -61.235
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.193


#Path 17
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                        3.780    60.425
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                         1.305    61.730
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                         0.000    61.730
data arrival time                                                                                             61.730

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                       10.490    10.490
clock uncertainty                                                                                    0.000    10.490
cell setup time                                                                                      0.105    10.595
data required time                                                                                            10.595
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.595
data arrival time                                                                                            -61.730
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.135


#Path 18
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_3.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_3.QEN[0] (Q_FRAG)                                                                     4.245    60.891
data arrival time                                                                                             60.891

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                                    10.349    10.349
clock uncertainty                                                                                    0.000    10.349
cell setup time                                                                                     -0.591     9.758
data required time                                                                                             9.758
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                             9.758
data arrival time                                                                                            -60.891
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.133


#Path 19
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                      5.345    61.990
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.295
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                        0.000    63.295
data arrival time                                                                                             63.295

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                      12.067    12.067
clock uncertainty                                                                                    0.000    12.067
cell setup time                                                                                      0.105    12.172
data required time                                                                                            12.172
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            12.172
data arrival time                                                                                            -63.295
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.123


#Path 20
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                      7.276    63.921
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                       1.305    65.226
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                        0.000    65.226
data arrival time                                                                                             65.226

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                      14.002    14.002
clock uncertainty                                                                                    0.000    14.002
cell setup time                                                                                      0.105    14.107
data required time                                                                                            14.107
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            14.107
data arrival time                                                                                            -65.226
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -51.119


#Path 21
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                                      4.507    61.152
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                       1.305    62.457
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                        0.000    62.457
data arrival time                                                                                             62.457

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                      11.391    11.391
clock uncertainty                                                                                    0.000    11.391
cell setup time                                                                                      0.105    11.496
data required time                                                                                            11.496
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            11.496
data arrival time                                                                                            -62.457
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.961


#Path 22
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                      5.395    62.040
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.345
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                        0.000    63.345
data arrival time                                                                                             63.345

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      12.377    12.377
clock uncertainty                                                                                    0.000    12.377
cell setup time                                                                                      0.105    12.482
data required time                                                                                            12.482
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            12.482
data arrival time                                                                                            -63.345
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.863


#Path 23
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_14.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_14.QEN[0] (Q_FRAG)                                                                    5.716    62.362
data arrival time                                                                                             62.362

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                                   12.267    12.267
clock uncertainty                                                                                    0.000    12.267
cell setup time                                                                                     -0.591    11.676
data required time                                                                                            11.676
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            11.676
data arrival time                                                                                            -62.362
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.685


#Path 24
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_6.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_6.QEN[0] (Q_FRAG)                                                                     4.439    61.085
data arrival time                                                                                             61.085

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                                    11.282    11.282
clock uncertainty                                                                                    0.000    11.282
cell setup time                                                                                     -0.591    10.691
data required time                                                                                            10.691
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.691
data arrival time                                                                                            -61.085
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.393


#Path 25
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_11.t_frag.XAB[0] (T_FRAG)                                                     6.269    62.914
delay_dff_Q_9_D_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                                      1.305    64.220
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                        0.000    64.220
data arrival time                                                                                             64.220

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
clock uncertainty                                                                                    0.000    13.788
cell setup time                                                                                      0.105    13.893
data required time                                                                                            13.893
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            13.893
data arrival time                                                                                            -64.220
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.326


#Path 26
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                      5.579    62.224
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                       1.305    63.529
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                        0.000    63.529
data arrival time                                                                                             63.529

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                      13.132    13.132
clock uncertainty                                                                                    0.000    13.132
cell setup time                                                                                      0.105    13.237
data required time                                                                                            13.237
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            13.237
data arrival time                                                                                            -63.529
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.292


#Path 27
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_7.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_7.QEN[0] (Q_FRAG)                                                                     4.369    61.014
data arrival time                                                                                             61.014

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                                    11.370    11.370
clock uncertainty                                                                                    0.000    11.370
cell setup time                                                                                     -0.591    10.779
data required time                                                                                            10.779
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.779
data arrival time                                                                                            -61.014
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.235


#Path 28
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                      6.171    62.816
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.122
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                        0.000    64.122
data arrival time                                                                                             64.122

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                      13.929    13.929
clock uncertainty                                                                                    0.000    13.929
cell setup time                                                                                      0.105    14.034
data required time                                                                                            14.034
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            14.034
data arrival time                                                                                            -64.122
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.087


#Path 29
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                                     7.036    63.681
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                                      1.305    64.986
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                        0.000    64.986
data arrival time                                                                                             64.986

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                      14.852    14.852
clock uncertainty                                                                                    0.000    14.852
cell setup time                                                                                      0.105    14.957
data required time                                                                                            14.957
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            14.957
data arrival time                                                                                            -64.986
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -50.029


#Path 30
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT2_O_12.t_frag.XAB[0] (T_FRAG)                                                     5.277    61.923
delay_dff_Q_9_D_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                                      1.305    63.228
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                        0.000    63.228
data arrival time                                                                                             63.228

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                      13.128    13.128
clock uncertainty                                                                                    0.000    13.128
cell setup time                                                                                      0.105    13.233
data required time                                                                                            13.233
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            13.233
data arrival time                                                                                            -63.228
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -49.995


#Path 31
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                      6.104    62.749
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                       1.305    64.054
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                        0.000    64.054
data arrival time                                                                                             64.054

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                      13.992    13.992
clock uncertainty                                                                                    0.000    13.992
cell setup time                                                                                      0.105    14.098
data required time                                                                                            14.098
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            14.098
data arrival time                                                                                            -64.054
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -49.956


#Path 32
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_13.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_13.QEN[0] (Q_FRAG)                                                                    4.869    61.515
data arrival time                                                                                             61.515

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                                   12.203    12.203
clock uncertainty                                                                                    0.000    12.203
cell setup time                                                                                     -0.591    11.612
data required time                                                                                            11.612
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            11.612
data arrival time                                                                                            -61.515
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -49.902


#Path 33
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_12.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_12.QEN[0] (Q_FRAG)                                                                    5.377    62.023
data arrival time                                                                                             62.023

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                                   13.083    13.083
clock uncertainty                                                                                    0.000    13.083
cell setup time                                                                                     -0.591    12.492
data required time                                                                                            12.492
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            12.492
data arrival time                                                                                            -62.023
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -49.531


#Path 34
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_10.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_10.QEN[0] (Q_FRAG)                                                                    5.242    61.888
data arrival time                                                                                             61.888

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                                   13.106    13.106
clock uncertainty                                                                                    0.000    13.106
cell setup time                                                                                     -0.591    12.515
data required time                                                                                            12.515
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            12.515
data arrival time                                                                                            -61.888
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -49.372


#Path 35
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_8.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_8.QEN[0] (Q_FRAG)                                                                     3.907    60.552
data arrival time                                                                                             60.552

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                                    12.246    12.246
clock uncertainty                                                                                    0.000    12.246
cell setup time                                                                                     -0.591    11.655
data required time                                                                                            11.655
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            11.655
data arrival time                                                                                            -60.552
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -48.897


#Path 36
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_9.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_9.QEN[0] (Q_FRAG)                                                                     3.625    60.270
data arrival time                                                                                             60.270

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                                    12.209    12.209
clock uncertainty                                                                                    0.000    12.209
cell setup time                                                                                     -0.591    11.618
data required time                                                                                            11.618
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            11.618
data arrival time                                                                                            -60.270
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -48.652


#Path 37
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
led_dffe_Q.QEN[0] (Q_FRAG)                                                                           2.606    59.251
data arrival time                                                                                             59.251

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                                          11.386    11.386
clock uncertainty                                                                                    0.000    11.386
cell setup time                                                                                     -0.591    10.795
data required time                                                                                            10.795
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            10.795
data arrival time                                                                                            -59.251
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -48.456


#Path 38
Startpoint: delay_dff_Q_21.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_11.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                 Incr      Path
--------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      13.788    13.788
delay_dff_Q_21.QZ[0] (Q_FRAG) [clock-to-output]                                                      1.701    15.489
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.TSL[0] (C_FRAG)                                            3.262    18.751
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                             1.593    20.344
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                           3.095    23.440
delay_dff_Q_9_D_LUT3_O_5_I1_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                            0.996    24.435
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.504    27.939
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O_I3_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    29.190
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.TBS[0] (C_FRAG)                                 3.935    33.125
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  0.996    34.121
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XA1[0] (T_FRAG)                                           6.269    40.390
delay_dff_Q_9_D_LUT2_O_8_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                            1.533    41.924
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.TSL[0] (C_FRAG)                                           3.058    44.982
delay_dff_Q_9_D_LUT2_O_4_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                            1.593    46.575
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                4.624    51.199
led_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                 0.996    52.195
led_dffe_Q_EN_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                          3.455    55.650
led_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                           0.996    56.645
counter_dffe_Q_11.QEN[0] (Q_FRAG)                                                                    5.065    61.711
data arrival time                                                                                             61.711

clock clk (rise edge)                                                                                0.000     0.000
clock source latency                                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                             0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                                   13.930    13.930
clock uncertainty                                                                                    0.000    13.930
cell setup time                                                                                     -0.591    13.339
data required time                                                                                            13.339
--------------------------------------------------------------------------------------------------------------------
data required time                                                                                            13.339
data arrival time                                                                                            -61.711
--------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                             -48.372


#Path 39
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_1.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        5.021    42.282
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    43.533
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.090    46.622
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    47.873
rst_LUT3_I2_2_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.959    51.833
rst_LUT3_I2_2_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    53.084
rst_LUT3_I2_2.t_frag.XSL[0] (T_FRAG)                                  2.486    55.570
rst_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                                   1.462    57.032
counter_dffe_Q_1.QD[0] (Q_FRAG)                                       0.000    57.032
data arrival time                                                              57.032

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                      9.491     9.491
clock uncertainty                                                     0.000     9.491
cell setup time                                                       0.105     9.597
data required time                                                              9.597
-------------------------------------------------------------------------------------
data required time                                                              9.597
data arrival time                                                             -57.032
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -47.435


#Path 40
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        5.021    42.282
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    43.533
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.090    46.622
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    47.873
rst_LUT3_I2_1_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.450    51.324
rst_LUT3_I2_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    52.575
rst_LUT3_I2_1.t_frag.XSL[0] (T_FRAG)                                  2.486    55.061
rst_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                   1.462    56.523
counter_dffe_Q.QD[0] (Q_FRAG)                                         0.000    56.523
data arrival time                                                              56.523

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                       10.374    10.374
clock uncertainty                                                     0.000    10.374
cell setup time                                                       0.105    10.480
data required time                                                             10.480
-------------------------------------------------------------------------------------
data required time                                                             10.480
data arrival time                                                             -56.523
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -46.044


#Path 41
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        5.021    42.282
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    43.533
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.090    46.622
rst_LUT3_I2_3_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    47.873
rst_LUT3_I2_3.t_frag.XSL[0] (T_FRAG)                                  2.486    50.360
rst_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                                   1.462    51.822
counter_dffe_Q_2.QD[0] (Q_FRAG)                                       0.000    51.822
data arrival time                                                              51.822

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                     10.263    10.263
clock uncertainty                                                     0.000    10.263
cell setup time                                                       0.105    10.369
data required time                                                             10.369
-------------------------------------------------------------------------------------
data required time                                                             10.369
data arrival time                                                             -51.822
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -41.453


#Path 42
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        5.021    42.282
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    43.533
rst_LUT3_I2_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        3.100    46.633
rst_LUT3_I2_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    47.884
rst_LUT3_I2_4.t_frag.XSL[0] (T_FRAG)                                  2.486    50.370
rst_LUT3_I2_4.t_frag.XZ[0] (T_FRAG)                                   1.462    51.832
counter_dffe_Q_3.QD[0] (Q_FRAG)                                       0.000    51.832
data arrival time                                                              51.832

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                     10.349    10.349
clock uncertainty                                                     0.000    10.349
cell setup time                                                       0.105    10.454
data required time                                                             10.454
-------------------------------------------------------------------------------------
data required time                                                             10.454
data arrival time                                                             -51.832
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -41.378


#Path 43
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_6_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        6.260    43.521
rst_LUT3_I2_6_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    44.772
rst_LUT3_I2_6.t_frag.XSL[0] (T_FRAG)                                  2.486    47.258
rst_LUT3_I2_6.t_frag.XZ[0] (T_FRAG)                                   1.462    48.720
counter_dffe_Q_5.QD[0] (Q_FRAG)                                       0.000    48.720
data arrival time                                                              48.720

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                     10.321    10.321
clock uncertainty                                                     0.000    10.321
cell setup time                                                       0.105    10.427
data required time                                                             10.427
-------------------------------------------------------------------------------------
data required time                                                             10.427
data arrival time                                                             -48.720
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -38.294


#Path 44
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        5.021    42.282
rst_LUT3_I2_5_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    43.533
rst_LUT3_I2_5.t_frag.XSL[0] (T_FRAG)                                  2.486    46.019
rst_LUT3_I2_5.t_frag.XZ[0] (T_FRAG)                                   1.462    47.481
counter_dffe_Q_4.QD[0] (Q_FRAG)                                       0.000    47.481
data arrival time                                                              47.481

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                      9.487     9.487
clock uncertainty                                                     0.000     9.487
cell setup time                                                       0.105     9.592
data required time                                                              9.592
-------------------------------------------------------------------------------------
data required time                                                              9.592
data arrival time                                                             -47.481
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -37.889


#Path 45
Startpoint: counter_dffe_Q_12.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(3).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                                  13.083    13.083
counter_dffe_Q_12.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    14.784
$iopadmap$helloworldfpga.counter_3.O_DAT[0] (BIDIR_CELL)                            8.306    23.090
$iopadmap$helloworldfpga.counter_3.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.899
out:counter(3).outpad[0] (.output)                                                  0.000    32.899
data arrival time                                                                            32.899

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -32.899
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -32.899


#Path 46
Startpoint: counter_dffe_Q_13.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(2).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                                  12.203    12.203
counter_dffe_Q_13.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    13.905
$iopadmap$helloworldfpga.counter_2.O_DAT[0] (BIDIR_CELL)                            8.738    22.643
$iopadmap$helloworldfpga.counter_2.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.452
out:counter(2).outpad[0] (.output)                                                  0.000    32.452
data arrival time                                                                            32.452

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -32.452
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -32.452


#Path 47
Startpoint: counter_dffe_Q_8.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(7).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                                   12.246    12.246
counter_dffe_Q_8.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    13.947
$iopadmap$helloworldfpga.counter_7.O_DAT[0] (BIDIR_CELL)                            8.656    22.603
$iopadmap$helloworldfpga.counter_7.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.412
out:counter(7).outpad[0] (.output)                                                  0.000    32.412
data arrival time                                                                            32.412

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -32.412
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -32.412


#Path 48
Startpoint: counter_dffe_Q_11.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(4).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                                  13.930    13.930
counter_dffe_Q_11.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    15.631
$iopadmap$helloworldfpga.counter_4.O_DAT[0] (BIDIR_CELL)                            6.950    22.581
$iopadmap$helloworldfpga.counter_4.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.390
out:counter(4).outpad[0] (.output)                                                  0.000    32.390
data arrival time                                                                            32.390

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -32.390
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -32.390


#Path 49
Startpoint: counter_dffe_Q_7.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(8).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                                   11.370    11.370
counter_dffe_Q_7.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    13.072
$iopadmap$helloworldfpga.counter_8.O_DAT[0] (BIDIR_CELL)                            9.184    22.256
$iopadmap$helloworldfpga.counter_8.O_PAD_$out[0] (BIDIR_CELL)                       9.809    32.065
out:counter(8).outpad[0] (.output)                                                  0.000    32.065
data arrival time                                                                            32.065

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -32.065
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -32.065


#Path 50
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_8_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                        4.091    36.962
rst_LUT3_I2_8_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                         1.251    38.213
rst_LUT3_I2_8.t_frag.XSL[0] (T_FRAG)                                  3.542    41.756
rst_LUT3_I2_8.t_frag.XZ[0] (T_FRAG)                                   1.462    43.218
counter_dffe_Q_7.QD[0] (Q_FRAG)                                       0.000    43.218
data arrival time                                                              43.218

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_7.QCK[0] (Q_FRAG)                                     11.370    11.370
clock uncertainty                                                     0.000    11.370
cell setup time                                                       0.105    11.476
data required time                                                             11.476
-------------------------------------------------------------------------------------
data required time                                                             11.476
data arrival time                                                             -43.218
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -31.742


#Path 51
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.138    36.009
rst_LUT3_I2_7_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    37.260
rst_LUT3_I2_7.t_frag.XSL[0] (T_FRAG)                                  4.108    41.368
rst_LUT3_I2_7.t_frag.XZ[0] (T_FRAG)                                   1.462    42.830
counter_dffe_Q_6.QD[0] (Q_FRAG)                                       0.000    42.830
data arrival time                                                              42.830

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                     11.282    11.282
clock uncertainty                                                     0.000    11.282
cell setup time                                                       0.105    11.387
data required time                                                             11.387
-------------------------------------------------------------------------------------
data required time                                                             11.387
data arrival time                                                             -42.830
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -31.443


#Path 52
Startpoint: counter_dffe_Q_6.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(9).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_6.QCK[0] (Q_FRAG)                                                   11.282    11.282
counter_dffe_Q_6.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    12.983
$iopadmap$helloworldfpga.counter_9.O_DAT[0] (BIDIR_CELL)                            8.600    21.583
$iopadmap$helloworldfpga.counter_9.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.392
out:counter(9).outpad[0] (.output)                                                  0.000    31.392
data arrival time                                                                            31.392

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -31.392
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -31.392


#Path 53
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      11.386    11.386
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    13.087
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.458    21.545
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.354
out:redled.outpad[0] (.output)                                                   0.000    31.354
data arrival time                                                                         31.354

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                         0.000
data arrival time                                                                        -31.354
------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                         -31.354


#Path 54
Startpoint: counter_dffe_Q_10.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(5).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                                  13.106    13.106
counter_dffe_Q_10.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    14.808
$iopadmap$helloworldfpga.counter_5.O_DAT[0] (BIDIR_CELL)                            6.599    21.407
$iopadmap$helloworldfpga.counter_5.O_PAD_$out[0] (BIDIR_CELL)                       9.809    31.216
out:counter(5).outpad[0] (.output)                                                  0.000    31.216
data arrival time                                                                            31.216

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -31.216
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -31.216


#Path 55
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(0).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                                10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                1.701    12.335
$iopadmap$helloworldfpga.counter.O_DAT[0] (BIDIR_CELL)                            8.618    20.953
$iopadmap$helloworldfpga.counter.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.762
out:counter(0).outpad[0] (.output)                                                0.000    30.762
data arrival time                                                                          30.762

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                          0.000
data arrival time                                                                         -30.762
-------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                          -30.762


#Path 56
Startpoint: counter_dffe_Q_9.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(6).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                                   12.209    12.209
counter_dffe_Q_9.QZ[0] (Q_FRAG) [clock-to-output]                                   1.701    13.911
$iopadmap$helloworldfpga.counter_6.O_DAT[0] (BIDIR_CELL)                            6.950    20.861
$iopadmap$helloworldfpga.counter_6.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.670
out:counter(6).outpad[0] (.output)                                                  0.000    30.670
data arrival time                                                                            30.670

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -30.670
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -30.670


#Path 57
Startpoint: counter_dffe_Q_14.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(1).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                Incr      Path
---------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                            0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                                  12.267    12.267
counter_dffe_Q_14.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    13.969
$iopadmap$helloworldfpga.counter_1.O_DAT[0] (BIDIR_CELL)                            6.436    20.405
$iopadmap$helloworldfpga.counter_1.O_PAD_$out[0] (BIDIR_CELL)                       9.809    30.214
out:counter(1).outpad[0] (.output)                                                  0.000    30.214
data arrival time                                                                            30.214

clock clk (rise edge)                                                               0.000     0.000
clock source latency                                                                0.000     0.000
clock uncertainty                                                                   0.000     0.000
output external delay                                                               0.000     0.000
data required time                                                                            0.000
---------------------------------------------------------------------------------------------------
data required time                                                                            0.000
data arrival time                                                                           -30.214
---------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                            -30.214


#Path 58
Startpoint: counter_dffe_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(13).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_2.QCK[0] (Q_FRAG)                                                    10.263    10.263
counter_dffe_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    11.965
$iopadmap$helloworldfpga.counter_13.O_DAT[0] (BIDIR_CELL)                            7.789    19.754
$iopadmap$helloworldfpga.counter_13.O_PAD_$out[0] (BIDIR_CELL)                       9.809    29.563
out:counter(13).outpad[0] (.output)                                                  0.000    29.563
data arrival time                                                                             29.563

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -29.563
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -29.563


#Path 59
Startpoint: counter_dffe_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(12).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_3.QCK[0] (Q_FRAG)                                                    10.349    10.349
counter_dffe_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    12.050
$iopadmap$helloworldfpga.counter_12.O_DAT[0] (BIDIR_CELL)                            6.467    18.517
$iopadmap$helloworldfpga.counter_12.O_PAD_$out[0] (BIDIR_CELL)                       9.809    28.326
out:counter(12).outpad[0] (.output)                                                  0.000    28.326
data arrival time                                                                             28.326

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -28.326
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -28.326


#Path 60
Startpoint: counter_dffe_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(10).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_5.QCK[0] (Q_FRAG)                                                    10.321    10.321
counter_dffe_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    12.023
$iopadmap$helloworldfpga.counter_10.O_DAT[0] (BIDIR_CELL)                            6.418    18.440
$iopadmap$helloworldfpga.counter_10.O_PAD_$out[0] (BIDIR_CELL)                       9.809    28.249
out:counter(10).outpad[0] (.output)                                                  0.000    28.249
data arrival time                                                                             28.249

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -28.249
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -28.249


#Path 61
Startpoint: counter_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(15).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q.QCK[0] (Q_FRAG)                                                      10.374    10.374
counter_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.701    12.076
$iopadmap$helloworldfpga.counter_15.O_DAT[0] (BIDIR_CELL)                            6.342    18.418
$iopadmap$helloworldfpga.counter_15.O_PAD_$out[0] (BIDIR_CELL)                       9.809    28.227
out:counter(15).outpad[0] (.output)                                                  0.000    28.227
data arrival time                                                                             28.227

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -28.227
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -28.227


#Path 62
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_10_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.236    33.382
rst_LUT3_I2_10_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    34.633
rst_LUT3_I2_10.t_frag.XSL[0] (T_FRAG)                                 3.192    37.825
rst_LUT3_I2_10.t_frag.XZ[0] (T_FRAG)                                  1.462    39.287
counter_dffe_Q_9.QD[0] (Q_FRAG)                                       0.000    39.287
data arrival time                                                              39.287

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_9.QCK[0] (Q_FRAG)                                     12.209    12.209
clock uncertainty                                                     0.000    12.209
cell setup time                                                       0.105    12.315
data required time                                                             12.315
-------------------------------------------------------------------------------------
data required time                                                             12.315
data arrival time                                                             -39.287
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -26.972


#Path 63
Startpoint: counter_dffe_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(14).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_1.QCK[0] (Q_FRAG)                                                     9.491     9.491
counter_dffe_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    11.193
$iopadmap$helloworldfpga.counter_14.O_DAT[0] (BIDIR_CELL)                            5.933    17.126
$iopadmap$helloworldfpga.counter_14.O_PAD_$out[0] (BIDIR_CELL)                       9.809    26.935
out:counter(14).outpad[0] (.output)                                                  0.000    26.935
data arrival time                                                                             26.935

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -26.935
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -26.935


#Path 64
Startpoint: counter_dffe_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:counter(11).outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                             0.000     0.000
counter_dffe_Q_4.QCK[0] (Q_FRAG)                                                     9.487     9.487
counter_dffe_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                    1.701    11.188
$iopadmap$helloworldfpga.counter_11.O_DAT[0] (BIDIR_CELL)                            5.109    16.298
$iopadmap$helloworldfpga.counter_11.O_PAD_$out[0] (BIDIR_CELL)                       9.809    26.107
out:counter(11).outpad[0] (.output)                                                  0.000    26.107
data arrival time                                                                             26.107

clock clk (rise edge)                                                                0.000     0.000
clock source latency                                                                 0.000     0.000
clock uncertainty                                                                    0.000     0.000
output external delay                                                                0.000     0.000
data required time                                                                             0.000
----------------------------------------------------------------------------------------------------
data required time                                                                             0.000
data arrival time                                                                            -26.107
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                             -26.107


#Path 65
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                        3.474    31.620
rst_LUT3_I2_9_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.251    32.871
rst_LUT3_I2_9.t_frag.XSL[0] (T_FRAG)                                  3.619    36.490
rst_LUT3_I2_9.t_frag.XZ[0] (T_FRAG)                                   1.462    37.952
counter_dffe_Q_8.QD[0] (Q_FRAG)                                       0.000    37.952
data arrival time                                                              37.952

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_8.QCK[0] (Q_FRAG)                                     12.246    12.246
clock uncertainty                                                     0.000    12.246
cell setup time                                                       0.105    12.351
data required time                                                             12.351
-------------------------------------------------------------------------------------
data required time                                                             12.351
data arrival time                                                             -37.952
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -25.600


#Path 66
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_12_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.894    27.683
rst_LUT3_I2_12_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.934
rst_LUT3_I2_12.t_frag.XSL[0] (T_FRAG)                                 4.319    33.253
rst_LUT3_I2_12.t_frag.XZ[0] (T_FRAG)                                  1.462    34.715
counter_dffe_Q_11.QD[0] (Q_FRAG)                                      0.000    34.715
data arrival time                                                              34.715

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_11.QCK[0] (Q_FRAG)                                    13.930    13.930
clock uncertainty                                                     0.000    13.930
cell setup time                                                       0.105    14.035
data required time                                                             14.035
-------------------------------------------------------------------------------------
data required time                                                             14.035
data arrival time                                                             -34.715
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -20.680


#Path 67
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                       3.106    26.895
rst_LUT3_I2_11_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.251    28.146
rst_LUT3_I2_11.t_frag.XSL[0] (T_FRAG)                                 2.486    30.633
rst_LUT3_I2_11.t_frag.XZ[0] (T_FRAG)                                  1.462    32.095
counter_dffe_Q_10.QD[0] (Q_FRAG)                                      0.000    32.095
data arrival time                                                              32.095

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_10.QCK[0] (Q_FRAG)                                    13.106    13.106
clock uncertainty                                                     0.000    13.106
cell setup time                                                       0.105    13.212
data required time                                                             13.212
-------------------------------------------------------------------------------------
data required time                                                             13.212
data arrival time                                                             -32.095
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -18.883


#Path 68
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       3.066    22.538
rst_LUT3_I2_13_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    23.789
rst_LUT3_I2_13.t_frag.XSL[0] (T_FRAG)                                 4.535    28.324
rst_LUT3_I2_13.t_frag.XZ[0] (T_FRAG)                                  1.462    29.786
counter_dffe_Q_12.QD[0] (Q_FRAG)                                      0.000    29.786
data arrival time                                                              29.786

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_12.QCK[0] (Q_FRAG)                                    13.083    13.083
clock uncertainty                                                     0.000    13.083
cell setup time                                                       0.105    13.188
data required time                                                             13.188
-------------------------------------------------------------------------------------
data required time                                                             13.188
data arrival time                                                             -29.786
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -16.598


#Path 69
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                               10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]               1.701    12.335
rst_LUT2_I1.t_frag.XSL[0] (T_FRAG)                               5.901    18.236
rst_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                1.406    19.642
counter_dffe_Q_15.QD[0] (Q_FRAG)                                 4.857    24.499
data arrival time                                                         24.499

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                               10.633    10.633
clock uncertainty                                                0.000    10.633
cell setup time                                                  0.105    10.739
data required time                                                        10.739
--------------------------------------------------------------------------------
data required time                                                        10.739
data arrival time                                                        -24.499
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -13.760


#Path 70
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : counter_dffe_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                  Incr      Path
-------------------------------------------------------------------------------------
clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                                    10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                    1.701    12.335
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       5.886    18.220
rst_LUT3_I2_14_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.251    19.472
rst_LUT3_I2_14.t_frag.XSL[0] (T_FRAG)                                 4.473    23.945
rst_LUT3_I2_14.t_frag.XZ[0] (T_FRAG)                                  1.462    25.407
counter_dffe_Q_13.QD[0] (Q_FRAG)                                      0.000    25.407
data arrival time                                                              25.407

clock clk (rise edge)                                                 0.000     0.000
clock source latency                                                  0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                              0.000     0.000
counter_dffe_Q_13.QCK[0] (Q_FRAG)                                    12.203    12.203
clock uncertainty                                                     0.000    12.203
cell setup time                                                       0.105    12.309
data required time                                                             12.309
-------------------------------------------------------------------------------------
data required time                                                             12.309
data arrival time                                                             -25.407
-------------------------------------------------------------------------------------
slack (VIOLATED)                                                              -13.098


#Path 71
Startpoint: counter_dffe_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
counter_dffe_Q_15.QCK[0] (Q_FRAG)                               10.633    10.633
counter_dffe_Q_15.QZ[0] (Q_FRAG) [clock-to-output]               1.701    12.335
rst_LUT2_I1.t_frag.XSL[0] (T_FRAG)                               5.901    18.236
rst_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                1.406    19.642
led_dffe_Q.QD[0] (Q_FRAG)                                        4.032    23.674
data arrival time                                                         23.674

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      11.386    11.386
clock uncertainty                                                0.000    11.386
cell setup time                                                  0.105    11.491
data required time                                                        11.491
--------------------------------------------------------------------------------
data required time                                                        11.491
data arrival time                                                        -23.674
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -12.183


#Path 72
Startpoint: rst.inpad[0] (.input clocked by clk)
Endpoint  : counter_dffe_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
input external delay                                                          0.000     0.000
rst.inpad[0] (.input)                                                         0.000     0.000
$iopadmap$helloworldfpga.rst.I_PAD_$inp[0] (BIDIR_CELL)                       0.000     0.000
$iopadmap$helloworldfpga.rst.I_DAT[0] (BIDIR_CELL)                           10.958    10.958
rst_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                            8.148    19.106
rst_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                             1.305    20.412
counter_dffe_Q_14.QD[0] (Q_FRAG)                                              0.000    20.412
data arrival time                                                                      20.412

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                      0.000     0.000
counter_dffe_Q_14.QCK[0] (Q_FRAG)                                            12.267    12.267
clock uncertainty                                                             0.000    12.267
cell setup time                                                               0.105    12.373
data required time                                                                     12.373
---------------------------------------------------------------------------------------------
data required time                                                                     12.373
data arrival time                                                                     -20.412
---------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                       -8.039


#End of timing report
