

Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            solution1
Device target:       xc7k160tfbg484-1
Report date:         Mon Jul 09 14:50:11 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:           18
LUT:             41
FF:               0
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    2.608
CP achieved post-implementation:    NA
No Sequential Path
