# arithematic-logic-unit-using-cla
Developed a code using Verilog language to improve the ALUâ€™s using carry look ahead generator which in turn increases its  speed by many folds.
