{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668464513849 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668464513850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 19:21:53 2022 " "Processing started: Mon Nov 14 19:21:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668464513850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464513850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv1aula1 -c atv1aula1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv1aula1 -c atv1aula1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464513850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668464514289 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668464514290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/AULA_15/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527294 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "ULASomaSub.vhd" "" { Text "C:/DesComp/AULA_15/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-arquitetura " "Found design unit 1: TopLevel-arquitetura" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527297 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/AULA_15/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527300 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/DesComp/AULA_15/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/AULA_15/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527303 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/DesComp/AULA_15/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/AULA_15/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/AULA_15/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527305 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/DesComp/AULA_15/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/AULA_15/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527308 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/DesComp/AULA_15/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/AULA_15/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527311 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/DesComp/AULA_15/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/AULA_15/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527314 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/DesComp/AULA_15/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527314 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "FlipFlopUnitario.vhd " "Can't analyze file -- file FlipFlopUnitario.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1668464527320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-comportamento " "Found design unit 1: muxGenerico4x1-comportamento" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/AULA_15/muxGenerico4x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527323 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "muxGenerico4x1.vhd" "" { Text "C:/DesComp/AULA_15/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoReg-comportamento " "Found design unit 1: bancoReg-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "C:/DesComp/AULA_15/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527326 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Found entity 1: bancoReg" {  } { { "bancoRegistradores.vhd" "" { Text "C:/DesComp/AULA_15/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinal-comportamento " "Found design unit 1: estendeSinal-comportamento" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/AULA_15/estendeSinal.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527329 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinal " "Found entity 1: estendeSinal" {  } { { "estendeSinal.vhd" "" { Text "C:/DesComp/AULA_15/estendeSinal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderinstru.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderinstru.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderInstru-comportamento " "Found design unit 1: decoderInstru-comportamento" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/AULA_15/decoderInstru.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527332 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderInstru " "Found entity 1: decoderInstru" {  } { { "decoderInstru.vhd" "" { Text "C:/DesComp/AULA_15/decoderInstru.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527335 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_2-comportamento " "Found design unit 1: shifter_2-comportamento" {  } { { "shifter_2.vhd" "" { Text "C:/DesComp/AULA_15/shifter_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527338 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_2 " "Found entity 1: shifter_2" {  } { { "shifter_2.vhd" "" { Text "C:/DesComp/AULA_15/shifter_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somanaoconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somanaoconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaNaoConstante-comportamento " "Found design unit 1: somaNaoConstante-comportamento" {  } { { "somaNaoConstante.vhd" "" { Text "C:/DesComp/AULA_15/somaNaoConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527340 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaNaoConstante " "Found entity 1: somaNaoConstante" {  } { { "somaNaoConstante.vhd" "" { Text "C:/DesComp/AULA_15/somaNaoConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668464527340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464527340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668464527400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:PC\"" {  } { { "TopLevel.vhd" "PC" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante somaConstante:incrementaPC " "Elaborating entity \"somaConstante\" for hierarchy \"somaConstante:incrementaPC\"" {  } { { "TopLevel.vhd" "incrementaPC" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_2 shifter_2:shifter_2_item " "Elaborating entity \"shifter_2\" for hierarchy \"shifter_2:shifter_2_item\"" {  } { { "TopLevel.vhd" "shifter_2_item" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_2 shifter_2:shifter_2_item_J " "Elaborating entity \"shifter_2\" for hierarchy \"shifter_2:shifter_2_item_J\"" {  } { { "TopLevel.vhd" "shifter_2_item_J" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaNaoConstante somaNaoConstante:somaJump " "Elaborating entity \"somaNaoConstante\" for hierarchy \"somaNaoConstante:somaJump\"" {  } { { "TopLevel.vhd" "somaJump" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"ULASomaSub:ULA1\"" {  } { { "TopLevel.vhd" "ULA1" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM1 " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM1\"" {  } { { "TopLevel.vhd" "ROM1" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinal estendeSinal:ESTENSOR " "Elaborating entity \"estendeSinal\" for hierarchy \"estendeSinal:ESTENSOR\"" {  } { { "TopLevel.vhd" "ESTENSOR" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "TopLevel.vhd" "RAM" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX\"" {  } { { "TopLevel.vhd" "MUX" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 muxGenerico2x1:MUX_ENDERECOS " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"muxGenerico2x1:MUX_ENDERECOS\"" {  } { { "TopLevel.vhd" "MUX_ENDERECOS" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoReg bancoReg:bancoRegistradores " "Elaborating entity \"bancoReg\" for hierarchy \"bancoReg:bancoRegistradores\"" {  } { { "TopLevel.vhd" "bancoRegistradores" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderInstru decoderInstru:decoder " "Elaborating entity \"decoderInstru\" for hierarchy \"decoderInstru:decoder\"" {  } { { "TopLevel.vhd" "decoder" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464527479 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bancoReg:bancoRegistradores\|registrador " "RAM logic \"bancoReg:bancoRegistradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "C:/DesComp/AULA_15/bancoRegistradores.vhd" 50 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668464527901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1668464527901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memoriaROM:ROM1\|memROM " "RAM logic \"memoriaROM:ROM1\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "memoriaROM.vhd" "memROM" { Text "C:/DesComp/AULA_15/memoriaROM.vhd" 39 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1668464527901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1668464527901 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[0\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[1\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[1\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[2\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[2\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[3\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[3\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[4\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[4\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[5\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[5\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[6\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[6\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[7\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[7\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[8\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[8\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[9\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[9\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[10\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[10\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[11\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[11\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[12\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[12\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[13\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[13\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[14\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[14\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[15\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[15\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[16\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[16\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[17\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[17\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[18\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[18\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[19\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[19\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[20\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[20\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[21\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[21\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[22\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[22\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[23\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[23\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[24\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[24\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[25\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[25\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[26\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[26\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[27\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[27\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[28\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[28\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[29\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[29\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[30\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[30\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[31\] " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"muxGenerico2x1:MUX_ESCRITA\|saida_MUX\[31\]\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "C:/DesComp/AULA_15/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1668464529137 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1668464529137 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "instrucao\[4\] GND " "Pin \"instrucao\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|instrucao[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_REGS\[1\] GND " "Pin \"end_REGS\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_REGS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_REGT\[2\] GND " "Pin \"end_REGT\[2\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_REGT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_REGT\[4\] GND " "Pin \"end_REGT\[4\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_REGT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_PC\[0\] GND " "Pin \"end_PC\[0\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_PC\[1\] GND " "Pin \"end_PC\[1\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_pontos_controle\[2\] VCC " "Pin \"end_pontos_controle\[2\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_pontos_controle[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_pontos_controle\[3\] VCC " "Pin \"end_pontos_controle\[3\]\" is stuck at VCC" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_pontos_controle[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_pontos_controle\[9\] GND " "Pin \"end_pontos_controle\[9\]\" is stuck at GND" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1668464530235 "|TopLevel|end_pontos_controle[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1668464530235 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1668464530451 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1668464531628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1668464532000 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1668464532000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668464532290 "|TopLevel|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668464532290 "|TopLevel|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668464532290 "|TopLevel|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668464532290 "|TopLevel|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "WR_enable " "No output dependent on input pin \"WR_enable\"" {  } { { "TopLevel.vhd" "" { Text "C:/DesComp/AULA_15/TopLevel.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1668464532290 "|TopLevel|WR_enable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1668464532290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3302 " "Implemented 3302 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1668464532300 ""} { "Info" "ICUT_CUT_TM_OPINS" "192 " "Implemented 192 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1668464532300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3104 " "Implemented 3104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1668464532300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1668464532300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668464532330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 19:22:12 2022 " "Processing ended: Mon Nov 14 19:22:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668464532330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668464532330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668464532330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668464532330 ""}
