WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500050 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000050 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250051 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250051 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 8766365 heartbeat IPC: 2.655 cumulative IPC: 1.987 (Simulation time: 00 hr 01 min 04 sec)
Heartbeat CPU 0 instructions: 40000002 cycles: 13787524 heartbeat IPC: 1.992 cumulative IPC: 1.99 (Simulation time: 00 hr 01 min 33 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 18588584 heartbeat IPC: 2.083 cumulative IPC: 2.026 (Simulation time: 00 hr 02 min 02 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 23495967 heartbeat IPC: 2.038 cumulative IPC: 2.029 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 70000001 cycles: 28387475 heartbeat IPC: 2.044 cumulative IPC: 2.033 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 33288254 heartbeat IPC: 2.04 cumulative IPC: 2.034 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 38294336 heartbeat IPC: 1.998 cumulative IPC: 2.028 (Simulation time: 00 hr 03 min 57 sec)
Heartbeat CPU 0 instructions: 100000003 cycles: 43658318 heartbeat IPC: 1.864 cumulative IPC: 2.005 (Simulation time: 00 hr 04 min 27 sec)
*** Reached end of trace: (0, "../traces/secret_traces/compute_int/compute_int_638.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 48573572 heartbeat IPC: 2.034 cumulative IPC: 2.008 (Simulation time: 00 hr 04 min 56 sec)
Heartbeat CPU 0 instructions: 120000000 cycles: 53483340 heartbeat IPC: 2.037 cumulative IPC: 2.011 (Simulation time: 00 hr 05 min 25 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 49616732 cumulative IPC: 2.015 (Simulation time: 00 hr 05 min 39 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 49616732 cumulative IPC: 2.015 (Simulation time: 00 hr 05 min 39 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/compute_int/compute_int_638.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.015 instructions: 100000001 cycles: 49616732
CPU 0 Branch Prediction Accuracy: 87.66% MPKI: 16.16 Average ROB Occupancy at Mispredict: 22.91
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00135
BRANCH_INDIRECT: 0.217
BRANCH_CONDITIONAL: 15.9
BRANCH_DIRECT_CALL: 0.00045
BRANCH_INDIRECT_CALL: 0.0003
BRANCH_RETURN: 0.00016

L1D TOTAL        ACCESS:   30942040 HIT:   30941583 MISS:        457
L1D LOAD         ACCESS:   18228453 HIT:   18228361 MISS:         92
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12713552 HIT:   12713212 MISS:        340
L1D TRANSLATION  ACCESS:         35 HIT:         10 MISS:         25
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 42.72 cycles
L1I TOTAL        ACCESS:    7010147 HIT:    7007173 MISS:       2974
L1I LOAD         ACCESS:    7010147 HIT:    7007173 MISS:       2974
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 39.82 cycles
L2C TOTAL        ACCESS:       2105 HIT:       1139 MISS:        966
L2C LOAD         ACCESS:       2022 HIT:       1137 MISS:        885
L2C RFO          ACCESS:         58 HIT:          0 MISS:         58
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:          0 HIT:          0 MISS:          0
L2C TRANSLATION  ACCESS:         25 HIT:          2 MISS:         23
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 125.3 cycles
LLC TOTAL        ACCESS:        966 HIT:          0 MISS:        966
LLC LOAD         ACCESS:        885 HIT:          0 MISS:        885
LLC RFO          ACCESS:         58 HIT:          0 MISS:         58
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:          0 HIT:          0 MISS:          0
LLC TRANSLATION  ACCESS:         23 HIT:          0 MISS:         23
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 104.3 cycles
cpu0_DTLB TOTAL        ACCESS:   23169990 HIT:   23169862 MISS:        128
cpu0_DTLB LOAD         ACCESS:   23169990 HIT:   23169862 MISS:        128
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 33.75 cycles
cpu0_ITLB TOTAL        ACCESS:    6039207 HIT:    6038775 MISS:        432
cpu0_ITLB LOAD         ACCESS:    6039207 HIT:    6038775 MISS:        432
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 19.73 cycles
cpu0_STLB TOTAL        ACCESS:        239 HIT:        205 MISS:         34
cpu0_STLB LOAD         ACCESS:        239 HIT:        205 MISS:         34
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 344.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        650
  ROW_BUFFER_MISS:        316
 AVG DBUS CONGESTED CYCLE: 3.809
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:          0
  FULL:          0
