TimeQuest Timing Analyzer report for MAXV_FULL
Thu Sep 13 13:39:35 2018
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'
 12. Hold: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'
 13. Recovery: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'
 14. Removal: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'
 15. Setup Transfers
 16. Hold Transfers
 17. Recovery Transfers
 18. Removal Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths Summary
 22. Clock Status Summary
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                               ;
; Revision Name         ; MAXV_FULL                                               ;
; Device Family         ; MAX V                                                   ;
; Device Name           ; 5M240ZT100I5                                            ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Slow Model                                              ;
; Rise/Fall Delays      ; Unavailable                                             ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; Clock Name                                                     ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                            ;
+----------------------------------------------------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; Base ; 181.818 ; 5.5 MHz   ; 0.000 ; 90.909 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc } ;
+----------------------------------------------------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                       ;
+----------+-----------------+----------------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                                     ; Note ;
+----------+-----------------+----------------------------------------------------------------+------+
; 10.0 MHz ; 10.0 MHz        ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ;      ;
+----------+-----------------+----------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Setup Summary                                                                           ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 81.818 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Hold Summary                                                                             ;
+----------------------------------------------------------------+---------+---------------+
; Clock                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------+---------+---------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; -27.572 ; -54.904       ;
+----------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------+
; Recovery Summary                                                                         ;
+----------------------------------------------------------------+---------+---------------+
; Clock                                                          ; Slack   ; End Point TNS ;
+----------------------------------------------------------------+---------+---------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 162.304 ; 0.000         ;
+----------------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------+
; Removal Summary                                                                        ;
+----------------------------------------------------------------+-------+---------------+
; Clock                                                          ; Slack ; End Point TNS ;
+----------------------------------------------------------------+-------+---------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 6.662 ; 0.000         ;
+----------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                             ;
+----------------------------------------------------------------+--------+---------------+
; Clock                                                          ; Slack  ; End Point TNS ;
+----------------------------------------------------------------+--------+---------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 60.909 ; 0.000         ;
+----------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'                                                                                                                                                                                                                                                                                                                                                          ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                            ; To Node                                                                                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 81.818  ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|wire_maxii_ufm_block1_drdout             ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|wire_maxii_ufm_block1_drdout             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 80.000     ;
; 81.818  ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 80.000     ;
; 137.713 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 43.784     ;
; 138.397 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|leds_on                                                                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 43.100     ;
; 138.405 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 43.092     ;
; 139.089 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|leds_on                                                                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 42.408     ;
; 139.786 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; read_max44009:inst1|bit_d                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 41.711     ;
; 140.478 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; read_max44009:inst1|bit_d                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 41.019     ;
; 140.480 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 41.017     ;
; 140.604 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.893     ;
; 140.901 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.596     ;
; 140.901 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.596     ;
; 140.901 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.596     ;
; 140.903 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.594     ;
; 141.025 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.472     ;
; 141.025 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.472     ;
; 141.025 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.472     ;
; 141.027 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.470     ;
; 141.152 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.345     ;
; 141.403 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 40.094     ;
; 141.531 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.966     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.550 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.947     ;
; 141.573 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.924     ;
; 141.573 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.924     ;
; 141.573 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.924     ;
; 141.575 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.922     ;
; 141.952 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.545     ;
; 141.952 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.545     ;
; 141.952 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.545     ;
; 141.954 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.543     ;
; 142.095 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.402     ;
; 142.184 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[1]                                                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.313     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.242 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 39.255     ;
; 142.613 ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.884     ;
; 142.657 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.840     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.821 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|ledon                                                                                                 ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.676     ;
; 142.828 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[2]                                                                              ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.669     ;
; 142.853 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; read_max44009:inst1|led_on                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.644     ;
; 142.853 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; Blinker:inst12|ledoff                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.644     ;
; 142.868 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[1]                                                                              ; Blinker:inst12|leds_on                                                                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.629     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.945 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|ledon                                                                                                 ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.552     ;
; 142.977 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.520     ;
; 142.977 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; read_max44009:inst1|led_on                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.520     ;
; 142.977 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; Blinker:inst12|ledoff                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.520     ;
; 143.078 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.419     ;
; 143.078 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.419     ;
; 143.078 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.419     ;
; 143.080 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.417     ;
; 143.297 ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; Blinker:inst12|leds_on                                                                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.200     ;
; 143.398 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[1]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.099     ;
; 143.398 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[0]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.099     ;
; 143.398 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; Blinker:inst12|lpm_counter:blink_count|cntr_s4h:auto_generated|safe_q[2]                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.099     ;
; 143.400 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.097     ;
; 143.486 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[6]                                          ; read_max44009:inst1|bit_d                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.011     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.493 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|ledon                                                                                                 ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 38.004     ;
; 143.520 ; UFM_STORE:inst14|lpm_ff:MODE_ff|dffs[0]                                                                              ; Blinker:inst12|idle                                                                                                  ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.977     ;
; 143.525 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; read_max44009:inst1|led_on                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.972     ;
; 143.525 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; Blinker:inst12|ledoff                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.972     ;
; 143.610 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; read_max44009:inst1|bit_d                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.887     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.872 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|ledon                                                                                                 ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.625     ;
; 143.904 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; read_max44009:inst1|led_on                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.593     ;
; 143.904 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[5]                                          ; Blinker:inst12|ledoff                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.593     ;
; 143.916 ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.581     ;
; 144.024 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[3]                                          ; read_max44009:inst1|startd                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.473     ;
; 144.158 ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[4]                                          ; read_max44009:inst1|bit_d                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.339     ;
; 144.178 ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 37.319     ;
+---------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'                                                                                                                                                                                                                                                                                                                   ;
+---------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                    ; To Node                                                                                                              ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; -27.572 ; UFM_STORE:inst14|data_sh                                                     ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|wire_maxii_ufm_block1_drdout             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 10.535     ; 2.963      ;
; -27.332 ; UFM_STORE:inst14|addr_shift                                                  ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1~OBSERVABLEADDRESSREGOUT ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 10.328     ; 2.996      ;
; -23.459 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0]                                  ; UFM_NONE:inst11|UFM_NONE_altufm_none_qgr:UFM_NONE_altufm_none_qgr_component|wire_maxii_ufm_block1_drdout             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 10.535     ; 7.076      ;
; 1.728   ; Blinker:inst12|ledon                                                         ; Blinker:inst12|ledon                                                                                                 ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|data_write                                                  ; UFM_STORE:inst14|data_write                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|data_write2                                                 ; UFM_STORE:inst14|data_write2                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|data_shift                                                  ; UFM_STORE:inst14|data_shift                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|addr_prepare                                                ; UFM_STORE:inst14|addr_prepare                                                                                        ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|wr_addr                                                     ; UFM_STORE:inst14|wr_addr                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 1.728   ; UFM_STORE:inst14|wait_addr                                                   ; UFM_STORE:inst14|wait_addr                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 1.767      ;
; 3.119   ; read_max44009:inst1|wr_srd                                                   ; read_max44009:inst1|wr_src                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.158      ;
; 3.135   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[4]                            ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[4]                                                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.174      ;
; 3.135   ; UFM_STORE:inst14|addr_load                                                   ; UFM_STORE:inst14|data_read                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.174      ;
; 3.141   ; UFM_STORE:inst14|erase_wait                                                  ; UFM_STORE:inst14|erase_out                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.180      ;
; 3.143   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[1]                            ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[2]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.182      ;
; 3.144   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[0]                            ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[1]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.183      ;
; 3.145   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[0]                            ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[0]                                                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.184      ;
; 3.146   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[1]                            ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[1]                                                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.185      ;
; 3.166   ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[2]                               ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[3]                                                                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.205      ;
; 3.354   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[6]                            ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[7]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.393      ;
; 3.362   ; read_max44009:inst1|endc                                                     ; read_max44009:inst1|endd                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.401      ;
; 3.362   ; MAX_MUX_VHDL:inst|wd_cntr[0]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[0]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.401      ;
; 3.368   ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0]                                  ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1]                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.407      ;
; 3.368   ; read_max44009:inst1|read_q                                                   ; read_max44009:inst1|endq                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.407      ;
; 3.369   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[3]                            ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[4]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.408      ;
; 3.392   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[2]                            ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[3]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.431      ;
; 3.400   ; MAX_MUX_VHDL:inst|test_out~reg0                                              ; MAX_MUX_VHDL:inst|test_out~reg0                                                                                      ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.439      ;
; 3.405   ; read_max44009:inst1|idle                                                     ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.444      ;
; 3.428   ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[0]                               ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[1]                                                                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.467      ;
; 3.433   ; I2C_DRIVER2:inst13|cnt                                                       ; I2C_DRIVER2:inst13|cnt                                                                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.472      ;
; 3.433   ; UFM_STORE:inst14|wait_rd                                                     ; UFM_STORE:inst14|wait_rd                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.472      ;
; 3.435   ; UFM_STORE:inst14|wait_rd                                                     ; UFM_STORE:inst14|data_shift                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.474      ;
; 3.458   ; UFM_STORE:inst14|lpm_counter:UFM_addr_cntr|cntr_rrf:auto_generated|safe_q[4] ; UFM_STORE:inst14|lpm_counter:UFM_addr_cntr|cntr_rrf:auto_generated|safe_q[4]                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.497      ;
; 3.478   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[1]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[0]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.517      ;
; 3.535   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[2]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.574      ;
; 3.742   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[4]                            ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[5]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.781      ;
; 3.767   ; read_max44009:inst1|endd                                                     ; read_max44009:inst1|idle                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.806      ;
; 3.778   ; Blinker:inst12|bright_led                                                    ; Blinker:inst12|bright_led                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.817      ;
; 3.801   ; UFM_STORE:inst14|load_ready                                                  ; UFM_STORE:inst14|idle                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.840      ;
; 3.808   ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[2]                               ; UFM_STORE:inst14|wait_data                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.847      ;
; 3.808   ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[2]                               ; UFM_STORE:inst14|erase_wait                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.847      ;
; 3.810   ; I2C_DRIVER2:inst13|SCL_MAX                                                   ; I2C_DRIVER2:inst13|SCL_MAX                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.849      ;
; 3.857   ; I2C_DRIVER2:inst13|comand.ready                                              ; I2C_DRIVER2:inst13|comand.tel_go                                                                                     ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.896      ;
; 3.859   ; I2C_DRIVER2:inst13|comand.ready                                              ; I2C_DRIVER2:inst13|comand.max_go                                                                                     ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 3.898      ;
; 4.161   ; UFM_STORE:inst14|lpm_shiftreg:UFM_shifter|dffs[2]                            ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[2]                                                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.200      ;
; 4.199   ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[1]                               ; UFM_STORE:inst14|lpm_shiftreg:i2c_addr|dffs[2]                                                                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.238      ;
; 4.223   ; read_max44009:inst1|read_c                                                   ; read_max44009:inst1|read_q                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.262      ;
; 4.376   ; UFM_STORE:inst14|wait_addr                                                   ; UFM_STORE:inst14|addr_shift                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.415      ;
; 4.402   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[0]                            ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[1]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.441      ;
; 4.426   ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]      ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 4.465      ;
; 5.001   ; read_max44009:inst1|lpm_counter:bit_cnt|cntr_v4h:auto_generated|safe_q[5]    ; read_max44009:inst1|endq                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.040      ;
; 5.216   ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0]      ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.255      ;
; 5.217   ; UFM_STORE:inst14|data_shift                                                  ; UFM_STORE:inst14|stop                                                                                                ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.256      ;
; 5.217   ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[1]    ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[1]                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.256      ;
; 5.217   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[5]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[5]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.256      ;
; 5.217   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[3]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.256      ;
; 5.218   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[1]                            ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[2]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.257      ;
; 5.228   ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]  ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[1]                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.267      ;
; 5.229   ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]      ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.268      ;
; 5.229   ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[2]  ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[2]                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.268      ;
; 5.229   ; MAX_MUX_VHDL:inst|wd_cntr[3]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[3]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.268      ;
; 5.230   ; MAX_MUX_VHDL:inst|wd_cntr[5]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[5]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.269      ;
; 5.234   ; UFM_STORE:inst14|erase_out                                                   ; UFM_STORE:inst14|erase_busy                                                                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.273      ;
; 5.240   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[6]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[6]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.279      ;
; 5.244   ; UFM_STORE:inst14|data_read                                                   ; UFM_STORE:inst14|wait_rd                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.283      ;
; 5.245   ; UFM_STORE:inst14|data_write2                                                 ; UFM_STORE:inst14|wait_wr                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.284      ;
; 5.251   ; MAX_MUX_VHDL:inst|wd_cntr[6]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[6]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.290      ;
; 5.263   ; read_max44009:inst1|wr_src                                                   ; read_max44009:inst1|send_d                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.302      ;
; 5.265   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[7]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[7]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.304      ;
; 5.266   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[8]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[8]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.305      ;
; 5.266   ; UFM_STORE:inst14|lpm_counter:UFM_addr_cntr|cntr_rrf:auto_generated|safe_q[2] ; UFM_STORE:inst14|lpm_counter:UFM_addr_cntr|cntr_rrf:auto_generated|safe_q[2]                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.305      ;
; 5.272   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[7]      ; Blinker:inst12|bright_led                                                                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.311      ;
; 5.279   ; MAX_MUX_VHDL:inst|wd_cntr[7]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[7]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.318      ;
; 5.284   ; MAX_MUX_VHDL:inst|wd_cntr[8]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[8]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.323      ;
; 5.314   ; I2C_DRIVER2:inst13|cnt                                                       ; I2C_DRIVER2:inst13|SCL_MAX                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.353      ;
; 5.316   ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2]      ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.355      ;
; 5.323   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[5]                            ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[6]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.362      ;
; 5.336   ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]  ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[0]                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.375      ;
; 5.337   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[1]   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[1]                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.376      ;
; 5.355   ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]  ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[7]                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.394      ;
; 5.390   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[7]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.429      ;
; 5.390   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.429      ;
; 5.397   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[4]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.436      ;
; 5.405   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[1]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.444      ;
; 5.406   ; read_max44009:inst1|lpm_counter:byte_cnt|cntr_s4h:auto_generated|safe_q[0]   ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[0]                                                                    ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.445      ;
; 5.428   ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]      ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.467      ;
; 5.429   ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]      ; Blinker:inst12|lpm_counter:blink_time|cntr_8gg:auto_generated|safe_q[3]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.468      ;
; 5.429   ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[3]  ; Blinker:inst12|lpm_counter:time_100ms_cnt|cntr_2ph:auto_generated|safe_q[3]                                          ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.468      ;
; 5.429   ; MAX_MUX_VHDL:inst|wd_cntr[2]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[2]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.468      ;
; 5.429   ; MAX_MUX_VHDL:inst|wd_cntr[1]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[1]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.468      ;
; 5.431   ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[2]    ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[2]                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.470      ;
; 5.431   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[4]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[4]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.470      ;
; 5.431   ; MAX_MUX_VHDL:inst|wd_cntr[4]                                                 ; MAX_MUX_VHDL:inst|wd_cntr[4]                                                                                         ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.470      ;
; 5.432   ; UFM_STORE:inst14|wr_addr                                                     ; UFM_STORE:inst14|wait_addr                                                                                           ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.471      ;
; 5.440   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[1]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[1]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.479      ;
; 5.441   ; UFM_STORE:inst14|wait_wr                                                     ; UFM_STORE:inst14|wait_wr                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.480      ;
; 5.441   ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[0]    ; read_max44009:inst1|lpm_counter:div_cnt|cntr_fnf:auto_generated|safe_q[0]                                            ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.480      ;
; 5.441   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[2]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[2]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.480      ;
; 5.441   ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[0]      ; Blinker:inst12|lpm_counter:bright_cnt|cntr_gtf:auto_generated|safe_q[0]                                              ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.480      ;
; 5.453   ; UFM_STORE:inst14|data_ak                                                     ; UFM_STORE:inst14|data_ak                                                                                             ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 5.492      ;
+---------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'                                                                                                                                                                                                                                 ;
+---------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                   ; To Node                                                                 ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 162.304 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 19.193     ;
; 162.304 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 19.193     ;
; 162.304 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 19.193     ;
; 162.304 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 19.193     ;
; 162.304 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 19.193     ;
; 163.227 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 18.270     ;
; 163.227 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 18.270     ;
; 163.227 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 18.270     ;
; 163.227 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 18.270     ;
; 163.227 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 18.270     ;
; 166.820 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[2]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 14.677     ;
; 168.061 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[3]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 13.436     ;
; 169.521 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[1]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.976     ;
; 170.263 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[0]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.234     ;
; 170.430 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.067     ;
; 170.430 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.067     ;
; 170.430 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.067     ;
; 170.430 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.067     ;
; 170.430 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 11.067     ;
; 171.331 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[4]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 10.166     ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[7]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[6]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[5]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[4]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[3]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[2]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[1]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 171.708 ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[0]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 9.789      ;
; 174.796 ; read_max44009:inst1|lpm_ff:LUX_ff|dffs[0]   ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 181.818      ; 0.000      ; 6.701      ;
+---------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc'                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                                                                 ; Launch Clock                                                   ; Latch Clock                                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+
; 6.662  ; read_max44009:inst1|lpm_ff:LUX_ff|dffs[0]   ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 6.701      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[7]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[6]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[5]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[4]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[3]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[2]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[1]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 9.750  ; read_max44009:inst1|idle                    ; read_max44009:inst1|lpm_shiftreg:main_out|dffs[0]                       ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 9.789      ;
; 10.127 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[4]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 10.166     ;
; 11.028 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.067     ;
; 11.028 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.067     ;
; 11.028 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.067     ;
; 11.028 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.067     ;
; 11.028 ; UFM_STORE:inst14|lpm_shiftreg:scl_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.067     ;
; 11.195 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[0]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.234     ;
; 11.937 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[1]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 11.976     ;
; 13.397 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[3]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 13.436     ;
; 14.638 ; UFM_STORE:inst14|lpm_ff:BRT0_ff|dffs[2]     ; Blinker:inst12|bright_led                                               ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 14.677     ;
; 18.231 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 18.270     ;
; 18.231 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 18.270     ;
; 18.231 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 18.270     ;
; 18.231 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 18.270     ;
; 18.231 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[0] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 18.270     ;
; 19.154 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[3] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 19.193     ;
; 19.154 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[0] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 19.193     ;
; 19.154 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[1] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 19.193     ;
; 19.154 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[4] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 19.193     ;
; 19.154 ; UFM_STORE:inst14|lpm_shiftreg:sda_f|dffs[1] ; UFM_STORE:inst14|lpm_counter:i2c_cntr|cntr_0gg:auto_generated|safe_q[2] ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 0.000        ; 0.000      ; 19.193     ;
+--------+---------------------------------------------+-------------------------------------------------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                             ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 4459     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                              ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 4459     ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                          ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                     ; To Clock                                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; 29       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------+----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 22    ; 22   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 23    ; 23   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                 ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; Target                                                         ; Clock                                                          ; Type ; Status      ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+
; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc ; Base ; Constrained ;
+----------------------------------------------------------------+----------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; A_CS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A_MOSI     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A_SCLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SCL      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_MISO     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_DS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_TEL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_DS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_MAX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_TEL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A_MISO      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SDA       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_MAX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_DS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_MAX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_TEL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIM_SEL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; A_CS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A_MOSI     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A_SCLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SDA  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SCL      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_MISO     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_DS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_TEL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_DS     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_MAX    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_TEL    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A_MISO      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SCL   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GAUGE_SDA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G_SDA       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_CS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_MOSI      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; L_SCLK      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL_MAX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_DS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_MAX     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA_TEL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SIM_SEL     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Thu Sep 13 13:39:34 2018
Info: Command: quartus_sta MAXV_v56_I2C -c MAXV_FULL
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'MAXV_FULL.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 181.818 -name {inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc} {inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Info (332146): Worst-case setup slack is 81.818
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    81.818               0.000 inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -27.572
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -27.572             -54.904 inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc 
Info (332146): Worst-case recovery slack is 162.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   162.304               0.000 inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc 
Info (332146): Worst-case removal slack is 6.662
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.662               0.000 inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc 
Info (332146): Worst-case minimum pulse width slack is 60.909
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    60.909               0.000 inst11|UFM_NONE_altufm_none_qgr_component|maxii_ufm_block1|osc 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 742 megabytes
    Info: Processing ended: Thu Sep 13 13:39:35 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


