// Seed: 1595223755
module module_0;
  id_1(
      .id_0(id_2), .id_1(id_3), .id_2(1), .id_3(1'b0)
  );
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  module_0();
  wire id_2;
  id_3 :
  assert property (@(posedge (id_3), posedge 1) 1)
  else;
  wire id_4;
  tri id_5 = 1;
  supply1 id_6;
  string id_7 = "";
  wire id_8;
  always begin : id_9
    id_6 = id_3;
  end
endmodule
