

================================================================
== Vivado HLS Report for 'maxpool_P1'
================================================================
* Date:           Sat Mar 14 15:27:13 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  21349|  21349|  21349|  21349|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM           |  21348|  21348|      3558|          -|          -|     6|    no    |
        | + ROW          |   3556|   3556|       254|          -|          -|    14|    no    |
        |  ++ COL        |    252|    252|        18|          -|          -|    14|    no    |
        |   +++ K_ROW    |     16|     16|         8|          -|          -|     2|    no    |
        |    ++++ K_COL  |      6|      6|         3|          -|          -|     2|    no    |
        +----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    360|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    107|    -|
|Register         |        -|      -|     167|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     233|    706|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_fcmp_32ns_3eOg_U14  |lenet_fcmp_32ns_3eOg  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln16_1_fu_454_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln16_2_fu_373_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln16_3_fu_464_p2   |     +    |      0|  0|  19|          14|          14|
    |add_ln16_fu_363_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln22_1_fu_422_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln22_fu_300_p2     |     +    |      0|  0|  15|           9|           9|
    |c_fu_432_p2            |     +    |      0|  0|  15|           5|           2|
    |k_c_fu_448_p2          |     +    |      0|  0|  10|           2|           1|
    |k_r_fu_357_p2          |     +    |      0|  0|  10|           2|           1|
    |ofm_fu_206_p2          |     +    |      0|  0|  12|           3|           1|
    |r_fu_341_p2            |     +    |      0|  0|  15|           5|           2|
    |sub_ln16_1_fu_402_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln16_fu_236_p2     |     -    |      0|  0|  15|           9|           9|
    |sub_ln22_1_fu_329_p2   |     -    |      0|  0|  12|          12|          12|
    |sub_ln22_fu_270_p2     |     -    |      0|  0|  15|           8|           8|
    |and_ln17_1_fu_551_p2   |    and   |      0|  0|   2|           1|           1|
    |and_ln17_fu_545_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_200_p2    |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln12_fu_280_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln13_fu_335_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_351_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln15_fu_442_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln17_1_fu_515_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln17_2_fu_527_p2  |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln17_3_fu_533_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln17_fu_509_p2    |   icmp   |      0|  0|  11|           8|           2|
    |or_ln17_1_fu_539_p2    |    or    |      0|  0|   2|           1|           1|
    |or_ln17_fu_521_p2      |    or    |      0|  0|   2|           1|           1|
    |max_2_fu_557_p3        |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 360|         199|         164|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  44|          9|    1|          9|
    |c_0_reg_135    |   9|          2|    5|         10|
    |k_c_0_reg_183  |   9|          2|    2|          4|
    |k_r_0_reg_160  |   9|          2|    2|          4|
    |max_3_reg_147  |   9|          2|   32|         64|
    |max_4_reg_171  |   9|          2|   32|         64|
    |ofm_0_reg_112  |   9|          2|    3|          6|
    |r_0_reg_123    |   9|          2|    5|         10|
    +---------------+----+-----------+-----+-----------+
    |Total          | 107|         23|   82|        171|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   8|   0|    8|          0|
    |c_0_reg_135         |   5|   0|    5|          0|
    |k_c_0_reg_183       |   2|   0|    2|          0|
    |k_c_reg_619         |   2|   0|    2|          0|
    |k_r_0_reg_160       |   2|   0|    2|          0|
    |k_r_reg_601         |   2|   0|    2|          0|
    |max_3_reg_147       |  32|   0|   32|          0|
    |max_4_reg_171       |  32|   0|   32|          0|
    |ofm_0_reg_112       |   3|   0|    3|          0|
    |ofm_reg_567         |   3|   0|    3|          0|
    |r_0_reg_123         |   5|   0|    5|          0|
    |sext_ln16_reg_572   |   8|   0|   10|          2|
    |sext_ln22_reg_577   |   8|   0|    9|          1|
    |sub_ln16_1_reg_606  |  12|   0|   14|          2|
    |sub_ln22_1_reg_585  |  11|   0|   12|          1|
    |temp_reg_629        |  32|   0|   32|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 167|   0|  173|          6|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  maxpool_P1  | return value |
|in_r_address0   | out |   13|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   11|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

