`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  output id_2;
  input id_1;
  id_4 id_5 (
      .id_1(id_3),
      .id_1(1),
      .id_2(id_3)
  );
  id_6 id_7 (
      .id_5(id_3),
      .id_3(1),
      .id_1(id_2)
  );
  always @(posedge id_5 or posedge id_7) begin
    id_5 <= (id_3);
    id_5[id_5] <= id_2;
    if (id_3) begin
      id_1 = id_3;
    end
  end
endmodule
