|HUCB2P0_TOP
I_reset => usb_121pll:U4_usb_pll.rst
I_reset => adc_pll:U5_adc_pll.rst
I_ref_clk => pll_conf:U0.I_clk
I_ref_clk => S_key_start_dclk.CLK
I_ref_clk => S_key_start_dcnt[0].CLK
I_ref_clk => S_key_start_dcnt[1].CLK
I_ref_clk => S_key_start_dcnt[2].CLK
I_ref_clk => S_key_start_dcnt[3].CLK
I_ref_clk => S_key_start_dcnt[4].CLK
I_ref_clk => S_key_start_dcnt[5].CLK
I_ref_clk => S_key_start_dcnt[6].CLK
I_ref_clk => S_key_start_dcnt[7].CLK
I_ref_clk => S_key_start_dcnt[8].CLK
I_ref_clk => S_key_start_dcnt[9].CLK
I_ref_clk => S_key_start_dcnt[10].CLK
I_ref_clk => S_key_start_dcnt[11].CLK
I_ref_clk => S_key_start_dcnt[12].CLK
I_ref_clk => S_key_start_dcnt[13].CLK
I_ref_clk => S_key_start_dcnt[14].CLK
I_ref_clk => S_key_start_dcnt[15].CLK
I_ref_clk => S_clk_4883.CLK
I_ref_clk => S_clk_4883_cnt[0].CLK
I_ref_clk => S_clk_4883_cnt[1].CLK
I_ref_clk => S_clk_4883_cnt[2].CLK
I_ref_clk => S_clk_4883_cnt[3].CLK
I_ref_clk => S_clk_4883_cnt[4].CLK
I_ref_clk => S_clk_4883_cnt[5].CLK
I_ref_clk => S_clk_4883_cnt[6].CLK
I_ref_clk => S_clk_4883_cnt[7].CLK
I_ref_clk => LED_HANDLE:U1_LED_HANDLE.I_26M_clk
I_ref_clk => usb_121pll:U4_usb_pll.refclk
DDR3_A0 << DDR3_A0.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A1 << DDR3_A1.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A2 << DDR3_A2.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A3 << DDR3_A3.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A4 << DDR3_A4.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A5 << DDR3_A5.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A6 << DDR3_A6.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A7 << DDR3_A7.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A8 << DDR3_A8.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A9 << DDR3_A9.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A10 << DDR3_A10.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A11 << DDR3_A11.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A12 << DDR3_A12.DB_MAX_OUTPUT_PORT_TYPE
DDR3_A13 << DDR3_A13.DB_MAX_OUTPUT_PORT_TYPE
DDR3_D0 <> <UNC>
DDR3_D1 <> <UNC>
DDR3_D2 <> <UNC>
DDR3_D3 <> <UNC>
DDR3_D4 <> <UNC>
DDR3_D5 <> <UNC>
DDR3_D6 <> <UNC>
DDR3_D7 <> <UNC>
DDR3_D8 <> <UNC>
DDR3_D9 <> <UNC>
DDR3_D10 <> <UNC>
DDR3_D11 <> <UNC>
DDR3_D12 <> <UNC>
DDR3_D13 <> <UNC>
DDR3_D14 <> <UNC>
DDR3_D15 <> <UNC>
DDR3_BA0 << DDR3_BA0.DB_MAX_OUTPUT_PORT_TYPE
DDR3_BA1 << DDR3_BA1.DB_MAX_OUTPUT_PORT_TYPE
DDR3_BA2 << DDR3_BA2.DB_MAX_OUTPUT_PORT_TYPE
DDR3_CAS[0] << DDR3_CAS[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_RAS[0] << DDR3_RAS[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_WE[0] << DDR3_WE[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_CLK[0] << DDR3_CLK[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_CLK_n[0] << DDR3_CLK_n[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_DQS0 <> <UNC>
DDR3_DQS0_n <> <UNC>
DDR3_DQS1 <> <UNC>
DDR3_DQS1_n <> <UNC>
DDR3_ODT[0] << DDR3_ODT[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_DML << DDR3_DML.DB_MAX_OUTPUT_PORT_TYPE
DDR3_CKE[0] << DDR3_CKE[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_DMU << DDR3_DMU.DB_MAX_OUTPUT_PORT_TYPE
DDR3_CS[0] << DDR3_CS[0].DB_MAX_OUTPUT_PORT_TYPE
DDR3_RST << DDR3_RST.DB_MAX_OUTPUT_PORT_TYPE
O_adca_sen << ADS58C48:U7_ADS58C48.O_adca_sen
I_adca_sd => ADS58C48:U7_ADS58C48.I_adca_sd
O_adca_sdata << ADS58C48:U7_ADS58C48.O_adca_sdata
O_adca_sclk << ADS58C48:U7_ADS58C48.O_adca_sclk
O_adca_rst << ADS58C48:U7_ADS58C48.O_adca_rst
O_adca_pdn << ADS58C48:U7_ADS58C48.O_adca_pdn
O_adca_snrb0 << ADS58C48:U7_ADS58C48.O_adca_snrb0
O_adca_snrb1 << ADS58C48:U7_ADS58C48.O_adca_snrb1
I_adca_oclk => ADS58C48:U7_ADS58C48.I_adca_oclk
I_adca_d[0] => ADS58C48:U7_ADS58C48.I_adca_d[0]
I_adca_d[1] => ADS58C48:U7_ADS58C48.I_adca_d[1]
I_adca_d[2] => ADS58C48:U7_ADS58C48.I_adca_d[2]
I_adca_d[3] => ADS58C48:U7_ADS58C48.I_adca_d[3]
I_adca_d[4] => ADS58C48:U7_ADS58C48.I_adca_d[4]
I_adca_d[5] => ADS58C48:U7_ADS58C48.I_adca_d[5]
I_adcb_d[0] => ADS58C48:U7_ADS58C48.I_adcb_d[0]
I_adcb_d[1] => ADS58C48:U7_ADS58C48.I_adcb_d[1]
I_adcb_d[2] => ADS58C48:U7_ADS58C48.I_adcb_d[2]
I_adcb_d[3] => ADS58C48:U7_ADS58C48.I_adcb_d[3]
I_adcb_d[4] => ADS58C48:U7_ADS58C48.I_adcb_d[4]
I_adcb_d[5] => ADS58C48:U7_ADS58C48.I_adcb_d[5]
I_adcc_d[0] => ADS58C48:U7_ADS58C48.I_adcc_d[0]
I_adcc_d[1] => ADS58C48:U7_ADS58C48.I_adcc_d[1]
I_adcc_d[2] => ADS58C48:U7_ADS58C48.I_adcc_d[2]
I_adcc_d[3] => ADS58C48:U7_ADS58C48.I_adcc_d[3]
I_adcc_d[4] => ADS58C48:U7_ADS58C48.I_adcc_d[4]
I_adcc_d[5] => ADS58C48:U7_ADS58C48.I_adcc_d[5]
I_adcd_d[0] => ADS58C48:U7_ADS58C48.I_adcd_d[0]
I_adcd_d[1] => ADS58C48:U7_ADS58C48.I_adcd_d[1]
I_adcd_d[2] => ADS58C48:U7_ADS58C48.I_adcd_d[2]
I_adcd_d[3] => ADS58C48:U7_ADS58C48.I_adcd_d[3]
I_adcd_d[4] => ADS58C48:U7_ADS58C48.I_adcd_d[4]
I_adcd_d[5] => ADS58C48:U7_ADS58C48.I_adcd_d[5]
I_adce_clk => AD9634:U5_AD9634.I_adce_clk
I_adce_d[0] => AD9634:U5_AD9634.I_adce_d[0]
I_adce_d[1] => AD9634:U5_AD9634.I_adce_d[1]
I_adce_d[2] => AD9634:U5_AD9634.I_adce_d[2]
I_adce_d[3] => AD9634:U5_AD9634.I_adce_d[3]
I_adce_d[4] => AD9634:U5_AD9634.I_adce_d[4]
I_adce_d[5] => AD9634:U5_AD9634.I_adce_d[5]
I_adce_or => AD9634:U5_AD9634.I_adce_or
O_adce_csb << AD9634:U5_AD9634.O_adce_csb
O_adce_sdio << AD9634:U5_AD9634.O_adce_sdio
O_adce_sclk << AD9634:U5_AD9634.O_adce_sclk
I_adcf_clk => adc_pll:U5_adc_pll.refclk
I_adcf_d[0] => frontend:U0_frontend.I_adc_d[0]
I_adcf_d[1] => frontend:U0_frontend.I_adc_d[1]
I_adcf_d[2] => frontend:U0_frontend.I_adc_d[2]
I_adcf_d[3] => frontend:U0_frontend.I_adc_d[3]
I_adcf_d[4] => frontend:U0_frontend.I_adc_d[4]
I_adcf_d[5] => frontend:U0_frontend.I_adc_d[5]
I_adcf_d[6] => frontend:U0_frontend.I_adc_d[6]
I_adcf_d[7] => frontend:U0_frontend.I_adc_d[7]
I_adcf_d[8] => frontend:U0_frontend.I_adc_d[8]
I_adcf_d[9] => frontend:U0_frontend.I_adc_d[9]
I_adcf_d[10] => frontend:U0_frontend.I_adc_d[10]
I_adcf_d[11] => frontend:U0_frontend.I_adc_d[11]
I_adcf_or => frontend:U0_frontend.I_adc_or
O_adcf_pwdn << <GND>
O_adcf_csb << <VCC>
O_adcf_sclk << <VCC>
O_adcf_sdio << <VCC>
O_adcf_reset << <VCC>
I_m_adc_d[0] => AD9235:U6_AD9235.I_m_adc_d[0]
I_m_adc_d[1] => AD9235:U6_AD9235.I_m_adc_d[1]
I_m_adc_d[2] => AD9235:U6_AD9235.I_m_adc_d[2]
I_m_adc_d[3] => AD9235:U6_AD9235.I_m_adc_d[3]
I_m_adc_d[4] => AD9235:U6_AD9235.I_m_adc_d[4]
I_m_adc_d[5] => AD9235:U6_AD9235.I_m_adc_d[5]
I_m_adc_d[6] => AD9235:U6_AD9235.I_m_adc_d[6]
I_m_adc_d[7] => AD9235:U6_AD9235.I_m_adc_d[7]
I_m_adc_d[8] => AD9235:U6_AD9235.I_m_adc_d[8]
I_m_adc_d[9] => AD9235:U6_AD9235.I_m_adc_d[9]
I_m_adc_d[10] => AD9235:U6_AD9235.I_m_adc_d[10]
I_m_adc_d[11] => AD9235:U6_AD9235.I_m_adc_d[11]
O_m_adc_clk << AD9235:U6_AD9235.O_m_adc_clk
I_m_adc_otr => AD9235:U6_AD9235.I_m_adc_otr
O_m_adc_pdwn << AD9235:U6_AD9235.O_m_adc_pdwn
O_pulse[0] << O_pulse[0].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[1] << O_pulse[1].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[2] << O_pulse[2].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[3] << O_pulse[3].DB_MAX_OUTPUT_PORT_TYPE
O_pulse_0pd << <GND>
O_pulse_1pd << <GND>
O_pulse_2pd << <VCC>
O_pulse_3pd << <VCC>
O_8220pulse[0] << pulse:U0_pulse.O_pulse[0]
O_8220pulse[1] << pulse:U0_pulse.O_pulse[1]
O_8220pulse[2] << pulse:U0_pulse.O_pulse[2]
O_8220pulse[3] << pulse:U0_pulse.O_pulse[3]
O_8020islpulse[0] << O_8020islpulse[0].DB_MAX_OUTPUT_PORT_TYPE
O_8020islpulse[1] << O_8020islpulse[1].DB_MAX_OUTPUT_PORT_TYPE
O_8020islpulse[2] << O_8020islpulse[2].DB_MAX_OUTPUT_PORT_TYPE
O_8020islpulse[3] << O_8020islpulse[3].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[0] << O_8020mdpulse[0].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[1] << O_8020mdpulse[1].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[2] << O_8020mdpulse[2].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[3] << O_8020mdpulse[3].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[4] << O_8020mdpulse[4].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[5] << O_8020mdpulse[5].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[6] << O_8020mdpulse[6].DB_MAX_OUTPUT_PORT_TYPE
O_8020mdpulse[7] << O_8020mdpulse[7].DB_MAX_OUTPUT_PORT_TYPE
O_pll_rst << pll_conf:U0.O_FPGA_ADC_reset
O_pll_sync << <VCC>
O_pll_sdio << pll_conf:U0.O_FPGA_ADC_d
O_pll_pd << <VCC>
O_pll_cs << pll_conf:U0.O_FPGA_ADC_en
O_pll_sclk << pll_conf:U0.O_FPGA_ADC_clk
I_pll_refmon => ~NO_FANOUT~
I_pll_ld => ~NO_FANOUT~
I_pll_status => ~NO_FANOUT~
I_pll_sdo => ~NO_FANOUT~
I_iotrig => ~NO_FANOUT~
I_ioenable => ~NO_FANOUT~
BEEP => ~NO_FANOUT~
DA_SYNC << p2s_dac:U8_p2s_dac.ld
DA_SCLK << S_clk_4883.DB_MAX_OUTPUT_PORT_TYPE
DA_DIN << p2s_dac:U8_p2s_dac.s_data
FPGA_IO0 => ~NO_FANOUT~
FPGA_IO1 => ~NO_FANOUT~
SRAM_WE => ~NO_FANOUT~
SRAM_OE => ~NO_FANOUT~
SRAM_CLK => ~NO_FANOUT~
SRAM_ADV => ~NO_FANOUT~
SRAM_CRE => ~NO_FANOUT~
SRAM_LB => ~NO_FANOUT~
SRAM_UB => ~NO_FANOUT~
O_swi_dir << <VCC>
O_swi_oe << <GND>
I_swi0 => ~NO_FANOUT~
I_swi1 => ~NO_FANOUT~
I_swi2 => ~NO_FANOUT~
I_swi3 => ~NO_FANOUT~
I_swi4 => ~NO_FANOUT~
PCIE_SMCLK => ~NO_FANOUT~
PCIE_SMDAT => ~NO_FANOUT~
PCIE_WAKE => ~NO_FANOUT~
PCIE_PERST => ~NO_FANOUT~
DAC_SLEEP => ~NO_FANOUT~
DAC_GD0 => ~NO_FANOUT~
DAC_GD1 => ~NO_FANOUT~
DAC_GD2 => ~NO_FANOUT~
DAC_GD3 => ~NO_FANOUT~
DAC_GD4 => ~NO_FANOUT~
DAC_GD5 => ~NO_FANOUT~
DAC_GD6 => ~NO_FANOUT~
DAC_GD7 => ~NO_FANOUT~
SRAM_D0 => ~NO_FANOUT~
SRAM_D1 => ~NO_FANOUT~
SRAM_D2 => ~NO_FANOUT~
SRAM_D3 => ~NO_FANOUT~
SRAM_D4 => ~NO_FANOUT~
SRAM_D5 => ~NO_FANOUT~
SRAM_D6 => ~NO_FANOUT~
SRAM_D7 => ~NO_FANOUT~
SRAM_D8 => ~NO_FANOUT~
SRAM_D9 => ~NO_FANOUT~
SRAM_D10 => ~NO_FANOUT~
SRAM_D11 => ~NO_FANOUT~
SRAM_D12 => ~NO_FANOUT~
SRAM_D13 => ~NO_FANOUT~
SRAM_D14 => ~NO_FANOUT~
SRAM_D15 => ~NO_FANOUT~
SRAM_A0 => ~NO_FANOUT~
SRAM_A1 => ~NO_FANOUT~
SRAM_A2 => ~NO_FANOUT~
SRAM_A3 => ~NO_FANOUT~
SRAM_A4 => ~NO_FANOUT~
SRAM_A5 => ~NO_FANOUT~
SRAM_A6 => ~NO_FANOUT~
SRAM_A7 => ~NO_FANOUT~
SRAM_A8 => ~NO_FANOUT~
SRAM_A9 => ~NO_FANOUT~
SRAM_A10 => ~NO_FANOUT~
SRAM_A11 => ~NO_FANOUT~
SRAM_A12 => ~NO_FANOUT~
SRAM_A13 => ~NO_FANOUT~
SRAM_A14 => ~NO_FANOUT~
SRAM_A15 => ~NO_FANOUT~
SRAM_A16 => ~NO_FANOUT~
SRAM_A17 => ~NO_FANOUT~
SRAM_A18 => ~NO_FANOUT~
SRAM_A19 => ~NO_FANOUT~
SRAM_A20 => ~NO_FANOUT~
SRAM_A21 => ~NO_FANOUT~
SRAM_WAIT => ~NO_FANOUT~
SRAM_CE => ~NO_FANOUT~
O_usb_pclk << usb_121pll:U4_usb_pll.outclk_1
I_usb_flga => usb_top:U33_usbcore.I_usb_flga
I_usb_flgb => usb_top:U33_usbcore.I_usb_flgb
O_usb_cs << usb_top:U33_usbcore.O_usb_cs
O_usb_wr << usb_top:U33_usbcore.O_usb_wr
O_usb_rd << usb_top:U33_usbcore.O_usb_rd
O_usb_oe << usb_top:U33_usbcore.O_usb_oe
O_usb_a0 << usb_top:U33_usbcore.O_usb_a0
O_usb_a1 << usb_top:U33_usbcore.O_usb_a1
O_usb_pkt << usb_top:U33_usbcore.O_usb_pkt
O_usb_int << O_usb_int.DB_MAX_OUTPUT_PORT_TYPE
O_usb_reset << usb_top:U33_usbcore.O_usb_reset
IO_usb_dq[0] <> usb_top:U33_usbcore.IO_usb_dq[0]
IO_usb_dq[1] <> usb_top:U33_usbcore.IO_usb_dq[1]
IO_usb_dq[2] <> usb_top:U33_usbcore.IO_usb_dq[2]
IO_usb_dq[3] <> usb_top:U33_usbcore.IO_usb_dq[3]
IO_usb_dq[4] <> usb_top:U33_usbcore.IO_usb_dq[4]
IO_usb_dq[5] <> usb_top:U33_usbcore.IO_usb_dq[5]
IO_usb_dq[6] <> usb_top:U33_usbcore.IO_usb_dq[6]
IO_usb_dq[7] <> usb_top:U33_usbcore.IO_usb_dq[7]
IO_usb_dq[8] <> usb_top:U33_usbcore.IO_usb_dq[8]
IO_usb_dq[9] <> usb_top:U33_usbcore.IO_usb_dq[9]
IO_usb_dq[10] <> usb_top:U33_usbcore.IO_usb_dq[10]
IO_usb_dq[11] <> usb_top:U33_usbcore.IO_usb_dq[11]
IO_usb_dq[12] <> usb_top:U33_usbcore.IO_usb_dq[12]
IO_usb_dq[13] <> usb_top:U33_usbcore.IO_usb_dq[13]
IO_usb_dq[14] <> usb_top:U33_usbcore.IO_usb_dq[14]
IO_usb_dq[15] <> usb_top:U33_usbcore.IO_usb_dq[15]
IO_usb_dq[16] <> usb_top:U33_usbcore.IO_usb_dq[16]
IO_usb_dq[17] <> usb_top:U33_usbcore.IO_usb_dq[17]
IO_usb_dq[18] <> usb_top:U33_usbcore.IO_usb_dq[18]
IO_usb_dq[19] <> usb_top:U33_usbcore.IO_usb_dq[19]
IO_usb_dq[20] <> usb_top:U33_usbcore.IO_usb_dq[20]
IO_usb_dq[21] <> usb_top:U33_usbcore.IO_usb_dq[21]
IO_usb_dq[22] <> usb_top:U33_usbcore.IO_usb_dq[22]
IO_usb_dq[23] <> usb_top:U33_usbcore.IO_usb_dq[23]
IO_usb_dq[24] <> usb_top:U33_usbcore.IO_usb_dq[24]
IO_usb_dq[25] <> usb_top:U33_usbcore.IO_usb_dq[25]
IO_usb_dq[26] <> usb_top:U33_usbcore.IO_usb_dq[26]
IO_usb_dq[27] <> usb_top:U33_usbcore.IO_usb_dq[27]
IO_usb_dq[28] <> usb_top:U33_usbcore.IO_usb_dq[28]
IO_usb_dq[29] <> usb_top:U33_usbcore.IO_usb_dq[29]
IO_usb_dq[30] <> usb_top:U33_usbcore.IO_usb_dq[30]
IO_usb_dq[31] <> usb_top:U33_usbcore.IO_usb_dq[31]
O_usb_uart_rxd << usb_top:U33_usbcore.O_usb_uart_txd
I_usb_uart_rts => ~NO_FANOUT~
I_usb_uart_txd => usb_top:U33_usbcore.I_usb_uart_rxd
O_usb_uart_cts << O_usb_uart_cts.DB_MAX_OUTPUT_PORT_TYPE
USB_CTL6 => ~NO_FANOUT~
USB_CTL8 => ~NO_FANOUT~
USB_CTL9 => ~NO_FANOUT~
USB_CTL10 => ~NO_FANOUT~
O_usb_clk << O_usb_clk.DB_MAX_OUTPUT_PORT_TYPE
O_usb_i2s[0] << O_usb_i2s[0].DB_MAX_OUTPUT_PORT_TYPE
O_usb_i2s[1] << O_usb_i2s[1].DB_MAX_OUTPUT_PORT_TYPE
O_usb_i2s[2] << O_usb_i2s[2].DB_MAX_OUTPUT_PORT_TYPE
O_usb_i2s[3] << O_usb_i2s[3].DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[0] << comb.DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[1] << O_usb_gpio[1].DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[2] << O_usb_gpio[2].DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[3] << O_usb_gpio[3].DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[4] << O_usb_gpio[4].DB_MAX_OUTPUT_PORT_TYPE
O_usb_gpio[5] << O_usb_gpio[5].DB_MAX_OUTPUT_PORT_TYPE
USB_CLKIN => ~NO_FANOUT~
DAC_GCLK => ~NO_FANOUT~
KEYIN0 => S_key_start_temp1.DATAIN
O_led[0] << S_motor_start_delay.DB_MAX_OUTPUT_PORT_TYPE
O_led[1] << S_motor_start_delay.DB_MAX_OUTPUT_PORT_TYPE
O_led[2] << S_motor_start_delay.DB_MAX_OUTPUT_PORT_TYPE
O_led[3] << S_motor_start_delay.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|pll_conf:U0
I_clk => pll_intf:U0.I_clk
I_clk => s_delay_symbol.CLK
I_clk => s_delay_cn[0].CLK
I_clk => s_delay_cn[1].CLK
I_clk => s_delay_cn[2].CLK
I_clk => s_delay_cn[3].CLK
I_clk => s_delay_cn[4].CLK
I_clk => s_delay_cn[5].CLK
I_clk => s_delay_cn[6].CLK
I_clk => s_delay_cn[7].CLK
I_clk => s_delay_cn[8].CLK
I_clk => s_delay_cn[9].CLK
I_clk => s_delay_cn[10].CLK
I_clk => s_delay_cn[11].CLK
I_clk => s_delay_cn[12].CLK
I_clk => s_delay_cn[13].CLK
I_clk => s_delay_cn[14].CLK
I_clk => s_delay_cn[15].CLK
I_clk => s_delay_cn[16].CLK
I_clk => s_delay_cn[17].CLK
I_clk => s_delay_cn[18].CLK
I_clk => s_delay_cn[19].CLK
I_clk => s_delay_cn[20].CLK
I_clk => s_delay_cn[21].CLK
I_clk => s_delay_cn[22].CLK
I_clk => s_delay_cn[23].CLK
I_clk => s_delay_cn[24].CLK
I_clk => s_delay_cn[25].CLK
I_clk => s_delay_cn[26].CLK
I_clk => s_delay_cn[27].CLK
I_clk => s_delay_cn[28].CLK
I_clk => s_delay_cn[29].CLK
I_clk => s_delay_cn[30].CLK
I_clk => s_delay_cn[31].CLK
I_clk => S_data_finish.CLK
I_clk => S_data_start.CLK
I_clk => S_adc_cnt[0].CLK
I_clk => S_adc_cnt[1].CLK
I_clk => S_adc_cnt[2].CLK
I_clk => S_adc_cnt[3].CLK
I_clk => S_adc_cnt[4].CLK
I_clk => S_ADC_ready_4buf.CLK
I_clk => S_ADC_ready_3buf.CLK
I_clk => S_ADC_ready_2buf.CLK
I_clk => S_ADC_ready_1buf.CLK
I_clk => S_ADC_trig.CLK
I_clk => S_ADC_data[0].CLK
I_clk => S_ADC_data[1].CLK
I_clk => S_ADC_data[2].CLK
I_clk => S_ADC_data[3].CLK
I_clk => S_ADC_data[4].CLK
I_clk => S_ADC_data[5].CLK
I_clk => S_ADC_data[6].CLK
I_clk => S_ADC_data[7].CLK
I_clk => S_ADC_data[8].CLK
I_clk => S_ADC_data[9].CLK
I_clk => S_ADC_data[10].CLK
I_clk => S_ADC_data[11].CLK
I_clk => S_ADC_data[12].CLK
I_clk => S_ADC_data[13].CLK
I_clk => S_ADC_data[14].CLK
I_clk => S_ADC_data[15].CLK
I_clk => S_ADC_data[16].CLK
I_clk => S_ADC_data[17].CLK
I_clk => S_ADC_data[18].CLK
I_clk => S_ADC_data[19].CLK
I_clk => S_ADC_data[20].CLK
I_clk => S_ADC_data[21].CLK
I_clk => S_ADC_data[22].CLK
I_clk => S_ADC_data[23].CLK
I_reset_n => pll_intf:U0.I_reset_n
I_reset_n => s_delay_symbol.ACLR
I_reset_n => s_delay_cn[0].ACLR
I_reset_n => s_delay_cn[1].ACLR
I_reset_n => s_delay_cn[2].ACLR
I_reset_n => s_delay_cn[3].ACLR
I_reset_n => s_delay_cn[4].ACLR
I_reset_n => s_delay_cn[5].ACLR
I_reset_n => s_delay_cn[6].ACLR
I_reset_n => s_delay_cn[7].ACLR
I_reset_n => s_delay_cn[8].ACLR
I_reset_n => s_delay_cn[9].ACLR
I_reset_n => s_delay_cn[10].ACLR
I_reset_n => s_delay_cn[11].ACLR
I_reset_n => s_delay_cn[12].ACLR
I_reset_n => s_delay_cn[13].ACLR
I_reset_n => s_delay_cn[14].ACLR
I_reset_n => s_delay_cn[15].ACLR
I_reset_n => s_delay_cn[16].ACLR
I_reset_n => s_delay_cn[17].ACLR
I_reset_n => s_delay_cn[18].ACLR
I_reset_n => s_delay_cn[19].ACLR
I_reset_n => s_delay_cn[20].ACLR
I_reset_n => s_delay_cn[21].ACLR
I_reset_n => s_delay_cn[22].ACLR
I_reset_n => s_delay_cn[23].ACLR
I_reset_n => s_delay_cn[24].ACLR
I_reset_n => s_delay_cn[25].ACLR
I_reset_n => s_delay_cn[26].ACLR
I_reset_n => s_delay_cn[27].ACLR
I_reset_n => s_delay_cn[28].ACLR
I_reset_n => s_delay_cn[29].ACLR
I_reset_n => s_delay_cn[30].ACLR
I_reset_n => s_delay_cn[31].ACLR
I_reset_n => S_data_finish.ACLR
I_reset_n => S_data_start.ACLR
I_reset_n => S_adc_cnt[0].PRESET
I_reset_n => S_adc_cnt[1].PRESET
I_reset_n => S_adc_cnt[2].PRESET
I_reset_n => S_adc_cnt[3].PRESET
I_reset_n => S_adc_cnt[4].PRESET
I_reset_n => S_ADC_ready_4buf.ACLR
I_reset_n => S_ADC_ready_3buf.ACLR
I_reset_n => S_ADC_ready_2buf.ACLR
I_reset_n => S_ADC_ready_1buf.ACLR
I_reset_n => S_ADC_trig.ACLR
I_reset_n => S_ADC_data[0].ACLR
I_reset_n => S_ADC_data[1].ACLR
I_reset_n => S_ADC_data[2].ACLR
I_reset_n => S_ADC_data[3].ACLR
I_reset_n => S_ADC_data[4].ACLR
I_reset_n => S_ADC_data[5].ACLR
I_reset_n => S_ADC_data[6].ACLR
I_reset_n => S_ADC_data[7].ACLR
I_reset_n => S_ADC_data[8].ACLR
I_reset_n => S_ADC_data[9].ACLR
I_reset_n => S_ADC_data[10].ACLR
I_reset_n => S_ADC_data[11].ACLR
I_reset_n => S_ADC_data[12].ACLR
I_reset_n => S_ADC_data[13].ACLR
I_reset_n => S_ADC_data[14].ACLR
I_reset_n => S_ADC_data[15].ACLR
I_reset_n => S_ADC_data[16].ACLR
I_reset_n => S_ADC_data[17].ACLR
I_reset_n => S_ADC_data[18].ACLR
I_reset_n => S_ADC_data[19].ACLR
I_reset_n => S_ADC_data[20].ACLR
I_reset_n => S_ADC_data[21].ACLR
I_reset_n => S_ADC_data[22].ACLR
I_reset_n => S_ADC_data[23].ACLR
O_ADC_ready <= pll_intf:U0.O_ADC_ready
O_FPGA_ADC_d <= pll_intf:U0.O_FPGA_ADC_d
O_FPGA_ADC_clk <= pll_intf:U0.O_FPGA_ADC_clk
O_FPGA_ADC_en <= pll_intf:U0.O_FPGA_ADC_en
O_FPGA_ADC_reset <= pll_intf:U0.O_FPGA_ADC_reset


|HUCB2P0_TOP|pll_conf:U0|pll_intf:U0
I_clk => S_reset_cnt[0].CLK
I_clk => S_reset_cnt[1].CLK
I_clk => S_reset_cnt[2].CLK
I_clk => S_reset_cnt[3].CLK
I_clk => S_reset_cnt[4].CLK
I_clk => S_reset_cnt[5].CLK
I_clk => S_reset_cnt[6].CLK
I_clk => S_reset_cnt[7].CLK
I_clk => S_reset_cnt[8].CLK
I_clk => S_reset_cnt[9].CLK
I_clk => S_reset_cnt[10].CLK
I_clk => S_reset_cnt[11].CLK
I_clk => S_reset_cnt[12].CLK
I_clk => S_reset_cnt[13].CLK
I_clk => S_reset_cnt[14].CLK
I_clk => S_reset_cnt[15].CLK
I_clk => S_FPGA_ADC_reset.CLK
I_clk => S_FPGA_ADC_clk.CLK
I_clk => O_FPGA_ADC_d~reg0.CLK
I_clk => S_ready_timeout[0].CLK
I_clk => S_ready_timeout[1].CLK
I_clk => S_ready_timeout[2].CLK
I_clk => S_ready_timeout[3].CLK
I_clk => S_ready_timeout[4].CLK
I_clk => S_ready_timeout[5].CLK
I_clk => S_ready_timeout[6].CLK
I_clk => S_ready_timeout[7].CLK
I_clk => S_ready_timeout[8].CLK
I_clk => S_ready_timeout[9].CLK
I_clk => S_ready_timeout[10].CLK
I_clk => S_ready_timeout[11].CLK
I_clk => S_adc_ready.CLK
I_clk => S_FPGA_ADC_en.CLK
I_clk => S_adc_cn[0].CLK
I_clk => S_adc_cn[1].CLK
I_clk => S_adc_cn[2].CLK
I_clk => S_adc_cn[3].CLK
I_clk => S_adc_cn[4].CLK
I_clk => S_adcclk_cn[0].CLK
I_clk => S_adcclk_cn[1].CLK
I_clk => S_adcclk_cn[2].CLK
I_clk => S_adcclk_cn[3].CLK
I_clk => S_ADC_data[0].CLK
I_clk => S_ADC_data[1].CLK
I_clk => S_ADC_data[2].CLK
I_clk => S_ADC_data[3].CLK
I_clk => S_ADC_data[4].CLK
I_clk => S_ADC_data[5].CLK
I_clk => S_ADC_data[6].CLK
I_clk => S_ADC_data[7].CLK
I_clk => S_ADC_data[8].CLK
I_clk => S_ADC_data[9].CLK
I_clk => S_ADC_data[10].CLK
I_clk => S_ADC_data[11].CLK
I_clk => S_ADC_data[12].CLK
I_clk => S_ADC_data[13].CLK
I_clk => S_ADC_data[14].CLK
I_clk => S_ADC_data[15].CLK
I_clk => S_ADC_data[16].CLK
I_clk => S_ADC_data[17].CLK
I_clk => S_ADC_data[18].CLK
I_clk => S_ADC_data[19].CLK
I_clk => S_ADC_data[20].CLK
I_clk => S_ADC_data[21].CLK
I_clk => S_ADC_data[22].CLK
I_clk => S_ADC_data[23].CLK
I_clk => S_adc_flag.CLK
I_clk => S_trig_2buf.CLK
I_clk => S_trig_1buf.CLK
I_reset_n => S_FPGA_ADC_en.PRESET
I_reset_n => S_adc_cn[0].ACLR
I_reset_n => S_adc_cn[1].ACLR
I_reset_n => S_adc_cn[2].ACLR
I_reset_n => S_adc_cn[3].ACLR
I_reset_n => S_adc_cn[4].ACLR
I_reset_n => S_adcclk_cn[0].ACLR
I_reset_n => S_adcclk_cn[1].ACLR
I_reset_n => S_adcclk_cn[2].ACLR
I_reset_n => S_adcclk_cn[3].ACLR
I_reset_n => S_ADC_data[0].ACLR
I_reset_n => S_ADC_data[1].ACLR
I_reset_n => S_ADC_data[2].ACLR
I_reset_n => S_ADC_data[3].ACLR
I_reset_n => S_ADC_data[4].ACLR
I_reset_n => S_ADC_data[5].ACLR
I_reset_n => S_ADC_data[6].ACLR
I_reset_n => S_ADC_data[7].ACLR
I_reset_n => S_ADC_data[8].ACLR
I_reset_n => S_ADC_data[9].ACLR
I_reset_n => S_ADC_data[10].ACLR
I_reset_n => S_ADC_data[11].ACLR
I_reset_n => S_ADC_data[12].ACLR
I_reset_n => S_ADC_data[13].ACLR
I_reset_n => S_ADC_data[14].ACLR
I_reset_n => S_ADC_data[15].ACLR
I_reset_n => S_ADC_data[16].ACLR
I_reset_n => S_ADC_data[17].ACLR
I_reset_n => S_ADC_data[18].ACLR
I_reset_n => S_ADC_data[19].ACLR
I_reset_n => S_ADC_data[20].ACLR
I_reset_n => S_ADC_data[21].ACLR
I_reset_n => S_ADC_data[22].ACLR
I_reset_n => S_ADC_data[23].ACLR
I_reset_n => S_adc_flag.ACLR
I_reset_n => S_trig_2buf.ACLR
I_reset_n => S_trig_1buf.ACLR
I_reset_n => S_FPGA_ADC_clk.ACLR
I_reset_n => O_FPGA_ADC_d~reg0.ACLR
I_reset_n => S_reset_cnt[0].ACLR
I_reset_n => S_reset_cnt[1].ACLR
I_reset_n => S_reset_cnt[2].ACLR
I_reset_n => S_reset_cnt[3].ACLR
I_reset_n => S_reset_cnt[4].ACLR
I_reset_n => S_reset_cnt[5].ACLR
I_reset_n => S_reset_cnt[6].ACLR
I_reset_n => S_reset_cnt[7].ACLR
I_reset_n => S_reset_cnt[8].ACLR
I_reset_n => S_reset_cnt[9].ACLR
I_reset_n => S_reset_cnt[10].ACLR
I_reset_n => S_reset_cnt[11].ACLR
I_reset_n => S_reset_cnt[12].ACLR
I_reset_n => S_reset_cnt[13].ACLR
I_reset_n => S_reset_cnt[14].ACLR
I_reset_n => S_reset_cnt[15].ACLR
I_reset_n => S_FPGA_ADC_reset.PRESET
I_reset_n => S_ready_timeout[0].ACLR
I_reset_n => S_ready_timeout[1].ACLR
I_reset_n => S_ready_timeout[2].ACLR
I_reset_n => S_ready_timeout[3].ACLR
I_reset_n => S_ready_timeout[4].ACLR
I_reset_n => S_ready_timeout[5].ACLR
I_reset_n => S_ready_timeout[6].ACLR
I_reset_n => S_ready_timeout[7].ACLR
I_reset_n => S_ready_timeout[8].ACLR
I_reset_n => S_ready_timeout[9].ACLR
I_reset_n => S_ready_timeout[10].ACLR
I_reset_n => S_ready_timeout[11].ACLR
I_reset_n => S_adc_ready.PRESET
I_ADC_data[0] => Equal4.IN47
I_ADC_data[0] => S_ADC_data[0].DATAIN
I_ADC_data[1] => S_ADC_data.DATAB
I_ADC_data[1] => Equal4.IN46
I_ADC_data[2] => S_ADC_data.DATAB
I_ADC_data[2] => Equal4.IN45
I_ADC_data[3] => S_ADC_data.DATAB
I_ADC_data[3] => Equal4.IN44
I_ADC_data[4] => S_ADC_data.DATAB
I_ADC_data[4] => Equal4.IN43
I_ADC_data[5] => S_ADC_data.DATAB
I_ADC_data[5] => Equal4.IN42
I_ADC_data[6] => S_ADC_data.DATAB
I_ADC_data[6] => Equal4.IN41
I_ADC_data[7] => S_ADC_data.DATAB
I_ADC_data[7] => Equal4.IN40
I_ADC_data[8] => S_ADC_data.DATAB
I_ADC_data[8] => Equal4.IN39
I_ADC_data[9] => S_ADC_data.DATAB
I_ADC_data[9] => Equal4.IN38
I_ADC_data[10] => S_ADC_data.DATAB
I_ADC_data[10] => Equal4.IN37
I_ADC_data[11] => S_ADC_data.DATAB
I_ADC_data[11] => Equal4.IN36
I_ADC_data[12] => S_ADC_data.DATAB
I_ADC_data[12] => Equal4.IN35
I_ADC_data[13] => S_ADC_data.DATAB
I_ADC_data[13] => Equal4.IN34
I_ADC_data[14] => S_ADC_data.DATAB
I_ADC_data[14] => Equal4.IN33
I_ADC_data[15] => S_ADC_data.DATAB
I_ADC_data[15] => Equal4.IN32
I_ADC_data[16] => S_ADC_data.DATAB
I_ADC_data[16] => Equal4.IN31
I_ADC_data[17] => S_ADC_data.DATAB
I_ADC_data[17] => Equal4.IN30
I_ADC_data[18] => S_ADC_data.DATAB
I_ADC_data[18] => Equal4.IN29
I_ADC_data[19] => S_ADC_data.DATAB
I_ADC_data[19] => Equal4.IN28
I_ADC_data[20] => S_ADC_data.DATAB
I_ADC_data[20] => Equal4.IN27
I_ADC_data[21] => S_ADC_data.DATAB
I_ADC_data[21] => Equal4.IN26
I_ADC_data[22] => S_ADC_data.DATAB
I_ADC_data[22] => Equal4.IN25
I_ADC_data[23] => S_ADC_data.DATAB
I_ADC_data[23] => Equal4.IN24
O_ADC_ready <= O_ADC_ready.DB_MAX_OUTPUT_PORT_TYPE
I_ADC_trig => S_trig_1buf.DATAIN
O_FPGA_ADC_d <= O_FPGA_ADC_d~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_FPGA_ADC_clk <= S_FPGA_ADC_clk.DB_MAX_OUTPUT_PORT_TYPE
O_FPGA_ADC_en <= S_FPGA_ADC_en.DB_MAX_OUTPUT_PORT_TYPE
O_FPGA_ADC_reset <= S_FPGA_ADC_reset.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|LED_HANDLE:U1_LED_HANDLE
I_26M_clk => S_fpga_led1.CLK
I_26M_clk => S_fpga_led0.CLK
I_26M_clk => S_fpga_led3.CLK
I_26M_clk => S_fpga_led2.CLK
I_26M_clk => S_time_tick.CLK
I_26M_clk => S_case_cnt[0].CLK
I_26M_clk => S_case_cnt[1].CLK
I_26M_clk => S_case_cnt[2].CLK
I_26M_clk => S_case_cnt[3].CLK
I_26M_clk => S_case_cnt[4].CLK
I_26M_clk => S_case_cnt[5].CLK
I_26M_clk => S_case_cnt[6].CLK
I_26M_clk => S_case_cnt[7].CLK
I_26M_clk => S_case_cnt[8].CLK
I_26M_clk => S_case_cnt[9].CLK
I_26M_clk => S_case_cnt[10].CLK
I_26M_clk => S_case_cnt[11].CLK
I_26M_clk => S_case_cnt[12].CLK
I_26M_clk => S_case_cnt[13].CLK
I_26M_clk => S_case_cnt[14].CLK
I_26M_clk => S_case_cnt[15].CLK
I_26M_clk => S_case_cnt[16].CLK
I_26M_clk => S_case_cnt[17].CLK
I_26M_clk => S_case_cnt[18].CLK
I_26M_clk => S_case_cnt[19].CLK
I_26M_clk => S_case_cnt[20].CLK
I_26M_clk => S_case_cnt[21].CLK
I_26M_clk => S_case_cnt[22].CLK
I_26M_clk => S_case_cnt[23].CLK
I_26M_clk => S_case[0].CLK
I_26M_clk => S_case[1].CLK
I_26M_clk => S_case[2].CLK
I_reset_n => S_time_tick.ACLR
I_reset_n => S_case_cnt[0].ACLR
I_reset_n => S_case_cnt[1].ACLR
I_reset_n => S_case_cnt[2].ACLR
I_reset_n => S_case_cnt[3].ACLR
I_reset_n => S_case_cnt[4].ACLR
I_reset_n => S_case_cnt[5].ACLR
I_reset_n => S_case_cnt[6].ACLR
I_reset_n => S_case_cnt[7].ACLR
I_reset_n => S_case_cnt[8].ACLR
I_reset_n => S_case_cnt[9].ACLR
I_reset_n => S_case_cnt[10].ACLR
I_reset_n => S_case_cnt[11].ACLR
I_reset_n => S_case_cnt[12].ACLR
I_reset_n => S_case_cnt[13].ACLR
I_reset_n => S_case_cnt[14].ACLR
I_reset_n => S_case_cnt[15].ACLR
I_reset_n => S_case_cnt[16].ACLR
I_reset_n => S_case_cnt[17].ACLR
I_reset_n => S_case_cnt[18].ACLR
I_reset_n => S_case_cnt[19].ACLR
I_reset_n => S_case_cnt[20].ACLR
I_reset_n => S_case_cnt[21].ACLR
I_reset_n => S_case_cnt[22].ACLR
I_reset_n => S_case_cnt[23].ACLR
I_reset_n => S_case[0].ACLR
I_reset_n => S_case[1].ACLR
I_reset_n => S_case[2].ACLR
I_reset_n => S_fpga_led1.PRESET
I_reset_n => S_fpga_led0.PRESET
I_reset_n => S_fpga_led3.PRESET
I_reset_n => S_fpga_led2.PRESET
I_led_dis[0] => ~NO_FANOUT~
I_led_dis[1] => ~NO_FANOUT~
I_led_dis[2] => ~NO_FANOUT~
I_led_dis[3] => ~NO_FANOUT~
I_adc_dis => S_fpga_led2.OUTPUTSELECT
I_fifo_full => S_fpga_led3.OUTPUTSELECT
O_fpga_led0 <= S_fpga_led0.DB_MAX_OUTPUT_PORT_TYPE
O_fpga_led1 <= S_fpga_led1.DB_MAX_OUTPUT_PORT_TYPE
O_fpga_led2 <= S_fpga_led2.DB_MAX_OUTPUT_PORT_TYPE
O_fpga_led3 <= S_fpga_led3.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|pulse:U0_pulse
I_clk => s_pulse_buf.CLK
I_clk => s_pulse[0].CLK
I_clk => s_pulse[1].CLK
I_clk => s_pulse[2].CLK
I_clk => S_cnt[0].CLK
I_clk => S_cnt[1].CLK
I_clk => S_cnt[2].CLK
I_clk => S_cnt[3].CLK
I_clk => S_cnt[4].CLK
I_clk => S_cnt[5].CLK
I_clk => S_cnt[6].CLK
I_clk => S_cnt[7].CLK
I_clk => s_case[0].CLK
I_clk => s_case[1].CLK
I_reset_n => s_pulse_buf.ACLR
I_reset_n => s_pulse[0].ACLR
I_reset_n => s_pulse[1].PRESET
I_reset_n => s_pulse[2].ACLR
I_reset_n => S_cnt[0].ACLR
I_reset_n => S_cnt[1].ACLR
I_reset_n => S_cnt[2].ACLR
I_reset_n => S_cnt[3].ACLR
I_reset_n => S_cnt[4].ACLR
I_reset_n => S_cnt[5].ACLR
I_reset_n => S_cnt[6].ACLR
I_reset_n => S_cnt[7].ACLR
I_reset_n => s_case[0].ACLR
I_reset_n => s_case[1].ACLR
I_pulse_trig => process_0.IN1
I_pulse_trig => s_pulse_buf.DATAIN
O_pulse[0] <= s_pulse[0].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[1] <= s_pulse[1].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[2] <= s_pulse[2].DB_MAX_OUTPUT_PORT_TYPE
O_pulse[3] <= <GND>


|HUCB2P0_TOP|usb_121pll:U4_usb_pll
refclk => usb_121pll_0002:usb_121pll_inst.refclk
rst => usb_121pll_0002:usb_121pll_inst.rst
outclk_0 <= usb_121pll_0002:usb_121pll_inst.outclk_0
outclk_1 <= usb_121pll_0002:usb_121pll_inst.outclk_1
locked <= usb_121pll_0002:usb_121pll_inst.locked


|HUCB2P0_TOP|usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|HUCB2P0_TOP|usb_121pll:U4_usb_pll|usb_121pll_0002:usb_121pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|HUCB2P0_TOP|adc_pll:U5_adc_pll
refclk => adc_pll_0002:adc_pll_inst.refclk
rst => adc_pll_0002:adc_pll_inst.rst
outclk_0 <= adc_pll_0002:adc_pll_inst.outclk_0
outclk_1 <= adc_pll_0002:adc_pll_inst.outclk_1


|HUCB2P0_TOP|adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|HUCB2P0_TOP|adc_pll:U5_adc_pll|adc_pll_0002:adc_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
zdbfbclk <> <GND>


|HUCB2P0_TOP|frontend:U0_frontend
I_reset_n => S_line_delay[0].ACLR
I_reset_n => S_line_delay[1].ACLR
I_reset_n => S_line_delay[2].ACLR
I_reset_n => S_line_delay[3].ACLR
I_reset_n => S_line_delay[4].ACLR
I_reset_n => S_line_delay[5].ACLR
I_reset_n => S_line_delay[6].ACLR
I_reset_n => S_line_delay[7].ACLR
I_reset_n => S_line_delay[8].ACLR
I_reset_n => S_line_delay[9].ACLR
I_reset_n => S_line_delay[10].ACLR
I_reset_n => S_line_delay[11].ACLR
I_reset_n => S_line_delay[12].ACLR
I_reset_n => S_line_delay[13].ACLR
I_reset_n => S_line_delay[14].ACLR
I_reset_n => S_line_delay[15].ACLR
I_reset_n => S_line_delay[16].ACLR
I_reset_n => S_line_delay[17].ACLR
I_reset_n => S_line_delay[18].ACLR
I_reset_n => S_line_delay[19].ACLR
I_reset_n => S_line_num[0].ACLR
I_reset_n => S_line_num[1].ACLR
I_reset_n => S_line_num[2].ACLR
I_reset_n => S_line_num[3].ACLR
I_reset_n => S_line_num[4].ACLR
I_reset_n => S_line_num[5].ACLR
I_reset_n => S_line_num[6].ACLR
I_reset_n => S_line_num[7].ACLR
I_reset_n => S_line_num[8].ACLR
I_reset_n => S_line_num[9].ACLR
I_reset_n => S_delay_cnt[0].ACLR
I_reset_n => S_delay_cnt[1].ACLR
I_reset_n => S_delay_cnt[2].ACLR
I_reset_n => S_delay_cnt[3].ACLR
I_reset_n => S_delay_cnt[4].ACLR
I_reset_n => S_delay_cnt[5].ACLR
I_reset_n => S_delay_cnt[6].ACLR
I_reset_n => S_delay_cnt[7].ACLR
I_reset_n => S_delay_cnt[8].ACLR
I_reset_n => S_delay_cnt[9].ACLR
I_reset_n => S_delay_cnt[10].ACLR
I_reset_n => S_delay_cnt[11].ACLR
I_reset_n => S_delay_cnt[12].ACLR
I_reset_n => S_delay_cnt[13].ACLR
I_reset_n => S_delay_cnt[14].ACLR
I_reset_n => S_delay_cnt[15].ACLR
I_reset_n => S_delay_cnt[16].ACLR
I_reset_n => S_delay_cnt[17].ACLR
I_reset_n => S_delay_cnt[18].ACLR
I_reset_n => S_delay_cnt[19].ACLR
I_reset_n => S_delay_cnt[20].ACLR
I_reset_n => S_hilbert_data_str_i.ACLR
I_reset_n => S_hilbert_reset.PRESET
I_reset_n => S_pulse_trig.ACLR
I_reset_n => s_den.ACLR
I_reset_n => s_oen.ACLR
I_reset_n => S_ocnt[0].ACLR
I_reset_n => S_ocnt[1].ACLR
I_reset_n => S_ocnt[2].ACLR
I_reset_n => S_ocnt[3].ACLR
I_reset_n => S_ocnt[4].ACLR
I_reset_n => S_ocnt[5].ACLR
I_reset_n => S_ocnt[6].ACLR
I_reset_n => S_ocnt[7].ACLR
I_reset_n => S_ocnt[8].ACLR
I_reset_n => S_ocnt[9].ACLR
I_reset_n => S_ocnt[10].ACLR
I_reset_n => S_ocnt[11].ACLR
I_reset_n => S_ocnt[12].ACLR
I_reset_n => S_ocnt[13].ACLR
I_reset_n => S_ocnt[14].ACLR
I_reset_n => S_ocnt[15].ACLR
I_reset_n => S_ocnt[16].ACLR
I_reset_n => S_ocnt[17].ACLR
I_reset_n => S_ocnt[18].ACLR
I_reset_n => S_ocnt[19].ACLR
I_reset_n => S_state[0].ACLR
I_reset_n => S_state[1].ACLR
I_reset_n => S_state[2].ACLR
I_reset_n => S_hilbert_data_i[0].ACLR
I_reset_n => S_hilbert_data_i[1].ACLR
I_reset_n => S_hilbert_data_i[2].ACLR
I_reset_n => S_hilbert_data_i[3].ACLR
I_reset_n => S_hilbert_data_i[4].ACLR
I_reset_n => S_hilbert_data_i[5].ACLR
I_reset_n => S_hilbert_data_i[6].ACLR
I_reset_n => S_hilbert_data_i[7].ACLR
I_reset_n => S_hilbert_data_i[8].ACLR
I_reset_n => S_hilbert_data_i[9].ACLR
I_reset_n => S_hilbert_data_i[10].ACLR
I_reset_n => S_hilbert_data_i[11].ACLR
I_reset_n => S_hilbert_data_i[12].ACLR
I_reset_n => S_hilbert_data_i[13].ACLR
I_reset_n => S_hilbert_data_i[14].ACLR
I_reset_n => S_hilbert_data_i[15].ACLR
I_reset_n => S_hilbert_data_i_1[0].ACLR
I_reset_n => S_hilbert_data_i_1[1].ACLR
I_reset_n => S_hilbert_data_i_1[2].ACLR
I_reset_n => S_hilbert_data_i_1[3].ACLR
I_reset_n => S_hilbert_data_i_1[4].ACLR
I_reset_n => S_hilbert_data_i_1[5].ACLR
I_reset_n => S_hilbert_data_i_1[6].ACLR
I_reset_n => S_hilbert_data_i_1[7].ACLR
I_reset_n => S_hilbert_data_i_1[8].ACLR
I_reset_n => S_hilbert_data_i_1[9].ACLR
I_reset_n => S_hilbert_data_i_1[10].ACLR
I_reset_n => S_hilbert_data_i_1[11].ACLR
I_reset_n => S_hilbert_data_i_1[12].ACLR
I_reset_n => S_hilbert_data_i_1[13].ACLR
I_reset_n => S_hilbert_data_i_1[14].ACLR
I_reset_n => S_hilbert_data_i_1[15].ACLR
I_reset_n => S_hilbert_data_i_0[0].ACLR
I_reset_n => S_hilbert_data_i_0[1].ACLR
I_reset_n => S_hilbert_data_i_0[2].ACLR
I_reset_n => S_hilbert_data_i_0[3].ACLR
I_reset_n => S_hilbert_data_i_0[4].ACLR
I_reset_n => S_hilbert_data_i_0[5].ACLR
I_reset_n => S_hilbert_data_i_0[6].ACLR
I_reset_n => S_hilbert_data_i_0[7].ACLR
I_reset_n => S_hilbert_data_i_0[8].ACLR
I_reset_n => S_hilbert_data_i_0[9].ACLR
I_reset_n => S_hilbert_data_i_0[10].ACLR
I_reset_n => S_hilbert_data_i_0[11].ACLR
I_reset_n => S_hilbert_data_i_0[12].ACLR
I_reset_n => S_hilbert_data_i_0[13].ACLR
I_reset_n => S_hilbert_data_i_0[14].ACLR
I_reset_n => S_hilbert_data_i_0[15].ACLR
I_reset_n => s_work_start_buf.ENA
I_reset_n => s_scan_trig.ENA
I_sys_clk => analytic_filter_h_a1:U2_analytic_filter_h_a1_inst.clk_i
I_sys_clk => s_scan_trig.CLK
I_sys_clk => s_work_start_buf.CLK
I_sys_clk => S_line_delay[0].CLK
I_sys_clk => S_line_delay[1].CLK
I_sys_clk => S_line_delay[2].CLK
I_sys_clk => S_line_delay[3].CLK
I_sys_clk => S_line_delay[4].CLK
I_sys_clk => S_line_delay[5].CLK
I_sys_clk => S_line_delay[6].CLK
I_sys_clk => S_line_delay[7].CLK
I_sys_clk => S_line_delay[8].CLK
I_sys_clk => S_line_delay[9].CLK
I_sys_clk => S_line_delay[10].CLK
I_sys_clk => S_line_delay[11].CLK
I_sys_clk => S_line_delay[12].CLK
I_sys_clk => S_line_delay[13].CLK
I_sys_clk => S_line_delay[14].CLK
I_sys_clk => S_line_delay[15].CLK
I_sys_clk => S_line_delay[16].CLK
I_sys_clk => S_line_delay[17].CLK
I_sys_clk => S_line_delay[18].CLK
I_sys_clk => S_line_delay[19].CLK
I_sys_clk => S_line_num[0].CLK
I_sys_clk => S_line_num[1].CLK
I_sys_clk => S_line_num[2].CLK
I_sys_clk => S_line_num[3].CLK
I_sys_clk => S_line_num[4].CLK
I_sys_clk => S_line_num[5].CLK
I_sys_clk => S_line_num[6].CLK
I_sys_clk => S_line_num[7].CLK
I_sys_clk => S_line_num[8].CLK
I_sys_clk => S_line_num[9].CLK
I_sys_clk => S_delay_cnt[0].CLK
I_sys_clk => S_delay_cnt[1].CLK
I_sys_clk => S_delay_cnt[2].CLK
I_sys_clk => S_delay_cnt[3].CLK
I_sys_clk => S_delay_cnt[4].CLK
I_sys_clk => S_delay_cnt[5].CLK
I_sys_clk => S_delay_cnt[6].CLK
I_sys_clk => S_delay_cnt[7].CLK
I_sys_clk => S_delay_cnt[8].CLK
I_sys_clk => S_delay_cnt[9].CLK
I_sys_clk => S_delay_cnt[10].CLK
I_sys_clk => S_delay_cnt[11].CLK
I_sys_clk => S_delay_cnt[12].CLK
I_sys_clk => S_delay_cnt[13].CLK
I_sys_clk => S_delay_cnt[14].CLK
I_sys_clk => S_delay_cnt[15].CLK
I_sys_clk => S_delay_cnt[16].CLK
I_sys_clk => S_delay_cnt[17].CLK
I_sys_clk => S_delay_cnt[18].CLK
I_sys_clk => S_delay_cnt[19].CLK
I_sys_clk => S_delay_cnt[20].CLK
I_sys_clk => S_hilbert_data_str_i.CLK
I_sys_clk => S_hilbert_reset.CLK
I_sys_clk => S_pulse_trig.CLK
I_sys_clk => s_den.CLK
I_sys_clk => s_oen.CLK
I_sys_clk => S_ocnt[0].CLK
I_sys_clk => S_ocnt[1].CLK
I_sys_clk => S_ocnt[2].CLK
I_sys_clk => S_ocnt[3].CLK
I_sys_clk => S_ocnt[4].CLK
I_sys_clk => S_ocnt[5].CLK
I_sys_clk => S_ocnt[6].CLK
I_sys_clk => S_ocnt[7].CLK
I_sys_clk => S_ocnt[8].CLK
I_sys_clk => S_ocnt[9].CLK
I_sys_clk => S_ocnt[10].CLK
I_sys_clk => S_ocnt[11].CLK
I_sys_clk => S_ocnt[12].CLK
I_sys_clk => S_ocnt[13].CLK
I_sys_clk => S_ocnt[14].CLK
I_sys_clk => S_ocnt[15].CLK
I_sys_clk => S_ocnt[16].CLK
I_sys_clk => S_ocnt[17].CLK
I_sys_clk => S_ocnt[18].CLK
I_sys_clk => S_ocnt[19].CLK
I_sys_clk => S_state[0].CLK
I_sys_clk => S_state[1].CLK
I_sys_clk => S_state[2].CLK
I_sys_clk => S_hilbert_data_i[0].CLK
I_sys_clk => S_hilbert_data_i[1].CLK
I_sys_clk => S_hilbert_data_i[2].CLK
I_sys_clk => S_hilbert_data_i[3].CLK
I_sys_clk => S_hilbert_data_i[4].CLK
I_sys_clk => S_hilbert_data_i[5].CLK
I_sys_clk => S_hilbert_data_i[6].CLK
I_sys_clk => S_hilbert_data_i[7].CLK
I_sys_clk => S_hilbert_data_i[8].CLK
I_sys_clk => S_hilbert_data_i[9].CLK
I_sys_clk => S_hilbert_data_i[10].CLK
I_sys_clk => S_hilbert_data_i[11].CLK
I_sys_clk => S_hilbert_data_i[12].CLK
I_sys_clk => S_hilbert_data_i[13].CLK
I_sys_clk => S_hilbert_data_i[14].CLK
I_sys_clk => S_hilbert_data_i[15].CLK
I_sys_clk => S_hilbert_data_i_1[0].CLK
I_sys_clk => S_hilbert_data_i_1[1].CLK
I_sys_clk => S_hilbert_data_i_1[2].CLK
I_sys_clk => S_hilbert_data_i_1[3].CLK
I_sys_clk => S_hilbert_data_i_1[4].CLK
I_sys_clk => S_hilbert_data_i_1[5].CLK
I_sys_clk => S_hilbert_data_i_1[6].CLK
I_sys_clk => S_hilbert_data_i_1[7].CLK
I_sys_clk => S_hilbert_data_i_1[8].CLK
I_sys_clk => S_hilbert_data_i_1[9].CLK
I_sys_clk => S_hilbert_data_i_1[10].CLK
I_sys_clk => S_hilbert_data_i_1[11].CLK
I_sys_clk => S_hilbert_data_i_1[12].CLK
I_sys_clk => S_hilbert_data_i_1[13].CLK
I_sys_clk => S_hilbert_data_i_1[14].CLK
I_sys_clk => S_hilbert_data_i_1[15].CLK
I_sys_clk => S_hilbert_data_i_0[0].CLK
I_sys_clk => S_hilbert_data_i_0[1].CLK
I_sys_clk => S_hilbert_data_i_0[2].CLK
I_sys_clk => S_hilbert_data_i_0[3].CLK
I_sys_clk => S_hilbert_data_i_0[4].CLK
I_sys_clk => S_hilbert_data_i_0[5].CLK
I_sys_clk => S_hilbert_data_i_0[6].CLK
I_sys_clk => S_hilbert_data_i_0[7].CLK
I_sys_clk => S_hilbert_data_i_0[8].CLK
I_sys_clk => S_hilbert_data_i_0[9].CLK
I_sys_clk => S_hilbert_data_i_0[10].CLK
I_sys_clk => S_hilbert_data_i_0[11].CLK
I_sys_clk => S_hilbert_data_i_0[12].CLK
I_sys_clk => S_hilbert_data_i_0[13].CLK
I_sys_clk => S_hilbert_data_i_0[14].CLK
I_sys_clk => S_hilbert_data_i_0[15].CLK
I_sys_clk => r2p_corproc:U6_r2p_corproc_inst.clk
I_scan_trig => process_1.IN1
I_scan_trig => s_scan_trig.DATAIN
I_reg_csr[0] => ~NO_FANOUT~
I_reg_csr[1] => ~NO_FANOUT~
I_reg_csr[2] => ~NO_FANOUT~
I_reg_csr[3] => ~NO_FANOUT~
I_reg_csr[4] => ~NO_FANOUT~
I_reg_csr[5] => ~NO_FANOUT~
I_reg_csr[6] => ~NO_FANOUT~
I_reg_csr[7] => ~NO_FANOUT~
I_reg_csr[8] => ~NO_FANOUT~
I_reg_csr[9] => ~NO_FANOUT~
I_reg_csr[10] => ~NO_FANOUT~
I_reg_csr[11] => ~NO_FANOUT~
I_reg_csr[12] => ~NO_FANOUT~
I_reg_csr[13] => ~NO_FANOUT~
I_reg_csr[14] => ~NO_FANOUT~
I_reg_csr[15] => ~NO_FANOUT~
I_reg_csr[16] => ~NO_FANOUT~
I_reg_csr[17] => ~NO_FANOUT~
I_reg_csr[18] => ~NO_FANOUT~
I_reg_csr[19] => ~NO_FANOUT~
I_reg_csr[20] => ~NO_FANOUT~
I_reg_csr[21] => ~NO_FANOUT~
I_reg_csr[22] => ~NO_FANOUT~
I_reg_csr[23] => ~NO_FANOUT~
I_reg_csr[24] => ~NO_FANOUT~
I_reg_csr[25] => ~NO_FANOUT~
I_reg_csr[26] => ~NO_FANOUT~
I_reg_csr[27] => ~NO_FANOUT~
I_reg_csr[28] => ~NO_FANOUT~
I_reg_csr[29] => ~NO_FANOUT~
I_reg_csr[30] => ~NO_FANOUT~
I_reg_csr[31] => ~NO_FANOUT~
I_adc_d[0] => S_hilbert_data_i_0[0].DATAIN
I_adc_d[1] => S_hilbert_data_i_0[1].DATAIN
I_adc_d[2] => S_hilbert_data_i_0[2].DATAIN
I_adc_d[3] => S_hilbert_data_i_0[3].DATAIN
I_adc_d[4] => S_hilbert_data_i_0[4].DATAIN
I_adc_d[5] => S_hilbert_data_i_0[5].DATAIN
I_adc_d[6] => S_hilbert_data_i_0[6].DATAIN
I_adc_d[7] => S_hilbert_data_i_0[7].DATAIN
I_adc_d[8] => S_hilbert_data_i_0[8].DATAIN
I_adc_d[9] => S_hilbert_data_i_0[9].DATAIN
I_adc_d[10] => S_hilbert_data_i_0[10].DATAIN
I_adc_d[11] => S_hilbert_data_i_0[15].DATAIN
I_adc_d[11] => S_hilbert_data_i_0[14].DATAIN
I_adc_d[11] => S_hilbert_data_i_0[13].DATAIN
I_adc_d[11] => S_hilbert_data_i_0[12].DATAIN
I_adc_d[11] => S_hilbert_data_i_0[11].DATAIN
I_adc_or => ~NO_FANOUT~
I_f2pc_full => ~NO_FANOUT~
O_pixel_symbol <= s_den.DB_MAX_OUTPUT_PORT_TYPE
O_pixel_en <= s_oen.DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[0] <= S_hilbert_data_i[0].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[1] <= S_hilbert_data_i[1].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[2] <= S_hilbert_data_i[2].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[3] <= S_hilbert_data_i[3].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[4] <= S_hilbert_data_i[4].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[5] <= S_hilbert_data_i[5].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[6] <= S_hilbert_data_i[6].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[7] <= S_hilbert_data_i[7].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[8] <= S_hilbert_data_i[8].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[9] <= S_hilbert_data_i[9].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[10] <= S_hilbert_data_i[10].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[11] <= S_hilbert_data_i[11].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[12] <= S_hilbert_data_i[12].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[13] <= S_hilbert_data_i[13].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[14] <= S_hilbert_data_i[14].DB_MAX_OUTPUT_PORT_TYPE
O_pixel_data[15] <= S_hilbert_data_i[15].DB_MAX_OUTPUT_PORT_TYPE
O_pulse_trig <= S_pulse_trig.DB_MAX_OUTPUT_PORT_TYPE
O_shake_start <= LessThan5.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst
clk_i => const_delay:in_phase_channel.clk_i
clk_i => hilbert_filter:quadrature_phase_channel.clk
rst_i => const_delay:in_phase_channel.rst_i
rst_i => hilbert_filter:quadrature_phase_channel.reset
data_str_i => const_delay:in_phase_channel.data_str_i
data_str_i => hilbert_filter:quadrature_phase_channel.clk_enable
data_i[0] => hilbert_filter:quadrature_phase_channel.filter_in[0]
data_i[0] => const_delay:in_phase_channel.data_i[0]
data_i[1] => hilbert_filter:quadrature_phase_channel.filter_in[1]
data_i[1] => const_delay:in_phase_channel.data_i[1]
data_i[2] => hilbert_filter:quadrature_phase_channel.filter_in[2]
data_i[2] => const_delay:in_phase_channel.data_i[2]
data_i[3] => hilbert_filter:quadrature_phase_channel.filter_in[3]
data_i[3] => const_delay:in_phase_channel.data_i[3]
data_i[4] => hilbert_filter:quadrature_phase_channel.filter_in[4]
data_i[4] => const_delay:in_phase_channel.data_i[4]
data_i[5] => hilbert_filter:quadrature_phase_channel.filter_in[5]
data_i[5] => const_delay:in_phase_channel.data_i[5]
data_i[6] => hilbert_filter:quadrature_phase_channel.filter_in[6]
data_i[6] => const_delay:in_phase_channel.data_i[6]
data_i[7] => hilbert_filter:quadrature_phase_channel.filter_in[7]
data_i[7] => const_delay:in_phase_channel.data_i[7]
data_i[8] => hilbert_filter:quadrature_phase_channel.filter_in[8]
data_i[8] => const_delay:in_phase_channel.data_i[8]
data_i[9] => hilbert_filter:quadrature_phase_channel.filter_in[9]
data_i[9] => const_delay:in_phase_channel.data_i[9]
data_i[10] => hilbert_filter:quadrature_phase_channel.filter_in[10]
data_i[10] => const_delay:in_phase_channel.data_i[10]
data_i[11] => hilbert_filter:quadrature_phase_channel.filter_in[11]
data_i[11] => const_delay:in_phase_channel.data_i[11]
data_i[12] => hilbert_filter:quadrature_phase_channel.filter_in[12]
data_i[12] => const_delay:in_phase_channel.data_i[12]
data_i[13] => hilbert_filter:quadrature_phase_channel.filter_in[13]
data_i[13] => const_delay:in_phase_channel.data_i[13]
data_i[14] => hilbert_filter:quadrature_phase_channel.filter_in[14]
data_i[14] => const_delay:in_phase_channel.data_i[14]
data_i[15] => hilbert_filter:quadrature_phase_channel.filter_in[15]
data_i[15] => const_delay:in_phase_channel.data_i[15]
data_i_o[0] <= const_delay:in_phase_channel.data_o[0]
data_i_o[1] <= const_delay:in_phase_channel.data_o[1]
data_i_o[2] <= const_delay:in_phase_channel.data_o[2]
data_i_o[3] <= const_delay:in_phase_channel.data_o[3]
data_i_o[4] <= const_delay:in_phase_channel.data_o[4]
data_i_o[5] <= const_delay:in_phase_channel.data_o[5]
data_i_o[6] <= const_delay:in_phase_channel.data_o[6]
data_i_o[7] <= const_delay:in_phase_channel.data_o[7]
data_i_o[8] <= const_delay:in_phase_channel.data_o[8]
data_i_o[9] <= const_delay:in_phase_channel.data_o[9]
data_i_o[10] <= const_delay:in_phase_channel.data_o[10]
data_i_o[11] <= const_delay:in_phase_channel.data_o[11]
data_i_o[12] <= const_delay:in_phase_channel.data_o[12]
data_i_o[13] <= const_delay:in_phase_channel.data_o[13]
data_i_o[14] <= const_delay:in_phase_channel.data_o[14]
data_i_o[15] <= const_delay:in_phase_channel.data_o[15]
data_q_o[0] <= hilbert_filter:quadrature_phase_channel.filter_out[0]
data_q_o[1] <= hilbert_filter:quadrature_phase_channel.filter_out[1]
data_q_o[2] <= hilbert_filter:quadrature_phase_channel.filter_out[2]
data_q_o[3] <= hilbert_filter:quadrature_phase_channel.filter_out[3]
data_q_o[4] <= hilbert_filter:quadrature_phase_channel.filter_out[4]
data_q_o[5] <= hilbert_filter:quadrature_phase_channel.filter_out[5]
data_q_o[6] <= hilbert_filter:quadrature_phase_channel.filter_out[6]
data_q_o[7] <= hilbert_filter:quadrature_phase_channel.filter_out[7]
data_q_o[8] <= hilbert_filter:quadrature_phase_channel.filter_out[8]
data_q_o[9] <= hilbert_filter:quadrature_phase_channel.filter_out[9]
data_q_o[10] <= hilbert_filter:quadrature_phase_channel.filter_out[10]
data_q_o[11] <= hilbert_filter:quadrature_phase_channel.filter_out[11]
data_q_o[12] <= hilbert_filter:quadrature_phase_channel.filter_out[12]
data_q_o[13] <= hilbert_filter:quadrature_phase_channel.filter_out[13]
data_q_o[14] <= hilbert_filter:quadrature_phase_channel.filter_out[14]
data_q_o[15] <= hilbert_filter:quadrature_phase_channel.filter_out[15]
data_str_o <= const_delay:in_phase_channel.data_str_o


|HUCB2P0_TOP|frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|const_delay:in_phase_channel
clk_i => data_str_int[6].CLK
clk_i => data_str_int[5].CLK
clk_i => data_str_int[4].CLK
clk_i => data_str_int[3].CLK
clk_i => data_str_int[2].CLK
clk_i => data_str_int[1].CLK
clk_i => data_str_int[0].CLK
clk_i => data_int[6][0].CLK
clk_i => data_int[6][1].CLK
clk_i => data_int[6][2].CLK
clk_i => data_int[6][3].CLK
clk_i => data_int[6][4].CLK
clk_i => data_int[6][5].CLK
clk_i => data_int[6][6].CLK
clk_i => data_int[6][7].CLK
clk_i => data_int[6][8].CLK
clk_i => data_int[6][9].CLK
clk_i => data_int[6][10].CLK
clk_i => data_int[6][11].CLK
clk_i => data_int[6][12].CLK
clk_i => data_int[6][13].CLK
clk_i => data_int[6][14].CLK
clk_i => data_int[6][15].CLK
clk_i => data_int[5][0].CLK
clk_i => data_int[5][1].CLK
clk_i => data_int[5][2].CLK
clk_i => data_int[5][3].CLK
clk_i => data_int[5][4].CLK
clk_i => data_int[5][5].CLK
clk_i => data_int[5][6].CLK
clk_i => data_int[5][7].CLK
clk_i => data_int[5][8].CLK
clk_i => data_int[5][9].CLK
clk_i => data_int[5][10].CLK
clk_i => data_int[5][11].CLK
clk_i => data_int[5][12].CLK
clk_i => data_int[5][13].CLK
clk_i => data_int[5][14].CLK
clk_i => data_int[5][15].CLK
clk_i => data_int[4][0].CLK
clk_i => data_int[4][1].CLK
clk_i => data_int[4][2].CLK
clk_i => data_int[4][3].CLK
clk_i => data_int[4][4].CLK
clk_i => data_int[4][5].CLK
clk_i => data_int[4][6].CLK
clk_i => data_int[4][7].CLK
clk_i => data_int[4][8].CLK
clk_i => data_int[4][9].CLK
clk_i => data_int[4][10].CLK
clk_i => data_int[4][11].CLK
clk_i => data_int[4][12].CLK
clk_i => data_int[4][13].CLK
clk_i => data_int[4][14].CLK
clk_i => data_int[4][15].CLK
clk_i => data_int[3][0].CLK
clk_i => data_int[3][1].CLK
clk_i => data_int[3][2].CLK
clk_i => data_int[3][3].CLK
clk_i => data_int[3][4].CLK
clk_i => data_int[3][5].CLK
clk_i => data_int[3][6].CLK
clk_i => data_int[3][7].CLK
clk_i => data_int[3][8].CLK
clk_i => data_int[3][9].CLK
clk_i => data_int[3][10].CLK
clk_i => data_int[3][11].CLK
clk_i => data_int[3][12].CLK
clk_i => data_int[3][13].CLK
clk_i => data_int[3][14].CLK
clk_i => data_int[3][15].CLK
clk_i => data_int[2][0].CLK
clk_i => data_int[2][1].CLK
clk_i => data_int[2][2].CLK
clk_i => data_int[2][3].CLK
clk_i => data_int[2][4].CLK
clk_i => data_int[2][5].CLK
clk_i => data_int[2][6].CLK
clk_i => data_int[2][7].CLK
clk_i => data_int[2][8].CLK
clk_i => data_int[2][9].CLK
clk_i => data_int[2][10].CLK
clk_i => data_int[2][11].CLK
clk_i => data_int[2][12].CLK
clk_i => data_int[2][13].CLK
clk_i => data_int[2][14].CLK
clk_i => data_int[2][15].CLK
clk_i => data_int[1][0].CLK
clk_i => data_int[1][1].CLK
clk_i => data_int[1][2].CLK
clk_i => data_int[1][3].CLK
clk_i => data_int[1][4].CLK
clk_i => data_int[1][5].CLK
clk_i => data_int[1][6].CLK
clk_i => data_int[1][7].CLK
clk_i => data_int[1][8].CLK
clk_i => data_int[1][9].CLK
clk_i => data_int[1][10].CLK
clk_i => data_int[1][11].CLK
clk_i => data_int[1][12].CLK
clk_i => data_int[1][13].CLK
clk_i => data_int[1][14].CLK
clk_i => data_int[1][15].CLK
clk_i => data_int[0][0].CLK
clk_i => data_int[0][1].CLK
clk_i => data_int[0][2].CLK
clk_i => data_int[0][3].CLK
clk_i => data_int[0][4].CLK
clk_i => data_int[0][5].CLK
clk_i => data_int[0][6].CLK
clk_i => data_int[0][7].CLK
clk_i => data_int[0][8].CLK
clk_i => data_int[0][9].CLK
clk_i => data_int[0][10].CLK
clk_i => data_int[0][11].CLK
clk_i => data_int[0][12].CLK
clk_i => data_int[0][13].CLK
clk_i => data_int[0][14].CLK
clk_i => data_int[0][15].CLK
rst_i => data_str_int[6].ACLR
rst_i => data_str_int[5].ACLR
rst_i => data_str_int[4].ACLR
rst_i => data_str_int[3].ACLR
rst_i => data_str_int[2].ACLR
rst_i => data_str_int[1].ACLR
rst_i => data_str_int[0].ACLR
rst_i => data_int[6][0].ACLR
rst_i => data_int[6][1].ACLR
rst_i => data_int[6][2].ACLR
rst_i => data_int[6][3].ACLR
rst_i => data_int[6][4].ACLR
rst_i => data_int[6][5].ACLR
rst_i => data_int[6][6].ACLR
rst_i => data_int[6][7].ACLR
rst_i => data_int[6][8].ACLR
rst_i => data_int[6][9].ACLR
rst_i => data_int[6][10].ACLR
rst_i => data_int[6][11].ACLR
rst_i => data_int[6][12].ACLR
rst_i => data_int[6][13].ACLR
rst_i => data_int[6][14].ACLR
rst_i => data_int[6][15].ACLR
rst_i => data_int[5][0].ACLR
rst_i => data_int[5][1].ACLR
rst_i => data_int[5][2].ACLR
rst_i => data_int[5][3].ACLR
rst_i => data_int[5][4].ACLR
rst_i => data_int[5][5].ACLR
rst_i => data_int[5][6].ACLR
rst_i => data_int[5][7].ACLR
rst_i => data_int[5][8].ACLR
rst_i => data_int[5][9].ACLR
rst_i => data_int[5][10].ACLR
rst_i => data_int[5][11].ACLR
rst_i => data_int[5][12].ACLR
rst_i => data_int[5][13].ACLR
rst_i => data_int[5][14].ACLR
rst_i => data_int[5][15].ACLR
rst_i => data_int[4][0].ACLR
rst_i => data_int[4][1].ACLR
rst_i => data_int[4][2].ACLR
rst_i => data_int[4][3].ACLR
rst_i => data_int[4][4].ACLR
rst_i => data_int[4][5].ACLR
rst_i => data_int[4][6].ACLR
rst_i => data_int[4][7].ACLR
rst_i => data_int[4][8].ACLR
rst_i => data_int[4][9].ACLR
rst_i => data_int[4][10].ACLR
rst_i => data_int[4][11].ACLR
rst_i => data_int[4][12].ACLR
rst_i => data_int[4][13].ACLR
rst_i => data_int[4][14].ACLR
rst_i => data_int[4][15].ACLR
rst_i => data_int[3][0].ACLR
rst_i => data_int[3][1].ACLR
rst_i => data_int[3][2].ACLR
rst_i => data_int[3][3].ACLR
rst_i => data_int[3][4].ACLR
rst_i => data_int[3][5].ACLR
rst_i => data_int[3][6].ACLR
rst_i => data_int[3][7].ACLR
rst_i => data_int[3][8].ACLR
rst_i => data_int[3][9].ACLR
rst_i => data_int[3][10].ACLR
rst_i => data_int[3][11].ACLR
rst_i => data_int[3][12].ACLR
rst_i => data_int[3][13].ACLR
rst_i => data_int[3][14].ACLR
rst_i => data_int[3][15].ACLR
rst_i => data_int[2][0].ACLR
rst_i => data_int[2][1].ACLR
rst_i => data_int[2][2].ACLR
rst_i => data_int[2][3].ACLR
rst_i => data_int[2][4].ACLR
rst_i => data_int[2][5].ACLR
rst_i => data_int[2][6].ACLR
rst_i => data_int[2][7].ACLR
rst_i => data_int[2][8].ACLR
rst_i => data_int[2][9].ACLR
rst_i => data_int[2][10].ACLR
rst_i => data_int[2][11].ACLR
rst_i => data_int[2][12].ACLR
rst_i => data_int[2][13].ACLR
rst_i => data_int[2][14].ACLR
rst_i => data_int[2][15].ACLR
rst_i => data_int[1][0].ACLR
rst_i => data_int[1][1].ACLR
rst_i => data_int[1][2].ACLR
rst_i => data_int[1][3].ACLR
rst_i => data_int[1][4].ACLR
rst_i => data_int[1][5].ACLR
rst_i => data_int[1][6].ACLR
rst_i => data_int[1][7].ACLR
rst_i => data_int[1][8].ACLR
rst_i => data_int[1][9].ACLR
rst_i => data_int[1][10].ACLR
rst_i => data_int[1][11].ACLR
rst_i => data_int[1][12].ACLR
rst_i => data_int[1][13].ACLR
rst_i => data_int[1][14].ACLR
rst_i => data_int[1][15].ACLR
rst_i => data_int[0][0].ACLR
rst_i => data_int[0][1].ACLR
rst_i => data_int[0][2].ACLR
rst_i => data_int[0][3].ACLR
rst_i => data_int[0][4].ACLR
rst_i => data_int[0][5].ACLR
rst_i => data_int[0][6].ACLR
rst_i => data_int[0][7].ACLR
rst_i => data_int[0][8].ACLR
rst_i => data_int[0][9].ACLR
rst_i => data_int[0][10].ACLR
rst_i => data_int[0][11].ACLR
rst_i => data_int[0][12].ACLR
rst_i => data_int[0][13].ACLR
rst_i => data_int[0][14].ACLR
rst_i => data_int[0][15].ACLR
data_i[0] => data_int[0][0].DATAIN
data_i[1] => data_int[0][1].DATAIN
data_i[2] => data_int[0][2].DATAIN
data_i[3] => data_int[0][3].DATAIN
data_i[4] => data_int[0][4].DATAIN
data_i[5] => data_int[0][5].DATAIN
data_i[6] => data_int[0][6].DATAIN
data_i[7] => data_int[0][7].DATAIN
data_i[8] => data_int[0][8].DATAIN
data_i[9] => data_int[0][9].DATAIN
data_i[10] => data_int[0][10].DATAIN
data_i[11] => data_int[0][11].DATAIN
data_i[12] => data_int[0][12].DATAIN
data_i[13] => data_int[0][13].DATAIN
data_i[14] => data_int[0][14].DATAIN
data_i[15] => data_int[0][15].DATAIN
data_str_i => data_str_int[0].DATAIN
data_o[0] <= data_int[6][0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_int[6][1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_int[6][2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_int[6][3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_int[6][4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_int[6][5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_int[6][6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_int[6][7].DB_MAX_OUTPUT_PORT_TYPE
data_o[8] <= data_int[6][8].DB_MAX_OUTPUT_PORT_TYPE
data_o[9] <= data_int[6][9].DB_MAX_OUTPUT_PORT_TYPE
data_o[10] <= data_int[6][10].DB_MAX_OUTPUT_PORT_TYPE
data_o[11] <= data_int[6][11].DB_MAX_OUTPUT_PORT_TYPE
data_o[12] <= data_int[6][12].DB_MAX_OUTPUT_PORT_TYPE
data_o[13] <= data_int[6][13].DB_MAX_OUTPUT_PORT_TYPE
data_o[14] <= data_int[6][14].DB_MAX_OUTPUT_PORT_TYPE
data_o[15] <= data_int[6][15].DB_MAX_OUTPUT_PORT_TYPE
data_str_o <= data_str_int[6].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|analytic_filter_h_a1:U2_analytic_filter_h_a1_inst|hilbert_filter:quadrature_phase_channel
clk => filter_out[0]~reg0.CLK
clk => filter_out[1]~reg0.CLK
clk => filter_out[2]~reg0.CLK
clk => filter_out[3]~reg0.CLK
clk => filter_out[4]~reg0.CLK
clk => filter_out[5]~reg0.CLK
clk => filter_out[6]~reg0.CLK
clk => filter_out[7]~reg0.CLK
clk => filter_out[8]~reg0.CLK
clk => filter_out[9]~reg0.CLK
clk => filter_out[10]~reg0.CLK
clk => filter_out[11]~reg0.CLK
clk => filter_out[12]~reg0.CLK
clk => filter_out[13]~reg0.CLK
clk => filter_out[14]~reg0.CLK
clk => filter_out[15]~reg0.CLK
clk => xmhd0invdd[0].CLK
clk => xmhd0invdd[1].CLK
clk => xmhd0invdd[2].CLK
clk => xmhd0invdd[3].CLK
clk => xmhd0invdd[4].CLK
clk => xmhd0invdd[5].CLK
clk => xmhd0invdd[6].CLK
clk => xmhd0invdd[7].CLK
clk => xmhd0invdd[8].CLK
clk => xmhd0invdd[9].CLK
clk => xmhd0invdd[10].CLK
clk => xmhd0invdd[11].CLK
clk => xmhd0invdd[12].CLK
clk => xmhd0invdd[13].CLK
clk => xmhd0invdd[14].CLK
clk => xmhd0invdd[15].CLK
clk => xmhd0invd[0].CLK
clk => xmhd0invd[1].CLK
clk => xmhd0invd[2].CLK
clk => xmhd0invd[3].CLK
clk => xmhd0invd[4].CLK
clk => xmhd0invd[5].CLK
clk => xmhd0invd[6].CLK
clk => xmhd0invd[7].CLK
clk => xmhd0invd[8].CLK
clk => xmhd0invd[9].CLK
clk => xmhd0invd[10].CLK
clk => xmhd0invd[11].CLK
clk => xmhd0invd[12].CLK
clk => xmhd0invd[13].CLK
clk => xmhd0invd[14].CLK
clk => xmhd0invd[15].CLK
clk => tdd[3][0].CLK
clk => tdd[3][1].CLK
clk => tdd[3][2].CLK
clk => tdd[3][3].CLK
clk => tdd[3][4].CLK
clk => tdd[3][5].CLK
clk => tdd[3][6].CLK
clk => tdd[3][7].CLK
clk => tdd[3][8].CLK
clk => tdd[3][9].CLK
clk => tdd[3][10].CLK
clk => tdd[3][11].CLK
clk => tdd[3][12].CLK
clk => tdd[3][13].CLK
clk => tdd[3][14].CLK
clk => tdd[3][15].CLK
clk => tdd[2][0].CLK
clk => tdd[2][1].CLK
clk => tdd[2][2].CLK
clk => tdd[2][3].CLK
clk => tdd[2][4].CLK
clk => tdd[2][5].CLK
clk => tdd[2][6].CLK
clk => tdd[2][7].CLK
clk => tdd[2][8].CLK
clk => tdd[2][9].CLK
clk => tdd[2][10].CLK
clk => tdd[2][11].CLK
clk => tdd[2][12].CLK
clk => tdd[2][13].CLK
clk => tdd[2][14].CLK
clk => tdd[2][15].CLK
clk => tdd[1][0].CLK
clk => tdd[1][1].CLK
clk => tdd[1][2].CLK
clk => tdd[1][3].CLK
clk => tdd[1][4].CLK
clk => tdd[1][5].CLK
clk => tdd[1][6].CLK
clk => tdd[1][7].CLK
clk => tdd[1][8].CLK
clk => tdd[1][9].CLK
clk => tdd[1][10].CLK
clk => tdd[1][11].CLK
clk => tdd[1][12].CLK
clk => tdd[1][13].CLK
clk => tdd[1][14].CLK
clk => tdd[1][15].CLK
clk => tdd[0][0].CLK
clk => tdd[0][1].CLK
clk => tdd[0][2].CLK
clk => tdd[0][3].CLK
clk => tdd[0][4].CLK
clk => tdd[0][5].CLK
clk => tdd[0][6].CLK
clk => tdd[0][7].CLK
clk => tdd[0][8].CLK
clk => tdd[0][9].CLK
clk => tdd[0][10].CLK
clk => tdd[0][11].CLK
clk => tdd[0][12].CLK
clk => tdd[0][13].CLK
clk => tdd[0][14].CLK
clk => tdd[0][15].CLK
clk => td[3][0].CLK
clk => td[3][1].CLK
clk => td[3][2].CLK
clk => td[3][3].CLK
clk => td[3][4].CLK
clk => td[3][5].CLK
clk => td[3][6].CLK
clk => td[3][7].CLK
clk => td[3][8].CLK
clk => td[3][9].CLK
clk => td[3][10].CLK
clk => td[3][11].CLK
clk => td[3][12].CLK
clk => td[3][13].CLK
clk => td[3][14].CLK
clk => td[3][15].CLK
clk => td[2][0].CLK
clk => td[2][1].CLK
clk => td[2][2].CLK
clk => td[2][3].CLK
clk => td[2][4].CLK
clk => td[2][5].CLK
clk => td[2][6].CLK
clk => td[2][7].CLK
clk => td[2][8].CLK
clk => td[2][9].CLK
clk => td[2][10].CLK
clk => td[2][11].CLK
clk => td[2][12].CLK
clk => td[2][13].CLK
clk => td[2][14].CLK
clk => td[2][15].CLK
clk => td[1][0].CLK
clk => td[1][1].CLK
clk => td[1][2].CLK
clk => td[1][3].CLK
clk => td[1][4].CLK
clk => td[1][5].CLK
clk => td[1][6].CLK
clk => td[1][7].CLK
clk => td[1][8].CLK
clk => td[1][9].CLK
clk => td[1][10].CLK
clk => td[1][11].CLK
clk => td[1][12].CLK
clk => td[1][13].CLK
clk => td[1][14].CLK
clk => td[1][15].CLK
clk => td[0][0].CLK
clk => td[0][1].CLK
clk => td[0][2].CLK
clk => td[0][3].CLK
clk => td[0][4].CLK
clk => td[0][5].CLK
clk => td[0][6].CLK
clk => td[0][7].CLK
clk => td[0][8].CLK
clk => td[0][9].CLK
clk => td[0][10].CLK
clk => td[0][11].CLK
clk => td[0][12].CLK
clk => td[0][13].CLK
clk => td[0][14].CLK
clk => td[0][15].CLK
clk => xmhd[2][0].CLK
clk => xmhd[2][1].CLK
clk => xmhd[2][2].CLK
clk => xmhd[2][3].CLK
clk => xmhd[2][4].CLK
clk => xmhd[2][5].CLK
clk => xmhd[2][6].CLK
clk => xmhd[2][7].CLK
clk => xmhd[2][8].CLK
clk => xmhd[2][9].CLK
clk => xmhd[2][10].CLK
clk => xmhd[2][11].CLK
clk => xmhd[2][12].CLK
clk => xmhd[2][13].CLK
clk => xmhd[2][14].CLK
clk => xmhd[2][15].CLK
clk => xmhd[1][0].CLK
clk => xmhd[1][1].CLK
clk => xmhd[1][2].CLK
clk => xmhd[1][3].CLK
clk => xmhd[1][4].CLK
clk => xmhd[1][5].CLK
clk => xmhd[1][6].CLK
clk => xmhd[1][7].CLK
clk => xmhd[1][8].CLK
clk => xmhd[1][9].CLK
clk => xmhd[1][10].CLK
clk => xmhd[1][11].CLK
clk => xmhd[1][12].CLK
clk => xmhd[1][13].CLK
clk => xmhd[1][14].CLK
clk => xmhd[1][15].CLK
clk => xmhd[0][0].CLK
clk => xmhd[0][1].CLK
clk => xmhd[0][2].CLK
clk => xmhd[0][3].CLK
clk => xmhd[0][4].CLK
clk => xmhd[0][5].CLK
clk => xmhd[0][6].CLK
clk => xmhd[0][7].CLK
clk => xmhd[0][8].CLK
clk => xmhd[0][9].CLK
clk => xmhd[0][10].CLK
clk => xmhd[0][11].CLK
clk => xmhd[0][12].CLK
clk => xmhd[0][13].CLK
clk => xmhd[0][14].CLK
clk => xmhd[0][15].CLK
clk_enable => filter_out[0]~reg0.ENA
clk_enable => xmhd[0][15].ENA
clk_enable => xmhd[0][14].ENA
clk_enable => xmhd[0][13].ENA
clk_enable => xmhd[0][12].ENA
clk_enable => xmhd[0][11].ENA
clk_enable => xmhd[0][10].ENA
clk_enable => xmhd[0][9].ENA
clk_enable => xmhd[0][8].ENA
clk_enable => xmhd[0][7].ENA
clk_enable => xmhd[0][6].ENA
clk_enable => xmhd[0][5].ENA
clk_enable => xmhd[0][4].ENA
clk_enable => xmhd[0][3].ENA
clk_enable => xmhd[0][2].ENA
clk_enable => xmhd[0][1].ENA
clk_enable => xmhd[0][0].ENA
clk_enable => xmhd[1][15].ENA
clk_enable => xmhd[1][14].ENA
clk_enable => xmhd[1][13].ENA
clk_enable => xmhd[1][12].ENA
clk_enable => xmhd[1][11].ENA
clk_enable => xmhd[1][10].ENA
clk_enable => xmhd[1][9].ENA
clk_enable => xmhd[1][8].ENA
clk_enable => xmhd[1][7].ENA
clk_enable => xmhd[1][6].ENA
clk_enable => xmhd[1][5].ENA
clk_enable => xmhd[1][4].ENA
clk_enable => xmhd[1][3].ENA
clk_enable => xmhd[1][2].ENA
clk_enable => xmhd[1][1].ENA
clk_enable => xmhd[1][0].ENA
clk_enable => xmhd[2][15].ENA
clk_enable => xmhd[2][14].ENA
clk_enable => xmhd[2][13].ENA
clk_enable => xmhd[2][12].ENA
clk_enable => xmhd[2][11].ENA
clk_enable => xmhd[2][10].ENA
clk_enable => xmhd[2][9].ENA
clk_enable => xmhd[2][8].ENA
clk_enable => xmhd[2][7].ENA
clk_enable => xmhd[2][6].ENA
clk_enable => xmhd[2][5].ENA
clk_enable => xmhd[2][4].ENA
clk_enable => xmhd[2][3].ENA
clk_enable => xmhd[2][2].ENA
clk_enable => xmhd[2][1].ENA
clk_enable => xmhd[2][0].ENA
clk_enable => td[0][15].ENA
clk_enable => td[0][14].ENA
clk_enable => td[0][13].ENA
clk_enable => td[0][12].ENA
clk_enable => td[0][11].ENA
clk_enable => td[0][10].ENA
clk_enable => td[0][9].ENA
clk_enable => td[0][8].ENA
clk_enable => td[0][7].ENA
clk_enable => td[0][6].ENA
clk_enable => td[0][5].ENA
clk_enable => td[0][4].ENA
clk_enable => td[0][3].ENA
clk_enable => td[0][2].ENA
clk_enable => td[0][1].ENA
clk_enable => td[0][0].ENA
clk_enable => td[1][15].ENA
clk_enable => td[1][14].ENA
clk_enable => td[1][13].ENA
clk_enable => td[1][12].ENA
clk_enable => td[1][11].ENA
clk_enable => td[1][10].ENA
clk_enable => td[1][9].ENA
clk_enable => td[1][8].ENA
clk_enable => td[1][7].ENA
clk_enable => td[1][6].ENA
clk_enable => td[1][5].ENA
clk_enable => td[1][4].ENA
clk_enable => td[1][3].ENA
clk_enable => td[1][2].ENA
clk_enable => td[1][1].ENA
clk_enable => td[1][0].ENA
clk_enable => td[2][15].ENA
clk_enable => td[2][14].ENA
clk_enable => td[2][13].ENA
clk_enable => td[2][12].ENA
clk_enable => td[2][11].ENA
clk_enable => td[2][10].ENA
clk_enable => td[2][9].ENA
clk_enable => td[2][8].ENA
clk_enable => td[2][7].ENA
clk_enable => td[2][6].ENA
clk_enable => td[2][5].ENA
clk_enable => td[2][4].ENA
clk_enable => td[2][3].ENA
clk_enable => td[2][2].ENA
clk_enable => td[2][1].ENA
clk_enable => td[2][0].ENA
clk_enable => td[3][15].ENA
clk_enable => td[3][14].ENA
clk_enable => td[3][13].ENA
clk_enable => td[3][12].ENA
clk_enable => td[3][11].ENA
clk_enable => td[3][10].ENA
clk_enable => td[3][9].ENA
clk_enable => td[3][8].ENA
clk_enable => td[3][7].ENA
clk_enable => td[3][6].ENA
clk_enable => td[3][5].ENA
clk_enable => td[3][4].ENA
clk_enable => td[3][3].ENA
clk_enable => td[3][2].ENA
clk_enable => td[3][1].ENA
clk_enable => td[3][0].ENA
clk_enable => tdd[0][15].ENA
clk_enable => tdd[0][14].ENA
clk_enable => tdd[0][13].ENA
clk_enable => tdd[0][12].ENA
clk_enable => tdd[0][11].ENA
clk_enable => tdd[0][10].ENA
clk_enable => tdd[0][9].ENA
clk_enable => tdd[0][8].ENA
clk_enable => tdd[0][7].ENA
clk_enable => tdd[0][6].ENA
clk_enable => tdd[0][5].ENA
clk_enable => tdd[0][4].ENA
clk_enable => tdd[0][3].ENA
clk_enable => tdd[0][2].ENA
clk_enable => tdd[0][1].ENA
clk_enable => tdd[0][0].ENA
clk_enable => tdd[1][15].ENA
clk_enable => tdd[1][14].ENA
clk_enable => tdd[1][13].ENA
clk_enable => tdd[1][12].ENA
clk_enable => tdd[1][11].ENA
clk_enable => tdd[1][10].ENA
clk_enable => tdd[1][9].ENA
clk_enable => tdd[1][8].ENA
clk_enable => tdd[1][7].ENA
clk_enable => tdd[1][6].ENA
clk_enable => tdd[1][5].ENA
clk_enable => tdd[1][4].ENA
clk_enable => tdd[1][3].ENA
clk_enable => tdd[1][2].ENA
clk_enable => tdd[1][1].ENA
clk_enable => tdd[1][0].ENA
clk_enable => tdd[2][15].ENA
clk_enable => tdd[2][14].ENA
clk_enable => tdd[2][13].ENA
clk_enable => tdd[2][12].ENA
clk_enable => tdd[2][11].ENA
clk_enable => tdd[2][10].ENA
clk_enable => tdd[2][9].ENA
clk_enable => tdd[2][8].ENA
clk_enable => tdd[2][7].ENA
clk_enable => tdd[2][6].ENA
clk_enable => tdd[2][5].ENA
clk_enable => tdd[2][4].ENA
clk_enable => tdd[2][3].ENA
clk_enable => tdd[2][2].ENA
clk_enable => tdd[2][1].ENA
clk_enable => tdd[2][0].ENA
clk_enable => tdd[3][15].ENA
clk_enable => tdd[3][14].ENA
clk_enable => tdd[3][13].ENA
clk_enable => tdd[3][12].ENA
clk_enable => tdd[3][11].ENA
clk_enable => tdd[3][10].ENA
clk_enable => tdd[3][9].ENA
clk_enable => tdd[3][8].ENA
clk_enable => tdd[3][7].ENA
clk_enable => tdd[3][6].ENA
clk_enable => tdd[3][5].ENA
clk_enable => tdd[3][4].ENA
clk_enable => tdd[3][3].ENA
clk_enable => tdd[3][2].ENA
clk_enable => tdd[3][1].ENA
clk_enable => tdd[3][0].ENA
clk_enable => xmhd0invd[15].ENA
clk_enable => xmhd0invd[14].ENA
clk_enable => xmhd0invd[13].ENA
clk_enable => xmhd0invd[12].ENA
clk_enable => xmhd0invd[11].ENA
clk_enable => xmhd0invd[10].ENA
clk_enable => xmhd0invd[9].ENA
clk_enable => xmhd0invd[8].ENA
clk_enable => xmhd0invd[7].ENA
clk_enable => xmhd0invd[6].ENA
clk_enable => xmhd0invd[5].ENA
clk_enable => xmhd0invd[4].ENA
clk_enable => xmhd0invd[3].ENA
clk_enable => xmhd0invd[2].ENA
clk_enable => xmhd0invd[1].ENA
clk_enable => xmhd0invd[0].ENA
clk_enable => xmhd0invdd[15].ENA
clk_enable => xmhd0invdd[14].ENA
clk_enable => xmhd0invdd[13].ENA
clk_enable => xmhd0invdd[12].ENA
clk_enable => xmhd0invdd[11].ENA
clk_enable => xmhd0invdd[10].ENA
clk_enable => xmhd0invdd[9].ENA
clk_enable => xmhd0invdd[8].ENA
clk_enable => xmhd0invdd[7].ENA
clk_enable => xmhd0invdd[6].ENA
clk_enable => xmhd0invdd[5].ENA
clk_enable => xmhd0invdd[4].ENA
clk_enable => xmhd0invdd[3].ENA
clk_enable => xmhd0invdd[2].ENA
clk_enable => xmhd0invdd[1].ENA
clk_enable => xmhd0invdd[0].ENA
clk_enable => filter_out[15]~reg0.ENA
clk_enable => filter_out[14]~reg0.ENA
clk_enable => filter_out[13]~reg0.ENA
clk_enable => filter_out[12]~reg0.ENA
clk_enable => filter_out[11]~reg0.ENA
clk_enable => filter_out[10]~reg0.ENA
clk_enable => filter_out[9]~reg0.ENA
clk_enable => filter_out[8]~reg0.ENA
clk_enable => filter_out[7]~reg0.ENA
clk_enable => filter_out[6]~reg0.ENA
clk_enable => filter_out[5]~reg0.ENA
clk_enable => filter_out[4]~reg0.ENA
clk_enable => filter_out[3]~reg0.ENA
clk_enable => filter_out[2]~reg0.ENA
clk_enable => filter_out[1]~reg0.ENA
reset => filter_out[0]~reg0.ACLR
reset => filter_out[1]~reg0.ACLR
reset => filter_out[2]~reg0.ACLR
reset => filter_out[3]~reg0.ACLR
reset => filter_out[4]~reg0.ACLR
reset => filter_out[5]~reg0.ACLR
reset => filter_out[6]~reg0.ACLR
reset => filter_out[7]~reg0.ACLR
reset => filter_out[8]~reg0.ACLR
reset => filter_out[9]~reg0.ACLR
reset => filter_out[10]~reg0.ACLR
reset => filter_out[11]~reg0.ACLR
reset => filter_out[12]~reg0.ACLR
reset => filter_out[13]~reg0.ACLR
reset => filter_out[14]~reg0.ACLR
reset => filter_out[15]~reg0.ACLR
reset => xmhd0invdd[0].ACLR
reset => xmhd0invdd[1].ACLR
reset => xmhd0invdd[2].ACLR
reset => xmhd0invdd[3].ACLR
reset => xmhd0invdd[4].ACLR
reset => xmhd0invdd[5].ACLR
reset => xmhd0invdd[6].ACLR
reset => xmhd0invdd[7].ACLR
reset => xmhd0invdd[8].ACLR
reset => xmhd0invdd[9].ACLR
reset => xmhd0invdd[10].ACLR
reset => xmhd0invdd[11].ACLR
reset => xmhd0invdd[12].ACLR
reset => xmhd0invdd[13].ACLR
reset => xmhd0invdd[14].ACLR
reset => xmhd0invdd[15].ACLR
reset => xmhd0invd[0].ACLR
reset => xmhd0invd[1].ACLR
reset => xmhd0invd[2].ACLR
reset => xmhd0invd[3].ACLR
reset => xmhd0invd[4].ACLR
reset => xmhd0invd[5].ACLR
reset => xmhd0invd[6].ACLR
reset => xmhd0invd[7].ACLR
reset => xmhd0invd[8].ACLR
reset => xmhd0invd[9].ACLR
reset => xmhd0invd[10].ACLR
reset => xmhd0invd[11].ACLR
reset => xmhd0invd[12].ACLR
reset => xmhd0invd[13].ACLR
reset => xmhd0invd[14].ACLR
reset => xmhd0invd[15].ACLR
reset => tdd[3][0].ACLR
reset => tdd[3][1].ACLR
reset => tdd[3][2].ACLR
reset => tdd[3][3].ACLR
reset => tdd[3][4].ACLR
reset => tdd[3][5].ACLR
reset => tdd[3][6].ACLR
reset => tdd[3][7].ACLR
reset => tdd[3][8].ACLR
reset => tdd[3][9].ACLR
reset => tdd[3][10].ACLR
reset => tdd[3][11].ACLR
reset => tdd[3][12].ACLR
reset => tdd[3][13].ACLR
reset => tdd[3][14].ACLR
reset => tdd[3][15].ACLR
reset => tdd[2][0].ACLR
reset => tdd[2][1].ACLR
reset => tdd[2][2].ACLR
reset => tdd[2][3].ACLR
reset => tdd[2][4].ACLR
reset => tdd[2][5].ACLR
reset => tdd[2][6].ACLR
reset => tdd[2][7].ACLR
reset => tdd[2][8].ACLR
reset => tdd[2][9].ACLR
reset => tdd[2][10].ACLR
reset => tdd[2][11].ACLR
reset => tdd[2][12].ACLR
reset => tdd[2][13].ACLR
reset => tdd[2][14].ACLR
reset => tdd[2][15].ACLR
reset => tdd[1][0].ACLR
reset => tdd[1][1].ACLR
reset => tdd[1][2].ACLR
reset => tdd[1][3].ACLR
reset => tdd[1][4].ACLR
reset => tdd[1][5].ACLR
reset => tdd[1][6].ACLR
reset => tdd[1][7].ACLR
reset => tdd[1][8].ACLR
reset => tdd[1][9].ACLR
reset => tdd[1][10].ACLR
reset => tdd[1][11].ACLR
reset => tdd[1][12].ACLR
reset => tdd[1][13].ACLR
reset => tdd[1][14].ACLR
reset => tdd[1][15].ACLR
reset => tdd[0][0].ACLR
reset => tdd[0][1].ACLR
reset => tdd[0][2].ACLR
reset => tdd[0][3].ACLR
reset => tdd[0][4].ACLR
reset => tdd[0][5].ACLR
reset => tdd[0][6].ACLR
reset => tdd[0][7].ACLR
reset => tdd[0][8].ACLR
reset => tdd[0][9].ACLR
reset => tdd[0][10].ACLR
reset => tdd[0][11].ACLR
reset => tdd[0][12].ACLR
reset => tdd[0][13].ACLR
reset => tdd[0][14].ACLR
reset => tdd[0][15].ACLR
reset => td[3][0].ACLR
reset => td[3][1].ACLR
reset => td[3][2].ACLR
reset => td[3][3].ACLR
reset => td[3][4].ACLR
reset => td[3][5].ACLR
reset => td[3][6].ACLR
reset => td[3][7].ACLR
reset => td[3][8].ACLR
reset => td[3][9].ACLR
reset => td[3][10].ACLR
reset => td[3][11].ACLR
reset => td[3][12].ACLR
reset => td[3][13].ACLR
reset => td[3][14].ACLR
reset => td[3][15].ACLR
reset => td[2][0].ACLR
reset => td[2][1].ACLR
reset => td[2][2].ACLR
reset => td[2][3].ACLR
reset => td[2][4].ACLR
reset => td[2][5].ACLR
reset => td[2][6].ACLR
reset => td[2][7].ACLR
reset => td[2][8].ACLR
reset => td[2][9].ACLR
reset => td[2][10].ACLR
reset => td[2][11].ACLR
reset => td[2][12].ACLR
reset => td[2][13].ACLR
reset => td[2][14].ACLR
reset => td[2][15].ACLR
reset => td[1][0].ACLR
reset => td[1][1].ACLR
reset => td[1][2].ACLR
reset => td[1][3].ACLR
reset => td[1][4].ACLR
reset => td[1][5].ACLR
reset => td[1][6].ACLR
reset => td[1][7].ACLR
reset => td[1][8].ACLR
reset => td[1][9].ACLR
reset => td[1][10].ACLR
reset => td[1][11].ACLR
reset => td[1][12].ACLR
reset => td[1][13].ACLR
reset => td[1][14].ACLR
reset => td[1][15].ACLR
reset => td[0][0].ACLR
reset => td[0][1].ACLR
reset => td[0][2].ACLR
reset => td[0][3].ACLR
reset => td[0][4].ACLR
reset => td[0][5].ACLR
reset => td[0][6].ACLR
reset => td[0][7].ACLR
reset => td[0][8].ACLR
reset => td[0][9].ACLR
reset => td[0][10].ACLR
reset => td[0][11].ACLR
reset => td[0][12].ACLR
reset => td[0][13].ACLR
reset => td[0][14].ACLR
reset => td[0][15].ACLR
reset => xmhd[2][0].ACLR
reset => xmhd[2][1].ACLR
reset => xmhd[2][2].ACLR
reset => xmhd[2][3].ACLR
reset => xmhd[2][4].ACLR
reset => xmhd[2][5].ACLR
reset => xmhd[2][6].ACLR
reset => xmhd[2][7].ACLR
reset => xmhd[2][8].ACLR
reset => xmhd[2][9].ACLR
reset => xmhd[2][10].ACLR
reset => xmhd[2][11].ACLR
reset => xmhd[2][12].ACLR
reset => xmhd[2][13].ACLR
reset => xmhd[2][14].ACLR
reset => xmhd[2][15].ACLR
reset => xmhd[1][0].ACLR
reset => xmhd[1][1].ACLR
reset => xmhd[1][2].ACLR
reset => xmhd[1][3].ACLR
reset => xmhd[1][4].ACLR
reset => xmhd[1][5].ACLR
reset => xmhd[1][6].ACLR
reset => xmhd[1][7].ACLR
reset => xmhd[1][8].ACLR
reset => xmhd[1][9].ACLR
reset => xmhd[1][10].ACLR
reset => xmhd[1][11].ACLR
reset => xmhd[1][12].ACLR
reset => xmhd[1][13].ACLR
reset => xmhd[1][14].ACLR
reset => xmhd[1][15].ACLR
reset => xmhd[0][0].ACLR
reset => xmhd[0][1].ACLR
reset => xmhd[0][2].ACLR
reset => xmhd[0][3].ACLR
reset => xmhd[0][4].ACLR
reset => xmhd[0][5].ACLR
reset => xmhd[0][6].ACLR
reset => xmhd[0][7].ACLR
reset => xmhd[0][8].ACLR
reset => xmhd[0][9].ACLR
reset => xmhd[0][10].ACLR
reset => xmhd[0][11].ACLR
reset => xmhd[0][12].ACLR
reset => xmhd[0][13].ACLR
reset => xmhd[0][14].ACLR
reset => xmhd[0][15].ACLR
filter_in[0] => Mult0.IN29
filter_in[0] => Mult1.IN31
filter_in[0] => Add0.IN34
filter_in[1] => Mult0.IN28
filter_in[1] => Mult1.IN30
filter_in[1] => Add0.IN33
filter_in[2] => Mult0.IN27
filter_in[2] => Mult1.IN29
filter_in[2] => Add0.IN32
filter_in[3] => Mult0.IN26
filter_in[3] => Mult1.IN28
filter_in[3] => Add0.IN31
filter_in[4] => Mult0.IN25
filter_in[4] => Mult1.IN27
filter_in[4] => Add0.IN30
filter_in[5] => Mult0.IN24
filter_in[5] => Mult1.IN26
filter_in[5] => Add0.IN29
filter_in[6] => Mult0.IN23
filter_in[6] => Mult1.IN25
filter_in[6] => Add0.IN28
filter_in[7] => Mult0.IN22
filter_in[7] => Mult1.IN24
filter_in[7] => Add0.IN27
filter_in[8] => Mult0.IN21
filter_in[8] => Mult1.IN23
filter_in[8] => Add0.IN26
filter_in[9] => Mult0.IN20
filter_in[9] => Mult1.IN22
filter_in[9] => Add0.IN25
filter_in[10] => Mult0.IN19
filter_in[10] => Mult1.IN21
filter_in[10] => Add0.IN24
filter_in[11] => Mult0.IN18
filter_in[11] => Mult1.IN20
filter_in[11] => Add0.IN23
filter_in[12] => Mult0.IN17
filter_in[12] => Mult1.IN19
filter_in[12] => Add0.IN22
filter_in[13] => Mult0.IN16
filter_in[13] => Mult1.IN18
filter_in[13] => Add0.IN21
filter_in[14] => Mult0.IN15
filter_in[14] => Mult1.IN17
filter_in[14] => Add0.IN20
filter_in[15] => Mult0.IN14
filter_in[15] => Mult1.IN16
filter_in[15] => Add0.IN18
filter_in[15] => Add0.IN19
filter_in[15] => Add0.IN37
filter_out[0] <= filter_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[1] <= filter_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[2] <= filter_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[3] <= filter_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[4] <= filter_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[5] <= filter_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[6] <= filter_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[7] <= filter_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[8] <= filter_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[9] <= filter_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[10] <= filter_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[11] <= filter_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[12] <= filter_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[13] <= filter_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[14] <= filter_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
filter_out[15] <= filter_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst
clk => r2p_pre:u1.clk
clk => \delay:delay_pipe[0][0].CLK
clk => \delay:delay_pipe[0][1].CLK
clk => \delay:delay_pipe[0][2].CLK
clk => \delay:delay_pipe[1][0].CLK
clk => \delay:delay_pipe[1][1].CLK
clk => \delay:delay_pipe[1][2].CLK
clk => \delay:delay_pipe[2][0].CLK
clk => \delay:delay_pipe[2][1].CLK
clk => \delay:delay_pipe[2][2].CLK
clk => \delay:delay_pipe[3][0].CLK
clk => \delay:delay_pipe[3][1].CLK
clk => \delay:delay_pipe[3][2].CLK
clk => \delay:delay_pipe[4][0].CLK
clk => \delay:delay_pipe[4][1].CLK
clk => \delay:delay_pipe[4][2].CLK
clk => \delay:delay_pipe[5][0].CLK
clk => \delay:delay_pipe[5][1].CLK
clk => \delay:delay_pipe[5][2].CLK
clk => \delay:delay_pipe[6][0].CLK
clk => \delay:delay_pipe[6][1].CLK
clk => \delay:delay_pipe[6][2].CLK
clk => \delay:delay_pipe[7][0].CLK
clk => \delay:delay_pipe[7][1].CLK
clk => \delay:delay_pipe[7][2].CLK
clk => \delay:delay_pipe[8][0].CLK
clk => \delay:delay_pipe[8][1].CLK
clk => \delay:delay_pipe[8][2].CLK
clk => \delay:delay_pipe[9][0].CLK
clk => \delay:delay_pipe[9][1].CLK
clk => \delay:delay_pipe[9][2].CLK
clk => \delay:delay_pipe[10][0].CLK
clk => \delay:delay_pipe[10][1].CLK
clk => \delay:delay_pipe[10][2].CLK
clk => \delay:delay_pipe[11][0].CLK
clk => \delay:delay_pipe[11][1].CLK
clk => \delay:delay_pipe[11][2].CLK
clk => \delay:delay_pipe[12][0].CLK
clk => \delay:delay_pipe[12][1].CLK
clk => \delay:delay_pipe[12][2].CLK
clk => \delay:delay_pipe[13][0].CLK
clk => \delay:delay_pipe[13][1].CLK
clk => \delay:delay_pipe[13][2].CLK
clk => \delay:delay_pipe[14][0].CLK
clk => \delay:delay_pipe[14][1].CLK
clk => \delay:delay_pipe[14][2].CLK
clk => r2p_cordic:u2.clk
clk => r2p_post:u3.clk
ena => r2p_pre:u1.ena
ena => r2p_cordic:u2.ena
ena => r2p_post:u3.ena
ena => \delay:delay_pipe[0][0].ENA
ena => \delay:delay_pipe[0][1].ENA
ena => \delay:delay_pipe[0][2].ENA
ena => \delay:delay_pipe[1][0].ENA
ena => \delay:delay_pipe[1][1].ENA
ena => \delay:delay_pipe[1][2].ENA
ena => \delay:delay_pipe[2][0].ENA
ena => \delay:delay_pipe[2][1].ENA
ena => \delay:delay_pipe[2][2].ENA
ena => \delay:delay_pipe[3][0].ENA
ena => \delay:delay_pipe[3][1].ENA
ena => \delay:delay_pipe[3][2].ENA
ena => \delay:delay_pipe[4][0].ENA
ena => \delay:delay_pipe[4][1].ENA
ena => \delay:delay_pipe[4][2].ENA
ena => \delay:delay_pipe[5][0].ENA
ena => \delay:delay_pipe[5][1].ENA
ena => \delay:delay_pipe[5][2].ENA
ena => \delay:delay_pipe[6][0].ENA
ena => \delay:delay_pipe[6][1].ENA
ena => \delay:delay_pipe[6][2].ENA
ena => \delay:delay_pipe[7][0].ENA
ena => \delay:delay_pipe[7][1].ENA
ena => \delay:delay_pipe[7][2].ENA
ena => \delay:delay_pipe[8][0].ENA
ena => \delay:delay_pipe[8][1].ENA
ena => \delay:delay_pipe[8][2].ENA
ena => \delay:delay_pipe[9][0].ENA
ena => \delay:delay_pipe[9][1].ENA
ena => \delay:delay_pipe[9][2].ENA
ena => \delay:delay_pipe[10][0].ENA
ena => \delay:delay_pipe[10][1].ENA
ena => \delay:delay_pipe[10][2].ENA
ena => \delay:delay_pipe[11][0].ENA
ena => \delay:delay_pipe[11][1].ENA
ena => \delay:delay_pipe[11][2].ENA
ena => \delay:delay_pipe[12][0].ENA
ena => \delay:delay_pipe[12][1].ENA
ena => \delay:delay_pipe[12][2].ENA
ena => \delay:delay_pipe[13][0].ENA
ena => \delay:delay_pipe[13][1].ENA
ena => \delay:delay_pipe[13][2].ENA
ena => \delay:delay_pipe[14][0].ENA
ena => \delay:delay_pipe[14][1].ENA
ena => \delay:delay_pipe[14][2].ENA
Xin[0] => r2p_pre:u1.Xi[0]
Xin[1] => r2p_pre:u1.Xi[1]
Xin[2] => r2p_pre:u1.Xi[2]
Xin[3] => r2p_pre:u1.Xi[3]
Xin[4] => r2p_pre:u1.Xi[4]
Xin[5] => r2p_pre:u1.Xi[5]
Xin[6] => r2p_pre:u1.Xi[6]
Xin[7] => r2p_pre:u1.Xi[7]
Xin[8] => r2p_pre:u1.Xi[8]
Xin[9] => r2p_pre:u1.Xi[9]
Xin[10] => r2p_pre:u1.Xi[10]
Xin[11] => r2p_pre:u1.Xi[11]
Xin[12] => r2p_pre:u1.Xi[12]
Xin[13] => r2p_pre:u1.Xi[13]
Xin[14] => r2p_pre:u1.Xi[14]
Xin[15] => r2p_pre:u1.Xi[15]
Yin[0] => r2p_pre:u1.Yi[0]
Yin[1] => r2p_pre:u1.Yi[1]
Yin[2] => r2p_pre:u1.Yi[2]
Yin[3] => r2p_pre:u1.Yi[3]
Yin[4] => r2p_pre:u1.Yi[4]
Yin[5] => r2p_pre:u1.Yi[5]
Yin[6] => r2p_pre:u1.Yi[6]
Yin[7] => r2p_pre:u1.Yi[7]
Yin[8] => r2p_pre:u1.Yi[8]
Yin[9] => r2p_pre:u1.Yi[9]
Yin[10] => r2p_pre:u1.Yi[10]
Yin[11] => r2p_pre:u1.Yi[11]
Yin[12] => r2p_pre:u1.Yi[12]
Yin[13] => r2p_pre:u1.Yi[13]
Yin[14] => r2p_pre:u1.Yi[14]
Yin[15] => r2p_pre:u1.Yi[15]
Rout[0] <= r2p_post:u3.Ro[0]
Rout[1] <= r2p_post:u3.Ro[1]
Rout[2] <= r2p_post:u3.Ro[2]
Rout[3] <= r2p_post:u3.Ro[3]
Rout[4] <= r2p_post:u3.Ro[4]
Rout[5] <= r2p_post:u3.Ro[5]
Rout[6] <= r2p_post:u3.Ro[6]
Rout[7] <= r2p_post:u3.Ro[7]
Rout[8] <= r2p_post:u3.Ro[8]
Rout[9] <= r2p_post:u3.Ro[9]
Rout[10] <= r2p_post:u3.Ro[10]
Rout[11] <= r2p_post:u3.Ro[11]
Rout[12] <= r2p_post:u3.Ro[12]
Rout[13] <= r2p_post:u3.Ro[13]
Rout[14] <= r2p_post:u3.Ro[14]
Rout[15] <= r2p_post:u3.Ro[15]
Rout[16] <= r2p_post:u3.Ro[16]
Rout[17] <= r2p_post:u3.Ro[17]
Rout[18] <= r2p_post:u3.Ro[18]
Rout[19] <= r2p_post:u3.Ro[19]
Aout[0] <= r2p_post:u3.Ao[0]
Aout[1] <= r2p_post:u3.Ao[1]
Aout[2] <= r2p_post:u3.Ao[2]
Aout[3] <= r2p_post:u3.Ao[3]
Aout[4] <= r2p_post:u3.Ao[4]
Aout[5] <= r2p_post:u3.Ao[5]
Aout[6] <= r2p_post:u3.Ao[6]
Aout[7] <= r2p_post:u3.Ao[7]
Aout[8] <= r2p_post:u3.Ao[8]
Aout[9] <= r2p_post:u3.Ao[9]
Aout[10] <= r2p_post:u3.Ao[10]
Aout[11] <= r2p_post:u3.Ao[11]
Aout[12] <= r2p_post:u3.Ao[12]
Aout[13] <= r2p_post:u3.Ao[13]
Aout[14] <= r2p_post:u3.Ao[14]
Aout[15] <= r2p_post:u3.Ao[15]
Aout[16] <= r2p_post:u3.Ao[16]
Aout[17] <= r2p_post:u3.Ao[17]
Aout[18] <= r2p_post:u3.Ao[18]
Aout[19] <= r2p_post:u3.Ao[19]


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_pre:u1
clk => Q[0]~reg0.CLK
clk => Q[1]~reg0.CLK
clk => Q[2]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Yneg.CLK
clk => Yint1[0].CLK
clk => Yint1[1].CLK
clk => Yint1[2].CLK
clk => Yint1[3].CLK
clk => Yint1[4].CLK
clk => Yint1[5].CLK
clk => Yint1[6].CLK
clk => Yint1[7].CLK
clk => Yint1[8].CLK
clk => Yint1[9].CLK
clk => Yint1[10].CLK
clk => Yint1[11].CLK
clk => Yint1[12].CLK
clk => Yint1[13].CLK
clk => Yint1[14].CLK
clk => Xneg.CLK
clk => Xint1[0].CLK
clk => Xint1[1].CLK
clk => Xint1[2].CLK
clk => Xint1[3].CLK
clk => Xint1[4].CLK
clk => Xint1[5].CLK
clk => Xint1[6].CLK
clk => Xint1[7].CLK
clk => Xint1[8].CLK
clk => Xint1[9].CLK
clk => Xint1[10].CLK
clk => Xint1[11].CLK
clk => Xint1[12].CLK
clk => Xint1[13].CLK
clk => Xint1[14].CLK
ena => Yneg.ENA
ena => Q[0]~reg0.ENA
ena => Q[1]~reg0.ENA
ena => Q[2]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Yint1[0].ENA
ena => Yint1[1].ENA
ena => Yint1[2].ENA
ena => Yint1[3].ENA
ena => Yint1[4].ENA
ena => Yint1[5].ENA
ena => Yint1[6].ENA
ena => Yint1[7].ENA
ena => Yint1[8].ENA
ena => Yint1[9].ENA
ena => Yint1[10].ENA
ena => Yint1[11].ENA
ena => Yint1[12].ENA
ena => Yint1[13].ENA
ena => Yint1[14].ENA
ena => Xneg.ENA
ena => Xint1[0].ENA
ena => Xint1[1].ENA
ena => Xint1[2].ENA
ena => Xint1[3].ENA
ena => Xint1[4].ENA
ena => Xint1[5].ENA
ena => Xint1[6].ENA
ena => Xint1[7].ENA
ena => Xint1[8].ENA
ena => Xint1[9].ENA
ena => Xint1[10].ENA
ena => Xint1[11].ENA
ena => Xint1[12].ENA
ena => Xint1[13].ENA
ena => Xint1[14].ENA
Xi[0] => Xint1.IN0
Xi[1] => Xint1.IN0
Xi[2] => Xint1.IN0
Xi[3] => Xint1.IN0
Xi[4] => Xint1.IN0
Xi[5] => Xint1.IN0
Xi[6] => Xint1.IN0
Xi[7] => Xint1.IN0
Xi[8] => Xint1.IN0
Xi[9] => Xint1.IN0
Xi[10] => Xint1.IN0
Xi[11] => Xint1.IN0
Xi[12] => Xint1.IN0
Xi[13] => Xint1.IN0
Xi[14] => Xint1.IN0
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Xint1.IN1
Xi[15] => Add0.IN31
Xi[15] => Xneg.DATAIN
Yi[0] => Yint1.IN0
Yi[1] => Yint1.IN0
Yi[2] => Yint1.IN0
Yi[3] => Yint1.IN0
Yi[4] => Yint1.IN0
Yi[5] => Yint1.IN0
Yi[6] => Yint1.IN0
Yi[7] => Yint1.IN0
Yi[8] => Yint1.IN0
Yi[9] => Yint1.IN0
Yi[10] => Yint1.IN0
Yi[11] => Yint1.IN0
Yi[12] => Yint1.IN0
Yi[13] => Yint1.IN0
Yi[14] => Yint1.IN0
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Yint1.IN1
Yi[15] => Add1.IN31
Yi[15] => Yneg.DATAIN
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2
clk => r2p_CordicPipe:gen_pipe:1:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:2:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:3:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:4:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:5:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:6:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:7:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:8:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:9:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:10:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:11:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:12:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:13:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:14:Pipe.clk
clk => r2p_CordicPipe:gen_pipe:15:Pipe.clk
ena => r2p_CordicPipe:gen_pipe:1:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:2:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:3:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:4:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:5:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:6:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:7:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:8:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:9:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:10:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:11:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:12:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:13:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:14:Pipe.ena
ena => r2p_CordicPipe:gen_pipe:15:Pipe.ena
Xi[0] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[4]
Xi[1] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[5]
Xi[2] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[6]
Xi[3] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[7]
Xi[4] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[8]
Xi[5] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[9]
Xi[6] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[10]
Xi[7] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[11]
Xi[8] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[12]
Xi[9] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[13]
Xi[10] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[14]
Xi[11] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[15]
Xi[12] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[16]
Xi[13] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[17]
Xi[14] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[18]
Xi[15] => r2p_CordicPipe:gen_pipe:1:Pipe.Xi[19]
Yi[0] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[4]
Yi[1] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[5]
Yi[2] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[6]
Yi[3] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[7]
Yi[4] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[8]
Yi[5] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[9]
Yi[6] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[10]
Yi[7] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[11]
Yi[8] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[12]
Yi[9] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[13]
Yi[10] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[14]
Yi[11] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[15]
Yi[12] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[16]
Yi[13] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[17]
Yi[14] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[18]
Yi[15] => r2p_CordicPipe:gen_pipe:1:Pipe.Yi[19]
Zi[0] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[0]
Zi[1] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[1]
Zi[2] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[2]
Zi[3] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[3]
Zi[4] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[4]
Zi[5] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[5]
Zi[6] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[6]
Zi[7] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[7]
Zi[8] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[8]
Zi[9] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[9]
Zi[10] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[10]
Zi[11] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[11]
Zi[12] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[12]
Zi[13] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[13]
Zi[14] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[14]
Zi[15] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[15]
Zi[16] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[16]
Zi[17] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[17]
Zi[18] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[18]
Zi[19] => r2p_CordicPipe:gen_pipe:1:Pipe.Zi[19]
Xo[0] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[0]
Xo[1] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[1]
Xo[2] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[2]
Xo[3] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[3]
Xo[4] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[4]
Xo[5] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[5]
Xo[6] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[6]
Xo[7] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[7]
Xo[8] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[8]
Xo[9] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[9]
Xo[10] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[10]
Xo[11] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[11]
Xo[12] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[12]
Xo[13] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[13]
Xo[14] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[14]
Xo[15] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[15]
Xo[16] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[16]
Xo[17] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[17]
Xo[18] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[18]
Xo[19] <= r2p_CordicPipe:gen_pipe:15:Pipe.Xo[19]
Zo[0] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[0]
Zo[1] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[1]
Zo[2] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[2]
Zo[3] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[3]
Zo[4] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[4]
Zo[5] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[5]
Zo[6] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[6]
Zo[7] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[7]
Zo[8] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[8]
Zo[9] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[9]
Zo[10] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[10]
Zo[11] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[11]
Zo[12] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[12]
Zo[13] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[13]
Zo[14] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[14]
Zo[15] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[15]
Zo[16] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[16]
Zo[17] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[17]
Zo[18] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[18]
Zo[19] <= r2p_CordicPipe:gen_pipe:15:Pipe.Zo[19]


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:1:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN20
Xi[0] => Add1.IN39
Xi[0] => Add2.IN20
Xi[1] => Add0.IN19
Xi[1] => Add1.IN38
Xi[1] => Add2.IN19
Xi[2] => Add0.IN18
Xi[2] => Add1.IN37
Xi[2] => Add2.IN18
Xi[3] => Add0.IN17
Xi[3] => Add1.IN36
Xi[3] => Add2.IN17
Xi[4] => Add0.IN16
Xi[4] => Add1.IN35
Xi[4] => Add2.IN16
Xi[5] => Add0.IN15
Xi[5] => Add1.IN34
Xi[5] => Add2.IN15
Xi[6] => Add0.IN14
Xi[6] => Add1.IN33
Xi[6] => Add2.IN14
Xi[7] => Add0.IN13
Xi[7] => Add1.IN32
Xi[7] => Add2.IN13
Xi[8] => Add0.IN12
Xi[8] => Add1.IN31
Xi[8] => Add2.IN12
Xi[9] => Add0.IN11
Xi[9] => Add1.IN30
Xi[9] => Add2.IN11
Xi[10] => Add0.IN10
Xi[10] => Add1.IN29
Xi[10] => Add2.IN10
Xi[11] => Add0.IN9
Xi[11] => Add1.IN28
Xi[11] => Add2.IN9
Xi[12] => Add0.IN8
Xi[12] => Add1.IN27
Xi[12] => Add2.IN8
Xi[13] => Add0.IN7
Xi[13] => Add1.IN26
Xi[13] => Add2.IN7
Xi[14] => Add0.IN6
Xi[14] => Add1.IN25
Xi[14] => Add2.IN6
Xi[15] => Add0.IN5
Xi[15] => Add1.IN24
Xi[15] => Add2.IN5
Xi[16] => Add0.IN4
Xi[16] => Add1.IN23
Xi[16] => Add2.IN4
Xi[17] => Add0.IN3
Xi[17] => Add1.IN22
Xi[17] => Add2.IN3
Xi[18] => Add0.IN2
Xi[18] => Add1.IN21
Xi[18] => Add2.IN2
Xi[19] => Add0.IN1
Xi[19] => Add1.IN20
Xi[19] => Add2.IN1
Yi[0] => Add0.IN39
Yi[0] => Add2.IN39
Yi[0] => Add1.IN19
Yi[1] => Add0.IN38
Yi[1] => Add2.IN38
Yi[1] => Add1.IN18
Yi[2] => Add0.IN37
Yi[2] => Add2.IN37
Yi[2] => Add1.IN17
Yi[3] => Add0.IN36
Yi[3] => Add2.IN36
Yi[3] => Add1.IN16
Yi[4] => Add0.IN35
Yi[4] => Add2.IN35
Yi[4] => Add1.IN15
Yi[5] => Add0.IN34
Yi[5] => Add2.IN34
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN33
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN32
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN31
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN30
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN29
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN28
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN27
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN26
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN25
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN24
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN23
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN22
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN21
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN40
Zi[0] => Add3.IN40
Zi[0] => Add4.IN40
Zi[1] => Add3.IN39
Zi[1] => Add4.IN39
Zi[2] => Add3.IN38
Zi[2] => Add4.IN38
Zi[3] => Add3.IN37
Zi[3] => Add4.IN37
Zi[4] => Add3.IN36
Zi[4] => Add4.IN36
Zi[5] => Add3.IN35
Zi[5] => Add4.IN35
Zi[6] => Add3.IN34
Zi[6] => Add4.IN34
Zi[7] => Add3.IN33
Zi[7] => Add4.IN33
Zi[8] => Add3.IN32
Zi[8] => Add4.IN32
Zi[9] => Add3.IN31
Zi[9] => Add4.IN31
Zi[10] => Add3.IN30
Zi[10] => Add4.IN30
Zi[11] => Add3.IN29
Zi[11] => Add4.IN29
Zi[12] => Add3.IN28
Zi[12] => Add4.IN28
Zi[13] => Add3.IN27
Zi[13] => Add4.IN27
Zi[14] => Add3.IN26
Zi[14] => Add4.IN26
Zi[15] => Add3.IN25
Zi[15] => Add4.IN25
Zi[16] => Add3.IN24
Zi[16] => Add4.IN24
Zi[17] => Add3.IN23
Zi[17] => Add4.IN23
Zi[18] => Add3.IN22
Zi[18] => Add4.IN22
Zi[19] => Add3.IN21
Zi[19] => Add4.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:2:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN2
Xi[0] => Add1.IN20
Xi[1] => Add2.IN21
Xi[1] => Add0.IN20
Xi[1] => Add1.IN38
Xi[1] => Add3.IN20
Xi[2] => Add2.IN20
Xi[2] => Add0.IN19
Xi[2] => Add1.IN37
Xi[2] => Add3.IN19
Xi[3] => Add2.IN19
Xi[3] => Add0.IN18
Xi[3] => Add1.IN36
Xi[3] => Add3.IN18
Xi[4] => Add2.IN18
Xi[4] => Add0.IN17
Xi[4] => Add1.IN35
Xi[4] => Add3.IN17
Xi[5] => Add2.IN17
Xi[5] => Add0.IN16
Xi[5] => Add1.IN34
Xi[5] => Add3.IN16
Xi[6] => Add2.IN16
Xi[6] => Add0.IN15
Xi[6] => Add1.IN33
Xi[6] => Add3.IN15
Xi[7] => Add2.IN15
Xi[7] => Add0.IN14
Xi[7] => Add1.IN32
Xi[7] => Add3.IN14
Xi[8] => Add2.IN14
Xi[8] => Add0.IN13
Xi[8] => Add1.IN31
Xi[8] => Add3.IN13
Xi[9] => Add2.IN13
Xi[9] => Add0.IN12
Xi[9] => Add1.IN30
Xi[9] => Add3.IN12
Xi[10] => Add2.IN12
Xi[10] => Add0.IN11
Xi[10] => Add1.IN29
Xi[10] => Add3.IN11
Xi[11] => Add2.IN11
Xi[11] => Add0.IN10
Xi[11] => Add1.IN28
Xi[11] => Add3.IN10
Xi[12] => Add2.IN10
Xi[12] => Add0.IN9
Xi[12] => Add1.IN27
Xi[12] => Add3.IN9
Xi[13] => Add2.IN9
Xi[13] => Add0.IN8
Xi[13] => Add1.IN26
Xi[13] => Add3.IN8
Xi[14] => Add2.IN8
Xi[14] => Add0.IN7
Xi[14] => Add1.IN25
Xi[14] => Add3.IN7
Xi[15] => Add2.IN7
Xi[15] => Add0.IN6
Xi[15] => Add1.IN24
Xi[15] => Add3.IN6
Xi[16] => Add2.IN6
Xi[16] => Add0.IN5
Xi[16] => Add1.IN23
Xi[16] => Add3.IN5
Xi[17] => Add2.IN5
Xi[17] => Add0.IN4
Xi[17] => Add1.IN22
Xi[17] => Add3.IN4
Xi[18] => Add2.IN4
Xi[18] => Add0.IN3
Xi[18] => Add1.IN21
Xi[18] => Add3.IN3
Xi[19] => Add0.IN1
Xi[19] => Add1.IN19
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Yi[0] => Add2.IN3
Yi[0] => Add3.IN21
Yi[1] => Add0.IN38
Yi[1] => Add2.IN39
Yi[1] => Add3.IN39
Yi[1] => Add1.IN18
Yi[2] => Add0.IN37
Yi[2] => Add2.IN38
Yi[2] => Add3.IN38
Yi[2] => Add1.IN17
Yi[3] => Add0.IN36
Yi[3] => Add2.IN37
Yi[3] => Add3.IN37
Yi[3] => Add1.IN16
Yi[4] => Add0.IN35
Yi[4] => Add2.IN36
Yi[4] => Add3.IN36
Yi[4] => Add1.IN15
Yi[5] => Add0.IN34
Yi[5] => Add2.IN35
Yi[5] => Add3.IN35
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN34
Yi[6] => Add3.IN34
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN33
Yi[7] => Add3.IN33
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN32
Yi[8] => Add3.IN32
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN31
Yi[9] => Add3.IN31
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN30
Yi[10] => Add3.IN30
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN29
Yi[11] => Add3.IN29
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN28
Yi[12] => Add3.IN28
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN27
Yi[13] => Add3.IN27
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN26
Yi[14] => Add3.IN26
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN25
Yi[15] => Add3.IN25
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN24
Yi[16] => Add3.IN24
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN23
Yi[17] => Add3.IN23
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN22
Yi[18] => Add3.IN22
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:3:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN3
Xi[0] => Add1.IN20
Xi[1] => Add0.IN2
Xi[1] => Add1.IN19
Xi[2] => Add2.IN22
Xi[2] => Add0.IN20
Xi[2] => Add1.IN37
Xi[2] => Add3.IN20
Xi[3] => Add2.IN21
Xi[3] => Add0.IN19
Xi[3] => Add1.IN36
Xi[3] => Add3.IN19
Xi[4] => Add2.IN20
Xi[4] => Add0.IN18
Xi[4] => Add1.IN35
Xi[4] => Add3.IN18
Xi[5] => Add2.IN19
Xi[5] => Add0.IN17
Xi[5] => Add1.IN34
Xi[5] => Add3.IN17
Xi[6] => Add2.IN18
Xi[6] => Add0.IN16
Xi[6] => Add1.IN33
Xi[6] => Add3.IN16
Xi[7] => Add2.IN17
Xi[7] => Add0.IN15
Xi[7] => Add1.IN32
Xi[7] => Add3.IN15
Xi[8] => Add2.IN16
Xi[8] => Add0.IN14
Xi[8] => Add1.IN31
Xi[8] => Add3.IN14
Xi[9] => Add2.IN15
Xi[9] => Add0.IN13
Xi[9] => Add1.IN30
Xi[9] => Add3.IN13
Xi[10] => Add2.IN14
Xi[10] => Add0.IN12
Xi[10] => Add1.IN29
Xi[10] => Add3.IN12
Xi[11] => Add2.IN13
Xi[11] => Add0.IN11
Xi[11] => Add1.IN28
Xi[11] => Add3.IN11
Xi[12] => Add2.IN12
Xi[12] => Add0.IN10
Xi[12] => Add1.IN27
Xi[12] => Add3.IN10
Xi[13] => Add2.IN11
Xi[13] => Add0.IN9
Xi[13] => Add1.IN26
Xi[13] => Add3.IN9
Xi[14] => Add2.IN10
Xi[14] => Add0.IN8
Xi[14] => Add1.IN25
Xi[14] => Add3.IN8
Xi[15] => Add2.IN9
Xi[15] => Add0.IN7
Xi[15] => Add1.IN24
Xi[15] => Add3.IN7
Xi[16] => Add2.IN8
Xi[16] => Add0.IN6
Xi[16] => Add1.IN23
Xi[16] => Add3.IN6
Xi[17] => Add2.IN7
Xi[17] => Add0.IN5
Xi[17] => Add1.IN22
Xi[17] => Add3.IN5
Xi[18] => Add2.IN6
Xi[18] => Add0.IN4
Xi[18] => Add1.IN21
Xi[18] => Add3.IN4
Xi[19] => Add0.IN1
Xi[19] => Add1.IN18
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Yi[0] => Add2.IN5
Yi[0] => Add3.IN22
Yi[1] => Add2.IN4
Yi[1] => Add3.IN21
Yi[2] => Add0.IN37
Yi[2] => Add2.IN39
Yi[2] => Add3.IN39
Yi[2] => Add1.IN17
Yi[3] => Add0.IN36
Yi[3] => Add2.IN38
Yi[3] => Add3.IN38
Yi[3] => Add1.IN16
Yi[4] => Add0.IN35
Yi[4] => Add2.IN37
Yi[4] => Add3.IN37
Yi[4] => Add1.IN15
Yi[5] => Add0.IN34
Yi[5] => Add2.IN36
Yi[5] => Add3.IN36
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN35
Yi[6] => Add3.IN35
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN34
Yi[7] => Add3.IN34
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN33
Yi[8] => Add3.IN33
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN32
Yi[9] => Add3.IN32
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN31
Yi[10] => Add3.IN31
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN30
Yi[11] => Add3.IN30
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN29
Yi[12] => Add3.IN29
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN28
Yi[13] => Add3.IN28
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN27
Yi[14] => Add3.IN27
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN26
Yi[15] => Add3.IN26
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN25
Yi[16] => Add3.IN25
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN24
Yi[17] => Add3.IN24
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN23
Yi[18] => Add3.IN23
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:4:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN4
Xi[0] => Add1.IN20
Xi[1] => Add0.IN3
Xi[1] => Add1.IN19
Xi[2] => Add0.IN2
Xi[2] => Add1.IN18
Xi[3] => Add2.IN23
Xi[3] => Add0.IN20
Xi[3] => Add1.IN36
Xi[3] => Add3.IN20
Xi[4] => Add2.IN22
Xi[4] => Add0.IN19
Xi[4] => Add1.IN35
Xi[4] => Add3.IN19
Xi[5] => Add2.IN21
Xi[5] => Add0.IN18
Xi[5] => Add1.IN34
Xi[5] => Add3.IN18
Xi[6] => Add2.IN20
Xi[6] => Add0.IN17
Xi[6] => Add1.IN33
Xi[6] => Add3.IN17
Xi[7] => Add2.IN19
Xi[7] => Add0.IN16
Xi[7] => Add1.IN32
Xi[7] => Add3.IN16
Xi[8] => Add2.IN18
Xi[8] => Add0.IN15
Xi[8] => Add1.IN31
Xi[8] => Add3.IN15
Xi[9] => Add2.IN17
Xi[9] => Add0.IN14
Xi[9] => Add1.IN30
Xi[9] => Add3.IN14
Xi[10] => Add2.IN16
Xi[10] => Add0.IN13
Xi[10] => Add1.IN29
Xi[10] => Add3.IN13
Xi[11] => Add2.IN15
Xi[11] => Add0.IN12
Xi[11] => Add1.IN28
Xi[11] => Add3.IN12
Xi[12] => Add2.IN14
Xi[12] => Add0.IN11
Xi[12] => Add1.IN27
Xi[12] => Add3.IN11
Xi[13] => Add2.IN13
Xi[13] => Add0.IN10
Xi[13] => Add1.IN26
Xi[13] => Add3.IN10
Xi[14] => Add2.IN12
Xi[14] => Add0.IN9
Xi[14] => Add1.IN25
Xi[14] => Add3.IN9
Xi[15] => Add2.IN11
Xi[15] => Add0.IN8
Xi[15] => Add1.IN24
Xi[15] => Add3.IN8
Xi[16] => Add2.IN10
Xi[16] => Add0.IN7
Xi[16] => Add1.IN23
Xi[16] => Add3.IN7
Xi[17] => Add2.IN9
Xi[17] => Add0.IN6
Xi[17] => Add1.IN22
Xi[17] => Add3.IN6
Xi[18] => Add2.IN8
Xi[18] => Add0.IN5
Xi[18] => Add1.IN21
Xi[18] => Add3.IN5
Xi[19] => Add0.IN1
Xi[19] => Add1.IN17
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Yi[0] => Add2.IN7
Yi[0] => Add3.IN23
Yi[1] => Add2.IN6
Yi[1] => Add3.IN22
Yi[2] => Add2.IN5
Yi[2] => Add3.IN21
Yi[3] => Add0.IN36
Yi[3] => Add2.IN39
Yi[3] => Add3.IN39
Yi[3] => Add1.IN16
Yi[4] => Add0.IN35
Yi[4] => Add2.IN38
Yi[4] => Add3.IN38
Yi[4] => Add1.IN15
Yi[5] => Add0.IN34
Yi[5] => Add2.IN37
Yi[5] => Add3.IN37
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN36
Yi[6] => Add3.IN36
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN35
Yi[7] => Add3.IN35
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN34
Yi[8] => Add3.IN34
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN33
Yi[9] => Add3.IN33
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN32
Yi[10] => Add3.IN32
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN31
Yi[11] => Add3.IN31
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN30
Yi[12] => Add3.IN30
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN29
Yi[13] => Add3.IN29
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN28
Yi[14] => Add3.IN28
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN27
Yi[15] => Add3.IN27
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN26
Yi[16] => Add3.IN26
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN25
Yi[17] => Add3.IN25
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN24
Yi[18] => Add3.IN24
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN37
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:5:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN5
Xi[0] => Add1.IN20
Xi[1] => Add0.IN4
Xi[1] => Add1.IN19
Xi[2] => Add0.IN3
Xi[2] => Add1.IN18
Xi[3] => Add0.IN2
Xi[3] => Add1.IN17
Xi[4] => Add2.IN24
Xi[4] => Add0.IN20
Xi[4] => Add1.IN35
Xi[4] => Add3.IN20
Xi[5] => Add2.IN23
Xi[5] => Add0.IN19
Xi[5] => Add1.IN34
Xi[5] => Add3.IN19
Xi[6] => Add2.IN22
Xi[6] => Add0.IN18
Xi[6] => Add1.IN33
Xi[6] => Add3.IN18
Xi[7] => Add2.IN21
Xi[7] => Add0.IN17
Xi[7] => Add1.IN32
Xi[7] => Add3.IN17
Xi[8] => Add2.IN20
Xi[8] => Add0.IN16
Xi[8] => Add1.IN31
Xi[8] => Add3.IN16
Xi[9] => Add2.IN19
Xi[9] => Add0.IN15
Xi[9] => Add1.IN30
Xi[9] => Add3.IN15
Xi[10] => Add2.IN18
Xi[10] => Add0.IN14
Xi[10] => Add1.IN29
Xi[10] => Add3.IN14
Xi[11] => Add2.IN17
Xi[11] => Add0.IN13
Xi[11] => Add1.IN28
Xi[11] => Add3.IN13
Xi[12] => Add2.IN16
Xi[12] => Add0.IN12
Xi[12] => Add1.IN27
Xi[12] => Add3.IN12
Xi[13] => Add2.IN15
Xi[13] => Add0.IN11
Xi[13] => Add1.IN26
Xi[13] => Add3.IN11
Xi[14] => Add2.IN14
Xi[14] => Add0.IN10
Xi[14] => Add1.IN25
Xi[14] => Add3.IN10
Xi[15] => Add2.IN13
Xi[15] => Add0.IN9
Xi[15] => Add1.IN24
Xi[15] => Add3.IN9
Xi[16] => Add2.IN12
Xi[16] => Add0.IN8
Xi[16] => Add1.IN23
Xi[16] => Add3.IN8
Xi[17] => Add2.IN11
Xi[17] => Add0.IN7
Xi[17] => Add1.IN22
Xi[17] => Add3.IN7
Xi[18] => Add2.IN10
Xi[18] => Add0.IN6
Xi[18] => Add1.IN21
Xi[18] => Add3.IN6
Xi[19] => Add0.IN1
Xi[19] => Add1.IN16
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Yi[0] => Add2.IN9
Yi[0] => Add3.IN24
Yi[1] => Add2.IN8
Yi[1] => Add3.IN23
Yi[2] => Add2.IN7
Yi[2] => Add3.IN22
Yi[3] => Add2.IN6
Yi[3] => Add3.IN21
Yi[4] => Add0.IN35
Yi[4] => Add2.IN39
Yi[4] => Add3.IN39
Yi[4] => Add1.IN15
Yi[5] => Add0.IN34
Yi[5] => Add2.IN38
Yi[5] => Add3.IN38
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN37
Yi[6] => Add3.IN37
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN36
Yi[7] => Add3.IN36
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN35
Yi[8] => Add3.IN35
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN34
Yi[9] => Add3.IN34
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN33
Yi[10] => Add3.IN33
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN32
Yi[11] => Add3.IN32
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN31
Yi[12] => Add3.IN31
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN30
Yi[13] => Add3.IN30
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN29
Yi[14] => Add3.IN29
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN28
Yi[15] => Add3.IN28
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN27
Yi[16] => Add3.IN27
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN26
Yi[17] => Add3.IN26
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN25
Yi[18] => Add3.IN25
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN36
Yi[19] => Add0.IN37
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:6:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN6
Xi[0] => Add1.IN20
Xi[1] => Add0.IN5
Xi[1] => Add1.IN19
Xi[2] => Add0.IN4
Xi[2] => Add1.IN18
Xi[3] => Add0.IN3
Xi[3] => Add1.IN17
Xi[4] => Add0.IN2
Xi[4] => Add1.IN16
Xi[5] => Add2.IN25
Xi[5] => Add0.IN20
Xi[5] => Add1.IN34
Xi[5] => Add3.IN20
Xi[6] => Add2.IN24
Xi[6] => Add0.IN19
Xi[6] => Add1.IN33
Xi[6] => Add3.IN19
Xi[7] => Add2.IN23
Xi[7] => Add0.IN18
Xi[7] => Add1.IN32
Xi[7] => Add3.IN18
Xi[8] => Add2.IN22
Xi[8] => Add0.IN17
Xi[8] => Add1.IN31
Xi[8] => Add3.IN17
Xi[9] => Add2.IN21
Xi[9] => Add0.IN16
Xi[9] => Add1.IN30
Xi[9] => Add3.IN16
Xi[10] => Add2.IN20
Xi[10] => Add0.IN15
Xi[10] => Add1.IN29
Xi[10] => Add3.IN15
Xi[11] => Add2.IN19
Xi[11] => Add0.IN14
Xi[11] => Add1.IN28
Xi[11] => Add3.IN14
Xi[12] => Add2.IN18
Xi[12] => Add0.IN13
Xi[12] => Add1.IN27
Xi[12] => Add3.IN13
Xi[13] => Add2.IN17
Xi[13] => Add0.IN12
Xi[13] => Add1.IN26
Xi[13] => Add3.IN12
Xi[14] => Add2.IN16
Xi[14] => Add0.IN11
Xi[14] => Add1.IN25
Xi[14] => Add3.IN11
Xi[15] => Add2.IN15
Xi[15] => Add0.IN10
Xi[15] => Add1.IN24
Xi[15] => Add3.IN10
Xi[16] => Add2.IN14
Xi[16] => Add0.IN9
Xi[16] => Add1.IN23
Xi[16] => Add3.IN9
Xi[17] => Add2.IN13
Xi[17] => Add0.IN8
Xi[17] => Add1.IN22
Xi[17] => Add3.IN8
Xi[18] => Add2.IN12
Xi[18] => Add0.IN7
Xi[18] => Add1.IN21
Xi[18] => Add3.IN7
Xi[19] => Add0.IN1
Xi[19] => Add1.IN15
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Yi[0] => Add2.IN11
Yi[0] => Add3.IN25
Yi[1] => Add2.IN10
Yi[1] => Add3.IN24
Yi[2] => Add2.IN9
Yi[2] => Add3.IN23
Yi[3] => Add2.IN8
Yi[3] => Add3.IN22
Yi[4] => Add2.IN7
Yi[4] => Add3.IN21
Yi[5] => Add0.IN34
Yi[5] => Add2.IN39
Yi[5] => Add3.IN39
Yi[5] => Add1.IN14
Yi[6] => Add0.IN33
Yi[6] => Add2.IN38
Yi[6] => Add3.IN38
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN37
Yi[7] => Add3.IN37
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN36
Yi[8] => Add3.IN36
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN35
Yi[9] => Add3.IN35
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN34
Yi[10] => Add3.IN34
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN33
Yi[11] => Add3.IN33
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN32
Yi[12] => Add3.IN32
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN31
Yi[13] => Add3.IN31
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN30
Yi[14] => Add3.IN30
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN29
Yi[15] => Add3.IN29
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN28
Yi[16] => Add3.IN28
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN27
Yi[17] => Add3.IN27
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN26
Yi[18] => Add3.IN26
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN35
Yi[19] => Add0.IN36
Yi[19] => Add0.IN37
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:7:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN7
Xi[0] => Add1.IN20
Xi[1] => Add0.IN6
Xi[1] => Add1.IN19
Xi[2] => Add0.IN5
Xi[2] => Add1.IN18
Xi[3] => Add0.IN4
Xi[3] => Add1.IN17
Xi[4] => Add0.IN3
Xi[4] => Add1.IN16
Xi[5] => Add0.IN2
Xi[5] => Add1.IN15
Xi[6] => Add2.IN26
Xi[6] => Add0.IN20
Xi[6] => Add1.IN33
Xi[6] => Add3.IN20
Xi[7] => Add2.IN25
Xi[7] => Add0.IN19
Xi[7] => Add1.IN32
Xi[7] => Add3.IN19
Xi[8] => Add2.IN24
Xi[8] => Add0.IN18
Xi[8] => Add1.IN31
Xi[8] => Add3.IN18
Xi[9] => Add2.IN23
Xi[9] => Add0.IN17
Xi[9] => Add1.IN30
Xi[9] => Add3.IN17
Xi[10] => Add2.IN22
Xi[10] => Add0.IN16
Xi[10] => Add1.IN29
Xi[10] => Add3.IN16
Xi[11] => Add2.IN21
Xi[11] => Add0.IN15
Xi[11] => Add1.IN28
Xi[11] => Add3.IN15
Xi[12] => Add2.IN20
Xi[12] => Add0.IN14
Xi[12] => Add1.IN27
Xi[12] => Add3.IN14
Xi[13] => Add2.IN19
Xi[13] => Add0.IN13
Xi[13] => Add1.IN26
Xi[13] => Add3.IN13
Xi[14] => Add2.IN18
Xi[14] => Add0.IN12
Xi[14] => Add1.IN25
Xi[14] => Add3.IN12
Xi[15] => Add2.IN17
Xi[15] => Add0.IN11
Xi[15] => Add1.IN24
Xi[15] => Add3.IN11
Xi[16] => Add2.IN16
Xi[16] => Add0.IN10
Xi[16] => Add1.IN23
Xi[16] => Add3.IN10
Xi[17] => Add2.IN15
Xi[17] => Add0.IN9
Xi[17] => Add1.IN22
Xi[17] => Add3.IN9
Xi[18] => Add2.IN14
Xi[18] => Add0.IN8
Xi[18] => Add1.IN21
Xi[18] => Add3.IN8
Xi[19] => Add0.IN1
Xi[19] => Add1.IN14
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Yi[0] => Add2.IN13
Yi[0] => Add3.IN26
Yi[1] => Add2.IN12
Yi[1] => Add3.IN25
Yi[2] => Add2.IN11
Yi[2] => Add3.IN24
Yi[3] => Add2.IN10
Yi[3] => Add3.IN23
Yi[4] => Add2.IN9
Yi[4] => Add3.IN22
Yi[5] => Add2.IN8
Yi[5] => Add3.IN21
Yi[6] => Add0.IN33
Yi[6] => Add2.IN39
Yi[6] => Add3.IN39
Yi[6] => Add1.IN13
Yi[7] => Add0.IN32
Yi[7] => Add2.IN38
Yi[7] => Add3.IN38
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN37
Yi[8] => Add3.IN37
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN36
Yi[9] => Add3.IN36
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN35
Yi[10] => Add3.IN35
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN34
Yi[11] => Add3.IN34
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN33
Yi[12] => Add3.IN33
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN32
Yi[13] => Add3.IN32
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN31
Yi[14] => Add3.IN31
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN30
Yi[15] => Add3.IN30
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN29
Yi[16] => Add3.IN29
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN28
Yi[17] => Add3.IN28
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN27
Yi[18] => Add3.IN27
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN34
Yi[19] => Add0.IN35
Yi[19] => Add0.IN36
Yi[19] => Add0.IN37
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:8:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN8
Xi[0] => Add1.IN20
Xi[1] => Add0.IN7
Xi[1] => Add1.IN19
Xi[2] => Add0.IN6
Xi[2] => Add1.IN18
Xi[3] => Add0.IN5
Xi[3] => Add1.IN17
Xi[4] => Add0.IN4
Xi[4] => Add1.IN16
Xi[5] => Add0.IN3
Xi[5] => Add1.IN15
Xi[6] => Add0.IN2
Xi[6] => Add1.IN14
Xi[7] => Add2.IN27
Xi[7] => Add0.IN20
Xi[7] => Add1.IN32
Xi[7] => Add3.IN20
Xi[8] => Add2.IN26
Xi[8] => Add0.IN19
Xi[8] => Add1.IN31
Xi[8] => Add3.IN19
Xi[9] => Add2.IN25
Xi[9] => Add0.IN18
Xi[9] => Add1.IN30
Xi[9] => Add3.IN18
Xi[10] => Add2.IN24
Xi[10] => Add0.IN17
Xi[10] => Add1.IN29
Xi[10] => Add3.IN17
Xi[11] => Add2.IN23
Xi[11] => Add0.IN16
Xi[11] => Add1.IN28
Xi[11] => Add3.IN16
Xi[12] => Add2.IN22
Xi[12] => Add0.IN15
Xi[12] => Add1.IN27
Xi[12] => Add3.IN15
Xi[13] => Add2.IN21
Xi[13] => Add0.IN14
Xi[13] => Add1.IN26
Xi[13] => Add3.IN14
Xi[14] => Add2.IN20
Xi[14] => Add0.IN13
Xi[14] => Add1.IN25
Xi[14] => Add3.IN13
Xi[15] => Add2.IN19
Xi[15] => Add0.IN12
Xi[15] => Add1.IN24
Xi[15] => Add3.IN12
Xi[16] => Add2.IN18
Xi[16] => Add0.IN11
Xi[16] => Add1.IN23
Xi[16] => Add3.IN11
Xi[17] => Add2.IN17
Xi[17] => Add0.IN10
Xi[17] => Add1.IN22
Xi[17] => Add3.IN10
Xi[18] => Add2.IN16
Xi[18] => Add0.IN9
Xi[18] => Add1.IN21
Xi[18] => Add3.IN9
Xi[19] => Add0.IN1
Xi[19] => Add1.IN13
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Yi[0] => Add2.IN15
Yi[0] => Add3.IN27
Yi[1] => Add2.IN14
Yi[1] => Add3.IN26
Yi[2] => Add2.IN13
Yi[2] => Add3.IN25
Yi[3] => Add2.IN12
Yi[3] => Add3.IN24
Yi[4] => Add2.IN11
Yi[4] => Add3.IN23
Yi[5] => Add2.IN10
Yi[5] => Add3.IN22
Yi[6] => Add2.IN9
Yi[6] => Add3.IN21
Yi[7] => Add0.IN32
Yi[7] => Add2.IN39
Yi[7] => Add3.IN39
Yi[7] => Add1.IN12
Yi[8] => Add0.IN31
Yi[8] => Add2.IN38
Yi[8] => Add3.IN38
Yi[8] => Add1.IN11
Yi[9] => Add0.IN30
Yi[9] => Add2.IN37
Yi[9] => Add3.IN37
Yi[9] => Add1.IN10
Yi[10] => Add0.IN29
Yi[10] => Add2.IN36
Yi[10] => Add3.IN36
Yi[10] => Add1.IN9
Yi[11] => Add0.IN28
Yi[11] => Add2.IN35
Yi[11] => Add3.IN35
Yi[11] => Add1.IN8
Yi[12] => Add0.IN27
Yi[12] => Add2.IN34
Yi[12] => Add3.IN34
Yi[12] => Add1.IN7
Yi[13] => Add0.IN26
Yi[13] => Add2.IN33
Yi[13] => Add3.IN33
Yi[13] => Add1.IN6
Yi[14] => Add0.IN25
Yi[14] => Add2.IN32
Yi[14] => Add3.IN32
Yi[14] => Add1.IN5
Yi[15] => Add0.IN24
Yi[15] => Add2.IN31
Yi[15] => Add3.IN31
Yi[15] => Add1.IN4
Yi[16] => Add0.IN23
Yi[16] => Add2.IN30
Yi[16] => Add3.IN30
Yi[16] => Add1.IN3
Yi[17] => Add0.IN22
Yi[17] => Add2.IN29
Yi[17] => Add3.IN29
Yi[17] => Add1.IN2
Yi[18] => Add0.IN21
Yi[18] => Add2.IN28
Yi[18] => Add3.IN28
Yi[18] => Add1.IN1
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Add2.IN40
Yi[19] => Add3.IN40
Yi[19] => Add0.IN33
Yi[19] => Add0.IN34
Yi[19] => Add0.IN35
Yi[19] => Add0.IN36
Yi[19] => Add0.IN37
Yi[19] => Add0.IN38
Yi[19] => Add0.IN39
Yi[19] => Add0.IN40
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:9:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN9
Xi[0] => Add1.IN20
Xi[1] => Add0.IN8
Xi[1] => Add1.IN19
Xi[2] => Add0.IN7
Xi[2] => Add1.IN18
Xi[3] => Add0.IN6
Xi[3] => Add1.IN17
Xi[4] => Add0.IN5
Xi[4] => Add1.IN16
Xi[5] => Add0.IN4
Xi[5] => Add1.IN15
Xi[6] => Add0.IN3
Xi[6] => Add1.IN14
Xi[7] => Add0.IN2
Xi[7] => Add1.IN13
Xi[8] => Add2.IN29
Xi[8] => Add0.IN29
Xi[8] => Add1.IN31
Xi[8] => Add3.IN20
Xi[9] => Add2.IN28
Xi[9] => Add0.IN28
Xi[9] => Add1.IN30
Xi[9] => Add3.IN19
Xi[10] => Add2.IN27
Xi[10] => Add0.IN27
Xi[10] => Add1.IN29
Xi[10] => Add3.IN18
Xi[11] => Add2.IN26
Xi[11] => Add0.IN26
Xi[11] => Add1.IN28
Xi[11] => Add3.IN17
Xi[12] => Add2.IN25
Xi[12] => Add0.IN25
Xi[12] => Add1.IN27
Xi[12] => Add3.IN16
Xi[13] => Add2.IN24
Xi[13] => Add0.IN24
Xi[13] => Add1.IN26
Xi[13] => Add3.IN15
Xi[14] => Add2.IN23
Xi[14] => Add0.IN23
Xi[14] => Add1.IN25
Xi[14] => Add3.IN14
Xi[15] => Add2.IN22
Xi[15] => Add0.IN22
Xi[15] => Add1.IN24
Xi[15] => Add3.IN13
Xi[16] => Add2.IN21
Xi[16] => Add0.IN21
Xi[16] => Add1.IN23
Xi[16] => Add3.IN12
Xi[17] => Add2.IN20
Xi[17] => Add0.IN20
Xi[17] => Add1.IN22
Xi[17] => Add3.IN11
Xi[18] => Add2.IN19
Xi[18] => Add0.IN19
Xi[18] => Add1.IN21
Xi[18] => Add3.IN10
Xi[19] => Add0.IN1
Xi[19] => Add1.IN12
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Yi[0] => Add2.IN18
Yi[0] => Add3.IN29
Yi[1] => Add2.IN17
Yi[1] => Add3.IN28
Yi[2] => Add2.IN16
Yi[2] => Add3.IN27
Yi[3] => Add2.IN15
Yi[3] => Add3.IN26
Yi[4] => Add2.IN14
Yi[4] => Add3.IN25
Yi[5] => Add2.IN13
Yi[5] => Add3.IN24
Yi[6] => Add2.IN12
Yi[6] => Add3.IN23
Yi[7] => Add2.IN11
Yi[7] => Add3.IN22
Yi[8] => Add0.IN40
Yi[8] => Add2.IN40
Yi[8] => Add3.IN40
Yi[8] => Add1.IN11
Yi[9] => Add0.IN39
Yi[9] => Add2.IN39
Yi[9] => Add3.IN39
Yi[9] => Add1.IN10
Yi[10] => Add0.IN38
Yi[10] => Add2.IN38
Yi[10] => Add3.IN38
Yi[10] => Add1.IN9
Yi[11] => Add0.IN37
Yi[11] => Add2.IN37
Yi[11] => Add3.IN37
Yi[11] => Add1.IN8
Yi[12] => Add0.IN36
Yi[12] => Add2.IN36
Yi[12] => Add3.IN36
Yi[12] => Add1.IN7
Yi[13] => Add0.IN35
Yi[13] => Add2.IN35
Yi[13] => Add3.IN35
Yi[13] => Add1.IN6
Yi[14] => Add0.IN34
Yi[14] => Add2.IN34
Yi[14] => Add3.IN34
Yi[14] => Add1.IN5
Yi[15] => Add0.IN33
Yi[15] => Add2.IN33
Yi[15] => Add3.IN33
Yi[15] => Add1.IN4
Yi[16] => Add0.IN32
Yi[16] => Add2.IN32
Yi[16] => Add3.IN32
Yi[16] => Add1.IN3
Yi[17] => Add0.IN31
Yi[17] => Add2.IN31
Yi[17] => Add3.IN31
Yi[17] => Add1.IN2
Yi[18] => Add0.IN30
Yi[18] => Add2.IN30
Yi[18] => Add3.IN30
Yi[18] => Add1.IN1
Yi[19] => Add2.IN10
Yi[19] => Add3.IN21
Yi[19] => Add0.IN10
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:10:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN10
Xi[0] => Add1.IN20
Xi[1] => Add0.IN9
Xi[1] => Add1.IN19
Xi[2] => Add0.IN8
Xi[2] => Add1.IN18
Xi[3] => Add0.IN7
Xi[3] => Add1.IN17
Xi[4] => Add0.IN6
Xi[4] => Add1.IN16
Xi[5] => Add0.IN5
Xi[5] => Add1.IN15
Xi[6] => Add0.IN4
Xi[6] => Add1.IN14
Xi[7] => Add0.IN3
Xi[7] => Add1.IN13
Xi[8] => Add0.IN2
Xi[8] => Add1.IN12
Xi[9] => Add2.IN30
Xi[9] => Add0.IN30
Xi[9] => Add1.IN30
Xi[9] => Add3.IN20
Xi[10] => Add2.IN29
Xi[10] => Add0.IN29
Xi[10] => Add1.IN29
Xi[10] => Add3.IN19
Xi[11] => Add2.IN28
Xi[11] => Add0.IN28
Xi[11] => Add1.IN28
Xi[11] => Add3.IN18
Xi[12] => Add2.IN27
Xi[12] => Add0.IN27
Xi[12] => Add1.IN27
Xi[12] => Add3.IN17
Xi[13] => Add2.IN26
Xi[13] => Add0.IN26
Xi[13] => Add1.IN26
Xi[13] => Add3.IN16
Xi[14] => Add2.IN25
Xi[14] => Add0.IN25
Xi[14] => Add1.IN25
Xi[14] => Add3.IN15
Xi[15] => Add2.IN24
Xi[15] => Add0.IN24
Xi[15] => Add1.IN24
Xi[15] => Add3.IN14
Xi[16] => Add2.IN23
Xi[16] => Add0.IN23
Xi[16] => Add1.IN23
Xi[16] => Add3.IN13
Xi[17] => Add2.IN22
Xi[17] => Add0.IN22
Xi[17] => Add1.IN22
Xi[17] => Add3.IN12
Xi[18] => Add2.IN21
Xi[18] => Add0.IN21
Xi[18] => Add1.IN21
Xi[18] => Add3.IN11
Xi[19] => Add0.IN1
Xi[19] => Add1.IN11
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Yi[0] => Add2.IN20
Yi[0] => Add3.IN30
Yi[1] => Add2.IN19
Yi[1] => Add3.IN29
Yi[2] => Add2.IN18
Yi[2] => Add3.IN28
Yi[3] => Add2.IN17
Yi[3] => Add3.IN27
Yi[4] => Add2.IN16
Yi[4] => Add3.IN26
Yi[5] => Add2.IN15
Yi[5] => Add3.IN25
Yi[6] => Add2.IN14
Yi[6] => Add3.IN24
Yi[7] => Add2.IN13
Yi[7] => Add3.IN23
Yi[8] => Add2.IN12
Yi[8] => Add3.IN22
Yi[9] => Add0.IN40
Yi[9] => Add2.IN40
Yi[9] => Add3.IN40
Yi[9] => Add1.IN10
Yi[10] => Add0.IN39
Yi[10] => Add2.IN39
Yi[10] => Add3.IN39
Yi[10] => Add1.IN9
Yi[11] => Add0.IN38
Yi[11] => Add2.IN38
Yi[11] => Add3.IN38
Yi[11] => Add1.IN8
Yi[12] => Add0.IN37
Yi[12] => Add2.IN37
Yi[12] => Add3.IN37
Yi[12] => Add1.IN7
Yi[13] => Add0.IN36
Yi[13] => Add2.IN36
Yi[13] => Add3.IN36
Yi[13] => Add1.IN6
Yi[14] => Add0.IN35
Yi[14] => Add2.IN35
Yi[14] => Add3.IN35
Yi[14] => Add1.IN5
Yi[15] => Add0.IN34
Yi[15] => Add2.IN34
Yi[15] => Add3.IN34
Yi[15] => Add1.IN4
Yi[16] => Add0.IN33
Yi[16] => Add2.IN33
Yi[16] => Add3.IN33
Yi[16] => Add1.IN3
Yi[17] => Add0.IN32
Yi[17] => Add2.IN32
Yi[17] => Add3.IN32
Yi[17] => Add1.IN2
Yi[18] => Add0.IN31
Yi[18] => Add2.IN31
Yi[18] => Add3.IN31
Yi[18] => Add1.IN1
Yi[19] => Add2.IN11
Yi[19] => Add3.IN21
Yi[19] => Add0.IN11
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:11:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN11
Xi[0] => Add1.IN20
Xi[1] => Add0.IN10
Xi[1] => Add1.IN19
Xi[2] => Add0.IN9
Xi[2] => Add1.IN18
Xi[3] => Add0.IN8
Xi[3] => Add1.IN17
Xi[4] => Add0.IN7
Xi[4] => Add1.IN16
Xi[5] => Add0.IN6
Xi[5] => Add1.IN15
Xi[6] => Add0.IN5
Xi[6] => Add1.IN14
Xi[7] => Add0.IN4
Xi[7] => Add1.IN13
Xi[8] => Add0.IN3
Xi[8] => Add1.IN12
Xi[9] => Add0.IN2
Xi[9] => Add1.IN11
Xi[10] => Add2.IN31
Xi[10] => Add0.IN31
Xi[10] => Add1.IN29
Xi[10] => Add3.IN20
Xi[11] => Add2.IN30
Xi[11] => Add0.IN30
Xi[11] => Add1.IN28
Xi[11] => Add3.IN19
Xi[12] => Add2.IN29
Xi[12] => Add0.IN29
Xi[12] => Add1.IN27
Xi[12] => Add3.IN18
Xi[13] => Add2.IN28
Xi[13] => Add0.IN28
Xi[13] => Add1.IN26
Xi[13] => Add3.IN17
Xi[14] => Add2.IN27
Xi[14] => Add0.IN27
Xi[14] => Add1.IN25
Xi[14] => Add3.IN16
Xi[15] => Add2.IN26
Xi[15] => Add0.IN26
Xi[15] => Add1.IN24
Xi[15] => Add3.IN15
Xi[16] => Add2.IN25
Xi[16] => Add0.IN25
Xi[16] => Add1.IN23
Xi[16] => Add3.IN14
Xi[17] => Add2.IN24
Xi[17] => Add0.IN24
Xi[17] => Add1.IN22
Xi[17] => Add3.IN13
Xi[18] => Add2.IN23
Xi[18] => Add0.IN23
Xi[18] => Add1.IN21
Xi[18] => Add3.IN12
Xi[19] => Add0.IN1
Xi[19] => Add1.IN10
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add2.IN11
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Xi[19] => Add3.IN11
Yi[0] => Add2.IN22
Yi[0] => Add3.IN31
Yi[1] => Add2.IN21
Yi[1] => Add3.IN30
Yi[2] => Add2.IN20
Yi[2] => Add3.IN29
Yi[3] => Add2.IN19
Yi[3] => Add3.IN28
Yi[4] => Add2.IN18
Yi[4] => Add3.IN27
Yi[5] => Add2.IN17
Yi[5] => Add3.IN26
Yi[6] => Add2.IN16
Yi[6] => Add3.IN25
Yi[7] => Add2.IN15
Yi[7] => Add3.IN24
Yi[8] => Add2.IN14
Yi[8] => Add3.IN23
Yi[9] => Add2.IN13
Yi[9] => Add3.IN22
Yi[10] => Add0.IN40
Yi[10] => Add2.IN40
Yi[10] => Add3.IN40
Yi[10] => Add1.IN9
Yi[11] => Add0.IN39
Yi[11] => Add2.IN39
Yi[11] => Add3.IN39
Yi[11] => Add1.IN8
Yi[12] => Add0.IN38
Yi[12] => Add2.IN38
Yi[12] => Add3.IN38
Yi[12] => Add1.IN7
Yi[13] => Add0.IN37
Yi[13] => Add2.IN37
Yi[13] => Add3.IN37
Yi[13] => Add1.IN6
Yi[14] => Add0.IN36
Yi[14] => Add2.IN36
Yi[14] => Add3.IN36
Yi[14] => Add1.IN5
Yi[15] => Add0.IN35
Yi[15] => Add2.IN35
Yi[15] => Add3.IN35
Yi[15] => Add1.IN4
Yi[16] => Add0.IN34
Yi[16] => Add2.IN34
Yi[16] => Add3.IN34
Yi[16] => Add1.IN3
Yi[17] => Add0.IN33
Yi[17] => Add2.IN33
Yi[17] => Add3.IN33
Yi[17] => Add1.IN2
Yi[18] => Add0.IN32
Yi[18] => Add2.IN32
Yi[18] => Add3.IN32
Yi[18] => Add1.IN1
Yi[19] => Add2.IN12
Yi[19] => Add3.IN21
Yi[19] => Add0.IN12
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Add0.IN21
Yi[19] => Add0.IN22
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN30
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:12:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN12
Xi[0] => Add1.IN20
Xi[1] => Add0.IN11
Xi[1] => Add1.IN19
Xi[2] => Add0.IN10
Xi[2] => Add1.IN18
Xi[3] => Add0.IN9
Xi[3] => Add1.IN17
Xi[4] => Add0.IN8
Xi[4] => Add1.IN16
Xi[5] => Add0.IN7
Xi[5] => Add1.IN15
Xi[6] => Add0.IN6
Xi[6] => Add1.IN14
Xi[7] => Add0.IN5
Xi[7] => Add1.IN13
Xi[8] => Add0.IN4
Xi[8] => Add1.IN12
Xi[9] => Add0.IN3
Xi[9] => Add1.IN11
Xi[10] => Add0.IN2
Xi[10] => Add1.IN10
Xi[11] => Add2.IN32
Xi[11] => Add0.IN32
Xi[11] => Add1.IN28
Xi[11] => Add3.IN20
Xi[12] => Add2.IN31
Xi[12] => Add0.IN31
Xi[12] => Add1.IN27
Xi[12] => Add3.IN19
Xi[13] => Add2.IN30
Xi[13] => Add0.IN30
Xi[13] => Add1.IN26
Xi[13] => Add3.IN18
Xi[14] => Add2.IN29
Xi[14] => Add0.IN29
Xi[14] => Add1.IN25
Xi[14] => Add3.IN17
Xi[15] => Add2.IN28
Xi[15] => Add0.IN28
Xi[15] => Add1.IN24
Xi[15] => Add3.IN16
Xi[16] => Add2.IN27
Xi[16] => Add0.IN27
Xi[16] => Add1.IN23
Xi[16] => Add3.IN15
Xi[17] => Add2.IN26
Xi[17] => Add0.IN26
Xi[17] => Add1.IN22
Xi[17] => Add3.IN14
Xi[18] => Add2.IN25
Xi[18] => Add0.IN25
Xi[18] => Add1.IN21
Xi[18] => Add3.IN13
Xi[19] => Add0.IN1
Xi[19] => Add1.IN9
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add2.IN11
Xi[19] => Add2.IN12
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Xi[19] => Add3.IN11
Xi[19] => Add3.IN12
Yi[0] => Add2.IN24
Yi[0] => Add3.IN32
Yi[1] => Add2.IN23
Yi[1] => Add3.IN31
Yi[2] => Add2.IN22
Yi[2] => Add3.IN30
Yi[3] => Add2.IN21
Yi[3] => Add3.IN29
Yi[4] => Add2.IN20
Yi[4] => Add3.IN28
Yi[5] => Add2.IN19
Yi[5] => Add3.IN27
Yi[6] => Add2.IN18
Yi[6] => Add3.IN26
Yi[7] => Add2.IN17
Yi[7] => Add3.IN25
Yi[8] => Add2.IN16
Yi[8] => Add3.IN24
Yi[9] => Add2.IN15
Yi[9] => Add3.IN23
Yi[10] => Add2.IN14
Yi[10] => Add3.IN22
Yi[11] => Add0.IN40
Yi[11] => Add2.IN40
Yi[11] => Add3.IN40
Yi[11] => Add1.IN8
Yi[12] => Add0.IN39
Yi[12] => Add2.IN39
Yi[12] => Add3.IN39
Yi[12] => Add1.IN7
Yi[13] => Add0.IN38
Yi[13] => Add2.IN38
Yi[13] => Add3.IN38
Yi[13] => Add1.IN6
Yi[14] => Add0.IN37
Yi[14] => Add2.IN37
Yi[14] => Add3.IN37
Yi[14] => Add1.IN5
Yi[15] => Add0.IN36
Yi[15] => Add2.IN36
Yi[15] => Add3.IN36
Yi[15] => Add1.IN4
Yi[16] => Add0.IN35
Yi[16] => Add2.IN35
Yi[16] => Add3.IN35
Yi[16] => Add1.IN3
Yi[17] => Add0.IN34
Yi[17] => Add2.IN34
Yi[17] => Add3.IN34
Yi[17] => Add1.IN2
Yi[18] => Add0.IN33
Yi[18] => Add2.IN33
Yi[18] => Add3.IN33
Yi[18] => Add1.IN1
Yi[19] => Add2.IN13
Yi[19] => Add3.IN21
Yi[19] => Add0.IN13
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Add0.IN21
Yi[19] => Add0.IN22
Yi[19] => Add0.IN23
Yi[19] => Add0.IN24
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN29
Yi[19] => Add1.IN30
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:13:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN13
Xi[0] => Add1.IN20
Xi[1] => Add0.IN12
Xi[1] => Add1.IN19
Xi[2] => Add0.IN11
Xi[2] => Add1.IN18
Xi[3] => Add0.IN10
Xi[3] => Add1.IN17
Xi[4] => Add0.IN9
Xi[4] => Add1.IN16
Xi[5] => Add0.IN8
Xi[5] => Add1.IN15
Xi[6] => Add0.IN7
Xi[6] => Add1.IN14
Xi[7] => Add0.IN6
Xi[7] => Add1.IN13
Xi[8] => Add0.IN5
Xi[8] => Add1.IN12
Xi[9] => Add0.IN4
Xi[9] => Add1.IN11
Xi[10] => Add0.IN3
Xi[10] => Add1.IN10
Xi[11] => Add0.IN2
Xi[11] => Add1.IN9
Xi[12] => Add2.IN33
Xi[12] => Add0.IN33
Xi[12] => Add1.IN27
Xi[12] => Add3.IN20
Xi[13] => Add2.IN32
Xi[13] => Add0.IN32
Xi[13] => Add1.IN26
Xi[13] => Add3.IN19
Xi[14] => Add2.IN31
Xi[14] => Add0.IN31
Xi[14] => Add1.IN25
Xi[14] => Add3.IN18
Xi[15] => Add2.IN30
Xi[15] => Add0.IN30
Xi[15] => Add1.IN24
Xi[15] => Add3.IN17
Xi[16] => Add2.IN29
Xi[16] => Add0.IN29
Xi[16] => Add1.IN23
Xi[16] => Add3.IN16
Xi[17] => Add2.IN28
Xi[17] => Add0.IN28
Xi[17] => Add1.IN22
Xi[17] => Add3.IN15
Xi[18] => Add2.IN27
Xi[18] => Add0.IN27
Xi[18] => Add1.IN21
Xi[18] => Add3.IN14
Xi[19] => Add0.IN1
Xi[19] => Add1.IN8
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add2.IN11
Xi[19] => Add2.IN12
Xi[19] => Add2.IN13
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Xi[19] => Add3.IN11
Xi[19] => Add3.IN12
Xi[19] => Add3.IN13
Yi[0] => Add2.IN26
Yi[0] => Add3.IN33
Yi[1] => Add2.IN25
Yi[1] => Add3.IN32
Yi[2] => Add2.IN24
Yi[2] => Add3.IN31
Yi[3] => Add2.IN23
Yi[3] => Add3.IN30
Yi[4] => Add2.IN22
Yi[4] => Add3.IN29
Yi[5] => Add2.IN21
Yi[5] => Add3.IN28
Yi[6] => Add2.IN20
Yi[6] => Add3.IN27
Yi[7] => Add2.IN19
Yi[7] => Add3.IN26
Yi[8] => Add2.IN18
Yi[8] => Add3.IN25
Yi[9] => Add2.IN17
Yi[9] => Add3.IN24
Yi[10] => Add2.IN16
Yi[10] => Add3.IN23
Yi[11] => Add2.IN15
Yi[11] => Add3.IN22
Yi[12] => Add0.IN40
Yi[12] => Add2.IN40
Yi[12] => Add3.IN40
Yi[12] => Add1.IN7
Yi[13] => Add0.IN39
Yi[13] => Add2.IN39
Yi[13] => Add3.IN39
Yi[13] => Add1.IN6
Yi[14] => Add0.IN38
Yi[14] => Add2.IN38
Yi[14] => Add3.IN38
Yi[14] => Add1.IN5
Yi[15] => Add0.IN37
Yi[15] => Add2.IN37
Yi[15] => Add3.IN37
Yi[15] => Add1.IN4
Yi[16] => Add0.IN36
Yi[16] => Add2.IN36
Yi[16] => Add3.IN36
Yi[16] => Add1.IN3
Yi[17] => Add0.IN35
Yi[17] => Add2.IN35
Yi[17] => Add3.IN35
Yi[17] => Add1.IN2
Yi[18] => Add0.IN34
Yi[18] => Add2.IN34
Yi[18] => Add3.IN34
Yi[18] => Add1.IN1
Yi[19] => Add2.IN14
Yi[19] => Add3.IN21
Yi[19] => Add0.IN14
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Add0.IN21
Yi[19] => Add0.IN22
Yi[19] => Add0.IN23
Yi[19] => Add0.IN24
Yi[19] => Add0.IN25
Yi[19] => Add0.IN26
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN28
Yi[19] => Add1.IN29
Yi[19] => Add1.IN30
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:14:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN14
Xi[0] => Add1.IN20
Xi[1] => Add0.IN13
Xi[1] => Add1.IN19
Xi[2] => Add0.IN12
Xi[2] => Add1.IN18
Xi[3] => Add0.IN11
Xi[3] => Add1.IN17
Xi[4] => Add0.IN10
Xi[4] => Add1.IN16
Xi[5] => Add0.IN9
Xi[5] => Add1.IN15
Xi[6] => Add0.IN8
Xi[6] => Add1.IN14
Xi[7] => Add0.IN7
Xi[7] => Add1.IN13
Xi[8] => Add0.IN6
Xi[8] => Add1.IN12
Xi[9] => Add0.IN5
Xi[9] => Add1.IN11
Xi[10] => Add0.IN4
Xi[10] => Add1.IN10
Xi[11] => Add0.IN3
Xi[11] => Add1.IN9
Xi[12] => Add0.IN2
Xi[12] => Add1.IN8
Xi[13] => Add2.IN34
Xi[13] => Add0.IN34
Xi[13] => Add1.IN26
Xi[13] => Add3.IN20
Xi[14] => Add2.IN33
Xi[14] => Add0.IN33
Xi[14] => Add1.IN25
Xi[14] => Add3.IN19
Xi[15] => Add2.IN32
Xi[15] => Add0.IN32
Xi[15] => Add1.IN24
Xi[15] => Add3.IN18
Xi[16] => Add2.IN31
Xi[16] => Add0.IN31
Xi[16] => Add1.IN23
Xi[16] => Add3.IN17
Xi[17] => Add2.IN30
Xi[17] => Add0.IN30
Xi[17] => Add1.IN22
Xi[17] => Add3.IN16
Xi[18] => Add2.IN29
Xi[18] => Add0.IN29
Xi[18] => Add1.IN21
Xi[18] => Add3.IN15
Xi[19] => Add0.IN1
Xi[19] => Add1.IN7
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add2.IN11
Xi[19] => Add2.IN12
Xi[19] => Add2.IN13
Xi[19] => Add2.IN14
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Xi[19] => Add3.IN11
Xi[19] => Add3.IN12
Xi[19] => Add3.IN13
Xi[19] => Add3.IN14
Yi[0] => Add2.IN28
Yi[0] => Add3.IN34
Yi[1] => Add2.IN27
Yi[1] => Add3.IN33
Yi[2] => Add2.IN26
Yi[2] => Add3.IN32
Yi[3] => Add2.IN25
Yi[3] => Add3.IN31
Yi[4] => Add2.IN24
Yi[4] => Add3.IN30
Yi[5] => Add2.IN23
Yi[5] => Add3.IN29
Yi[6] => Add2.IN22
Yi[6] => Add3.IN28
Yi[7] => Add2.IN21
Yi[7] => Add3.IN27
Yi[8] => Add2.IN20
Yi[8] => Add3.IN26
Yi[9] => Add2.IN19
Yi[9] => Add3.IN25
Yi[10] => Add2.IN18
Yi[10] => Add3.IN24
Yi[11] => Add2.IN17
Yi[11] => Add3.IN23
Yi[12] => Add2.IN16
Yi[12] => Add3.IN22
Yi[13] => Add0.IN40
Yi[13] => Add2.IN40
Yi[13] => Add3.IN40
Yi[13] => Add1.IN6
Yi[14] => Add0.IN39
Yi[14] => Add2.IN39
Yi[14] => Add3.IN39
Yi[14] => Add1.IN5
Yi[15] => Add0.IN38
Yi[15] => Add2.IN38
Yi[15] => Add3.IN38
Yi[15] => Add1.IN4
Yi[16] => Add0.IN37
Yi[16] => Add2.IN37
Yi[16] => Add3.IN37
Yi[16] => Add1.IN3
Yi[17] => Add0.IN36
Yi[17] => Add2.IN36
Yi[17] => Add3.IN36
Yi[17] => Add1.IN2
Yi[18] => Add0.IN35
Yi[18] => Add2.IN35
Yi[18] => Add3.IN35
Yi[18] => Add1.IN1
Yi[19] => Add2.IN15
Yi[19] => Add3.IN21
Yi[19] => Add0.IN15
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Add0.IN21
Yi[19] => Add0.IN22
Yi[19] => Add0.IN23
Yi[19] => Add0.IN24
Yi[19] => Add0.IN25
Yi[19] => Add0.IN26
Yi[19] => Add0.IN27
Yi[19] => Add0.IN28
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN27
Yi[19] => Add1.IN28
Yi[19] => Add1.IN29
Yi[19] => Add1.IN30
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_cordic:u2|r2p_CordicPipe:\gen_pipe:15:Pipe
clk => Zo[0]~reg0.CLK
clk => Zo[1]~reg0.CLK
clk => Zo[2]~reg0.CLK
clk => Zo[3]~reg0.CLK
clk => Zo[4]~reg0.CLK
clk => Zo[5]~reg0.CLK
clk => Zo[6]~reg0.CLK
clk => Zo[7]~reg0.CLK
clk => Zo[8]~reg0.CLK
clk => Zo[9]~reg0.CLK
clk => Zo[10]~reg0.CLK
clk => Zo[11]~reg0.CLK
clk => Zo[12]~reg0.CLK
clk => Zo[13]~reg0.CLK
clk => Zo[14]~reg0.CLK
clk => Zo[15]~reg0.CLK
clk => Zo[16]~reg0.CLK
clk => Zo[17]~reg0.CLK
clk => Zo[18]~reg0.CLK
clk => Zo[19]~reg0.CLK
clk => Yo[0]~reg0.CLK
clk => Yo[1]~reg0.CLK
clk => Yo[2]~reg0.CLK
clk => Yo[3]~reg0.CLK
clk => Yo[4]~reg0.CLK
clk => Yo[5]~reg0.CLK
clk => Yo[6]~reg0.CLK
clk => Yo[7]~reg0.CLK
clk => Yo[8]~reg0.CLK
clk => Yo[9]~reg0.CLK
clk => Yo[10]~reg0.CLK
clk => Yo[11]~reg0.CLK
clk => Yo[12]~reg0.CLK
clk => Yo[13]~reg0.CLK
clk => Yo[14]~reg0.CLK
clk => Yo[15]~reg0.CLK
clk => Yo[16]~reg0.CLK
clk => Yo[17]~reg0.CLK
clk => Yo[18]~reg0.CLK
clk => Yo[19]~reg0.CLK
clk => Xo[0]~reg0.CLK
clk => Xo[1]~reg0.CLK
clk => Xo[2]~reg0.CLK
clk => Xo[3]~reg0.CLK
clk => Xo[4]~reg0.CLK
clk => Xo[5]~reg0.CLK
clk => Xo[6]~reg0.CLK
clk => Xo[7]~reg0.CLK
clk => Xo[8]~reg0.CLK
clk => Xo[9]~reg0.CLK
clk => Xo[10]~reg0.CLK
clk => Xo[11]~reg0.CLK
clk => Xo[12]~reg0.CLK
clk => Xo[13]~reg0.CLK
clk => Xo[14]~reg0.CLK
clk => Xo[15]~reg0.CLK
clk => Xo[16]~reg0.CLK
clk => Xo[17]~reg0.CLK
clk => Xo[18]~reg0.CLK
clk => Xo[19]~reg0.CLK
ena => Zo[2]~reg0.ENA
ena => Zo[1]~reg0.ENA
ena => Zo[0]~reg0.ENA
ena => Zo[3]~reg0.ENA
ena => Zo[4]~reg0.ENA
ena => Zo[5]~reg0.ENA
ena => Zo[6]~reg0.ENA
ena => Zo[7]~reg0.ENA
ena => Zo[8]~reg0.ENA
ena => Zo[9]~reg0.ENA
ena => Zo[10]~reg0.ENA
ena => Zo[11]~reg0.ENA
ena => Zo[12]~reg0.ENA
ena => Zo[13]~reg0.ENA
ena => Zo[14]~reg0.ENA
ena => Zo[15]~reg0.ENA
ena => Zo[16]~reg0.ENA
ena => Zo[17]~reg0.ENA
ena => Zo[18]~reg0.ENA
ena => Zo[19]~reg0.ENA
ena => Yo[0]~reg0.ENA
ena => Yo[1]~reg0.ENA
ena => Yo[2]~reg0.ENA
ena => Yo[3]~reg0.ENA
ena => Yo[4]~reg0.ENA
ena => Yo[5]~reg0.ENA
ena => Yo[6]~reg0.ENA
ena => Yo[7]~reg0.ENA
ena => Yo[8]~reg0.ENA
ena => Yo[9]~reg0.ENA
ena => Yo[10]~reg0.ENA
ena => Yo[11]~reg0.ENA
ena => Yo[12]~reg0.ENA
ena => Yo[13]~reg0.ENA
ena => Yo[14]~reg0.ENA
ena => Yo[15]~reg0.ENA
ena => Yo[16]~reg0.ENA
ena => Yo[17]~reg0.ENA
ena => Yo[18]~reg0.ENA
ena => Yo[19]~reg0.ENA
ena => Xo[0]~reg0.ENA
ena => Xo[1]~reg0.ENA
ena => Xo[2]~reg0.ENA
ena => Xo[3]~reg0.ENA
ena => Xo[4]~reg0.ENA
ena => Xo[5]~reg0.ENA
ena => Xo[6]~reg0.ENA
ena => Xo[7]~reg0.ENA
ena => Xo[8]~reg0.ENA
ena => Xo[9]~reg0.ENA
ena => Xo[10]~reg0.ENA
ena => Xo[11]~reg0.ENA
ena => Xo[12]~reg0.ENA
ena => Xo[13]~reg0.ENA
ena => Xo[14]~reg0.ENA
ena => Xo[15]~reg0.ENA
ena => Xo[16]~reg0.ENA
ena => Xo[17]~reg0.ENA
ena => Xo[18]~reg0.ENA
ena => Xo[19]~reg0.ENA
Xi[0] => Add0.IN15
Xi[0] => Add1.IN20
Xi[1] => Add0.IN14
Xi[1] => Add1.IN19
Xi[2] => Add0.IN13
Xi[2] => Add1.IN18
Xi[3] => Add0.IN12
Xi[3] => Add1.IN17
Xi[4] => Add0.IN11
Xi[4] => Add1.IN16
Xi[5] => Add0.IN10
Xi[5] => Add1.IN15
Xi[6] => Add0.IN9
Xi[6] => Add1.IN14
Xi[7] => Add0.IN8
Xi[7] => Add1.IN13
Xi[8] => Add0.IN7
Xi[8] => Add1.IN12
Xi[9] => Add0.IN6
Xi[9] => Add1.IN11
Xi[10] => Add0.IN5
Xi[10] => Add1.IN10
Xi[11] => Add0.IN4
Xi[11] => Add1.IN9
Xi[12] => Add0.IN3
Xi[12] => Add1.IN8
Xi[13] => Add0.IN2
Xi[13] => Add1.IN7
Xi[14] => Add2.IN35
Xi[14] => Add0.IN35
Xi[14] => Add1.IN25
Xi[14] => Add3.IN20
Xi[15] => Add2.IN34
Xi[15] => Add0.IN34
Xi[15] => Add1.IN24
Xi[15] => Add3.IN19
Xi[16] => Add2.IN33
Xi[16] => Add0.IN33
Xi[16] => Add1.IN23
Xi[16] => Add3.IN18
Xi[17] => Add2.IN32
Xi[17] => Add0.IN32
Xi[17] => Add1.IN22
Xi[17] => Add3.IN17
Xi[18] => Add2.IN31
Xi[18] => Add0.IN31
Xi[18] => Add1.IN21
Xi[18] => Add3.IN16
Xi[19] => Add0.IN1
Xi[19] => Add1.IN6
Xi[19] => Add2.IN1
Xi[19] => Add2.IN2
Xi[19] => Add2.IN3
Xi[19] => Add2.IN4
Xi[19] => Add2.IN5
Xi[19] => Add2.IN6
Xi[19] => Add2.IN7
Xi[19] => Add2.IN8
Xi[19] => Add2.IN9
Xi[19] => Add2.IN10
Xi[19] => Add2.IN11
Xi[19] => Add2.IN12
Xi[19] => Add2.IN13
Xi[19] => Add2.IN14
Xi[19] => Add2.IN15
Xi[19] => Add3.IN1
Xi[19] => Add3.IN2
Xi[19] => Add3.IN3
Xi[19] => Add3.IN4
Xi[19] => Add3.IN5
Xi[19] => Add3.IN6
Xi[19] => Add3.IN7
Xi[19] => Add3.IN8
Xi[19] => Add3.IN9
Xi[19] => Add3.IN10
Xi[19] => Add3.IN11
Xi[19] => Add3.IN12
Xi[19] => Add3.IN13
Xi[19] => Add3.IN14
Xi[19] => Add3.IN15
Yi[0] => Add2.IN30
Yi[0] => Add3.IN35
Yi[1] => Add2.IN29
Yi[1] => Add3.IN34
Yi[2] => Add2.IN28
Yi[2] => Add3.IN33
Yi[3] => Add2.IN27
Yi[3] => Add3.IN32
Yi[4] => Add2.IN26
Yi[4] => Add3.IN31
Yi[5] => Add2.IN25
Yi[5] => Add3.IN30
Yi[6] => Add2.IN24
Yi[6] => Add3.IN29
Yi[7] => Add2.IN23
Yi[7] => Add3.IN28
Yi[8] => Add2.IN22
Yi[8] => Add3.IN27
Yi[9] => Add2.IN21
Yi[9] => Add3.IN26
Yi[10] => Add2.IN20
Yi[10] => Add3.IN25
Yi[11] => Add2.IN19
Yi[11] => Add3.IN24
Yi[12] => Add2.IN18
Yi[12] => Add3.IN23
Yi[13] => Add2.IN17
Yi[13] => Add3.IN22
Yi[14] => Add0.IN40
Yi[14] => Add2.IN40
Yi[14] => Add3.IN40
Yi[14] => Add1.IN5
Yi[15] => Add0.IN39
Yi[15] => Add2.IN39
Yi[15] => Add3.IN39
Yi[15] => Add1.IN4
Yi[16] => Add0.IN38
Yi[16] => Add2.IN38
Yi[16] => Add3.IN38
Yi[16] => Add1.IN3
Yi[17] => Add0.IN37
Yi[17] => Add2.IN37
Yi[17] => Add3.IN37
Yi[17] => Add1.IN2
Yi[18] => Add0.IN36
Yi[18] => Add2.IN36
Yi[18] => Add3.IN36
Yi[18] => Add1.IN1
Yi[19] => Add2.IN16
Yi[19] => Add3.IN21
Yi[19] => Add0.IN16
Yi[19] => Add0.IN17
Yi[19] => Add0.IN18
Yi[19] => Add0.IN19
Yi[19] => Add0.IN20
Yi[19] => Add0.IN21
Yi[19] => Add0.IN22
Yi[19] => Add0.IN23
Yi[19] => Add0.IN24
Yi[19] => Add0.IN25
Yi[19] => Add0.IN26
Yi[19] => Add0.IN27
Yi[19] => Add0.IN28
Yi[19] => Add0.IN29
Yi[19] => Add0.IN30
Yi[19] => Yresult[19].OUTPUTSELECT
Yi[19] => Yresult[18].OUTPUTSELECT
Yi[19] => Yresult[17].OUTPUTSELECT
Yi[19] => Yresult[16].OUTPUTSELECT
Yi[19] => Yresult[15].OUTPUTSELECT
Yi[19] => Yresult[14].OUTPUTSELECT
Yi[19] => Yresult[13].OUTPUTSELECT
Yi[19] => Yresult[12].OUTPUTSELECT
Yi[19] => Yresult[11].OUTPUTSELECT
Yi[19] => Yresult[10].OUTPUTSELECT
Yi[19] => Yresult[9].OUTPUTSELECT
Yi[19] => Yresult[8].OUTPUTSELECT
Yi[19] => Yresult[7].OUTPUTSELECT
Yi[19] => Yresult[6].OUTPUTSELECT
Yi[19] => Yresult[5].OUTPUTSELECT
Yi[19] => Yresult[4].OUTPUTSELECT
Yi[19] => Yresult[3].OUTPUTSELECT
Yi[19] => Yresult[2].OUTPUTSELECT
Yi[19] => Yresult[1].OUTPUTSELECT
Yi[19] => Yresult[0].OUTPUTSELECT
Yi[19] => Xresult[19].OUTPUTSELECT
Yi[19] => Xresult[18].OUTPUTSELECT
Yi[19] => Xresult[17].OUTPUTSELECT
Yi[19] => Xresult[16].OUTPUTSELECT
Yi[19] => Xresult[15].OUTPUTSELECT
Yi[19] => Xresult[14].OUTPUTSELECT
Yi[19] => Xresult[13].OUTPUTSELECT
Yi[19] => Xresult[12].OUTPUTSELECT
Yi[19] => Xresult[11].OUTPUTSELECT
Yi[19] => Xresult[10].OUTPUTSELECT
Yi[19] => Xresult[9].OUTPUTSELECT
Yi[19] => Xresult[8].OUTPUTSELECT
Yi[19] => Xresult[7].OUTPUTSELECT
Yi[19] => Xresult[6].OUTPUTSELECT
Yi[19] => Xresult[5].OUTPUTSELECT
Yi[19] => Xresult[4].OUTPUTSELECT
Yi[19] => Xresult[3].OUTPUTSELECT
Yi[19] => Xresult[2].OUTPUTSELECT
Yi[19] => Xresult[1].OUTPUTSELECT
Yi[19] => Xresult[0].OUTPUTSELECT
Yi[19] => Zresult[19].OUTPUTSELECT
Yi[19] => Zresult[18].OUTPUTSELECT
Yi[19] => Zresult[17].OUTPUTSELECT
Yi[19] => Zresult[16].OUTPUTSELECT
Yi[19] => Zresult[15].OUTPUTSELECT
Yi[19] => Zresult[14].OUTPUTSELECT
Yi[19] => Zresult[13].OUTPUTSELECT
Yi[19] => Zresult[12].OUTPUTSELECT
Yi[19] => Zresult[11].OUTPUTSELECT
Yi[19] => Zresult[10].OUTPUTSELECT
Yi[19] => Zresult[9].OUTPUTSELECT
Yi[19] => Zresult[8].OUTPUTSELECT
Yi[19] => Zresult[7].OUTPUTSELECT
Yi[19] => Zresult[6].OUTPUTSELECT
Yi[19] => Zresult[5].OUTPUTSELECT
Yi[19] => Zresult[4].OUTPUTSELECT
Yi[19] => Zresult[3].OUTPUTSELECT
Yi[19] => Zresult[2].OUTPUTSELECT
Yi[19] => Zresult[1].OUTPUTSELECT
Yi[19] => Zresult[0].OUTPUTSELECT
Yi[19] => Add1.IN26
Yi[19] => Add1.IN27
Yi[19] => Add1.IN28
Yi[19] => Add1.IN29
Yi[19] => Add1.IN30
Yi[19] => Add1.IN31
Yi[19] => Add1.IN32
Yi[19] => Add1.IN33
Yi[19] => Add1.IN34
Yi[19] => Add1.IN35
Yi[19] => Add1.IN36
Yi[19] => Add1.IN37
Yi[19] => Add1.IN38
Yi[19] => Add1.IN39
Yi[19] => Add1.IN40
Zi[0] => Add4.IN40
Zi[0] => Add5.IN40
Zi[1] => Add4.IN39
Zi[1] => Add5.IN39
Zi[2] => Add4.IN38
Zi[2] => Add5.IN38
Zi[3] => Add4.IN37
Zi[3] => Add5.IN37
Zi[4] => Add4.IN36
Zi[4] => Add5.IN36
Zi[5] => Add4.IN35
Zi[5] => Add5.IN35
Zi[6] => Add4.IN34
Zi[6] => Add5.IN34
Zi[7] => Add4.IN33
Zi[7] => Add5.IN33
Zi[8] => Add4.IN32
Zi[8] => Add5.IN32
Zi[9] => Add4.IN31
Zi[9] => Add5.IN31
Zi[10] => Add4.IN30
Zi[10] => Add5.IN30
Zi[11] => Add4.IN29
Zi[11] => Add5.IN29
Zi[12] => Add4.IN28
Zi[12] => Add5.IN28
Zi[13] => Add4.IN27
Zi[13] => Add5.IN27
Zi[14] => Add4.IN26
Zi[14] => Add5.IN26
Zi[15] => Add4.IN25
Zi[15] => Add5.IN25
Zi[16] => Add4.IN24
Zi[16] => Add5.IN24
Zi[17] => Add4.IN23
Zi[17] => Add5.IN23
Zi[18] => Add4.IN22
Zi[18] => Add5.IN22
Zi[19] => Add4.IN21
Zi[19] => Add5.IN21
Xo[0] <= Xo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[1] <= Xo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[2] <= Xo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[3] <= Xo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[4] <= Xo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[5] <= Xo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[6] <= Xo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[7] <= Xo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[8] <= Xo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[9] <= Xo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[10] <= Xo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[11] <= Xo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[12] <= Xo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[13] <= Xo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[14] <= Xo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[15] <= Xo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[16] <= Xo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[17] <= Xo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[18] <= Xo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Xo[19] <= Xo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[0] <= Yo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[1] <= Yo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[2] <= Yo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[3] <= Yo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[4] <= Yo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[5] <= Yo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[6] <= Yo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[7] <= Yo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[8] <= Yo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[9] <= Yo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[10] <= Yo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[11] <= Yo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[12] <= Yo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[13] <= Yo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[14] <= Yo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[15] <= Yo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[16] <= Yo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[17] <= Yo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[18] <= Yo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Yo[19] <= Yo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[0] <= Zo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[1] <= Zo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[2] <= Zo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[3] <= Zo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[4] <= Zo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[5] <= Zo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[6] <= Zo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[7] <= Zo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[8] <= Zo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[9] <= Zo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[10] <= Zo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[11] <= Zo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[12] <= Zo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[13] <= Zo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[14] <= Zo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[15] <= Zo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[16] <= Zo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[17] <= Zo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[18] <= Zo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Zo[19] <= Zo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|frontend:U0_frontend|r2p_corproc:U6_r2p_corproc_inst|r2p_post:u3
clk => Ao[0]~reg0.CLK
clk => Ao[1]~reg0.CLK
clk => Ao[2]~reg0.CLK
clk => Ao[3]~reg0.CLK
clk => Ao[4]~reg0.CLK
clk => Ao[5]~reg0.CLK
clk => Ao[6]~reg0.CLK
clk => Ao[7]~reg0.CLK
clk => Ao[8]~reg0.CLK
clk => Ao[9]~reg0.CLK
clk => Ao[10]~reg0.CLK
clk => Ao[11]~reg0.CLK
clk => Ao[12]~reg0.CLK
clk => Ao[13]~reg0.CLK
clk => Ao[14]~reg0.CLK
clk => Ao[15]~reg0.CLK
clk => Ao[16]~reg0.CLK
clk => Ao[17]~reg0.CLK
clk => Ao[18]~reg0.CLK
clk => Ao[19]~reg0.CLK
clk => \angle:ddQ.CLK
clk => \angle:AngStep2[0].CLK
clk => \angle:AngStep2[1].CLK
clk => \angle:AngStep2[2].CLK
clk => \angle:AngStep2[3].CLK
clk => \angle:AngStep2[4].CLK
clk => \angle:AngStep2[5].CLK
clk => \angle:AngStep2[6].CLK
clk => \angle:AngStep2[7].CLK
clk => \angle:AngStep2[8].CLK
clk => \angle:AngStep2[9].CLK
clk => \angle:AngStep2[10].CLK
clk => \angle:AngStep2[11].CLK
clk => \angle:AngStep2[12].CLK
clk => \angle:AngStep2[13].CLK
clk => \angle:AngStep2[14].CLK
clk => \angle:AngStep2[15].CLK
clk => \angle:AngStep2[16].CLK
clk => \angle:AngStep2[17].CLK
clk => \angle:AngStep2[18].CLK
clk => \angle:AngStep2[19].CLK
clk => \angle:dQ[1].CLK
clk => \angle:dQ[2].CLK
clk => \angle:AngStep1[0].CLK
clk => \angle:AngStep1[1].CLK
clk => \angle:AngStep1[2].CLK
clk => \angle:AngStep1[3].CLK
clk => \angle:AngStep1[4].CLK
clk => \angle:AngStep1[5].CLK
clk => \angle:AngStep1[6].CLK
clk => \angle:AngStep1[7].CLK
clk => \angle:AngStep1[8].CLK
clk => \angle:AngStep1[9].CLK
clk => \angle:AngStep1[10].CLK
clk => \angle:AngStep1[11].CLK
clk => \angle:AngStep1[12].CLK
clk => \angle:AngStep1[13].CLK
clk => \angle:AngStep1[14].CLK
clk => \angle:AngStep1[15].CLK
clk => \angle:AngStep1[16].CLK
clk => \angle:AngStep1[17].CLK
clk => \angle:AngStep1[18].CLK
clk => \angle:AngStep1[19].CLK
clk => Ro[0]~reg0.CLK
clk => Ro[1]~reg0.CLK
clk => Ro[2]~reg0.CLK
clk => Ro[3]~reg0.CLK
clk => Ro[4]~reg0.CLK
clk => Ro[5]~reg0.CLK
clk => Ro[6]~reg0.CLK
clk => Ro[7]~reg0.CLK
clk => Ro[8]~reg0.CLK
clk => Ro[9]~reg0.CLK
clk => Ro[10]~reg0.CLK
clk => Ro[11]~reg0.CLK
clk => Ro[12]~reg0.CLK
clk => Ro[13]~reg0.CLK
clk => Ro[14]~reg0.CLK
clk => Ro[15]~reg0.CLK
clk => Ro[16]~reg0.CLK
clk => Ro[17]~reg0.CLK
clk => Ro[18]~reg0.CLK
clk => Ro[19]~reg0.CLK
clk => \radius:RadC[0].CLK
clk => \radius:RadC[1].CLK
clk => \radius:RadC[2].CLK
clk => \radius:RadC[3].CLK
clk => \radius:RadC[4].CLK
clk => \radius:RadC[5].CLK
clk => \radius:RadC[6].CLK
clk => \radius:RadC[7].CLK
clk => \radius:RadC[8].CLK
clk => \radius:RadC[9].CLK
clk => \radius:RadC[10].CLK
clk => \radius:RadC[11].CLK
clk => \radius:RadC[12].CLK
clk => \radius:RadC[13].CLK
clk => \radius:RadC[14].CLK
clk => \radius:RadC[15].CLK
clk => \radius:RadC[16].CLK
clk => \radius:RadC[17].CLK
clk => \radius:RadC[18].CLK
clk => \radius:RadC[19].CLK
clk => \radius:RadB[0].CLK
clk => \radius:RadB[1].CLK
clk => \radius:RadB[2].CLK
clk => \radius:RadB[3].CLK
clk => \radius:RadB[4].CLK
clk => \radius:RadB[5].CLK
clk => \radius:RadB[6].CLK
clk => \radius:RadB[7].CLK
clk => \radius:RadB[8].CLK
clk => \radius:RadB[9].CLK
clk => \radius:RadB[10].CLK
clk => \radius:RadB[11].CLK
clk => \radius:RadB[12].CLK
clk => \radius:RadB[13].CLK
clk => \radius:RadB[14].CLK
clk => \radius:RadB[15].CLK
clk => \radius:RadB[16].CLK
clk => \radius:RadB[17].CLK
clk => \radius:RadB[18].CLK
clk => \radius:RadB[19].CLK
clk => \radius:RadA[0].CLK
clk => \radius:RadA[1].CLK
clk => \radius:RadA[2].CLK
clk => \radius:RadA[3].CLK
clk => \radius:RadA[4].CLK
clk => \radius:RadA[5].CLK
clk => \radius:RadA[6].CLK
clk => \radius:RadA[7].CLK
clk => \radius:RadA[8].CLK
clk => \radius:RadA[9].CLK
clk => \radius:RadA[10].CLK
clk => \radius:RadA[11].CLK
clk => \radius:RadA[12].CLK
clk => \radius:RadA[13].CLK
clk => \radius:RadA[14].CLK
clk => \radius:RadA[15].CLK
clk => \radius:RadA[16].CLK
clk => \radius:RadA[17].CLK
clk => \radius:RadA[18].CLK
clk => \radius:RadA[19].CLK
ena => Ao[12]~reg0.ENA
ena => Ao[11]~reg0.ENA
ena => Ao[10]~reg0.ENA
ena => Ro[0]~reg0.ENA
ena => Ao[9]~reg0.ENA
ena => Ao[8]~reg0.ENA
ena => Ao[7]~reg0.ENA
ena => Ao[6]~reg0.ENA
ena => Ao[5]~reg0.ENA
ena => \angle:dQ[1].ENA
ena => Ao[4]~reg0.ENA
ena => Ao[3]~reg0.ENA
ena => Ao[2]~reg0.ENA
ena => Ao[1]~reg0.ENA
ena => Ao[0]~reg0.ENA
ena => \angle:ddQ.ENA
ena => Ao[13]~reg0.ENA
ena => Ao[14]~reg0.ENA
ena => Ao[15]~reg0.ENA
ena => Ao[16]~reg0.ENA
ena => Ao[17]~reg0.ENA
ena => Ao[18]~reg0.ENA
ena => Ao[19]~reg0.ENA
ena => \angle:AngStep2[0].ENA
ena => \angle:AngStep2[1].ENA
ena => \angle:AngStep2[2].ENA
ena => \angle:AngStep2[3].ENA
ena => \angle:AngStep2[4].ENA
ena => \angle:AngStep2[5].ENA
ena => \angle:AngStep2[6].ENA
ena => \angle:AngStep2[7].ENA
ena => \angle:AngStep2[8].ENA
ena => \angle:AngStep2[9].ENA
ena => \angle:AngStep2[10].ENA
ena => \angle:AngStep2[11].ENA
ena => \angle:AngStep2[12].ENA
ena => \angle:AngStep2[13].ENA
ena => \angle:AngStep2[14].ENA
ena => \angle:AngStep2[15].ENA
ena => \angle:AngStep2[16].ENA
ena => \angle:AngStep2[17].ENA
ena => \angle:AngStep2[18].ENA
ena => \angle:AngStep2[19].ENA
ena => \angle:dQ[2].ENA
ena => \angle:AngStep1[0].ENA
ena => \angle:AngStep1[1].ENA
ena => \angle:AngStep1[2].ENA
ena => \angle:AngStep1[3].ENA
ena => \angle:AngStep1[4].ENA
ena => \angle:AngStep1[5].ENA
ena => \angle:AngStep1[6].ENA
ena => \angle:AngStep1[7].ENA
ena => \angle:AngStep1[8].ENA
ena => \angle:AngStep1[9].ENA
ena => \angle:AngStep1[10].ENA
ena => \angle:AngStep1[11].ENA
ena => \angle:AngStep1[12].ENA
ena => \angle:AngStep1[13].ENA
ena => \angle:AngStep1[14].ENA
ena => \angle:AngStep1[15].ENA
ena => \angle:AngStep1[16].ENA
ena => \angle:AngStep1[17].ENA
ena => \angle:AngStep1[18].ENA
ena => \angle:AngStep1[19].ENA
ena => Ro[1]~reg0.ENA
ena => Ro[2]~reg0.ENA
ena => Ro[3]~reg0.ENA
ena => Ro[4]~reg0.ENA
ena => Ro[5]~reg0.ENA
ena => Ro[6]~reg0.ENA
ena => Ro[7]~reg0.ENA
ena => Ro[8]~reg0.ENA
ena => Ro[9]~reg0.ENA
ena => Ro[10]~reg0.ENA
ena => Ro[11]~reg0.ENA
ena => Ro[12]~reg0.ENA
ena => Ro[13]~reg0.ENA
ena => Ro[14]~reg0.ENA
ena => Ro[15]~reg0.ENA
ena => Ro[16]~reg0.ENA
ena => Ro[17]~reg0.ENA
ena => Ro[18]~reg0.ENA
ena => Ro[19]~reg0.ENA
ena => \radius:RadC[0].ENA
ena => \radius:RadC[1].ENA
ena => \radius:RadC[2].ENA
ena => \radius:RadC[3].ENA
ena => \radius:RadC[4].ENA
ena => \radius:RadC[5].ENA
ena => \radius:RadC[6].ENA
ena => \radius:RadC[7].ENA
ena => \radius:RadC[8].ENA
ena => \radius:RadC[9].ENA
ena => \radius:RadC[10].ENA
ena => \radius:RadC[11].ENA
ena => \radius:RadC[12].ENA
ena => \radius:RadC[13].ENA
ena => \radius:RadC[14].ENA
ena => \radius:RadC[15].ENA
ena => \radius:RadC[16].ENA
ena => \radius:RadC[17].ENA
ena => \radius:RadC[18].ENA
ena => \radius:RadC[19].ENA
ena => \radius:RadB[0].ENA
ena => \radius:RadB[1].ENA
ena => \radius:RadB[2].ENA
ena => \radius:RadB[3].ENA
ena => \radius:RadB[4].ENA
ena => \radius:RadB[5].ENA
ena => \radius:RadB[6].ENA
ena => \radius:RadB[7].ENA
ena => \radius:RadB[8].ENA
ena => \radius:RadB[9].ENA
ena => \radius:RadB[10].ENA
ena => \radius:RadB[11].ENA
ena => \radius:RadB[12].ENA
ena => \radius:RadB[13].ENA
ena => \radius:RadB[14].ENA
ena => \radius:RadB[15].ENA
ena => \radius:RadB[16].ENA
ena => \radius:RadB[17].ENA
ena => \radius:RadB[18].ENA
ena => \radius:RadB[19].ENA
ena => \radius:RadA[0].ENA
ena => \radius:RadA[1].ENA
ena => \radius:RadA[2].ENA
ena => \radius:RadA[3].ENA
ena => \radius:RadA[4].ENA
ena => \radius:RadA[5].ENA
ena => \radius:RadA[6].ENA
ena => \radius:RadA[7].ENA
ena => \radius:RadA[8].ENA
ena => \radius:RadA[9].ENA
ena => \radius:RadA[10].ENA
ena => \radius:RadA[11].ENA
ena => \radius:RadA[12].ENA
ena => \radius:RadA[13].ENA
ena => \radius:RadA[14].ENA
ena => \radius:RadA[15].ENA
ena => \radius:RadA[16].ENA
ena => \radius:RadA[17].ENA
ena => \radius:RadA[18].ENA
ena => \radius:RadA[19].ENA
Ai[0] => \angle:angle_step1:AngA[0].DATAA
Ai[1] => \angle:angle_step1:AngA[1].DATAA
Ai[2] => \angle:angle_step1:AngA[2].DATAA
Ai[3] => \angle:angle_step1:AngA[3].DATAA
Ai[4] => \angle:angle_step1:AngA[4].DATAA
Ai[5] => \angle:angle_step1:AngA[5].DATAA
Ai[6] => \angle:angle_step1:AngA[6].DATAA
Ai[7] => \angle:angle_step1:AngA[7].DATAA
Ai[8] => \angle:angle_step1:AngA[8].DATAA
Ai[9] => \angle:angle_step1:AngA[9].DATAA
Ai[10] => \angle:angle_step1:AngA[10].DATAA
Ai[11] => \angle:angle_step1:AngA[11].DATAA
Ai[12] => \angle:angle_step1:AngA[12].DATAA
Ai[13] => \angle:angle_step1:AngA[13].DATAA
Ai[14] => \angle:angle_step1:AngA[14].DATAA
Ai[15] => \angle:angle_step1:AngA[15].DATAA
Ai[16] => \angle:angle_step1:AngA[16].DATAA
Ai[17] => \angle:angle_step1:AngA[17].DATAA
Ai[18] => \angle:angle_step1:AngA[18].DATAA
Ai[19] => \angle:angle_step1:AngA[18].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[17].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[16].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[15].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[14].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[13].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[12].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[11].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[10].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[9].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[8].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[7].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[6].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[5].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[4].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[3].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[2].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[1].OUTPUTSELECT
Ai[19] => \angle:angle_step1:AngA[0].OUTPUTSELECT
Ri[0] => ~NO_FANOUT~
Ri[1] => Add0.IN38
Ri[2] => Add0.IN37
Ri[3] => Add0.IN35
Ri[3] => Add0.IN36
Ri[4] => Add0.IN33
Ri[4] => Add0.IN34
Ri[5] => Add0.IN31
Ri[5] => Add0.IN32
Ri[6] => Add0.IN29
Ri[6] => Add0.IN30
Ri[6] => Add1.IN28
Ri[7] => Add0.IN27
Ri[7] => Add0.IN28
Ri[7] => Add1.IN27
Ri[8] => Add0.IN25
Ri[8] => Add0.IN26
Ri[8] => Add1.IN26
Ri[9] => Add0.IN23
Ri[9] => Add0.IN24
Ri[9] => Add1.IN24
Ri[9] => Add1.IN25
Ri[10] => Add0.IN21
Ri[10] => Add0.IN22
Ri[10] => Add1.IN22
Ri[10] => Add1.IN23
Ri[11] => Add0.IN19
Ri[11] => Add0.IN20
Ri[11] => Add1.IN20
Ri[11] => Add1.IN21
Ri[12] => Add0.IN17
Ri[12] => Add0.IN18
Ri[12] => Add1.IN18
Ri[12] => Add1.IN19
Ri[13] => Add0.IN15
Ri[13] => Add0.IN16
Ri[13] => Add1.IN16
Ri[13] => Add1.IN17
Ri[14] => Add0.IN13
Ri[14] => Add0.IN14
Ri[14] => Add1.IN14
Ri[14] => Add1.IN15
Ri[15] => Add0.IN11
Ri[15] => Add0.IN12
Ri[15] => Add1.IN12
Ri[15] => Add1.IN13
Ri[16] => Add0.IN9
Ri[16] => Add0.IN10
Ri[16] => Add1.IN10
Ri[16] => Add1.IN11
Ri[17] => Add0.IN7
Ri[17] => Add0.IN8
Ri[17] => Add1.IN8
Ri[17] => Add1.IN9
Ri[18] => Add0.IN5
Ri[18] => Add0.IN6
Ri[18] => Add1.IN6
Ri[18] => Add1.IN7
Ri[19] => Add0.IN3
Ri[19] => Add0.IN4
Ri[19] => Add1.IN4
Ri[19] => Add1.IN5
Q[0] => \angle:angle_step1:Ang[19].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[18].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[17].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[16].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[15].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[14].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[13].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[12].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[11].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[10].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[9].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[8].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[7].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[6].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[5].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[4].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[3].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[2].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[1].OUTPUTSELECT
Q[0] => \angle:angle_step1:Ang[0].OUTPUTSELECT
Q[1] => \angle:dQ[1].DATAIN
Q[2] => \angle:dQ[2].DATAIN
Ao[0] <= Ao[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[1] <= Ao[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[2] <= Ao[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[3] <= Ao[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[4] <= Ao[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[5] <= Ao[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[6] <= Ao[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[7] <= Ao[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[8] <= Ao[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[9] <= Ao[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[10] <= Ao[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[11] <= Ao[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[12] <= Ao[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[13] <= Ao[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[14] <= Ao[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[15] <= Ao[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[16] <= Ao[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[17] <= Ao[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[18] <= Ao[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ao[19] <= Ao[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[0] <= Ro[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[1] <= Ro[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[2] <= Ro[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[3] <= Ro[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[4] <= Ro[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[5] <= Ro[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[6] <= Ro[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[7] <= Ro[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[8] <= Ro[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[9] <= Ro[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[10] <= Ro[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[11] <= Ro[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[12] <= Ro[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[13] <= Ro[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[14] <= Ro[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[15] <= Ro[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[16] <= Ro[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[17] <= Ro[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[18] <= Ro[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ro[19] <= Ro[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|Interface:U4_interface
I_reset_n => S_case_test[0].ACLR
I_reset_n => S_case_test[1].ACLR
I_reset_n => s_test_cn[0].ACLR
I_reset_n => s_test_cn[1].ACLR
I_reset_n => s_test_cn[2].ACLR
I_reset_n => s_test_cn[3].ACLR
I_reset_n => s_test_cn[4].ACLR
I_reset_n => s_test_cn[5].ACLR
I_reset_n => s_test_cn[6].ACLR
I_reset_n => s_test_cn[7].ACLR
I_reset_n => s_test_cn[8].ACLR
I_reset_n => s_test_cn[9].ACLR
I_reset_n => s_test_cn[10].ACLR
I_reset_n => s_test_cn[11].ACLR
I_reset_n => s_test_cn[12].ACLR
I_reset_n => s_test_cn[13].ACLR
I_reset_n => s_test_cn[14].ACLR
I_reset_n => s_test_cn[15].ACLR
I_reset_n => s_test_cn[16].ACLR
I_reset_n => s_test_cn[17].ACLR
I_reset_n => s_test_cn[18].ACLR
I_reset_n => s_test_cn[19].ACLR
I_reset_n => S_usb_din[0].ACLR
I_reset_n => S_usb_din[1].ACLR
I_reset_n => S_usb_din[2].ACLR
I_reset_n => S_usb_din[3].ACLR
I_reset_n => S_usb_din[4].ACLR
I_reset_n => S_usb_din[5].ACLR
I_reset_n => S_usb_din[6].ACLR
I_reset_n => S_usb_din[7].ACLR
I_reset_n => S_usb_din[8].ACLR
I_reset_n => S_usb_din[9].ACLR
I_reset_n => S_usb_din[10].ACLR
I_reset_n => S_usb_din[11].ACLR
I_reset_n => S_usb_din[12].ACLR
I_reset_n => S_usb_din[13].ACLR
I_reset_n => S_usb_din[14].ACLR
I_reset_n => S_usb_din[15].ACLR
I_reset_n => S_usb_wrreq.ACLR
I_reset_n => S_register[0].ACLR
I_reset_n => S_register[1].ACLR
I_reset_n => S_register[2].ACLR
I_reset_n => S_register[3].ACLR
I_reset_n => S_register[4].ACLR
I_reset_n => S_register[5].ACLR
I_reset_n => S_register[6].ACLR
I_reset_n => S_register[7].ACLR
I_reset_n => S_register[8].ACLR
I_reset_n => S_register[9].ACLR
I_reset_n => S_register[10].ACLR
I_reset_n => S_register[11].ACLR
I_reset_n => S_register[12].ACLR
I_reset_n => S_register[13].ACLR
I_reset_n => S_register[14].ACLR
I_reset_n => S_register[15].ACLR
I_reset_n => S_register[16].ACLR
I_reset_n => S_register[17].ACLR
I_reset_n => S_register[18].ACLR
I_reset_n => S_register[19].ACLR
I_reset_n => S_register[20].ACLR
I_reset_n => S_register[21].ACLR
I_reset_n => S_register[22].ACLR
I_reset_n => S_register[23].ACLR
I_reset_n => S_register[24].ACLR
I_reset_n => S_register[25].ACLR
I_reset_n => S_register[26].ACLR
I_reset_n => S_register[27].ACLR
I_reset_n => S_register[28].ACLR
I_reset_n => S_register[29].ACLR
I_reset_n => S_register[30].ACLR
I_reset_n => S_register[31].ACLR
I_reset_n => S_usb_pulse_state[0].ACLR
I_reset_n => S_usb_pulse_state[1].ACLR
I_reset_n => S_usb_rdreq.ACLR
I_sys_clk => S_register[0].CLK
I_sys_clk => S_register[1].CLK
I_sys_clk => S_register[2].CLK
I_sys_clk => S_register[3].CLK
I_sys_clk => S_register[4].CLK
I_sys_clk => S_register[5].CLK
I_sys_clk => S_register[6].CLK
I_sys_clk => S_register[7].CLK
I_sys_clk => S_register[8].CLK
I_sys_clk => S_register[9].CLK
I_sys_clk => S_register[10].CLK
I_sys_clk => S_register[11].CLK
I_sys_clk => S_register[12].CLK
I_sys_clk => S_register[13].CLK
I_sys_clk => S_register[14].CLK
I_sys_clk => S_register[15].CLK
I_sys_clk => S_register[16].CLK
I_sys_clk => S_register[17].CLK
I_sys_clk => S_register[18].CLK
I_sys_clk => S_register[19].CLK
I_sys_clk => S_register[20].CLK
I_sys_clk => S_register[21].CLK
I_sys_clk => S_register[22].CLK
I_sys_clk => S_register[23].CLK
I_sys_clk => S_register[24].CLK
I_sys_clk => S_register[25].CLK
I_sys_clk => S_register[26].CLK
I_sys_clk => S_register[27].CLK
I_sys_clk => S_register[28].CLK
I_sys_clk => S_register[29].CLK
I_sys_clk => S_register[30].CLK
I_sys_clk => S_register[31].CLK
I_sys_clk => S_usb_pulse_state[0].CLK
I_sys_clk => S_usb_pulse_state[1].CLK
I_sys_clk => S_usb_rdreq.CLK
I_sys_clk => S_case_test[0].CLK
I_sys_clk => S_case_test[1].CLK
I_sys_clk => s_test_cn[0].CLK
I_sys_clk => s_test_cn[1].CLK
I_sys_clk => s_test_cn[2].CLK
I_sys_clk => s_test_cn[3].CLK
I_sys_clk => s_test_cn[4].CLK
I_sys_clk => s_test_cn[5].CLK
I_sys_clk => s_test_cn[6].CLK
I_sys_clk => s_test_cn[7].CLK
I_sys_clk => s_test_cn[8].CLK
I_sys_clk => s_test_cn[9].CLK
I_sys_clk => s_test_cn[10].CLK
I_sys_clk => s_test_cn[11].CLK
I_sys_clk => s_test_cn[12].CLK
I_sys_clk => s_test_cn[13].CLK
I_sys_clk => s_test_cn[14].CLK
I_sys_clk => s_test_cn[15].CLK
I_sys_clk => s_test_cn[16].CLK
I_sys_clk => s_test_cn[17].CLK
I_sys_clk => s_test_cn[18].CLK
I_sys_clk => s_test_cn[19].CLK
I_sys_clk => S_usb_din[0].CLK
I_sys_clk => S_usb_din[1].CLK
I_sys_clk => S_usb_din[2].CLK
I_sys_clk => S_usb_din[3].CLK
I_sys_clk => S_usb_din[4].CLK
I_sys_clk => S_usb_din[5].CLK
I_sys_clk => S_usb_din[6].CLK
I_sys_clk => S_usb_din[7].CLK
I_sys_clk => S_usb_din[8].CLK
I_sys_clk => S_usb_din[9].CLK
I_sys_clk => S_usb_din[10].CLK
I_sys_clk => S_usb_din[11].CLK
I_sys_clk => S_usb_din[12].CLK
I_sys_clk => S_usb_din[13].CLK
I_sys_clk => S_usb_din[14].CLK
I_sys_clk => S_usb_din[15].CLK
I_sys_clk => S_usb_wrreq.CLK
O_register[0] <= S_register[0].DB_MAX_OUTPUT_PORT_TYPE
O_register[1] <= S_register[1].DB_MAX_OUTPUT_PORT_TYPE
O_register[2] <= S_register[2].DB_MAX_OUTPUT_PORT_TYPE
O_register[3] <= S_register[3].DB_MAX_OUTPUT_PORT_TYPE
O_register[4] <= S_register[4].DB_MAX_OUTPUT_PORT_TYPE
O_register[5] <= S_register[5].DB_MAX_OUTPUT_PORT_TYPE
O_register[6] <= S_register[6].DB_MAX_OUTPUT_PORT_TYPE
O_register[7] <= S_register[7].DB_MAX_OUTPUT_PORT_TYPE
O_register[8] <= S_register[8].DB_MAX_OUTPUT_PORT_TYPE
O_register[9] <= S_register[9].DB_MAX_OUTPUT_PORT_TYPE
O_register[10] <= S_register[10].DB_MAX_OUTPUT_PORT_TYPE
O_register[11] <= S_register[11].DB_MAX_OUTPUT_PORT_TYPE
O_register[12] <= S_register[12].DB_MAX_OUTPUT_PORT_TYPE
O_register[13] <= S_register[13].DB_MAX_OUTPUT_PORT_TYPE
O_register[14] <= S_register[14].DB_MAX_OUTPUT_PORT_TYPE
O_register[15] <= S_register[15].DB_MAX_OUTPUT_PORT_TYPE
O_register[16] <= S_register[16].DB_MAX_OUTPUT_PORT_TYPE
O_register[17] <= S_register[17].DB_MAX_OUTPUT_PORT_TYPE
O_register[18] <= S_register[18].DB_MAX_OUTPUT_PORT_TYPE
O_register[19] <= S_register[19].DB_MAX_OUTPUT_PORT_TYPE
O_register[20] <= S_register[20].DB_MAX_OUTPUT_PORT_TYPE
O_register[21] <= S_register[21].DB_MAX_OUTPUT_PORT_TYPE
O_register[22] <= S_register[22].DB_MAX_OUTPUT_PORT_TYPE
O_register[23] <= S_register[23].DB_MAX_OUTPUT_PORT_TYPE
O_register[24] <= S_register[24].DB_MAX_OUTPUT_PORT_TYPE
O_register[25] <= S_register[25].DB_MAX_OUTPUT_PORT_TYPE
O_register[26] <= S_register[26].DB_MAX_OUTPUT_PORT_TYPE
O_register[27] <= S_register[27].DB_MAX_OUTPUT_PORT_TYPE
O_register[28] <= S_register[28].DB_MAX_OUTPUT_PORT_TYPE
O_register[29] <= S_register[29].DB_MAX_OUTPUT_PORT_TYPE
O_register[30] <= S_register[30].DB_MAX_OUTPUT_PORT_TYPE
O_register[31] <= S_register[31].DB_MAX_OUTPUT_PORT_TYPE
I_data_en => S_usb_wrreq.OUTPUTSELECT
I_data_symbol => S_usb_wrreq.DATAB
I_data[0] => S_usb_din[0].DATAIN
I_data[1] => S_usb_din[1].DATAIN
I_data[2] => S_usb_din[2].DATAIN
I_data[3] => S_usb_din[3].DATAIN
I_data[4] => S_usb_din[4].DATAIN
I_data[5] => S_usb_din[5].DATAIN
I_data[6] => S_usb_din[6].DATAIN
I_data[7] => S_usb_din[7].DATAIN
I_data[8] => S_usb_din[8].DATAIN
I_data[9] => S_usb_din[9].DATAIN
I_data[10] => S_usb_din[10].DATAIN
I_data[11] => S_usb_din[11].DATAIN
I_data[12] => S_usb_din[12].DATAIN
I_data[13] => S_usb_din[13].DATAIN
I_data[14] => S_usb_din[14].DATAIN
I_data[15] => S_usb_din[15].DATAIN
O_wfifo_reset <= <GND>
O_usb_wrreq <= S_usb_wrreq.DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[0] <= S_usb_din[0].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[1] <= S_usb_din[1].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[2] <= S_usb_din[2].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[3] <= S_usb_din[3].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[4] <= S_usb_din[4].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[5] <= S_usb_din[5].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[6] <= S_usb_din[6].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[7] <= S_usb_din[7].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[8] <= S_usb_din[8].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[9] <= S_usb_din[9].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[10] <= S_usb_din[10].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[11] <= S_usb_din[11].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[12] <= S_usb_din[12].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[13] <= S_usb_din[13].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[14] <= S_usb_din[14].DB_MAX_OUTPUT_PORT_TYPE
O_usb_din[15] <= S_usb_din[15].DB_MAX_OUTPUT_PORT_TYPE
O_usb_rdreq <= S_usb_rdreq.DB_MAX_OUTPUT_PORT_TYPE
I_usb_dout[0] => Equal0.IN63
I_usb_dout[0] => Equal1.IN63
I_usb_dout[0] => S_register.DATAB
I_usb_dout[1] => Equal0.IN62
I_usb_dout[1] => Equal1.IN62
I_usb_dout[1] => S_register.DATAB
I_usb_dout[2] => Equal0.IN61
I_usb_dout[2] => Equal1.IN61
I_usb_dout[2] => S_register.DATAB
I_usb_dout[3] => Equal0.IN60
I_usb_dout[3] => Equal1.IN60
I_usb_dout[3] => S_register.DATAB
I_usb_dout[4] => Equal0.IN59
I_usb_dout[4] => Equal1.IN59
I_usb_dout[4] => S_register.DATAB
I_usb_dout[5] => Equal0.IN58
I_usb_dout[5] => Equal1.IN58
I_usb_dout[5] => S_register.DATAB
I_usb_dout[6] => Equal0.IN57
I_usb_dout[6] => Equal1.IN57
I_usb_dout[6] => S_register.DATAB
I_usb_dout[7] => Equal0.IN56
I_usb_dout[7] => Equal1.IN56
I_usb_dout[7] => S_register.DATAB
I_usb_dout[8] => Equal0.IN55
I_usb_dout[8] => Equal1.IN55
I_usb_dout[8] => S_register.DATAB
I_usb_dout[9] => Equal0.IN54
I_usb_dout[9] => Equal1.IN54
I_usb_dout[9] => S_register.DATAB
I_usb_dout[10] => Equal0.IN53
I_usb_dout[10] => Equal1.IN53
I_usb_dout[10] => S_register.DATAB
I_usb_dout[11] => Equal0.IN52
I_usb_dout[11] => Equal1.IN52
I_usb_dout[11] => S_register.DATAB
I_usb_dout[12] => Equal0.IN51
I_usb_dout[12] => Equal1.IN51
I_usb_dout[12] => S_register.DATAB
I_usb_dout[13] => Equal0.IN50
I_usb_dout[13] => Equal1.IN50
I_usb_dout[13] => S_register.DATAB
I_usb_dout[14] => Equal0.IN49
I_usb_dout[14] => Equal1.IN49
I_usb_dout[14] => S_register.DATAB
I_usb_dout[15] => Equal0.IN48
I_usb_dout[15] => Equal1.IN48
I_usb_dout[15] => S_register.DATAB
I_usb_dout[16] => Equal0.IN47
I_usb_dout[16] => Equal1.IN47
I_usb_dout[16] => S_register.DATAB
I_usb_dout[17] => Equal0.IN46
I_usb_dout[17] => Equal1.IN46
I_usb_dout[17] => S_register.DATAB
I_usb_dout[18] => Equal0.IN45
I_usb_dout[18] => Equal1.IN45
I_usb_dout[18] => S_register.DATAB
I_usb_dout[19] => Equal0.IN44
I_usb_dout[19] => Equal1.IN44
I_usb_dout[19] => S_register.DATAB
I_usb_dout[20] => Equal0.IN43
I_usb_dout[20] => Equal1.IN43
I_usb_dout[20] => S_register.DATAB
I_usb_dout[21] => Equal0.IN42
I_usb_dout[21] => Equal1.IN42
I_usb_dout[21] => S_register.DATAB
I_usb_dout[22] => Equal0.IN41
I_usb_dout[22] => Equal1.IN41
I_usb_dout[22] => S_register.DATAB
I_usb_dout[23] => Equal0.IN40
I_usb_dout[23] => Equal1.IN40
I_usb_dout[23] => S_register.DATAB
I_usb_dout[24] => Equal0.IN39
I_usb_dout[24] => Equal1.IN39
I_usb_dout[24] => S_register.DATAB
I_usb_dout[25] => Equal0.IN38
I_usb_dout[25] => Equal1.IN38
I_usb_dout[25] => S_register.DATAB
I_usb_dout[26] => Equal0.IN37
I_usb_dout[26] => Equal1.IN37
I_usb_dout[26] => S_register.DATAB
I_usb_dout[27] => Equal0.IN36
I_usb_dout[27] => Equal1.IN36
I_usb_dout[27] => S_register.DATAB
I_usb_dout[28] => Equal0.IN35
I_usb_dout[28] => Equal1.IN35
I_usb_dout[28] => S_register.DATAB
I_usb_dout[29] => Equal0.IN34
I_usb_dout[29] => Equal1.IN34
I_usb_dout[29] => S_register.DATAB
I_usb_dout[30] => Equal0.IN33
I_usb_dout[30] => Equal1.IN33
I_usb_dout[30] => S_register.DATAB
I_usb_dout[31] => Equal0.IN32
I_usb_dout[31] => Equal1.IN32
I_usb_dout[31] => S_register.DATAB
I_usb_rdempty => S_usb_rdreq.DATAIN


|HUCB2P0_TOP|usb_top:U33_usbcore
I_sys_clk => I_sys_clk.IN2
I_usb_clk => I_usb_clk.IN2
I_sys_rst => I_sys_rst.IN2
I_usb_rst => I_usb_rst.IN2
I_usb_wfifo_aclr => I_usb_wfifo_aclr.IN1
I_usb_wrreq => I_usb_wrreq.IN1
I_usb_din[0] => I_usb_din[0].IN1
I_usb_din[1] => I_usb_din[1].IN1
I_usb_din[2] => I_usb_din[2].IN1
I_usb_din[3] => I_usb_din[3].IN1
I_usb_din[4] => I_usb_din[4].IN1
I_usb_din[5] => I_usb_din[5].IN1
I_usb_din[6] => I_usb_din[6].IN1
I_usb_din[7] => I_usb_din[7].IN1
I_usb_din[8] => I_usb_din[8].IN1
I_usb_din[9] => I_usb_din[9].IN1
I_usb_din[10] => I_usb_din[10].IN1
I_usb_din[11] => I_usb_din[11].IN1
I_usb_din[12] => I_usb_din[12].IN1
I_usb_din[13] => I_usb_din[13].IN1
I_usb_din[14] => I_usb_din[14].IN1
I_usb_din[15] => I_usb_din[15].IN1
O_usb_wrfull <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wrfull
O_usb_wruesdw[0] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[1] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[2] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[3] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[4] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[5] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[6] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[7] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[8] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[9] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[10] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[11] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[12] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[13] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[14] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
O_usb_wruesdw[15] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wruesdw
I_usb_rdreq => I_usb_rdreq.IN1
O_usb_dout[0] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[1] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[2] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[3] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[4] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[5] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[6] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[7] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[8] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[9] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[10] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[11] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[12] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[13] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[14] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[15] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[16] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[17] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[18] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[19] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[20] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[21] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[22] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[23] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[24] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[25] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[26] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[27] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[28] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[29] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[30] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_dout[31] <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_dout
O_usb_rdempty <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_rdempty
I_usb_uart_tx_req => I_usb_uart_tx_req.IN1
I_usb_uart_tx_data[0] => I_usb_uart_tx_data[0].IN1
I_usb_uart_tx_data[1] => I_usb_uart_tx_data[1].IN1
I_usb_uart_tx_data[2] => I_usb_uart_tx_data[2].IN1
I_usb_uart_tx_data[3] => I_usb_uart_tx_data[3].IN1
I_usb_uart_tx_data[4] => I_usb_uart_tx_data[4].IN1
I_usb_uart_tx_data[5] => I_usb_uart_tx_data[5].IN1
I_usb_uart_tx_data[6] => I_usb_uart_tx_data[6].IN1
I_usb_uart_tx_data[7] => I_usb_uart_tx_data[7].IN1
O_usb_uart_tx_full <= usb_uart:usb_uart_inst.O_usb_uart_tx_full
I_usb_uart_rx_req => I_usb_uart_rx_req.IN1
O_usb_uart_rx_data[0] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[1] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[2] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[3] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[4] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[5] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[6] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_data[7] <= usb_uart:usb_uart_inst.O_usb_uart_rx_data
O_usb_uart_rx_empty <= usb_uart:usb_uart_inst.O_usb_uart_rx_empty
O_usb_pclk <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_pclk
O_usb_clk <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_clk
I_usb_flga => I_usb_flga.IN1
I_usb_flgb => I_usb_flgb.IN1
O_usb_cs <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_cs
O_usb_wr <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_wr
O_usb_rd <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_rd
O_usb_oe <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_oe
O_usb_a0 <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_a0
O_usb_a1 <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_a1
O_usb_pkt <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_pkt
O_usb_reset <= usb_gpif_ctrl:usb_gpif_ctrl_inst.O_usb_reset
IO_usb_dq[0] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[1] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[2] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[3] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[4] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[5] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[6] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[7] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[8] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[9] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[10] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[11] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[12] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[13] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[14] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[15] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[16] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[17] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[18] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[19] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[20] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[21] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[22] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[23] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[24] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[25] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[26] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[27] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[28] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[29] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[30] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
IO_usb_dq[31] <> usb_gpif_ctrl:usb_gpif_ctrl_inst.IO_usb_dq
O_usb_uart_txd <= usb_uart:usb_uart_inst.O_usb_uart_txd
I_usb_uart_rxd => I_usb_uart_rxd.IN1
I_usb_dir => I_usb_dir.IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst
I_sys_clk => I_sys_clk.IN2
I_usb_clk => I_usb_clk.IN2
I_sys_rst => ~NO_FANOUT~
I_usb_rst => I_usb_rst.IN1
I_usb_wfifo_aclr => I_usb_wfifo_aclr.IN1
I_usb_wrreq => I_usb_wrreq.IN1
I_usb_din[0] => I_usb_din[0].IN1
I_usb_din[1] => I_usb_din[1].IN1
I_usb_din[2] => I_usb_din[2].IN1
I_usb_din[3] => I_usb_din[3].IN1
I_usb_din[4] => I_usb_din[4].IN1
I_usb_din[5] => I_usb_din[5].IN1
I_usb_din[6] => I_usb_din[6].IN1
I_usb_din[7] => I_usb_din[7].IN1
I_usb_din[8] => I_usb_din[8].IN1
I_usb_din[9] => I_usb_din[9].IN1
I_usb_din[10] => I_usb_din[10].IN1
I_usb_din[11] => I_usb_din[11].IN1
I_usb_din[12] => I_usb_din[12].IN1
I_usb_din[13] => I_usb_din[13].IN1
I_usb_din[14] => I_usb_din[14].IN1
I_usb_din[15] => I_usb_din[15].IN1
O_usb_wrfull <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrfull
O_usb_wruesdw[0] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[1] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[2] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[3] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[4] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[5] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[6] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[7] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[8] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[9] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[10] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[11] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
O_usb_wruesdw[12] <= usb_wr_fifo_32x512:usb_wr_fifo_inst.wrusedw
I_usb_rdreq => I_usb_rdreq.IN1
O_usb_dout[0] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[1] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[2] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[3] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[4] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[5] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[6] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[7] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[8] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[9] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[10] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[11] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[12] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[13] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[14] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[15] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[16] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[17] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[18] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[19] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[20] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[21] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[22] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[23] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[24] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[25] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[26] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[27] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[28] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[29] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[30] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_dout[31] <= usb_rd_fifo_32x512:usb_rd_fifo_inst.q
O_usb_rdempty <= usb_rd_fifo_32x512:usb_rd_fifo_inst.rdempty
O_usb_pclk <= <GND>
O_usb_clk <= <GND>
I_usb_flga => R_usb_flga.DATAIN
I_usb_flgb => R_usb_flgb.DATAIN
O_usb_cs <= R_usb_cs_d1.DB_MAX_OUTPUT_PORT_TYPE
O_usb_wr <= R_usb_wr_d1.DB_MAX_OUTPUT_PORT_TYPE
O_usb_rd <= R_usb_rd_d1.DB_MAX_OUTPUT_PORT_TYPE
O_usb_oe <= R_usb_oe_d1.DB_MAX_OUTPUT_PORT_TYPE
O_usb_a0 <= R_usb_a_d1[0].DB_MAX_OUTPUT_PORT_TYPE
O_usb_a1 <= R_usb_a_d1[1].DB_MAX_OUTPUT_PORT_TYPE
O_usb_pkt <= <VCC>
O_usb_reset <= I_usb_rst.DB_MAX_OUTPUT_PORT_TYPE
IO_usb_dq[0] <> IO_usb_dq[0]
IO_usb_dq[1] <> IO_usb_dq[1]
IO_usb_dq[2] <> IO_usb_dq[2]
IO_usb_dq[3] <> IO_usb_dq[3]
IO_usb_dq[4] <> IO_usb_dq[4]
IO_usb_dq[5] <> IO_usb_dq[5]
IO_usb_dq[6] <> IO_usb_dq[6]
IO_usb_dq[7] <> IO_usb_dq[7]
IO_usb_dq[8] <> IO_usb_dq[8]
IO_usb_dq[9] <> IO_usb_dq[9]
IO_usb_dq[10] <> IO_usb_dq[10]
IO_usb_dq[11] <> IO_usb_dq[11]
IO_usb_dq[12] <> IO_usb_dq[12]
IO_usb_dq[13] <> IO_usb_dq[13]
IO_usb_dq[14] <> IO_usb_dq[14]
IO_usb_dq[15] <> IO_usb_dq[15]
IO_usb_dq[16] <> IO_usb_dq[16]
IO_usb_dq[17] <> IO_usb_dq[17]
IO_usb_dq[18] <> IO_usb_dq[18]
IO_usb_dq[19] <> IO_usb_dq[19]
IO_usb_dq[20] <> IO_usb_dq[20]
IO_usb_dq[21] <> IO_usb_dq[21]
IO_usb_dq[22] <> IO_usb_dq[22]
IO_usb_dq[23] <> IO_usb_dq[23]
IO_usb_dq[24] <> IO_usb_dq[24]
IO_usb_dq[25] <> IO_usb_dq[25]
IO_usb_dq[26] <> IO_usb_dq[26]
IO_usb_dq[27] <> IO_usb_dq[27]
IO_usb_dq[28] <> IO_usb_dq[28]
IO_usb_dq[29] <> IO_usb_dq[29]
IO_usb_dq[30] <> IO_usb_dq[30]
IO_usb_dq[31] <> IO_usb_dq[31]
I_usb_dir => R_usb_a[1].DATAIN
I_usb_dir => R_usb_a[0].DATAIN
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_rd_state.OUTPUTSELECT
I_usb_dir => R_usb_oe.OUTPUTSELECT
I_usb_dir => R_usb_rd.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_wr_state.OUTPUTSELECT
I_usb_dir => R_usb_cs.OUTPUTSELECT
I_usb_dir => R_usb_wr.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT
I_usb_dir => R_usb_wr_cnt.OUTPUTSELECT


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
rdfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdfull
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_uhs1:auto_generated.aclr
data[0] => dcfifo_uhs1:auto_generated.data[0]
data[1] => dcfifo_uhs1:auto_generated.data[1]
data[2] => dcfifo_uhs1:auto_generated.data[2]
data[3] => dcfifo_uhs1:auto_generated.data[3]
data[4] => dcfifo_uhs1:auto_generated.data[4]
data[5] => dcfifo_uhs1:auto_generated.data[5]
data[6] => dcfifo_uhs1:auto_generated.data[6]
data[7] => dcfifo_uhs1:auto_generated.data[7]
data[8] => dcfifo_uhs1:auto_generated.data[8]
data[9] => dcfifo_uhs1:auto_generated.data[9]
data[10] => dcfifo_uhs1:auto_generated.data[10]
data[11] => dcfifo_uhs1:auto_generated.data[11]
data[12] => dcfifo_uhs1:auto_generated.data[12]
data[13] => dcfifo_uhs1:auto_generated.data[13]
data[14] => dcfifo_uhs1:auto_generated.data[14]
data[15] => dcfifo_uhs1:auto_generated.data[15]
q[0] <= dcfifo_uhs1:auto_generated.q[0]
q[1] <= dcfifo_uhs1:auto_generated.q[1]
q[2] <= dcfifo_uhs1:auto_generated.q[2]
q[3] <= dcfifo_uhs1:auto_generated.q[3]
q[4] <= dcfifo_uhs1:auto_generated.q[4]
q[5] <= dcfifo_uhs1:auto_generated.q[5]
q[6] <= dcfifo_uhs1:auto_generated.q[6]
q[7] <= dcfifo_uhs1:auto_generated.q[7]
q[8] <= dcfifo_uhs1:auto_generated.q[8]
q[9] <= dcfifo_uhs1:auto_generated.q[9]
q[10] <= dcfifo_uhs1:auto_generated.q[10]
q[11] <= dcfifo_uhs1:auto_generated.q[11]
q[12] <= dcfifo_uhs1:auto_generated.q[12]
q[13] <= dcfifo_uhs1:auto_generated.q[13]
q[14] <= dcfifo_uhs1:auto_generated.q[14]
q[15] <= dcfifo_uhs1:auto_generated.q[15]
q[16] <= dcfifo_uhs1:auto_generated.q[16]
q[17] <= dcfifo_uhs1:auto_generated.q[17]
q[18] <= dcfifo_uhs1:auto_generated.q[18]
q[19] <= dcfifo_uhs1:auto_generated.q[19]
q[20] <= dcfifo_uhs1:auto_generated.q[20]
q[21] <= dcfifo_uhs1:auto_generated.q[21]
q[22] <= dcfifo_uhs1:auto_generated.q[22]
q[23] <= dcfifo_uhs1:auto_generated.q[23]
q[24] <= dcfifo_uhs1:auto_generated.q[24]
q[25] <= dcfifo_uhs1:auto_generated.q[25]
q[26] <= dcfifo_uhs1:auto_generated.q[26]
q[27] <= dcfifo_uhs1:auto_generated.q[27]
q[28] <= dcfifo_uhs1:auto_generated.q[28]
q[29] <= dcfifo_uhs1:auto_generated.q[29]
q[30] <= dcfifo_uhs1:auto_generated.q[30]
q[31] <= dcfifo_uhs1:auto_generated.q[31]
rdclk => dcfifo_uhs1:auto_generated.rdclk
rdempty <= dcfifo_uhs1:auto_generated.rdempty
rdfull <= dcfifo_uhs1:auto_generated.rdfull
rdreq => dcfifo_uhs1:auto_generated.rdreq
rdusedw[0] <= dcfifo_uhs1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_uhs1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_uhs1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_uhs1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_uhs1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_uhs1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_uhs1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_uhs1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_uhs1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_uhs1:auto_generated.rdusedw[9]
rdusedw[10] <= dcfifo_uhs1:auto_generated.rdusedw[10]
rdusedw[11] <= dcfifo_uhs1:auto_generated.rdusedw[11]
rdusedw[12] <= dcfifo_uhs1:auto_generated.rdusedw[12]
rdusedw[13] <= dcfifo_uhs1:auto_generated.rdusedw[13]
rdusedw[14] <= dcfifo_uhs1:auto_generated.rdusedw[14]
wrclk => dcfifo_uhs1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_uhs1:auto_generated.wrfull
wrreq => dcfifo_uhs1:auto_generated.wrreq
wrusedw[0] <= dcfifo_uhs1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_uhs1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_uhs1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_uhs1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_uhs1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_uhs1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_uhs1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_uhs1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_uhs1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_uhs1:auto_generated.wrusedw[9]
wrusedw[10] <= dcfifo_uhs1:auto_generated.wrusedw[10]
wrusedw[11] <= dcfifo_uhs1:auto_generated.wrusedw[11]
wrusedw[12] <= dcfifo_uhs1:auto_generated.wrusedw[12]
wrusedw[13] <= dcfifo_uhs1:auto_generated.wrusedw[13]
wrusedw[14] <= dcfifo_uhs1:auto_generated.wrusedw[14]
wrusedw[15] <= dcfifo_uhs1:auto_generated.wrusedw[15]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated
aclr => a_graycounter_tv6:rdptr_g1p.aclr
aclr => altsyncram_7t91:fifo_ram.aclr1
aclr => rdptr_g[15].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7t91:fifo_ram.data_a[0]
data[1] => altsyncram_7t91:fifo_ram.data_a[1]
data[2] => altsyncram_7t91:fifo_ram.data_a[2]
data[3] => altsyncram_7t91:fifo_ram.data_a[3]
data[4] => altsyncram_7t91:fifo_ram.data_a[4]
data[5] => altsyncram_7t91:fifo_ram.data_a[5]
data[6] => altsyncram_7t91:fifo_ram.data_a[6]
data[7] => altsyncram_7t91:fifo_ram.data_a[7]
data[8] => altsyncram_7t91:fifo_ram.data_a[8]
data[9] => altsyncram_7t91:fifo_ram.data_a[9]
data[10] => altsyncram_7t91:fifo_ram.data_a[10]
data[11] => altsyncram_7t91:fifo_ram.data_a[11]
data[12] => altsyncram_7t91:fifo_ram.data_a[12]
data[13] => altsyncram_7t91:fifo_ram.data_a[13]
data[14] => altsyncram_7t91:fifo_ram.data_a[14]
data[15] => altsyncram_7t91:fifo_ram.data_a[15]
q[0] <= altsyncram_7t91:fifo_ram.q_b[0]
q[1] <= altsyncram_7t91:fifo_ram.q_b[1]
q[2] <= altsyncram_7t91:fifo_ram.q_b[2]
q[3] <= altsyncram_7t91:fifo_ram.q_b[3]
q[4] <= altsyncram_7t91:fifo_ram.q_b[4]
q[5] <= altsyncram_7t91:fifo_ram.q_b[5]
q[6] <= altsyncram_7t91:fifo_ram.q_b[6]
q[7] <= altsyncram_7t91:fifo_ram.q_b[7]
q[8] <= altsyncram_7t91:fifo_ram.q_b[8]
q[9] <= altsyncram_7t91:fifo_ram.q_b[9]
q[10] <= altsyncram_7t91:fifo_ram.q_b[10]
q[11] <= altsyncram_7t91:fifo_ram.q_b[11]
q[12] <= altsyncram_7t91:fifo_ram.q_b[12]
q[13] <= altsyncram_7t91:fifo_ram.q_b[13]
q[14] <= altsyncram_7t91:fifo_ram.q_b[14]
q[15] <= altsyncram_7t91:fifo_ram.q_b[15]
q[16] <= altsyncram_7t91:fifo_ram.q_b[16]
q[17] <= altsyncram_7t91:fifo_ram.q_b[17]
q[18] <= altsyncram_7t91:fifo_ram.q_b[18]
q[19] <= altsyncram_7t91:fifo_ram.q_b[19]
q[20] <= altsyncram_7t91:fifo_ram.q_b[20]
q[21] <= altsyncram_7t91:fifo_ram.q_b[21]
q[22] <= altsyncram_7t91:fifo_ram.q_b[22]
q[23] <= altsyncram_7t91:fifo_ram.q_b[23]
q[24] <= altsyncram_7t91:fifo_ram.q_b[24]
q[25] <= altsyncram_7t91:fifo_ram.q_b[25]
q[26] <= altsyncram_7t91:fifo_ram.q_b[26]
q[27] <= altsyncram_7t91:fifo_ram.q_b[27]
q[28] <= altsyncram_7t91:fifo_ram.q_b[28]
q[29] <= altsyncram_7t91:fifo_ram.q_b[29]
q[30] <= altsyncram_7t91:fifo_ram.q_b[30]
q[31] <= altsyncram_7t91:fifo_ram.q_b[31]
rdclk => a_graycounter_tv6:rdptr_g1p.clock
rdclk => altsyncram_7t91:fifo_ram.clock1
rdclk => dffpipe_ue9:rs_brp.clock
rdclk => dffpipe_ue9:rs_bwp.clock
rdclk => alt_synch_pipe_5e8:rs_dgwp.clock
rdclk => rdptr_g[15].CLK
rdclk => rdptr_g[14].CLK
rdclk => rdptr_g[13].CLK
rdclk => rdptr_g[12].CLK
rdclk => rdptr_g[11].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdfull <= cmpr_f06:rdfull_eq_comp.aeb
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[10] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[11] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[12] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[13] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[14] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_odc:wrptr_g1p.clock
wrclk => altsyncram_7t91:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => dffpipe_ue9:ws_brp.clock
wrclk => dffpipe_0f9:ws_bwp.clock
wrclk => alt_synch_pipe_6e8:ws_dgrp.clock
wrclk => cntr_nsd:cntr_b.clock
wrclk => delayed_wrptr_g[15].CLK
wrclk => delayed_wrptr_g[14].CLK
wrclk => delayed_wrptr_g[13].CLK
wrclk => delayed_wrptr_g[12].CLK
wrclk => delayed_wrptr_g[11].CLK
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[16].CLK
wrclk => wrptr_g[15].CLK
wrclk => wrptr_g[14].CLK
wrclk => wrptr_g[13].CLK
wrclk => wrptr_g[12].CLK
wrclk => wrptr_g[11].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[10] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[11] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[12] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[13] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[14] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[15] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_gray2bin_uab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= xor10.DB_MAX_OUTPUT_PORT_TYPE
bin[11] <= xor11.DB_MAX_OUTPUT_PORT_TYPE
bin[12] <= xor12.DB_MAX_OUTPUT_PORT_TYPE
bin[13] <= xor13.DB_MAX_OUTPUT_PORT_TYPE
bin[14] <= xor14.DB_MAX_OUTPUT_PORT_TYPE
bin[15] <= gray[15].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN0
gray[10] => xor10.IN0
gray[11] => xor11.IN0
gray[12] => xor12.IN0
gray[13] => xor13.IN0
gray[14] => xor14.IN1
gray[15] => bin[15].DATAIN
gray[15] => xor14.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_tv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => counter5a11.CLK
clock => counter5a12.CLK
clock => counter5a13.CLK
clock => counter5a14.CLK
clock => counter5a15.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter5a11.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter5a12.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter5a13.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter5a14.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter5a15.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|a_graycounter_odc:wrptr_g1p
aclr => counter10a[15].IN0
aclr => counter10a[14].IN0
aclr => counter10a[13].IN0
aclr => counter10a[12].IN0
aclr => counter10a[11].IN0
aclr => counter10a[10].IN0
aclr => counter10a[9].IN0
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[15].CLK
clock => counter10a[14].CLK
clock => counter10a[13].CLK
clock => counter10a[12].CLK
clock => counter10a[11].CLK
clock => counter10a[10].CLK
clock => counter10a[9].CLK
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter10a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter10a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter10a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter10a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter10a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter10a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter10a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram
aclr1 => addr_store_b[2].IN0
aclr1 => _.IN0
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
aclr1 => ram_block11a32.CLR1
aclr1 => ram_block11a33.CLR1
aclr1 => ram_block11a34.CLR1
aclr1 => ram_block11a35.CLR1
aclr1 => ram_block11a36.CLR1
aclr1 => ram_block11a37.CLR1
aclr1 => ram_block11a38.CLR1
aclr1 => ram_block11a39.CLR1
aclr1 => ram_block11a40.CLR1
aclr1 => ram_block11a41.CLR1
aclr1 => ram_block11a42.CLR1
aclr1 => ram_block11a43.CLR1
aclr1 => ram_block11a44.CLR1
aclr1 => ram_block11a45.CLR1
aclr1 => ram_block11a46.CLR1
aclr1 => ram_block11a47.CLR1
aclr1 => ram_block11a48.CLR1
aclr1 => ram_block11a49.CLR1
aclr1 => ram_block11a50.CLR1
aclr1 => ram_block11a51.CLR1
aclr1 => ram_block11a52.CLR1
aclr1 => ram_block11a53.CLR1
aclr1 => ram_block11a54.CLR1
aclr1 => ram_block11a55.CLR1
aclr1 => ram_block11a56.CLR1
aclr1 => ram_block11a57.CLR1
aclr1 => ram_block11a58.CLR1
aclr1 => ram_block11a59.CLR1
aclr1 => ram_block11a60.CLR1
aclr1 => ram_block11a61.CLR1
aclr1 => ram_block11a62.CLR1
aclr1 => ram_block11a63.CLR1
aclr1 => ram_block11a64.CLR1
aclr1 => ram_block11a65.CLR1
aclr1 => ram_block11a66.CLR1
aclr1 => ram_block11a67.CLR1
aclr1 => ram_block11a68.CLR1
aclr1 => ram_block11a69.CLR1
aclr1 => ram_block11a70.CLR1
aclr1 => ram_block11a71.CLR1
aclr1 => ram_block11a72.CLR1
aclr1 => ram_block11a73.CLR1
aclr1 => ram_block11a74.CLR1
aclr1 => ram_block11a75.CLR1
aclr1 => ram_block11a76.CLR1
aclr1 => ram_block11a77.CLR1
aclr1 => ram_block11a78.CLR1
aclr1 => ram_block11a79.CLR1
aclr1 => ram_block11a80.CLR1
aclr1 => ram_block11a81.CLR1
aclr1 => ram_block11a82.CLR1
aclr1 => ram_block11a83.CLR1
aclr1 => ram_block11a84.CLR1
aclr1 => ram_block11a85.CLR1
aclr1 => ram_block11a86.CLR1
aclr1 => ram_block11a87.CLR1
aclr1 => ram_block11a88.CLR1
aclr1 => ram_block11a89.CLR1
aclr1 => ram_block11a90.CLR1
aclr1 => ram_block11a91.CLR1
aclr1 => ram_block11a92.CLR1
aclr1 => ram_block11a93.CLR1
aclr1 => ram_block11a94.CLR1
aclr1 => ram_block11a95.CLR1
aclr1 => ram_block11a96.CLR1
aclr1 => ram_block11a97.CLR1
aclr1 => ram_block11a98.CLR1
aclr1 => ram_block11a99.CLR1
aclr1 => ram_block11a100.CLR1
aclr1 => ram_block11a101.CLR1
aclr1 => ram_block11a102.CLR1
aclr1 => ram_block11a103.CLR1
aclr1 => ram_block11a104.CLR1
aclr1 => ram_block11a105.CLR1
aclr1 => ram_block11a106.CLR1
aclr1 => ram_block11a107.CLR1
aclr1 => ram_block11a108.CLR1
aclr1 => ram_block11a109.CLR1
aclr1 => ram_block11a110.CLR1
aclr1 => ram_block11a111.CLR1
aclr1 => ram_block11a112.CLR1
aclr1 => ram_block11a113.CLR1
aclr1 => ram_block11a114.CLR1
aclr1 => ram_block11a115.CLR1
aclr1 => ram_block11a116.CLR1
aclr1 => ram_block11a117.CLR1
aclr1 => ram_block11a118.CLR1
aclr1 => ram_block11a119.CLR1
aclr1 => ram_block11a120.CLR1
aclr1 => ram_block11a121.CLR1
aclr1 => ram_block11a122.CLR1
aclr1 => ram_block11a123.CLR1
aclr1 => ram_block11a124.CLR1
aclr1 => ram_block11a125.CLR1
aclr1 => ram_block11a126.CLR1
aclr1 => ram_block11a127.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[0] => ram_block11a32.PORTAADDR
address_a[0] => ram_block11a33.PORTAADDR
address_a[0] => ram_block11a34.PORTAADDR
address_a[0] => ram_block11a35.PORTAADDR
address_a[0] => ram_block11a36.PORTAADDR
address_a[0] => ram_block11a37.PORTAADDR
address_a[0] => ram_block11a38.PORTAADDR
address_a[0] => ram_block11a39.PORTAADDR
address_a[0] => ram_block11a40.PORTAADDR
address_a[0] => ram_block11a41.PORTAADDR
address_a[0] => ram_block11a42.PORTAADDR
address_a[0] => ram_block11a43.PORTAADDR
address_a[0] => ram_block11a44.PORTAADDR
address_a[0] => ram_block11a45.PORTAADDR
address_a[0] => ram_block11a46.PORTAADDR
address_a[0] => ram_block11a47.PORTAADDR
address_a[0] => ram_block11a48.PORTAADDR
address_a[0] => ram_block11a49.PORTAADDR
address_a[0] => ram_block11a50.PORTAADDR
address_a[0] => ram_block11a51.PORTAADDR
address_a[0] => ram_block11a52.PORTAADDR
address_a[0] => ram_block11a53.PORTAADDR
address_a[0] => ram_block11a54.PORTAADDR
address_a[0] => ram_block11a55.PORTAADDR
address_a[0] => ram_block11a56.PORTAADDR
address_a[0] => ram_block11a57.PORTAADDR
address_a[0] => ram_block11a58.PORTAADDR
address_a[0] => ram_block11a59.PORTAADDR
address_a[0] => ram_block11a60.PORTAADDR
address_a[0] => ram_block11a61.PORTAADDR
address_a[0] => ram_block11a62.PORTAADDR
address_a[0] => ram_block11a63.PORTAADDR
address_a[0] => ram_block11a64.PORTAADDR
address_a[0] => ram_block11a65.PORTAADDR
address_a[0] => ram_block11a66.PORTAADDR
address_a[0] => ram_block11a67.PORTAADDR
address_a[0] => ram_block11a68.PORTAADDR
address_a[0] => ram_block11a69.PORTAADDR
address_a[0] => ram_block11a70.PORTAADDR
address_a[0] => ram_block11a71.PORTAADDR
address_a[0] => ram_block11a72.PORTAADDR
address_a[0] => ram_block11a73.PORTAADDR
address_a[0] => ram_block11a74.PORTAADDR
address_a[0] => ram_block11a75.PORTAADDR
address_a[0] => ram_block11a76.PORTAADDR
address_a[0] => ram_block11a77.PORTAADDR
address_a[0] => ram_block11a78.PORTAADDR
address_a[0] => ram_block11a79.PORTAADDR
address_a[0] => ram_block11a80.PORTAADDR
address_a[0] => ram_block11a81.PORTAADDR
address_a[0] => ram_block11a82.PORTAADDR
address_a[0] => ram_block11a83.PORTAADDR
address_a[0] => ram_block11a84.PORTAADDR
address_a[0] => ram_block11a85.PORTAADDR
address_a[0] => ram_block11a86.PORTAADDR
address_a[0] => ram_block11a87.PORTAADDR
address_a[0] => ram_block11a88.PORTAADDR
address_a[0] => ram_block11a89.PORTAADDR
address_a[0] => ram_block11a90.PORTAADDR
address_a[0] => ram_block11a91.PORTAADDR
address_a[0] => ram_block11a92.PORTAADDR
address_a[0] => ram_block11a93.PORTAADDR
address_a[0] => ram_block11a94.PORTAADDR
address_a[0] => ram_block11a95.PORTAADDR
address_a[0] => ram_block11a96.PORTAADDR
address_a[0] => ram_block11a97.PORTAADDR
address_a[0] => ram_block11a98.PORTAADDR
address_a[0] => ram_block11a99.PORTAADDR
address_a[0] => ram_block11a100.PORTAADDR
address_a[0] => ram_block11a101.PORTAADDR
address_a[0] => ram_block11a102.PORTAADDR
address_a[0] => ram_block11a103.PORTAADDR
address_a[0] => ram_block11a104.PORTAADDR
address_a[0] => ram_block11a105.PORTAADDR
address_a[0] => ram_block11a106.PORTAADDR
address_a[0] => ram_block11a107.PORTAADDR
address_a[0] => ram_block11a108.PORTAADDR
address_a[0] => ram_block11a109.PORTAADDR
address_a[0] => ram_block11a110.PORTAADDR
address_a[0] => ram_block11a111.PORTAADDR
address_a[0] => ram_block11a112.PORTAADDR
address_a[0] => ram_block11a113.PORTAADDR
address_a[0] => ram_block11a114.PORTAADDR
address_a[0] => ram_block11a115.PORTAADDR
address_a[0] => ram_block11a116.PORTAADDR
address_a[0] => ram_block11a117.PORTAADDR
address_a[0] => ram_block11a118.PORTAADDR
address_a[0] => ram_block11a119.PORTAADDR
address_a[0] => ram_block11a120.PORTAADDR
address_a[0] => ram_block11a121.PORTAADDR
address_a[0] => ram_block11a122.PORTAADDR
address_a[0] => ram_block11a123.PORTAADDR
address_a[0] => ram_block11a124.PORTAADDR
address_a[0] => ram_block11a125.PORTAADDR
address_a[0] => ram_block11a126.PORTAADDR
address_a[0] => ram_block11a127.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[1] => ram_block11a32.PORTAADDR1
address_a[1] => ram_block11a33.PORTAADDR1
address_a[1] => ram_block11a34.PORTAADDR1
address_a[1] => ram_block11a35.PORTAADDR1
address_a[1] => ram_block11a36.PORTAADDR1
address_a[1] => ram_block11a37.PORTAADDR1
address_a[1] => ram_block11a38.PORTAADDR1
address_a[1] => ram_block11a39.PORTAADDR1
address_a[1] => ram_block11a40.PORTAADDR1
address_a[1] => ram_block11a41.PORTAADDR1
address_a[1] => ram_block11a42.PORTAADDR1
address_a[1] => ram_block11a43.PORTAADDR1
address_a[1] => ram_block11a44.PORTAADDR1
address_a[1] => ram_block11a45.PORTAADDR1
address_a[1] => ram_block11a46.PORTAADDR1
address_a[1] => ram_block11a47.PORTAADDR1
address_a[1] => ram_block11a48.PORTAADDR1
address_a[1] => ram_block11a49.PORTAADDR1
address_a[1] => ram_block11a50.PORTAADDR1
address_a[1] => ram_block11a51.PORTAADDR1
address_a[1] => ram_block11a52.PORTAADDR1
address_a[1] => ram_block11a53.PORTAADDR1
address_a[1] => ram_block11a54.PORTAADDR1
address_a[1] => ram_block11a55.PORTAADDR1
address_a[1] => ram_block11a56.PORTAADDR1
address_a[1] => ram_block11a57.PORTAADDR1
address_a[1] => ram_block11a58.PORTAADDR1
address_a[1] => ram_block11a59.PORTAADDR1
address_a[1] => ram_block11a60.PORTAADDR1
address_a[1] => ram_block11a61.PORTAADDR1
address_a[1] => ram_block11a62.PORTAADDR1
address_a[1] => ram_block11a63.PORTAADDR1
address_a[1] => ram_block11a64.PORTAADDR1
address_a[1] => ram_block11a65.PORTAADDR1
address_a[1] => ram_block11a66.PORTAADDR1
address_a[1] => ram_block11a67.PORTAADDR1
address_a[1] => ram_block11a68.PORTAADDR1
address_a[1] => ram_block11a69.PORTAADDR1
address_a[1] => ram_block11a70.PORTAADDR1
address_a[1] => ram_block11a71.PORTAADDR1
address_a[1] => ram_block11a72.PORTAADDR1
address_a[1] => ram_block11a73.PORTAADDR1
address_a[1] => ram_block11a74.PORTAADDR1
address_a[1] => ram_block11a75.PORTAADDR1
address_a[1] => ram_block11a76.PORTAADDR1
address_a[1] => ram_block11a77.PORTAADDR1
address_a[1] => ram_block11a78.PORTAADDR1
address_a[1] => ram_block11a79.PORTAADDR1
address_a[1] => ram_block11a80.PORTAADDR1
address_a[1] => ram_block11a81.PORTAADDR1
address_a[1] => ram_block11a82.PORTAADDR1
address_a[1] => ram_block11a83.PORTAADDR1
address_a[1] => ram_block11a84.PORTAADDR1
address_a[1] => ram_block11a85.PORTAADDR1
address_a[1] => ram_block11a86.PORTAADDR1
address_a[1] => ram_block11a87.PORTAADDR1
address_a[1] => ram_block11a88.PORTAADDR1
address_a[1] => ram_block11a89.PORTAADDR1
address_a[1] => ram_block11a90.PORTAADDR1
address_a[1] => ram_block11a91.PORTAADDR1
address_a[1] => ram_block11a92.PORTAADDR1
address_a[1] => ram_block11a93.PORTAADDR1
address_a[1] => ram_block11a94.PORTAADDR1
address_a[1] => ram_block11a95.PORTAADDR1
address_a[1] => ram_block11a96.PORTAADDR1
address_a[1] => ram_block11a97.PORTAADDR1
address_a[1] => ram_block11a98.PORTAADDR1
address_a[1] => ram_block11a99.PORTAADDR1
address_a[1] => ram_block11a100.PORTAADDR1
address_a[1] => ram_block11a101.PORTAADDR1
address_a[1] => ram_block11a102.PORTAADDR1
address_a[1] => ram_block11a103.PORTAADDR1
address_a[1] => ram_block11a104.PORTAADDR1
address_a[1] => ram_block11a105.PORTAADDR1
address_a[1] => ram_block11a106.PORTAADDR1
address_a[1] => ram_block11a107.PORTAADDR1
address_a[1] => ram_block11a108.PORTAADDR1
address_a[1] => ram_block11a109.PORTAADDR1
address_a[1] => ram_block11a110.PORTAADDR1
address_a[1] => ram_block11a111.PORTAADDR1
address_a[1] => ram_block11a112.PORTAADDR1
address_a[1] => ram_block11a113.PORTAADDR1
address_a[1] => ram_block11a114.PORTAADDR1
address_a[1] => ram_block11a115.PORTAADDR1
address_a[1] => ram_block11a116.PORTAADDR1
address_a[1] => ram_block11a117.PORTAADDR1
address_a[1] => ram_block11a118.PORTAADDR1
address_a[1] => ram_block11a119.PORTAADDR1
address_a[1] => ram_block11a120.PORTAADDR1
address_a[1] => ram_block11a121.PORTAADDR1
address_a[1] => ram_block11a122.PORTAADDR1
address_a[1] => ram_block11a123.PORTAADDR1
address_a[1] => ram_block11a124.PORTAADDR1
address_a[1] => ram_block11a125.PORTAADDR1
address_a[1] => ram_block11a126.PORTAADDR1
address_a[1] => ram_block11a127.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[2] => ram_block11a32.PORTAADDR2
address_a[2] => ram_block11a33.PORTAADDR2
address_a[2] => ram_block11a34.PORTAADDR2
address_a[2] => ram_block11a35.PORTAADDR2
address_a[2] => ram_block11a36.PORTAADDR2
address_a[2] => ram_block11a37.PORTAADDR2
address_a[2] => ram_block11a38.PORTAADDR2
address_a[2] => ram_block11a39.PORTAADDR2
address_a[2] => ram_block11a40.PORTAADDR2
address_a[2] => ram_block11a41.PORTAADDR2
address_a[2] => ram_block11a42.PORTAADDR2
address_a[2] => ram_block11a43.PORTAADDR2
address_a[2] => ram_block11a44.PORTAADDR2
address_a[2] => ram_block11a45.PORTAADDR2
address_a[2] => ram_block11a46.PORTAADDR2
address_a[2] => ram_block11a47.PORTAADDR2
address_a[2] => ram_block11a48.PORTAADDR2
address_a[2] => ram_block11a49.PORTAADDR2
address_a[2] => ram_block11a50.PORTAADDR2
address_a[2] => ram_block11a51.PORTAADDR2
address_a[2] => ram_block11a52.PORTAADDR2
address_a[2] => ram_block11a53.PORTAADDR2
address_a[2] => ram_block11a54.PORTAADDR2
address_a[2] => ram_block11a55.PORTAADDR2
address_a[2] => ram_block11a56.PORTAADDR2
address_a[2] => ram_block11a57.PORTAADDR2
address_a[2] => ram_block11a58.PORTAADDR2
address_a[2] => ram_block11a59.PORTAADDR2
address_a[2] => ram_block11a60.PORTAADDR2
address_a[2] => ram_block11a61.PORTAADDR2
address_a[2] => ram_block11a62.PORTAADDR2
address_a[2] => ram_block11a63.PORTAADDR2
address_a[2] => ram_block11a64.PORTAADDR2
address_a[2] => ram_block11a65.PORTAADDR2
address_a[2] => ram_block11a66.PORTAADDR2
address_a[2] => ram_block11a67.PORTAADDR2
address_a[2] => ram_block11a68.PORTAADDR2
address_a[2] => ram_block11a69.PORTAADDR2
address_a[2] => ram_block11a70.PORTAADDR2
address_a[2] => ram_block11a71.PORTAADDR2
address_a[2] => ram_block11a72.PORTAADDR2
address_a[2] => ram_block11a73.PORTAADDR2
address_a[2] => ram_block11a74.PORTAADDR2
address_a[2] => ram_block11a75.PORTAADDR2
address_a[2] => ram_block11a76.PORTAADDR2
address_a[2] => ram_block11a77.PORTAADDR2
address_a[2] => ram_block11a78.PORTAADDR2
address_a[2] => ram_block11a79.PORTAADDR2
address_a[2] => ram_block11a80.PORTAADDR2
address_a[2] => ram_block11a81.PORTAADDR2
address_a[2] => ram_block11a82.PORTAADDR2
address_a[2] => ram_block11a83.PORTAADDR2
address_a[2] => ram_block11a84.PORTAADDR2
address_a[2] => ram_block11a85.PORTAADDR2
address_a[2] => ram_block11a86.PORTAADDR2
address_a[2] => ram_block11a87.PORTAADDR2
address_a[2] => ram_block11a88.PORTAADDR2
address_a[2] => ram_block11a89.PORTAADDR2
address_a[2] => ram_block11a90.PORTAADDR2
address_a[2] => ram_block11a91.PORTAADDR2
address_a[2] => ram_block11a92.PORTAADDR2
address_a[2] => ram_block11a93.PORTAADDR2
address_a[2] => ram_block11a94.PORTAADDR2
address_a[2] => ram_block11a95.PORTAADDR2
address_a[2] => ram_block11a96.PORTAADDR2
address_a[2] => ram_block11a97.PORTAADDR2
address_a[2] => ram_block11a98.PORTAADDR2
address_a[2] => ram_block11a99.PORTAADDR2
address_a[2] => ram_block11a100.PORTAADDR2
address_a[2] => ram_block11a101.PORTAADDR2
address_a[2] => ram_block11a102.PORTAADDR2
address_a[2] => ram_block11a103.PORTAADDR2
address_a[2] => ram_block11a104.PORTAADDR2
address_a[2] => ram_block11a105.PORTAADDR2
address_a[2] => ram_block11a106.PORTAADDR2
address_a[2] => ram_block11a107.PORTAADDR2
address_a[2] => ram_block11a108.PORTAADDR2
address_a[2] => ram_block11a109.PORTAADDR2
address_a[2] => ram_block11a110.PORTAADDR2
address_a[2] => ram_block11a111.PORTAADDR2
address_a[2] => ram_block11a112.PORTAADDR2
address_a[2] => ram_block11a113.PORTAADDR2
address_a[2] => ram_block11a114.PORTAADDR2
address_a[2] => ram_block11a115.PORTAADDR2
address_a[2] => ram_block11a116.PORTAADDR2
address_a[2] => ram_block11a117.PORTAADDR2
address_a[2] => ram_block11a118.PORTAADDR2
address_a[2] => ram_block11a119.PORTAADDR2
address_a[2] => ram_block11a120.PORTAADDR2
address_a[2] => ram_block11a121.PORTAADDR2
address_a[2] => ram_block11a122.PORTAADDR2
address_a[2] => ram_block11a123.PORTAADDR2
address_a[2] => ram_block11a124.PORTAADDR2
address_a[2] => ram_block11a125.PORTAADDR2
address_a[2] => ram_block11a126.PORTAADDR2
address_a[2] => ram_block11a127.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[3] => ram_block11a32.PORTAADDR3
address_a[3] => ram_block11a33.PORTAADDR3
address_a[3] => ram_block11a34.PORTAADDR3
address_a[3] => ram_block11a35.PORTAADDR3
address_a[3] => ram_block11a36.PORTAADDR3
address_a[3] => ram_block11a37.PORTAADDR3
address_a[3] => ram_block11a38.PORTAADDR3
address_a[3] => ram_block11a39.PORTAADDR3
address_a[3] => ram_block11a40.PORTAADDR3
address_a[3] => ram_block11a41.PORTAADDR3
address_a[3] => ram_block11a42.PORTAADDR3
address_a[3] => ram_block11a43.PORTAADDR3
address_a[3] => ram_block11a44.PORTAADDR3
address_a[3] => ram_block11a45.PORTAADDR3
address_a[3] => ram_block11a46.PORTAADDR3
address_a[3] => ram_block11a47.PORTAADDR3
address_a[3] => ram_block11a48.PORTAADDR3
address_a[3] => ram_block11a49.PORTAADDR3
address_a[3] => ram_block11a50.PORTAADDR3
address_a[3] => ram_block11a51.PORTAADDR3
address_a[3] => ram_block11a52.PORTAADDR3
address_a[3] => ram_block11a53.PORTAADDR3
address_a[3] => ram_block11a54.PORTAADDR3
address_a[3] => ram_block11a55.PORTAADDR3
address_a[3] => ram_block11a56.PORTAADDR3
address_a[3] => ram_block11a57.PORTAADDR3
address_a[3] => ram_block11a58.PORTAADDR3
address_a[3] => ram_block11a59.PORTAADDR3
address_a[3] => ram_block11a60.PORTAADDR3
address_a[3] => ram_block11a61.PORTAADDR3
address_a[3] => ram_block11a62.PORTAADDR3
address_a[3] => ram_block11a63.PORTAADDR3
address_a[3] => ram_block11a64.PORTAADDR3
address_a[3] => ram_block11a65.PORTAADDR3
address_a[3] => ram_block11a66.PORTAADDR3
address_a[3] => ram_block11a67.PORTAADDR3
address_a[3] => ram_block11a68.PORTAADDR3
address_a[3] => ram_block11a69.PORTAADDR3
address_a[3] => ram_block11a70.PORTAADDR3
address_a[3] => ram_block11a71.PORTAADDR3
address_a[3] => ram_block11a72.PORTAADDR3
address_a[3] => ram_block11a73.PORTAADDR3
address_a[3] => ram_block11a74.PORTAADDR3
address_a[3] => ram_block11a75.PORTAADDR3
address_a[3] => ram_block11a76.PORTAADDR3
address_a[3] => ram_block11a77.PORTAADDR3
address_a[3] => ram_block11a78.PORTAADDR3
address_a[3] => ram_block11a79.PORTAADDR3
address_a[3] => ram_block11a80.PORTAADDR3
address_a[3] => ram_block11a81.PORTAADDR3
address_a[3] => ram_block11a82.PORTAADDR3
address_a[3] => ram_block11a83.PORTAADDR3
address_a[3] => ram_block11a84.PORTAADDR3
address_a[3] => ram_block11a85.PORTAADDR3
address_a[3] => ram_block11a86.PORTAADDR3
address_a[3] => ram_block11a87.PORTAADDR3
address_a[3] => ram_block11a88.PORTAADDR3
address_a[3] => ram_block11a89.PORTAADDR3
address_a[3] => ram_block11a90.PORTAADDR3
address_a[3] => ram_block11a91.PORTAADDR3
address_a[3] => ram_block11a92.PORTAADDR3
address_a[3] => ram_block11a93.PORTAADDR3
address_a[3] => ram_block11a94.PORTAADDR3
address_a[3] => ram_block11a95.PORTAADDR3
address_a[3] => ram_block11a96.PORTAADDR3
address_a[3] => ram_block11a97.PORTAADDR3
address_a[3] => ram_block11a98.PORTAADDR3
address_a[3] => ram_block11a99.PORTAADDR3
address_a[3] => ram_block11a100.PORTAADDR3
address_a[3] => ram_block11a101.PORTAADDR3
address_a[3] => ram_block11a102.PORTAADDR3
address_a[3] => ram_block11a103.PORTAADDR3
address_a[3] => ram_block11a104.PORTAADDR3
address_a[3] => ram_block11a105.PORTAADDR3
address_a[3] => ram_block11a106.PORTAADDR3
address_a[3] => ram_block11a107.PORTAADDR3
address_a[3] => ram_block11a108.PORTAADDR3
address_a[3] => ram_block11a109.PORTAADDR3
address_a[3] => ram_block11a110.PORTAADDR3
address_a[3] => ram_block11a111.PORTAADDR3
address_a[3] => ram_block11a112.PORTAADDR3
address_a[3] => ram_block11a113.PORTAADDR3
address_a[3] => ram_block11a114.PORTAADDR3
address_a[3] => ram_block11a115.PORTAADDR3
address_a[3] => ram_block11a116.PORTAADDR3
address_a[3] => ram_block11a117.PORTAADDR3
address_a[3] => ram_block11a118.PORTAADDR3
address_a[3] => ram_block11a119.PORTAADDR3
address_a[3] => ram_block11a120.PORTAADDR3
address_a[3] => ram_block11a121.PORTAADDR3
address_a[3] => ram_block11a122.PORTAADDR3
address_a[3] => ram_block11a123.PORTAADDR3
address_a[3] => ram_block11a124.PORTAADDR3
address_a[3] => ram_block11a125.PORTAADDR3
address_a[3] => ram_block11a126.PORTAADDR3
address_a[3] => ram_block11a127.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[4] => ram_block11a32.PORTAADDR4
address_a[4] => ram_block11a33.PORTAADDR4
address_a[4] => ram_block11a34.PORTAADDR4
address_a[4] => ram_block11a35.PORTAADDR4
address_a[4] => ram_block11a36.PORTAADDR4
address_a[4] => ram_block11a37.PORTAADDR4
address_a[4] => ram_block11a38.PORTAADDR4
address_a[4] => ram_block11a39.PORTAADDR4
address_a[4] => ram_block11a40.PORTAADDR4
address_a[4] => ram_block11a41.PORTAADDR4
address_a[4] => ram_block11a42.PORTAADDR4
address_a[4] => ram_block11a43.PORTAADDR4
address_a[4] => ram_block11a44.PORTAADDR4
address_a[4] => ram_block11a45.PORTAADDR4
address_a[4] => ram_block11a46.PORTAADDR4
address_a[4] => ram_block11a47.PORTAADDR4
address_a[4] => ram_block11a48.PORTAADDR4
address_a[4] => ram_block11a49.PORTAADDR4
address_a[4] => ram_block11a50.PORTAADDR4
address_a[4] => ram_block11a51.PORTAADDR4
address_a[4] => ram_block11a52.PORTAADDR4
address_a[4] => ram_block11a53.PORTAADDR4
address_a[4] => ram_block11a54.PORTAADDR4
address_a[4] => ram_block11a55.PORTAADDR4
address_a[4] => ram_block11a56.PORTAADDR4
address_a[4] => ram_block11a57.PORTAADDR4
address_a[4] => ram_block11a58.PORTAADDR4
address_a[4] => ram_block11a59.PORTAADDR4
address_a[4] => ram_block11a60.PORTAADDR4
address_a[4] => ram_block11a61.PORTAADDR4
address_a[4] => ram_block11a62.PORTAADDR4
address_a[4] => ram_block11a63.PORTAADDR4
address_a[4] => ram_block11a64.PORTAADDR4
address_a[4] => ram_block11a65.PORTAADDR4
address_a[4] => ram_block11a66.PORTAADDR4
address_a[4] => ram_block11a67.PORTAADDR4
address_a[4] => ram_block11a68.PORTAADDR4
address_a[4] => ram_block11a69.PORTAADDR4
address_a[4] => ram_block11a70.PORTAADDR4
address_a[4] => ram_block11a71.PORTAADDR4
address_a[4] => ram_block11a72.PORTAADDR4
address_a[4] => ram_block11a73.PORTAADDR4
address_a[4] => ram_block11a74.PORTAADDR4
address_a[4] => ram_block11a75.PORTAADDR4
address_a[4] => ram_block11a76.PORTAADDR4
address_a[4] => ram_block11a77.PORTAADDR4
address_a[4] => ram_block11a78.PORTAADDR4
address_a[4] => ram_block11a79.PORTAADDR4
address_a[4] => ram_block11a80.PORTAADDR4
address_a[4] => ram_block11a81.PORTAADDR4
address_a[4] => ram_block11a82.PORTAADDR4
address_a[4] => ram_block11a83.PORTAADDR4
address_a[4] => ram_block11a84.PORTAADDR4
address_a[4] => ram_block11a85.PORTAADDR4
address_a[4] => ram_block11a86.PORTAADDR4
address_a[4] => ram_block11a87.PORTAADDR4
address_a[4] => ram_block11a88.PORTAADDR4
address_a[4] => ram_block11a89.PORTAADDR4
address_a[4] => ram_block11a90.PORTAADDR4
address_a[4] => ram_block11a91.PORTAADDR4
address_a[4] => ram_block11a92.PORTAADDR4
address_a[4] => ram_block11a93.PORTAADDR4
address_a[4] => ram_block11a94.PORTAADDR4
address_a[4] => ram_block11a95.PORTAADDR4
address_a[4] => ram_block11a96.PORTAADDR4
address_a[4] => ram_block11a97.PORTAADDR4
address_a[4] => ram_block11a98.PORTAADDR4
address_a[4] => ram_block11a99.PORTAADDR4
address_a[4] => ram_block11a100.PORTAADDR4
address_a[4] => ram_block11a101.PORTAADDR4
address_a[4] => ram_block11a102.PORTAADDR4
address_a[4] => ram_block11a103.PORTAADDR4
address_a[4] => ram_block11a104.PORTAADDR4
address_a[4] => ram_block11a105.PORTAADDR4
address_a[4] => ram_block11a106.PORTAADDR4
address_a[4] => ram_block11a107.PORTAADDR4
address_a[4] => ram_block11a108.PORTAADDR4
address_a[4] => ram_block11a109.PORTAADDR4
address_a[4] => ram_block11a110.PORTAADDR4
address_a[4] => ram_block11a111.PORTAADDR4
address_a[4] => ram_block11a112.PORTAADDR4
address_a[4] => ram_block11a113.PORTAADDR4
address_a[4] => ram_block11a114.PORTAADDR4
address_a[4] => ram_block11a115.PORTAADDR4
address_a[4] => ram_block11a116.PORTAADDR4
address_a[4] => ram_block11a117.PORTAADDR4
address_a[4] => ram_block11a118.PORTAADDR4
address_a[4] => ram_block11a119.PORTAADDR4
address_a[4] => ram_block11a120.PORTAADDR4
address_a[4] => ram_block11a121.PORTAADDR4
address_a[4] => ram_block11a122.PORTAADDR4
address_a[4] => ram_block11a123.PORTAADDR4
address_a[4] => ram_block11a124.PORTAADDR4
address_a[4] => ram_block11a125.PORTAADDR4
address_a[4] => ram_block11a126.PORTAADDR4
address_a[4] => ram_block11a127.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[5] => ram_block11a32.PORTAADDR5
address_a[5] => ram_block11a33.PORTAADDR5
address_a[5] => ram_block11a34.PORTAADDR5
address_a[5] => ram_block11a35.PORTAADDR5
address_a[5] => ram_block11a36.PORTAADDR5
address_a[5] => ram_block11a37.PORTAADDR5
address_a[5] => ram_block11a38.PORTAADDR5
address_a[5] => ram_block11a39.PORTAADDR5
address_a[5] => ram_block11a40.PORTAADDR5
address_a[5] => ram_block11a41.PORTAADDR5
address_a[5] => ram_block11a42.PORTAADDR5
address_a[5] => ram_block11a43.PORTAADDR5
address_a[5] => ram_block11a44.PORTAADDR5
address_a[5] => ram_block11a45.PORTAADDR5
address_a[5] => ram_block11a46.PORTAADDR5
address_a[5] => ram_block11a47.PORTAADDR5
address_a[5] => ram_block11a48.PORTAADDR5
address_a[5] => ram_block11a49.PORTAADDR5
address_a[5] => ram_block11a50.PORTAADDR5
address_a[5] => ram_block11a51.PORTAADDR5
address_a[5] => ram_block11a52.PORTAADDR5
address_a[5] => ram_block11a53.PORTAADDR5
address_a[5] => ram_block11a54.PORTAADDR5
address_a[5] => ram_block11a55.PORTAADDR5
address_a[5] => ram_block11a56.PORTAADDR5
address_a[5] => ram_block11a57.PORTAADDR5
address_a[5] => ram_block11a58.PORTAADDR5
address_a[5] => ram_block11a59.PORTAADDR5
address_a[5] => ram_block11a60.PORTAADDR5
address_a[5] => ram_block11a61.PORTAADDR5
address_a[5] => ram_block11a62.PORTAADDR5
address_a[5] => ram_block11a63.PORTAADDR5
address_a[5] => ram_block11a64.PORTAADDR5
address_a[5] => ram_block11a65.PORTAADDR5
address_a[5] => ram_block11a66.PORTAADDR5
address_a[5] => ram_block11a67.PORTAADDR5
address_a[5] => ram_block11a68.PORTAADDR5
address_a[5] => ram_block11a69.PORTAADDR5
address_a[5] => ram_block11a70.PORTAADDR5
address_a[5] => ram_block11a71.PORTAADDR5
address_a[5] => ram_block11a72.PORTAADDR5
address_a[5] => ram_block11a73.PORTAADDR5
address_a[5] => ram_block11a74.PORTAADDR5
address_a[5] => ram_block11a75.PORTAADDR5
address_a[5] => ram_block11a76.PORTAADDR5
address_a[5] => ram_block11a77.PORTAADDR5
address_a[5] => ram_block11a78.PORTAADDR5
address_a[5] => ram_block11a79.PORTAADDR5
address_a[5] => ram_block11a80.PORTAADDR5
address_a[5] => ram_block11a81.PORTAADDR5
address_a[5] => ram_block11a82.PORTAADDR5
address_a[5] => ram_block11a83.PORTAADDR5
address_a[5] => ram_block11a84.PORTAADDR5
address_a[5] => ram_block11a85.PORTAADDR5
address_a[5] => ram_block11a86.PORTAADDR5
address_a[5] => ram_block11a87.PORTAADDR5
address_a[5] => ram_block11a88.PORTAADDR5
address_a[5] => ram_block11a89.PORTAADDR5
address_a[5] => ram_block11a90.PORTAADDR5
address_a[5] => ram_block11a91.PORTAADDR5
address_a[5] => ram_block11a92.PORTAADDR5
address_a[5] => ram_block11a93.PORTAADDR5
address_a[5] => ram_block11a94.PORTAADDR5
address_a[5] => ram_block11a95.PORTAADDR5
address_a[5] => ram_block11a96.PORTAADDR5
address_a[5] => ram_block11a97.PORTAADDR5
address_a[5] => ram_block11a98.PORTAADDR5
address_a[5] => ram_block11a99.PORTAADDR5
address_a[5] => ram_block11a100.PORTAADDR5
address_a[5] => ram_block11a101.PORTAADDR5
address_a[5] => ram_block11a102.PORTAADDR5
address_a[5] => ram_block11a103.PORTAADDR5
address_a[5] => ram_block11a104.PORTAADDR5
address_a[5] => ram_block11a105.PORTAADDR5
address_a[5] => ram_block11a106.PORTAADDR5
address_a[5] => ram_block11a107.PORTAADDR5
address_a[5] => ram_block11a108.PORTAADDR5
address_a[5] => ram_block11a109.PORTAADDR5
address_a[5] => ram_block11a110.PORTAADDR5
address_a[5] => ram_block11a111.PORTAADDR5
address_a[5] => ram_block11a112.PORTAADDR5
address_a[5] => ram_block11a113.PORTAADDR5
address_a[5] => ram_block11a114.PORTAADDR5
address_a[5] => ram_block11a115.PORTAADDR5
address_a[5] => ram_block11a116.PORTAADDR5
address_a[5] => ram_block11a117.PORTAADDR5
address_a[5] => ram_block11a118.PORTAADDR5
address_a[5] => ram_block11a119.PORTAADDR5
address_a[5] => ram_block11a120.PORTAADDR5
address_a[5] => ram_block11a121.PORTAADDR5
address_a[5] => ram_block11a122.PORTAADDR5
address_a[5] => ram_block11a123.PORTAADDR5
address_a[5] => ram_block11a124.PORTAADDR5
address_a[5] => ram_block11a125.PORTAADDR5
address_a[5] => ram_block11a126.PORTAADDR5
address_a[5] => ram_block11a127.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[6] => ram_block11a32.PORTAADDR6
address_a[6] => ram_block11a33.PORTAADDR6
address_a[6] => ram_block11a34.PORTAADDR6
address_a[6] => ram_block11a35.PORTAADDR6
address_a[6] => ram_block11a36.PORTAADDR6
address_a[6] => ram_block11a37.PORTAADDR6
address_a[6] => ram_block11a38.PORTAADDR6
address_a[6] => ram_block11a39.PORTAADDR6
address_a[6] => ram_block11a40.PORTAADDR6
address_a[6] => ram_block11a41.PORTAADDR6
address_a[6] => ram_block11a42.PORTAADDR6
address_a[6] => ram_block11a43.PORTAADDR6
address_a[6] => ram_block11a44.PORTAADDR6
address_a[6] => ram_block11a45.PORTAADDR6
address_a[6] => ram_block11a46.PORTAADDR6
address_a[6] => ram_block11a47.PORTAADDR6
address_a[6] => ram_block11a48.PORTAADDR6
address_a[6] => ram_block11a49.PORTAADDR6
address_a[6] => ram_block11a50.PORTAADDR6
address_a[6] => ram_block11a51.PORTAADDR6
address_a[6] => ram_block11a52.PORTAADDR6
address_a[6] => ram_block11a53.PORTAADDR6
address_a[6] => ram_block11a54.PORTAADDR6
address_a[6] => ram_block11a55.PORTAADDR6
address_a[6] => ram_block11a56.PORTAADDR6
address_a[6] => ram_block11a57.PORTAADDR6
address_a[6] => ram_block11a58.PORTAADDR6
address_a[6] => ram_block11a59.PORTAADDR6
address_a[6] => ram_block11a60.PORTAADDR6
address_a[6] => ram_block11a61.PORTAADDR6
address_a[6] => ram_block11a62.PORTAADDR6
address_a[6] => ram_block11a63.PORTAADDR6
address_a[6] => ram_block11a64.PORTAADDR6
address_a[6] => ram_block11a65.PORTAADDR6
address_a[6] => ram_block11a66.PORTAADDR6
address_a[6] => ram_block11a67.PORTAADDR6
address_a[6] => ram_block11a68.PORTAADDR6
address_a[6] => ram_block11a69.PORTAADDR6
address_a[6] => ram_block11a70.PORTAADDR6
address_a[6] => ram_block11a71.PORTAADDR6
address_a[6] => ram_block11a72.PORTAADDR6
address_a[6] => ram_block11a73.PORTAADDR6
address_a[6] => ram_block11a74.PORTAADDR6
address_a[6] => ram_block11a75.PORTAADDR6
address_a[6] => ram_block11a76.PORTAADDR6
address_a[6] => ram_block11a77.PORTAADDR6
address_a[6] => ram_block11a78.PORTAADDR6
address_a[6] => ram_block11a79.PORTAADDR6
address_a[6] => ram_block11a80.PORTAADDR6
address_a[6] => ram_block11a81.PORTAADDR6
address_a[6] => ram_block11a82.PORTAADDR6
address_a[6] => ram_block11a83.PORTAADDR6
address_a[6] => ram_block11a84.PORTAADDR6
address_a[6] => ram_block11a85.PORTAADDR6
address_a[6] => ram_block11a86.PORTAADDR6
address_a[6] => ram_block11a87.PORTAADDR6
address_a[6] => ram_block11a88.PORTAADDR6
address_a[6] => ram_block11a89.PORTAADDR6
address_a[6] => ram_block11a90.PORTAADDR6
address_a[6] => ram_block11a91.PORTAADDR6
address_a[6] => ram_block11a92.PORTAADDR6
address_a[6] => ram_block11a93.PORTAADDR6
address_a[6] => ram_block11a94.PORTAADDR6
address_a[6] => ram_block11a95.PORTAADDR6
address_a[6] => ram_block11a96.PORTAADDR6
address_a[6] => ram_block11a97.PORTAADDR6
address_a[6] => ram_block11a98.PORTAADDR6
address_a[6] => ram_block11a99.PORTAADDR6
address_a[6] => ram_block11a100.PORTAADDR6
address_a[6] => ram_block11a101.PORTAADDR6
address_a[6] => ram_block11a102.PORTAADDR6
address_a[6] => ram_block11a103.PORTAADDR6
address_a[6] => ram_block11a104.PORTAADDR6
address_a[6] => ram_block11a105.PORTAADDR6
address_a[6] => ram_block11a106.PORTAADDR6
address_a[6] => ram_block11a107.PORTAADDR6
address_a[6] => ram_block11a108.PORTAADDR6
address_a[6] => ram_block11a109.PORTAADDR6
address_a[6] => ram_block11a110.PORTAADDR6
address_a[6] => ram_block11a111.PORTAADDR6
address_a[6] => ram_block11a112.PORTAADDR6
address_a[6] => ram_block11a113.PORTAADDR6
address_a[6] => ram_block11a114.PORTAADDR6
address_a[6] => ram_block11a115.PORTAADDR6
address_a[6] => ram_block11a116.PORTAADDR6
address_a[6] => ram_block11a117.PORTAADDR6
address_a[6] => ram_block11a118.PORTAADDR6
address_a[6] => ram_block11a119.PORTAADDR6
address_a[6] => ram_block11a120.PORTAADDR6
address_a[6] => ram_block11a121.PORTAADDR6
address_a[6] => ram_block11a122.PORTAADDR6
address_a[6] => ram_block11a123.PORTAADDR6
address_a[6] => ram_block11a124.PORTAADDR6
address_a[6] => ram_block11a125.PORTAADDR6
address_a[6] => ram_block11a126.PORTAADDR6
address_a[6] => ram_block11a127.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[7] => ram_block11a32.PORTAADDR7
address_a[7] => ram_block11a33.PORTAADDR7
address_a[7] => ram_block11a34.PORTAADDR7
address_a[7] => ram_block11a35.PORTAADDR7
address_a[7] => ram_block11a36.PORTAADDR7
address_a[7] => ram_block11a37.PORTAADDR7
address_a[7] => ram_block11a38.PORTAADDR7
address_a[7] => ram_block11a39.PORTAADDR7
address_a[7] => ram_block11a40.PORTAADDR7
address_a[7] => ram_block11a41.PORTAADDR7
address_a[7] => ram_block11a42.PORTAADDR7
address_a[7] => ram_block11a43.PORTAADDR7
address_a[7] => ram_block11a44.PORTAADDR7
address_a[7] => ram_block11a45.PORTAADDR7
address_a[7] => ram_block11a46.PORTAADDR7
address_a[7] => ram_block11a47.PORTAADDR7
address_a[7] => ram_block11a48.PORTAADDR7
address_a[7] => ram_block11a49.PORTAADDR7
address_a[7] => ram_block11a50.PORTAADDR7
address_a[7] => ram_block11a51.PORTAADDR7
address_a[7] => ram_block11a52.PORTAADDR7
address_a[7] => ram_block11a53.PORTAADDR7
address_a[7] => ram_block11a54.PORTAADDR7
address_a[7] => ram_block11a55.PORTAADDR7
address_a[7] => ram_block11a56.PORTAADDR7
address_a[7] => ram_block11a57.PORTAADDR7
address_a[7] => ram_block11a58.PORTAADDR7
address_a[7] => ram_block11a59.PORTAADDR7
address_a[7] => ram_block11a60.PORTAADDR7
address_a[7] => ram_block11a61.PORTAADDR7
address_a[7] => ram_block11a62.PORTAADDR7
address_a[7] => ram_block11a63.PORTAADDR7
address_a[7] => ram_block11a64.PORTAADDR7
address_a[7] => ram_block11a65.PORTAADDR7
address_a[7] => ram_block11a66.PORTAADDR7
address_a[7] => ram_block11a67.PORTAADDR7
address_a[7] => ram_block11a68.PORTAADDR7
address_a[7] => ram_block11a69.PORTAADDR7
address_a[7] => ram_block11a70.PORTAADDR7
address_a[7] => ram_block11a71.PORTAADDR7
address_a[7] => ram_block11a72.PORTAADDR7
address_a[7] => ram_block11a73.PORTAADDR7
address_a[7] => ram_block11a74.PORTAADDR7
address_a[7] => ram_block11a75.PORTAADDR7
address_a[7] => ram_block11a76.PORTAADDR7
address_a[7] => ram_block11a77.PORTAADDR7
address_a[7] => ram_block11a78.PORTAADDR7
address_a[7] => ram_block11a79.PORTAADDR7
address_a[7] => ram_block11a80.PORTAADDR7
address_a[7] => ram_block11a81.PORTAADDR7
address_a[7] => ram_block11a82.PORTAADDR7
address_a[7] => ram_block11a83.PORTAADDR7
address_a[7] => ram_block11a84.PORTAADDR7
address_a[7] => ram_block11a85.PORTAADDR7
address_a[7] => ram_block11a86.PORTAADDR7
address_a[7] => ram_block11a87.PORTAADDR7
address_a[7] => ram_block11a88.PORTAADDR7
address_a[7] => ram_block11a89.PORTAADDR7
address_a[7] => ram_block11a90.PORTAADDR7
address_a[7] => ram_block11a91.PORTAADDR7
address_a[7] => ram_block11a92.PORTAADDR7
address_a[7] => ram_block11a93.PORTAADDR7
address_a[7] => ram_block11a94.PORTAADDR7
address_a[7] => ram_block11a95.PORTAADDR7
address_a[7] => ram_block11a96.PORTAADDR7
address_a[7] => ram_block11a97.PORTAADDR7
address_a[7] => ram_block11a98.PORTAADDR7
address_a[7] => ram_block11a99.PORTAADDR7
address_a[7] => ram_block11a100.PORTAADDR7
address_a[7] => ram_block11a101.PORTAADDR7
address_a[7] => ram_block11a102.PORTAADDR7
address_a[7] => ram_block11a103.PORTAADDR7
address_a[7] => ram_block11a104.PORTAADDR7
address_a[7] => ram_block11a105.PORTAADDR7
address_a[7] => ram_block11a106.PORTAADDR7
address_a[7] => ram_block11a107.PORTAADDR7
address_a[7] => ram_block11a108.PORTAADDR7
address_a[7] => ram_block11a109.PORTAADDR7
address_a[7] => ram_block11a110.PORTAADDR7
address_a[7] => ram_block11a111.PORTAADDR7
address_a[7] => ram_block11a112.PORTAADDR7
address_a[7] => ram_block11a113.PORTAADDR7
address_a[7] => ram_block11a114.PORTAADDR7
address_a[7] => ram_block11a115.PORTAADDR7
address_a[7] => ram_block11a116.PORTAADDR7
address_a[7] => ram_block11a117.PORTAADDR7
address_a[7] => ram_block11a118.PORTAADDR7
address_a[7] => ram_block11a119.PORTAADDR7
address_a[7] => ram_block11a120.PORTAADDR7
address_a[7] => ram_block11a121.PORTAADDR7
address_a[7] => ram_block11a122.PORTAADDR7
address_a[7] => ram_block11a123.PORTAADDR7
address_a[7] => ram_block11a124.PORTAADDR7
address_a[7] => ram_block11a125.PORTAADDR7
address_a[7] => ram_block11a126.PORTAADDR7
address_a[7] => ram_block11a127.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_a[8] => ram_block11a32.PORTAADDR8
address_a[8] => ram_block11a33.PORTAADDR8
address_a[8] => ram_block11a34.PORTAADDR8
address_a[8] => ram_block11a35.PORTAADDR8
address_a[8] => ram_block11a36.PORTAADDR8
address_a[8] => ram_block11a37.PORTAADDR8
address_a[8] => ram_block11a38.PORTAADDR8
address_a[8] => ram_block11a39.PORTAADDR8
address_a[8] => ram_block11a40.PORTAADDR8
address_a[8] => ram_block11a41.PORTAADDR8
address_a[8] => ram_block11a42.PORTAADDR8
address_a[8] => ram_block11a43.PORTAADDR8
address_a[8] => ram_block11a44.PORTAADDR8
address_a[8] => ram_block11a45.PORTAADDR8
address_a[8] => ram_block11a46.PORTAADDR8
address_a[8] => ram_block11a47.PORTAADDR8
address_a[8] => ram_block11a48.PORTAADDR8
address_a[8] => ram_block11a49.PORTAADDR8
address_a[8] => ram_block11a50.PORTAADDR8
address_a[8] => ram_block11a51.PORTAADDR8
address_a[8] => ram_block11a52.PORTAADDR8
address_a[8] => ram_block11a53.PORTAADDR8
address_a[8] => ram_block11a54.PORTAADDR8
address_a[8] => ram_block11a55.PORTAADDR8
address_a[8] => ram_block11a56.PORTAADDR8
address_a[8] => ram_block11a57.PORTAADDR8
address_a[8] => ram_block11a58.PORTAADDR8
address_a[8] => ram_block11a59.PORTAADDR8
address_a[8] => ram_block11a60.PORTAADDR8
address_a[8] => ram_block11a61.PORTAADDR8
address_a[8] => ram_block11a62.PORTAADDR8
address_a[8] => ram_block11a63.PORTAADDR8
address_a[8] => ram_block11a64.PORTAADDR8
address_a[8] => ram_block11a65.PORTAADDR8
address_a[8] => ram_block11a66.PORTAADDR8
address_a[8] => ram_block11a67.PORTAADDR8
address_a[8] => ram_block11a68.PORTAADDR8
address_a[8] => ram_block11a69.PORTAADDR8
address_a[8] => ram_block11a70.PORTAADDR8
address_a[8] => ram_block11a71.PORTAADDR8
address_a[8] => ram_block11a72.PORTAADDR8
address_a[8] => ram_block11a73.PORTAADDR8
address_a[8] => ram_block11a74.PORTAADDR8
address_a[8] => ram_block11a75.PORTAADDR8
address_a[8] => ram_block11a76.PORTAADDR8
address_a[8] => ram_block11a77.PORTAADDR8
address_a[8] => ram_block11a78.PORTAADDR8
address_a[8] => ram_block11a79.PORTAADDR8
address_a[8] => ram_block11a80.PORTAADDR8
address_a[8] => ram_block11a81.PORTAADDR8
address_a[8] => ram_block11a82.PORTAADDR8
address_a[8] => ram_block11a83.PORTAADDR8
address_a[8] => ram_block11a84.PORTAADDR8
address_a[8] => ram_block11a85.PORTAADDR8
address_a[8] => ram_block11a86.PORTAADDR8
address_a[8] => ram_block11a87.PORTAADDR8
address_a[8] => ram_block11a88.PORTAADDR8
address_a[8] => ram_block11a89.PORTAADDR8
address_a[8] => ram_block11a90.PORTAADDR8
address_a[8] => ram_block11a91.PORTAADDR8
address_a[8] => ram_block11a92.PORTAADDR8
address_a[8] => ram_block11a93.PORTAADDR8
address_a[8] => ram_block11a94.PORTAADDR8
address_a[8] => ram_block11a95.PORTAADDR8
address_a[8] => ram_block11a96.PORTAADDR8
address_a[8] => ram_block11a97.PORTAADDR8
address_a[8] => ram_block11a98.PORTAADDR8
address_a[8] => ram_block11a99.PORTAADDR8
address_a[8] => ram_block11a100.PORTAADDR8
address_a[8] => ram_block11a101.PORTAADDR8
address_a[8] => ram_block11a102.PORTAADDR8
address_a[8] => ram_block11a103.PORTAADDR8
address_a[8] => ram_block11a104.PORTAADDR8
address_a[8] => ram_block11a105.PORTAADDR8
address_a[8] => ram_block11a106.PORTAADDR8
address_a[8] => ram_block11a107.PORTAADDR8
address_a[8] => ram_block11a108.PORTAADDR8
address_a[8] => ram_block11a109.PORTAADDR8
address_a[8] => ram_block11a110.PORTAADDR8
address_a[8] => ram_block11a111.PORTAADDR8
address_a[8] => ram_block11a112.PORTAADDR8
address_a[8] => ram_block11a113.PORTAADDR8
address_a[8] => ram_block11a114.PORTAADDR8
address_a[8] => ram_block11a115.PORTAADDR8
address_a[8] => ram_block11a116.PORTAADDR8
address_a[8] => ram_block11a117.PORTAADDR8
address_a[8] => ram_block11a118.PORTAADDR8
address_a[8] => ram_block11a119.PORTAADDR8
address_a[8] => ram_block11a120.PORTAADDR8
address_a[8] => ram_block11a121.PORTAADDR8
address_a[8] => ram_block11a122.PORTAADDR8
address_a[8] => ram_block11a123.PORTAADDR8
address_a[8] => ram_block11a124.PORTAADDR8
address_a[8] => ram_block11a125.PORTAADDR8
address_a[8] => ram_block11a126.PORTAADDR8
address_a[8] => ram_block11a127.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_a[9] => ram_block11a16.PORTAADDR9
address_a[9] => ram_block11a17.PORTAADDR9
address_a[9] => ram_block11a18.PORTAADDR9
address_a[9] => ram_block11a19.PORTAADDR9
address_a[9] => ram_block11a20.PORTAADDR9
address_a[9] => ram_block11a21.PORTAADDR9
address_a[9] => ram_block11a22.PORTAADDR9
address_a[9] => ram_block11a23.PORTAADDR9
address_a[9] => ram_block11a24.PORTAADDR9
address_a[9] => ram_block11a25.PORTAADDR9
address_a[9] => ram_block11a26.PORTAADDR9
address_a[9] => ram_block11a27.PORTAADDR9
address_a[9] => ram_block11a28.PORTAADDR9
address_a[9] => ram_block11a29.PORTAADDR9
address_a[9] => ram_block11a30.PORTAADDR9
address_a[9] => ram_block11a31.PORTAADDR9
address_a[9] => ram_block11a32.PORTAADDR9
address_a[9] => ram_block11a33.PORTAADDR9
address_a[9] => ram_block11a34.PORTAADDR9
address_a[9] => ram_block11a35.PORTAADDR9
address_a[9] => ram_block11a36.PORTAADDR9
address_a[9] => ram_block11a37.PORTAADDR9
address_a[9] => ram_block11a38.PORTAADDR9
address_a[9] => ram_block11a39.PORTAADDR9
address_a[9] => ram_block11a40.PORTAADDR9
address_a[9] => ram_block11a41.PORTAADDR9
address_a[9] => ram_block11a42.PORTAADDR9
address_a[9] => ram_block11a43.PORTAADDR9
address_a[9] => ram_block11a44.PORTAADDR9
address_a[9] => ram_block11a45.PORTAADDR9
address_a[9] => ram_block11a46.PORTAADDR9
address_a[9] => ram_block11a47.PORTAADDR9
address_a[9] => ram_block11a48.PORTAADDR9
address_a[9] => ram_block11a49.PORTAADDR9
address_a[9] => ram_block11a50.PORTAADDR9
address_a[9] => ram_block11a51.PORTAADDR9
address_a[9] => ram_block11a52.PORTAADDR9
address_a[9] => ram_block11a53.PORTAADDR9
address_a[9] => ram_block11a54.PORTAADDR9
address_a[9] => ram_block11a55.PORTAADDR9
address_a[9] => ram_block11a56.PORTAADDR9
address_a[9] => ram_block11a57.PORTAADDR9
address_a[9] => ram_block11a58.PORTAADDR9
address_a[9] => ram_block11a59.PORTAADDR9
address_a[9] => ram_block11a60.PORTAADDR9
address_a[9] => ram_block11a61.PORTAADDR9
address_a[9] => ram_block11a62.PORTAADDR9
address_a[9] => ram_block11a63.PORTAADDR9
address_a[9] => ram_block11a64.PORTAADDR9
address_a[9] => ram_block11a65.PORTAADDR9
address_a[9] => ram_block11a66.PORTAADDR9
address_a[9] => ram_block11a67.PORTAADDR9
address_a[9] => ram_block11a68.PORTAADDR9
address_a[9] => ram_block11a69.PORTAADDR9
address_a[9] => ram_block11a70.PORTAADDR9
address_a[9] => ram_block11a71.PORTAADDR9
address_a[9] => ram_block11a72.PORTAADDR9
address_a[9] => ram_block11a73.PORTAADDR9
address_a[9] => ram_block11a74.PORTAADDR9
address_a[9] => ram_block11a75.PORTAADDR9
address_a[9] => ram_block11a76.PORTAADDR9
address_a[9] => ram_block11a77.PORTAADDR9
address_a[9] => ram_block11a78.PORTAADDR9
address_a[9] => ram_block11a79.PORTAADDR9
address_a[9] => ram_block11a80.PORTAADDR9
address_a[9] => ram_block11a81.PORTAADDR9
address_a[9] => ram_block11a82.PORTAADDR9
address_a[9] => ram_block11a83.PORTAADDR9
address_a[9] => ram_block11a84.PORTAADDR9
address_a[9] => ram_block11a85.PORTAADDR9
address_a[9] => ram_block11a86.PORTAADDR9
address_a[9] => ram_block11a87.PORTAADDR9
address_a[9] => ram_block11a88.PORTAADDR9
address_a[9] => ram_block11a89.PORTAADDR9
address_a[9] => ram_block11a90.PORTAADDR9
address_a[9] => ram_block11a91.PORTAADDR9
address_a[9] => ram_block11a92.PORTAADDR9
address_a[9] => ram_block11a93.PORTAADDR9
address_a[9] => ram_block11a94.PORTAADDR9
address_a[9] => ram_block11a95.PORTAADDR9
address_a[9] => ram_block11a96.PORTAADDR9
address_a[9] => ram_block11a97.PORTAADDR9
address_a[9] => ram_block11a98.PORTAADDR9
address_a[9] => ram_block11a99.PORTAADDR9
address_a[9] => ram_block11a100.PORTAADDR9
address_a[9] => ram_block11a101.PORTAADDR9
address_a[9] => ram_block11a102.PORTAADDR9
address_a[9] => ram_block11a103.PORTAADDR9
address_a[9] => ram_block11a104.PORTAADDR9
address_a[9] => ram_block11a105.PORTAADDR9
address_a[9] => ram_block11a106.PORTAADDR9
address_a[9] => ram_block11a107.PORTAADDR9
address_a[9] => ram_block11a108.PORTAADDR9
address_a[9] => ram_block11a109.PORTAADDR9
address_a[9] => ram_block11a110.PORTAADDR9
address_a[9] => ram_block11a111.PORTAADDR9
address_a[9] => ram_block11a112.PORTAADDR9
address_a[9] => ram_block11a113.PORTAADDR9
address_a[9] => ram_block11a114.PORTAADDR9
address_a[9] => ram_block11a115.PORTAADDR9
address_a[9] => ram_block11a116.PORTAADDR9
address_a[9] => ram_block11a117.PORTAADDR9
address_a[9] => ram_block11a118.PORTAADDR9
address_a[9] => ram_block11a119.PORTAADDR9
address_a[9] => ram_block11a120.PORTAADDR9
address_a[9] => ram_block11a121.PORTAADDR9
address_a[9] => ram_block11a122.PORTAADDR9
address_a[9] => ram_block11a123.PORTAADDR9
address_a[9] => ram_block11a124.PORTAADDR9
address_a[9] => ram_block11a125.PORTAADDR9
address_a[9] => ram_block11a126.PORTAADDR9
address_a[9] => ram_block11a127.PORTAADDR9
address_a[10] => ram_block11a0.PORTAADDR10
address_a[10] => ram_block11a1.PORTAADDR10
address_a[10] => ram_block11a2.PORTAADDR10
address_a[10] => ram_block11a3.PORTAADDR10
address_a[10] => ram_block11a4.PORTAADDR10
address_a[10] => ram_block11a5.PORTAADDR10
address_a[10] => ram_block11a6.PORTAADDR10
address_a[10] => ram_block11a7.PORTAADDR10
address_a[10] => ram_block11a8.PORTAADDR10
address_a[10] => ram_block11a9.PORTAADDR10
address_a[10] => ram_block11a10.PORTAADDR10
address_a[10] => ram_block11a11.PORTAADDR10
address_a[10] => ram_block11a12.PORTAADDR10
address_a[10] => ram_block11a13.PORTAADDR10
address_a[10] => ram_block11a14.PORTAADDR10
address_a[10] => ram_block11a15.PORTAADDR10
address_a[10] => ram_block11a16.PORTAADDR10
address_a[10] => ram_block11a17.PORTAADDR10
address_a[10] => ram_block11a18.PORTAADDR10
address_a[10] => ram_block11a19.PORTAADDR10
address_a[10] => ram_block11a20.PORTAADDR10
address_a[10] => ram_block11a21.PORTAADDR10
address_a[10] => ram_block11a22.PORTAADDR10
address_a[10] => ram_block11a23.PORTAADDR10
address_a[10] => ram_block11a24.PORTAADDR10
address_a[10] => ram_block11a25.PORTAADDR10
address_a[10] => ram_block11a26.PORTAADDR10
address_a[10] => ram_block11a27.PORTAADDR10
address_a[10] => ram_block11a28.PORTAADDR10
address_a[10] => ram_block11a29.PORTAADDR10
address_a[10] => ram_block11a30.PORTAADDR10
address_a[10] => ram_block11a31.PORTAADDR10
address_a[10] => ram_block11a32.PORTAADDR10
address_a[10] => ram_block11a33.PORTAADDR10
address_a[10] => ram_block11a34.PORTAADDR10
address_a[10] => ram_block11a35.PORTAADDR10
address_a[10] => ram_block11a36.PORTAADDR10
address_a[10] => ram_block11a37.PORTAADDR10
address_a[10] => ram_block11a38.PORTAADDR10
address_a[10] => ram_block11a39.PORTAADDR10
address_a[10] => ram_block11a40.PORTAADDR10
address_a[10] => ram_block11a41.PORTAADDR10
address_a[10] => ram_block11a42.PORTAADDR10
address_a[10] => ram_block11a43.PORTAADDR10
address_a[10] => ram_block11a44.PORTAADDR10
address_a[10] => ram_block11a45.PORTAADDR10
address_a[10] => ram_block11a46.PORTAADDR10
address_a[10] => ram_block11a47.PORTAADDR10
address_a[10] => ram_block11a48.PORTAADDR10
address_a[10] => ram_block11a49.PORTAADDR10
address_a[10] => ram_block11a50.PORTAADDR10
address_a[10] => ram_block11a51.PORTAADDR10
address_a[10] => ram_block11a52.PORTAADDR10
address_a[10] => ram_block11a53.PORTAADDR10
address_a[10] => ram_block11a54.PORTAADDR10
address_a[10] => ram_block11a55.PORTAADDR10
address_a[10] => ram_block11a56.PORTAADDR10
address_a[10] => ram_block11a57.PORTAADDR10
address_a[10] => ram_block11a58.PORTAADDR10
address_a[10] => ram_block11a59.PORTAADDR10
address_a[10] => ram_block11a60.PORTAADDR10
address_a[10] => ram_block11a61.PORTAADDR10
address_a[10] => ram_block11a62.PORTAADDR10
address_a[10] => ram_block11a63.PORTAADDR10
address_a[10] => ram_block11a64.PORTAADDR10
address_a[10] => ram_block11a65.PORTAADDR10
address_a[10] => ram_block11a66.PORTAADDR10
address_a[10] => ram_block11a67.PORTAADDR10
address_a[10] => ram_block11a68.PORTAADDR10
address_a[10] => ram_block11a69.PORTAADDR10
address_a[10] => ram_block11a70.PORTAADDR10
address_a[10] => ram_block11a71.PORTAADDR10
address_a[10] => ram_block11a72.PORTAADDR10
address_a[10] => ram_block11a73.PORTAADDR10
address_a[10] => ram_block11a74.PORTAADDR10
address_a[10] => ram_block11a75.PORTAADDR10
address_a[10] => ram_block11a76.PORTAADDR10
address_a[10] => ram_block11a77.PORTAADDR10
address_a[10] => ram_block11a78.PORTAADDR10
address_a[10] => ram_block11a79.PORTAADDR10
address_a[10] => ram_block11a80.PORTAADDR10
address_a[10] => ram_block11a81.PORTAADDR10
address_a[10] => ram_block11a82.PORTAADDR10
address_a[10] => ram_block11a83.PORTAADDR10
address_a[10] => ram_block11a84.PORTAADDR10
address_a[10] => ram_block11a85.PORTAADDR10
address_a[10] => ram_block11a86.PORTAADDR10
address_a[10] => ram_block11a87.PORTAADDR10
address_a[10] => ram_block11a88.PORTAADDR10
address_a[10] => ram_block11a89.PORTAADDR10
address_a[10] => ram_block11a90.PORTAADDR10
address_a[10] => ram_block11a91.PORTAADDR10
address_a[10] => ram_block11a92.PORTAADDR10
address_a[10] => ram_block11a93.PORTAADDR10
address_a[10] => ram_block11a94.PORTAADDR10
address_a[10] => ram_block11a95.PORTAADDR10
address_a[10] => ram_block11a96.PORTAADDR10
address_a[10] => ram_block11a97.PORTAADDR10
address_a[10] => ram_block11a98.PORTAADDR10
address_a[10] => ram_block11a99.PORTAADDR10
address_a[10] => ram_block11a100.PORTAADDR10
address_a[10] => ram_block11a101.PORTAADDR10
address_a[10] => ram_block11a102.PORTAADDR10
address_a[10] => ram_block11a103.PORTAADDR10
address_a[10] => ram_block11a104.PORTAADDR10
address_a[10] => ram_block11a105.PORTAADDR10
address_a[10] => ram_block11a106.PORTAADDR10
address_a[10] => ram_block11a107.PORTAADDR10
address_a[10] => ram_block11a108.PORTAADDR10
address_a[10] => ram_block11a109.PORTAADDR10
address_a[10] => ram_block11a110.PORTAADDR10
address_a[10] => ram_block11a111.PORTAADDR10
address_a[10] => ram_block11a112.PORTAADDR10
address_a[10] => ram_block11a113.PORTAADDR10
address_a[10] => ram_block11a114.PORTAADDR10
address_a[10] => ram_block11a115.PORTAADDR10
address_a[10] => ram_block11a116.PORTAADDR10
address_a[10] => ram_block11a117.PORTAADDR10
address_a[10] => ram_block11a118.PORTAADDR10
address_a[10] => ram_block11a119.PORTAADDR10
address_a[10] => ram_block11a120.PORTAADDR10
address_a[10] => ram_block11a121.PORTAADDR10
address_a[10] => ram_block11a122.PORTAADDR10
address_a[10] => ram_block11a123.PORTAADDR10
address_a[10] => ram_block11a124.PORTAADDR10
address_a[10] => ram_block11a125.PORTAADDR10
address_a[10] => ram_block11a126.PORTAADDR10
address_a[10] => ram_block11a127.PORTAADDR10
address_a[11] => ram_block11a0.PORTAADDR11
address_a[11] => ram_block11a1.PORTAADDR11
address_a[11] => ram_block11a2.PORTAADDR11
address_a[11] => ram_block11a3.PORTAADDR11
address_a[11] => ram_block11a4.PORTAADDR11
address_a[11] => ram_block11a5.PORTAADDR11
address_a[11] => ram_block11a6.PORTAADDR11
address_a[11] => ram_block11a7.PORTAADDR11
address_a[11] => ram_block11a8.PORTAADDR11
address_a[11] => ram_block11a9.PORTAADDR11
address_a[11] => ram_block11a10.PORTAADDR11
address_a[11] => ram_block11a11.PORTAADDR11
address_a[11] => ram_block11a12.PORTAADDR11
address_a[11] => ram_block11a13.PORTAADDR11
address_a[11] => ram_block11a14.PORTAADDR11
address_a[11] => ram_block11a15.PORTAADDR11
address_a[11] => ram_block11a16.PORTAADDR11
address_a[11] => ram_block11a17.PORTAADDR11
address_a[11] => ram_block11a18.PORTAADDR11
address_a[11] => ram_block11a19.PORTAADDR11
address_a[11] => ram_block11a20.PORTAADDR11
address_a[11] => ram_block11a21.PORTAADDR11
address_a[11] => ram_block11a22.PORTAADDR11
address_a[11] => ram_block11a23.PORTAADDR11
address_a[11] => ram_block11a24.PORTAADDR11
address_a[11] => ram_block11a25.PORTAADDR11
address_a[11] => ram_block11a26.PORTAADDR11
address_a[11] => ram_block11a27.PORTAADDR11
address_a[11] => ram_block11a28.PORTAADDR11
address_a[11] => ram_block11a29.PORTAADDR11
address_a[11] => ram_block11a30.PORTAADDR11
address_a[11] => ram_block11a31.PORTAADDR11
address_a[11] => ram_block11a32.PORTAADDR11
address_a[11] => ram_block11a33.PORTAADDR11
address_a[11] => ram_block11a34.PORTAADDR11
address_a[11] => ram_block11a35.PORTAADDR11
address_a[11] => ram_block11a36.PORTAADDR11
address_a[11] => ram_block11a37.PORTAADDR11
address_a[11] => ram_block11a38.PORTAADDR11
address_a[11] => ram_block11a39.PORTAADDR11
address_a[11] => ram_block11a40.PORTAADDR11
address_a[11] => ram_block11a41.PORTAADDR11
address_a[11] => ram_block11a42.PORTAADDR11
address_a[11] => ram_block11a43.PORTAADDR11
address_a[11] => ram_block11a44.PORTAADDR11
address_a[11] => ram_block11a45.PORTAADDR11
address_a[11] => ram_block11a46.PORTAADDR11
address_a[11] => ram_block11a47.PORTAADDR11
address_a[11] => ram_block11a48.PORTAADDR11
address_a[11] => ram_block11a49.PORTAADDR11
address_a[11] => ram_block11a50.PORTAADDR11
address_a[11] => ram_block11a51.PORTAADDR11
address_a[11] => ram_block11a52.PORTAADDR11
address_a[11] => ram_block11a53.PORTAADDR11
address_a[11] => ram_block11a54.PORTAADDR11
address_a[11] => ram_block11a55.PORTAADDR11
address_a[11] => ram_block11a56.PORTAADDR11
address_a[11] => ram_block11a57.PORTAADDR11
address_a[11] => ram_block11a58.PORTAADDR11
address_a[11] => ram_block11a59.PORTAADDR11
address_a[11] => ram_block11a60.PORTAADDR11
address_a[11] => ram_block11a61.PORTAADDR11
address_a[11] => ram_block11a62.PORTAADDR11
address_a[11] => ram_block11a63.PORTAADDR11
address_a[11] => ram_block11a64.PORTAADDR11
address_a[11] => ram_block11a65.PORTAADDR11
address_a[11] => ram_block11a66.PORTAADDR11
address_a[11] => ram_block11a67.PORTAADDR11
address_a[11] => ram_block11a68.PORTAADDR11
address_a[11] => ram_block11a69.PORTAADDR11
address_a[11] => ram_block11a70.PORTAADDR11
address_a[11] => ram_block11a71.PORTAADDR11
address_a[11] => ram_block11a72.PORTAADDR11
address_a[11] => ram_block11a73.PORTAADDR11
address_a[11] => ram_block11a74.PORTAADDR11
address_a[11] => ram_block11a75.PORTAADDR11
address_a[11] => ram_block11a76.PORTAADDR11
address_a[11] => ram_block11a77.PORTAADDR11
address_a[11] => ram_block11a78.PORTAADDR11
address_a[11] => ram_block11a79.PORTAADDR11
address_a[11] => ram_block11a80.PORTAADDR11
address_a[11] => ram_block11a81.PORTAADDR11
address_a[11] => ram_block11a82.PORTAADDR11
address_a[11] => ram_block11a83.PORTAADDR11
address_a[11] => ram_block11a84.PORTAADDR11
address_a[11] => ram_block11a85.PORTAADDR11
address_a[11] => ram_block11a86.PORTAADDR11
address_a[11] => ram_block11a87.PORTAADDR11
address_a[11] => ram_block11a88.PORTAADDR11
address_a[11] => ram_block11a89.PORTAADDR11
address_a[11] => ram_block11a90.PORTAADDR11
address_a[11] => ram_block11a91.PORTAADDR11
address_a[11] => ram_block11a92.PORTAADDR11
address_a[11] => ram_block11a93.PORTAADDR11
address_a[11] => ram_block11a94.PORTAADDR11
address_a[11] => ram_block11a95.PORTAADDR11
address_a[11] => ram_block11a96.PORTAADDR11
address_a[11] => ram_block11a97.PORTAADDR11
address_a[11] => ram_block11a98.PORTAADDR11
address_a[11] => ram_block11a99.PORTAADDR11
address_a[11] => ram_block11a100.PORTAADDR11
address_a[11] => ram_block11a101.PORTAADDR11
address_a[11] => ram_block11a102.PORTAADDR11
address_a[11] => ram_block11a103.PORTAADDR11
address_a[11] => ram_block11a104.PORTAADDR11
address_a[11] => ram_block11a105.PORTAADDR11
address_a[11] => ram_block11a106.PORTAADDR11
address_a[11] => ram_block11a107.PORTAADDR11
address_a[11] => ram_block11a108.PORTAADDR11
address_a[11] => ram_block11a109.PORTAADDR11
address_a[11] => ram_block11a110.PORTAADDR11
address_a[11] => ram_block11a111.PORTAADDR11
address_a[11] => ram_block11a112.PORTAADDR11
address_a[11] => ram_block11a113.PORTAADDR11
address_a[11] => ram_block11a114.PORTAADDR11
address_a[11] => ram_block11a115.PORTAADDR11
address_a[11] => ram_block11a116.PORTAADDR11
address_a[11] => ram_block11a117.PORTAADDR11
address_a[11] => ram_block11a118.PORTAADDR11
address_a[11] => ram_block11a119.PORTAADDR11
address_a[11] => ram_block11a120.PORTAADDR11
address_a[11] => ram_block11a121.PORTAADDR11
address_a[11] => ram_block11a122.PORTAADDR11
address_a[11] => ram_block11a123.PORTAADDR11
address_a[11] => ram_block11a124.PORTAADDR11
address_a[11] => ram_block11a125.PORTAADDR11
address_a[11] => ram_block11a126.PORTAADDR11
address_a[11] => ram_block11a127.PORTAADDR11
address_a[12] => ram_block11a0.PORTAADDR12
address_a[12] => ram_block11a1.PORTAADDR12
address_a[12] => ram_block11a2.PORTAADDR12
address_a[12] => ram_block11a3.PORTAADDR12
address_a[12] => ram_block11a4.PORTAADDR12
address_a[12] => ram_block11a5.PORTAADDR12
address_a[12] => ram_block11a6.PORTAADDR12
address_a[12] => ram_block11a7.PORTAADDR12
address_a[12] => ram_block11a8.PORTAADDR12
address_a[12] => ram_block11a9.PORTAADDR12
address_a[12] => ram_block11a10.PORTAADDR12
address_a[12] => ram_block11a11.PORTAADDR12
address_a[12] => ram_block11a12.PORTAADDR12
address_a[12] => ram_block11a13.PORTAADDR12
address_a[12] => ram_block11a14.PORTAADDR12
address_a[12] => ram_block11a15.PORTAADDR12
address_a[12] => ram_block11a16.PORTAADDR12
address_a[12] => ram_block11a17.PORTAADDR12
address_a[12] => ram_block11a18.PORTAADDR12
address_a[12] => ram_block11a19.PORTAADDR12
address_a[12] => ram_block11a20.PORTAADDR12
address_a[12] => ram_block11a21.PORTAADDR12
address_a[12] => ram_block11a22.PORTAADDR12
address_a[12] => ram_block11a23.PORTAADDR12
address_a[12] => ram_block11a24.PORTAADDR12
address_a[12] => ram_block11a25.PORTAADDR12
address_a[12] => ram_block11a26.PORTAADDR12
address_a[12] => ram_block11a27.PORTAADDR12
address_a[12] => ram_block11a28.PORTAADDR12
address_a[12] => ram_block11a29.PORTAADDR12
address_a[12] => ram_block11a30.PORTAADDR12
address_a[12] => ram_block11a31.PORTAADDR12
address_a[12] => ram_block11a32.PORTAADDR12
address_a[12] => ram_block11a33.PORTAADDR12
address_a[12] => ram_block11a34.PORTAADDR12
address_a[12] => ram_block11a35.PORTAADDR12
address_a[12] => ram_block11a36.PORTAADDR12
address_a[12] => ram_block11a37.PORTAADDR12
address_a[12] => ram_block11a38.PORTAADDR12
address_a[12] => ram_block11a39.PORTAADDR12
address_a[12] => ram_block11a40.PORTAADDR12
address_a[12] => ram_block11a41.PORTAADDR12
address_a[12] => ram_block11a42.PORTAADDR12
address_a[12] => ram_block11a43.PORTAADDR12
address_a[12] => ram_block11a44.PORTAADDR12
address_a[12] => ram_block11a45.PORTAADDR12
address_a[12] => ram_block11a46.PORTAADDR12
address_a[12] => ram_block11a47.PORTAADDR12
address_a[12] => ram_block11a48.PORTAADDR12
address_a[12] => ram_block11a49.PORTAADDR12
address_a[12] => ram_block11a50.PORTAADDR12
address_a[12] => ram_block11a51.PORTAADDR12
address_a[12] => ram_block11a52.PORTAADDR12
address_a[12] => ram_block11a53.PORTAADDR12
address_a[12] => ram_block11a54.PORTAADDR12
address_a[12] => ram_block11a55.PORTAADDR12
address_a[12] => ram_block11a56.PORTAADDR12
address_a[12] => ram_block11a57.PORTAADDR12
address_a[12] => ram_block11a58.PORTAADDR12
address_a[12] => ram_block11a59.PORTAADDR12
address_a[12] => ram_block11a60.PORTAADDR12
address_a[12] => ram_block11a61.PORTAADDR12
address_a[12] => ram_block11a62.PORTAADDR12
address_a[12] => ram_block11a63.PORTAADDR12
address_a[12] => ram_block11a64.PORTAADDR12
address_a[12] => ram_block11a65.PORTAADDR12
address_a[12] => ram_block11a66.PORTAADDR12
address_a[12] => ram_block11a67.PORTAADDR12
address_a[12] => ram_block11a68.PORTAADDR12
address_a[12] => ram_block11a69.PORTAADDR12
address_a[12] => ram_block11a70.PORTAADDR12
address_a[12] => ram_block11a71.PORTAADDR12
address_a[12] => ram_block11a72.PORTAADDR12
address_a[12] => ram_block11a73.PORTAADDR12
address_a[12] => ram_block11a74.PORTAADDR12
address_a[12] => ram_block11a75.PORTAADDR12
address_a[12] => ram_block11a76.PORTAADDR12
address_a[12] => ram_block11a77.PORTAADDR12
address_a[12] => ram_block11a78.PORTAADDR12
address_a[12] => ram_block11a79.PORTAADDR12
address_a[12] => ram_block11a80.PORTAADDR12
address_a[12] => ram_block11a81.PORTAADDR12
address_a[12] => ram_block11a82.PORTAADDR12
address_a[12] => ram_block11a83.PORTAADDR12
address_a[12] => ram_block11a84.PORTAADDR12
address_a[12] => ram_block11a85.PORTAADDR12
address_a[12] => ram_block11a86.PORTAADDR12
address_a[12] => ram_block11a87.PORTAADDR12
address_a[12] => ram_block11a88.PORTAADDR12
address_a[12] => ram_block11a89.PORTAADDR12
address_a[12] => ram_block11a90.PORTAADDR12
address_a[12] => ram_block11a91.PORTAADDR12
address_a[12] => ram_block11a92.PORTAADDR12
address_a[12] => ram_block11a93.PORTAADDR12
address_a[12] => ram_block11a94.PORTAADDR12
address_a[12] => ram_block11a95.PORTAADDR12
address_a[12] => ram_block11a96.PORTAADDR12
address_a[12] => ram_block11a97.PORTAADDR12
address_a[12] => ram_block11a98.PORTAADDR12
address_a[12] => ram_block11a99.PORTAADDR12
address_a[12] => ram_block11a100.PORTAADDR12
address_a[12] => ram_block11a101.PORTAADDR12
address_a[12] => ram_block11a102.PORTAADDR12
address_a[12] => ram_block11a103.PORTAADDR12
address_a[12] => ram_block11a104.PORTAADDR12
address_a[12] => ram_block11a105.PORTAADDR12
address_a[12] => ram_block11a106.PORTAADDR12
address_a[12] => ram_block11a107.PORTAADDR12
address_a[12] => ram_block11a108.PORTAADDR12
address_a[12] => ram_block11a109.PORTAADDR12
address_a[12] => ram_block11a110.PORTAADDR12
address_a[12] => ram_block11a111.PORTAADDR12
address_a[12] => ram_block11a112.PORTAADDR12
address_a[12] => ram_block11a113.PORTAADDR12
address_a[12] => ram_block11a114.PORTAADDR12
address_a[12] => ram_block11a115.PORTAADDR12
address_a[12] => ram_block11a116.PORTAADDR12
address_a[12] => ram_block11a117.PORTAADDR12
address_a[12] => ram_block11a118.PORTAADDR12
address_a[12] => ram_block11a119.PORTAADDR12
address_a[12] => ram_block11a120.PORTAADDR12
address_a[12] => ram_block11a121.PORTAADDR12
address_a[12] => ram_block11a122.PORTAADDR12
address_a[12] => ram_block11a123.PORTAADDR12
address_a[12] => ram_block11a124.PORTAADDR12
address_a[12] => ram_block11a125.PORTAADDR12
address_a[12] => ram_block11a126.PORTAADDR12
address_a[12] => ram_block11a127.PORTAADDR12
address_a[13] => decode_417:decode12.data[0]
address_a[13] => decode_417:wren_decode_a.data[0]
address_a[14] => decode_417:decode12.data[1]
address_a[14] => decode_417:wren_decode_a.data[1]
address_a[15] => decode_417:decode12.data[2]
address_a[15] => decode_417:wren_decode_a.data[2]
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[0] => ram_block11a32.PORTBADDR
address_b[0] => ram_block11a33.PORTBADDR
address_b[0] => ram_block11a34.PORTBADDR
address_b[0] => ram_block11a35.PORTBADDR
address_b[0] => ram_block11a36.PORTBADDR
address_b[0] => ram_block11a37.PORTBADDR
address_b[0] => ram_block11a38.PORTBADDR
address_b[0] => ram_block11a39.PORTBADDR
address_b[0] => ram_block11a40.PORTBADDR
address_b[0] => ram_block11a41.PORTBADDR
address_b[0] => ram_block11a42.PORTBADDR
address_b[0] => ram_block11a43.PORTBADDR
address_b[0] => ram_block11a44.PORTBADDR
address_b[0] => ram_block11a45.PORTBADDR
address_b[0] => ram_block11a46.PORTBADDR
address_b[0] => ram_block11a47.PORTBADDR
address_b[0] => ram_block11a48.PORTBADDR
address_b[0] => ram_block11a49.PORTBADDR
address_b[0] => ram_block11a50.PORTBADDR
address_b[0] => ram_block11a51.PORTBADDR
address_b[0] => ram_block11a52.PORTBADDR
address_b[0] => ram_block11a53.PORTBADDR
address_b[0] => ram_block11a54.PORTBADDR
address_b[0] => ram_block11a55.PORTBADDR
address_b[0] => ram_block11a56.PORTBADDR
address_b[0] => ram_block11a57.PORTBADDR
address_b[0] => ram_block11a58.PORTBADDR
address_b[0] => ram_block11a59.PORTBADDR
address_b[0] => ram_block11a60.PORTBADDR
address_b[0] => ram_block11a61.PORTBADDR
address_b[0] => ram_block11a62.PORTBADDR
address_b[0] => ram_block11a63.PORTBADDR
address_b[0] => ram_block11a64.PORTBADDR
address_b[0] => ram_block11a65.PORTBADDR
address_b[0] => ram_block11a66.PORTBADDR
address_b[0] => ram_block11a67.PORTBADDR
address_b[0] => ram_block11a68.PORTBADDR
address_b[0] => ram_block11a69.PORTBADDR
address_b[0] => ram_block11a70.PORTBADDR
address_b[0] => ram_block11a71.PORTBADDR
address_b[0] => ram_block11a72.PORTBADDR
address_b[0] => ram_block11a73.PORTBADDR
address_b[0] => ram_block11a74.PORTBADDR
address_b[0] => ram_block11a75.PORTBADDR
address_b[0] => ram_block11a76.PORTBADDR
address_b[0] => ram_block11a77.PORTBADDR
address_b[0] => ram_block11a78.PORTBADDR
address_b[0] => ram_block11a79.PORTBADDR
address_b[0] => ram_block11a80.PORTBADDR
address_b[0] => ram_block11a81.PORTBADDR
address_b[0] => ram_block11a82.PORTBADDR
address_b[0] => ram_block11a83.PORTBADDR
address_b[0] => ram_block11a84.PORTBADDR
address_b[0] => ram_block11a85.PORTBADDR
address_b[0] => ram_block11a86.PORTBADDR
address_b[0] => ram_block11a87.PORTBADDR
address_b[0] => ram_block11a88.PORTBADDR
address_b[0] => ram_block11a89.PORTBADDR
address_b[0] => ram_block11a90.PORTBADDR
address_b[0] => ram_block11a91.PORTBADDR
address_b[0] => ram_block11a92.PORTBADDR
address_b[0] => ram_block11a93.PORTBADDR
address_b[0] => ram_block11a94.PORTBADDR
address_b[0] => ram_block11a95.PORTBADDR
address_b[0] => ram_block11a96.PORTBADDR
address_b[0] => ram_block11a97.PORTBADDR
address_b[0] => ram_block11a98.PORTBADDR
address_b[0] => ram_block11a99.PORTBADDR
address_b[0] => ram_block11a100.PORTBADDR
address_b[0] => ram_block11a101.PORTBADDR
address_b[0] => ram_block11a102.PORTBADDR
address_b[0] => ram_block11a103.PORTBADDR
address_b[0] => ram_block11a104.PORTBADDR
address_b[0] => ram_block11a105.PORTBADDR
address_b[0] => ram_block11a106.PORTBADDR
address_b[0] => ram_block11a107.PORTBADDR
address_b[0] => ram_block11a108.PORTBADDR
address_b[0] => ram_block11a109.PORTBADDR
address_b[0] => ram_block11a110.PORTBADDR
address_b[0] => ram_block11a111.PORTBADDR
address_b[0] => ram_block11a112.PORTBADDR
address_b[0] => ram_block11a113.PORTBADDR
address_b[0] => ram_block11a114.PORTBADDR
address_b[0] => ram_block11a115.PORTBADDR
address_b[0] => ram_block11a116.PORTBADDR
address_b[0] => ram_block11a117.PORTBADDR
address_b[0] => ram_block11a118.PORTBADDR
address_b[0] => ram_block11a119.PORTBADDR
address_b[0] => ram_block11a120.PORTBADDR
address_b[0] => ram_block11a121.PORTBADDR
address_b[0] => ram_block11a122.PORTBADDR
address_b[0] => ram_block11a123.PORTBADDR
address_b[0] => ram_block11a124.PORTBADDR
address_b[0] => ram_block11a125.PORTBADDR
address_b[0] => ram_block11a126.PORTBADDR
address_b[0] => ram_block11a127.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[1] => ram_block11a32.PORTBADDR1
address_b[1] => ram_block11a33.PORTBADDR1
address_b[1] => ram_block11a34.PORTBADDR1
address_b[1] => ram_block11a35.PORTBADDR1
address_b[1] => ram_block11a36.PORTBADDR1
address_b[1] => ram_block11a37.PORTBADDR1
address_b[1] => ram_block11a38.PORTBADDR1
address_b[1] => ram_block11a39.PORTBADDR1
address_b[1] => ram_block11a40.PORTBADDR1
address_b[1] => ram_block11a41.PORTBADDR1
address_b[1] => ram_block11a42.PORTBADDR1
address_b[1] => ram_block11a43.PORTBADDR1
address_b[1] => ram_block11a44.PORTBADDR1
address_b[1] => ram_block11a45.PORTBADDR1
address_b[1] => ram_block11a46.PORTBADDR1
address_b[1] => ram_block11a47.PORTBADDR1
address_b[1] => ram_block11a48.PORTBADDR1
address_b[1] => ram_block11a49.PORTBADDR1
address_b[1] => ram_block11a50.PORTBADDR1
address_b[1] => ram_block11a51.PORTBADDR1
address_b[1] => ram_block11a52.PORTBADDR1
address_b[1] => ram_block11a53.PORTBADDR1
address_b[1] => ram_block11a54.PORTBADDR1
address_b[1] => ram_block11a55.PORTBADDR1
address_b[1] => ram_block11a56.PORTBADDR1
address_b[1] => ram_block11a57.PORTBADDR1
address_b[1] => ram_block11a58.PORTBADDR1
address_b[1] => ram_block11a59.PORTBADDR1
address_b[1] => ram_block11a60.PORTBADDR1
address_b[1] => ram_block11a61.PORTBADDR1
address_b[1] => ram_block11a62.PORTBADDR1
address_b[1] => ram_block11a63.PORTBADDR1
address_b[1] => ram_block11a64.PORTBADDR1
address_b[1] => ram_block11a65.PORTBADDR1
address_b[1] => ram_block11a66.PORTBADDR1
address_b[1] => ram_block11a67.PORTBADDR1
address_b[1] => ram_block11a68.PORTBADDR1
address_b[1] => ram_block11a69.PORTBADDR1
address_b[1] => ram_block11a70.PORTBADDR1
address_b[1] => ram_block11a71.PORTBADDR1
address_b[1] => ram_block11a72.PORTBADDR1
address_b[1] => ram_block11a73.PORTBADDR1
address_b[1] => ram_block11a74.PORTBADDR1
address_b[1] => ram_block11a75.PORTBADDR1
address_b[1] => ram_block11a76.PORTBADDR1
address_b[1] => ram_block11a77.PORTBADDR1
address_b[1] => ram_block11a78.PORTBADDR1
address_b[1] => ram_block11a79.PORTBADDR1
address_b[1] => ram_block11a80.PORTBADDR1
address_b[1] => ram_block11a81.PORTBADDR1
address_b[1] => ram_block11a82.PORTBADDR1
address_b[1] => ram_block11a83.PORTBADDR1
address_b[1] => ram_block11a84.PORTBADDR1
address_b[1] => ram_block11a85.PORTBADDR1
address_b[1] => ram_block11a86.PORTBADDR1
address_b[1] => ram_block11a87.PORTBADDR1
address_b[1] => ram_block11a88.PORTBADDR1
address_b[1] => ram_block11a89.PORTBADDR1
address_b[1] => ram_block11a90.PORTBADDR1
address_b[1] => ram_block11a91.PORTBADDR1
address_b[1] => ram_block11a92.PORTBADDR1
address_b[1] => ram_block11a93.PORTBADDR1
address_b[1] => ram_block11a94.PORTBADDR1
address_b[1] => ram_block11a95.PORTBADDR1
address_b[1] => ram_block11a96.PORTBADDR1
address_b[1] => ram_block11a97.PORTBADDR1
address_b[1] => ram_block11a98.PORTBADDR1
address_b[1] => ram_block11a99.PORTBADDR1
address_b[1] => ram_block11a100.PORTBADDR1
address_b[1] => ram_block11a101.PORTBADDR1
address_b[1] => ram_block11a102.PORTBADDR1
address_b[1] => ram_block11a103.PORTBADDR1
address_b[1] => ram_block11a104.PORTBADDR1
address_b[1] => ram_block11a105.PORTBADDR1
address_b[1] => ram_block11a106.PORTBADDR1
address_b[1] => ram_block11a107.PORTBADDR1
address_b[1] => ram_block11a108.PORTBADDR1
address_b[1] => ram_block11a109.PORTBADDR1
address_b[1] => ram_block11a110.PORTBADDR1
address_b[1] => ram_block11a111.PORTBADDR1
address_b[1] => ram_block11a112.PORTBADDR1
address_b[1] => ram_block11a113.PORTBADDR1
address_b[1] => ram_block11a114.PORTBADDR1
address_b[1] => ram_block11a115.PORTBADDR1
address_b[1] => ram_block11a116.PORTBADDR1
address_b[1] => ram_block11a117.PORTBADDR1
address_b[1] => ram_block11a118.PORTBADDR1
address_b[1] => ram_block11a119.PORTBADDR1
address_b[1] => ram_block11a120.PORTBADDR1
address_b[1] => ram_block11a121.PORTBADDR1
address_b[1] => ram_block11a122.PORTBADDR1
address_b[1] => ram_block11a123.PORTBADDR1
address_b[1] => ram_block11a124.PORTBADDR1
address_b[1] => ram_block11a125.PORTBADDR1
address_b[1] => ram_block11a126.PORTBADDR1
address_b[1] => ram_block11a127.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[2] => ram_block11a32.PORTBADDR2
address_b[2] => ram_block11a33.PORTBADDR2
address_b[2] => ram_block11a34.PORTBADDR2
address_b[2] => ram_block11a35.PORTBADDR2
address_b[2] => ram_block11a36.PORTBADDR2
address_b[2] => ram_block11a37.PORTBADDR2
address_b[2] => ram_block11a38.PORTBADDR2
address_b[2] => ram_block11a39.PORTBADDR2
address_b[2] => ram_block11a40.PORTBADDR2
address_b[2] => ram_block11a41.PORTBADDR2
address_b[2] => ram_block11a42.PORTBADDR2
address_b[2] => ram_block11a43.PORTBADDR2
address_b[2] => ram_block11a44.PORTBADDR2
address_b[2] => ram_block11a45.PORTBADDR2
address_b[2] => ram_block11a46.PORTBADDR2
address_b[2] => ram_block11a47.PORTBADDR2
address_b[2] => ram_block11a48.PORTBADDR2
address_b[2] => ram_block11a49.PORTBADDR2
address_b[2] => ram_block11a50.PORTBADDR2
address_b[2] => ram_block11a51.PORTBADDR2
address_b[2] => ram_block11a52.PORTBADDR2
address_b[2] => ram_block11a53.PORTBADDR2
address_b[2] => ram_block11a54.PORTBADDR2
address_b[2] => ram_block11a55.PORTBADDR2
address_b[2] => ram_block11a56.PORTBADDR2
address_b[2] => ram_block11a57.PORTBADDR2
address_b[2] => ram_block11a58.PORTBADDR2
address_b[2] => ram_block11a59.PORTBADDR2
address_b[2] => ram_block11a60.PORTBADDR2
address_b[2] => ram_block11a61.PORTBADDR2
address_b[2] => ram_block11a62.PORTBADDR2
address_b[2] => ram_block11a63.PORTBADDR2
address_b[2] => ram_block11a64.PORTBADDR2
address_b[2] => ram_block11a65.PORTBADDR2
address_b[2] => ram_block11a66.PORTBADDR2
address_b[2] => ram_block11a67.PORTBADDR2
address_b[2] => ram_block11a68.PORTBADDR2
address_b[2] => ram_block11a69.PORTBADDR2
address_b[2] => ram_block11a70.PORTBADDR2
address_b[2] => ram_block11a71.PORTBADDR2
address_b[2] => ram_block11a72.PORTBADDR2
address_b[2] => ram_block11a73.PORTBADDR2
address_b[2] => ram_block11a74.PORTBADDR2
address_b[2] => ram_block11a75.PORTBADDR2
address_b[2] => ram_block11a76.PORTBADDR2
address_b[2] => ram_block11a77.PORTBADDR2
address_b[2] => ram_block11a78.PORTBADDR2
address_b[2] => ram_block11a79.PORTBADDR2
address_b[2] => ram_block11a80.PORTBADDR2
address_b[2] => ram_block11a81.PORTBADDR2
address_b[2] => ram_block11a82.PORTBADDR2
address_b[2] => ram_block11a83.PORTBADDR2
address_b[2] => ram_block11a84.PORTBADDR2
address_b[2] => ram_block11a85.PORTBADDR2
address_b[2] => ram_block11a86.PORTBADDR2
address_b[2] => ram_block11a87.PORTBADDR2
address_b[2] => ram_block11a88.PORTBADDR2
address_b[2] => ram_block11a89.PORTBADDR2
address_b[2] => ram_block11a90.PORTBADDR2
address_b[2] => ram_block11a91.PORTBADDR2
address_b[2] => ram_block11a92.PORTBADDR2
address_b[2] => ram_block11a93.PORTBADDR2
address_b[2] => ram_block11a94.PORTBADDR2
address_b[2] => ram_block11a95.PORTBADDR2
address_b[2] => ram_block11a96.PORTBADDR2
address_b[2] => ram_block11a97.PORTBADDR2
address_b[2] => ram_block11a98.PORTBADDR2
address_b[2] => ram_block11a99.PORTBADDR2
address_b[2] => ram_block11a100.PORTBADDR2
address_b[2] => ram_block11a101.PORTBADDR2
address_b[2] => ram_block11a102.PORTBADDR2
address_b[2] => ram_block11a103.PORTBADDR2
address_b[2] => ram_block11a104.PORTBADDR2
address_b[2] => ram_block11a105.PORTBADDR2
address_b[2] => ram_block11a106.PORTBADDR2
address_b[2] => ram_block11a107.PORTBADDR2
address_b[2] => ram_block11a108.PORTBADDR2
address_b[2] => ram_block11a109.PORTBADDR2
address_b[2] => ram_block11a110.PORTBADDR2
address_b[2] => ram_block11a111.PORTBADDR2
address_b[2] => ram_block11a112.PORTBADDR2
address_b[2] => ram_block11a113.PORTBADDR2
address_b[2] => ram_block11a114.PORTBADDR2
address_b[2] => ram_block11a115.PORTBADDR2
address_b[2] => ram_block11a116.PORTBADDR2
address_b[2] => ram_block11a117.PORTBADDR2
address_b[2] => ram_block11a118.PORTBADDR2
address_b[2] => ram_block11a119.PORTBADDR2
address_b[2] => ram_block11a120.PORTBADDR2
address_b[2] => ram_block11a121.PORTBADDR2
address_b[2] => ram_block11a122.PORTBADDR2
address_b[2] => ram_block11a123.PORTBADDR2
address_b[2] => ram_block11a124.PORTBADDR2
address_b[2] => ram_block11a125.PORTBADDR2
address_b[2] => ram_block11a126.PORTBADDR2
address_b[2] => ram_block11a127.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[3] => ram_block11a32.PORTBADDR3
address_b[3] => ram_block11a33.PORTBADDR3
address_b[3] => ram_block11a34.PORTBADDR3
address_b[3] => ram_block11a35.PORTBADDR3
address_b[3] => ram_block11a36.PORTBADDR3
address_b[3] => ram_block11a37.PORTBADDR3
address_b[3] => ram_block11a38.PORTBADDR3
address_b[3] => ram_block11a39.PORTBADDR3
address_b[3] => ram_block11a40.PORTBADDR3
address_b[3] => ram_block11a41.PORTBADDR3
address_b[3] => ram_block11a42.PORTBADDR3
address_b[3] => ram_block11a43.PORTBADDR3
address_b[3] => ram_block11a44.PORTBADDR3
address_b[3] => ram_block11a45.PORTBADDR3
address_b[3] => ram_block11a46.PORTBADDR3
address_b[3] => ram_block11a47.PORTBADDR3
address_b[3] => ram_block11a48.PORTBADDR3
address_b[3] => ram_block11a49.PORTBADDR3
address_b[3] => ram_block11a50.PORTBADDR3
address_b[3] => ram_block11a51.PORTBADDR3
address_b[3] => ram_block11a52.PORTBADDR3
address_b[3] => ram_block11a53.PORTBADDR3
address_b[3] => ram_block11a54.PORTBADDR3
address_b[3] => ram_block11a55.PORTBADDR3
address_b[3] => ram_block11a56.PORTBADDR3
address_b[3] => ram_block11a57.PORTBADDR3
address_b[3] => ram_block11a58.PORTBADDR3
address_b[3] => ram_block11a59.PORTBADDR3
address_b[3] => ram_block11a60.PORTBADDR3
address_b[3] => ram_block11a61.PORTBADDR3
address_b[3] => ram_block11a62.PORTBADDR3
address_b[3] => ram_block11a63.PORTBADDR3
address_b[3] => ram_block11a64.PORTBADDR3
address_b[3] => ram_block11a65.PORTBADDR3
address_b[3] => ram_block11a66.PORTBADDR3
address_b[3] => ram_block11a67.PORTBADDR3
address_b[3] => ram_block11a68.PORTBADDR3
address_b[3] => ram_block11a69.PORTBADDR3
address_b[3] => ram_block11a70.PORTBADDR3
address_b[3] => ram_block11a71.PORTBADDR3
address_b[3] => ram_block11a72.PORTBADDR3
address_b[3] => ram_block11a73.PORTBADDR3
address_b[3] => ram_block11a74.PORTBADDR3
address_b[3] => ram_block11a75.PORTBADDR3
address_b[3] => ram_block11a76.PORTBADDR3
address_b[3] => ram_block11a77.PORTBADDR3
address_b[3] => ram_block11a78.PORTBADDR3
address_b[3] => ram_block11a79.PORTBADDR3
address_b[3] => ram_block11a80.PORTBADDR3
address_b[3] => ram_block11a81.PORTBADDR3
address_b[3] => ram_block11a82.PORTBADDR3
address_b[3] => ram_block11a83.PORTBADDR3
address_b[3] => ram_block11a84.PORTBADDR3
address_b[3] => ram_block11a85.PORTBADDR3
address_b[3] => ram_block11a86.PORTBADDR3
address_b[3] => ram_block11a87.PORTBADDR3
address_b[3] => ram_block11a88.PORTBADDR3
address_b[3] => ram_block11a89.PORTBADDR3
address_b[3] => ram_block11a90.PORTBADDR3
address_b[3] => ram_block11a91.PORTBADDR3
address_b[3] => ram_block11a92.PORTBADDR3
address_b[3] => ram_block11a93.PORTBADDR3
address_b[3] => ram_block11a94.PORTBADDR3
address_b[3] => ram_block11a95.PORTBADDR3
address_b[3] => ram_block11a96.PORTBADDR3
address_b[3] => ram_block11a97.PORTBADDR3
address_b[3] => ram_block11a98.PORTBADDR3
address_b[3] => ram_block11a99.PORTBADDR3
address_b[3] => ram_block11a100.PORTBADDR3
address_b[3] => ram_block11a101.PORTBADDR3
address_b[3] => ram_block11a102.PORTBADDR3
address_b[3] => ram_block11a103.PORTBADDR3
address_b[3] => ram_block11a104.PORTBADDR3
address_b[3] => ram_block11a105.PORTBADDR3
address_b[3] => ram_block11a106.PORTBADDR3
address_b[3] => ram_block11a107.PORTBADDR3
address_b[3] => ram_block11a108.PORTBADDR3
address_b[3] => ram_block11a109.PORTBADDR3
address_b[3] => ram_block11a110.PORTBADDR3
address_b[3] => ram_block11a111.PORTBADDR3
address_b[3] => ram_block11a112.PORTBADDR3
address_b[3] => ram_block11a113.PORTBADDR3
address_b[3] => ram_block11a114.PORTBADDR3
address_b[3] => ram_block11a115.PORTBADDR3
address_b[3] => ram_block11a116.PORTBADDR3
address_b[3] => ram_block11a117.PORTBADDR3
address_b[3] => ram_block11a118.PORTBADDR3
address_b[3] => ram_block11a119.PORTBADDR3
address_b[3] => ram_block11a120.PORTBADDR3
address_b[3] => ram_block11a121.PORTBADDR3
address_b[3] => ram_block11a122.PORTBADDR3
address_b[3] => ram_block11a123.PORTBADDR3
address_b[3] => ram_block11a124.PORTBADDR3
address_b[3] => ram_block11a125.PORTBADDR3
address_b[3] => ram_block11a126.PORTBADDR3
address_b[3] => ram_block11a127.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[4] => ram_block11a32.PORTBADDR4
address_b[4] => ram_block11a33.PORTBADDR4
address_b[4] => ram_block11a34.PORTBADDR4
address_b[4] => ram_block11a35.PORTBADDR4
address_b[4] => ram_block11a36.PORTBADDR4
address_b[4] => ram_block11a37.PORTBADDR4
address_b[4] => ram_block11a38.PORTBADDR4
address_b[4] => ram_block11a39.PORTBADDR4
address_b[4] => ram_block11a40.PORTBADDR4
address_b[4] => ram_block11a41.PORTBADDR4
address_b[4] => ram_block11a42.PORTBADDR4
address_b[4] => ram_block11a43.PORTBADDR4
address_b[4] => ram_block11a44.PORTBADDR4
address_b[4] => ram_block11a45.PORTBADDR4
address_b[4] => ram_block11a46.PORTBADDR4
address_b[4] => ram_block11a47.PORTBADDR4
address_b[4] => ram_block11a48.PORTBADDR4
address_b[4] => ram_block11a49.PORTBADDR4
address_b[4] => ram_block11a50.PORTBADDR4
address_b[4] => ram_block11a51.PORTBADDR4
address_b[4] => ram_block11a52.PORTBADDR4
address_b[4] => ram_block11a53.PORTBADDR4
address_b[4] => ram_block11a54.PORTBADDR4
address_b[4] => ram_block11a55.PORTBADDR4
address_b[4] => ram_block11a56.PORTBADDR4
address_b[4] => ram_block11a57.PORTBADDR4
address_b[4] => ram_block11a58.PORTBADDR4
address_b[4] => ram_block11a59.PORTBADDR4
address_b[4] => ram_block11a60.PORTBADDR4
address_b[4] => ram_block11a61.PORTBADDR4
address_b[4] => ram_block11a62.PORTBADDR4
address_b[4] => ram_block11a63.PORTBADDR4
address_b[4] => ram_block11a64.PORTBADDR4
address_b[4] => ram_block11a65.PORTBADDR4
address_b[4] => ram_block11a66.PORTBADDR4
address_b[4] => ram_block11a67.PORTBADDR4
address_b[4] => ram_block11a68.PORTBADDR4
address_b[4] => ram_block11a69.PORTBADDR4
address_b[4] => ram_block11a70.PORTBADDR4
address_b[4] => ram_block11a71.PORTBADDR4
address_b[4] => ram_block11a72.PORTBADDR4
address_b[4] => ram_block11a73.PORTBADDR4
address_b[4] => ram_block11a74.PORTBADDR4
address_b[4] => ram_block11a75.PORTBADDR4
address_b[4] => ram_block11a76.PORTBADDR4
address_b[4] => ram_block11a77.PORTBADDR4
address_b[4] => ram_block11a78.PORTBADDR4
address_b[4] => ram_block11a79.PORTBADDR4
address_b[4] => ram_block11a80.PORTBADDR4
address_b[4] => ram_block11a81.PORTBADDR4
address_b[4] => ram_block11a82.PORTBADDR4
address_b[4] => ram_block11a83.PORTBADDR4
address_b[4] => ram_block11a84.PORTBADDR4
address_b[4] => ram_block11a85.PORTBADDR4
address_b[4] => ram_block11a86.PORTBADDR4
address_b[4] => ram_block11a87.PORTBADDR4
address_b[4] => ram_block11a88.PORTBADDR4
address_b[4] => ram_block11a89.PORTBADDR4
address_b[4] => ram_block11a90.PORTBADDR4
address_b[4] => ram_block11a91.PORTBADDR4
address_b[4] => ram_block11a92.PORTBADDR4
address_b[4] => ram_block11a93.PORTBADDR4
address_b[4] => ram_block11a94.PORTBADDR4
address_b[4] => ram_block11a95.PORTBADDR4
address_b[4] => ram_block11a96.PORTBADDR4
address_b[4] => ram_block11a97.PORTBADDR4
address_b[4] => ram_block11a98.PORTBADDR4
address_b[4] => ram_block11a99.PORTBADDR4
address_b[4] => ram_block11a100.PORTBADDR4
address_b[4] => ram_block11a101.PORTBADDR4
address_b[4] => ram_block11a102.PORTBADDR4
address_b[4] => ram_block11a103.PORTBADDR4
address_b[4] => ram_block11a104.PORTBADDR4
address_b[4] => ram_block11a105.PORTBADDR4
address_b[4] => ram_block11a106.PORTBADDR4
address_b[4] => ram_block11a107.PORTBADDR4
address_b[4] => ram_block11a108.PORTBADDR4
address_b[4] => ram_block11a109.PORTBADDR4
address_b[4] => ram_block11a110.PORTBADDR4
address_b[4] => ram_block11a111.PORTBADDR4
address_b[4] => ram_block11a112.PORTBADDR4
address_b[4] => ram_block11a113.PORTBADDR4
address_b[4] => ram_block11a114.PORTBADDR4
address_b[4] => ram_block11a115.PORTBADDR4
address_b[4] => ram_block11a116.PORTBADDR4
address_b[4] => ram_block11a117.PORTBADDR4
address_b[4] => ram_block11a118.PORTBADDR4
address_b[4] => ram_block11a119.PORTBADDR4
address_b[4] => ram_block11a120.PORTBADDR4
address_b[4] => ram_block11a121.PORTBADDR4
address_b[4] => ram_block11a122.PORTBADDR4
address_b[4] => ram_block11a123.PORTBADDR4
address_b[4] => ram_block11a124.PORTBADDR4
address_b[4] => ram_block11a125.PORTBADDR4
address_b[4] => ram_block11a126.PORTBADDR4
address_b[4] => ram_block11a127.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[5] => ram_block11a32.PORTBADDR5
address_b[5] => ram_block11a33.PORTBADDR5
address_b[5] => ram_block11a34.PORTBADDR5
address_b[5] => ram_block11a35.PORTBADDR5
address_b[5] => ram_block11a36.PORTBADDR5
address_b[5] => ram_block11a37.PORTBADDR5
address_b[5] => ram_block11a38.PORTBADDR5
address_b[5] => ram_block11a39.PORTBADDR5
address_b[5] => ram_block11a40.PORTBADDR5
address_b[5] => ram_block11a41.PORTBADDR5
address_b[5] => ram_block11a42.PORTBADDR5
address_b[5] => ram_block11a43.PORTBADDR5
address_b[5] => ram_block11a44.PORTBADDR5
address_b[5] => ram_block11a45.PORTBADDR5
address_b[5] => ram_block11a46.PORTBADDR5
address_b[5] => ram_block11a47.PORTBADDR5
address_b[5] => ram_block11a48.PORTBADDR5
address_b[5] => ram_block11a49.PORTBADDR5
address_b[5] => ram_block11a50.PORTBADDR5
address_b[5] => ram_block11a51.PORTBADDR5
address_b[5] => ram_block11a52.PORTBADDR5
address_b[5] => ram_block11a53.PORTBADDR5
address_b[5] => ram_block11a54.PORTBADDR5
address_b[5] => ram_block11a55.PORTBADDR5
address_b[5] => ram_block11a56.PORTBADDR5
address_b[5] => ram_block11a57.PORTBADDR5
address_b[5] => ram_block11a58.PORTBADDR5
address_b[5] => ram_block11a59.PORTBADDR5
address_b[5] => ram_block11a60.PORTBADDR5
address_b[5] => ram_block11a61.PORTBADDR5
address_b[5] => ram_block11a62.PORTBADDR5
address_b[5] => ram_block11a63.PORTBADDR5
address_b[5] => ram_block11a64.PORTBADDR5
address_b[5] => ram_block11a65.PORTBADDR5
address_b[5] => ram_block11a66.PORTBADDR5
address_b[5] => ram_block11a67.PORTBADDR5
address_b[5] => ram_block11a68.PORTBADDR5
address_b[5] => ram_block11a69.PORTBADDR5
address_b[5] => ram_block11a70.PORTBADDR5
address_b[5] => ram_block11a71.PORTBADDR5
address_b[5] => ram_block11a72.PORTBADDR5
address_b[5] => ram_block11a73.PORTBADDR5
address_b[5] => ram_block11a74.PORTBADDR5
address_b[5] => ram_block11a75.PORTBADDR5
address_b[5] => ram_block11a76.PORTBADDR5
address_b[5] => ram_block11a77.PORTBADDR5
address_b[5] => ram_block11a78.PORTBADDR5
address_b[5] => ram_block11a79.PORTBADDR5
address_b[5] => ram_block11a80.PORTBADDR5
address_b[5] => ram_block11a81.PORTBADDR5
address_b[5] => ram_block11a82.PORTBADDR5
address_b[5] => ram_block11a83.PORTBADDR5
address_b[5] => ram_block11a84.PORTBADDR5
address_b[5] => ram_block11a85.PORTBADDR5
address_b[5] => ram_block11a86.PORTBADDR5
address_b[5] => ram_block11a87.PORTBADDR5
address_b[5] => ram_block11a88.PORTBADDR5
address_b[5] => ram_block11a89.PORTBADDR5
address_b[5] => ram_block11a90.PORTBADDR5
address_b[5] => ram_block11a91.PORTBADDR5
address_b[5] => ram_block11a92.PORTBADDR5
address_b[5] => ram_block11a93.PORTBADDR5
address_b[5] => ram_block11a94.PORTBADDR5
address_b[5] => ram_block11a95.PORTBADDR5
address_b[5] => ram_block11a96.PORTBADDR5
address_b[5] => ram_block11a97.PORTBADDR5
address_b[5] => ram_block11a98.PORTBADDR5
address_b[5] => ram_block11a99.PORTBADDR5
address_b[5] => ram_block11a100.PORTBADDR5
address_b[5] => ram_block11a101.PORTBADDR5
address_b[5] => ram_block11a102.PORTBADDR5
address_b[5] => ram_block11a103.PORTBADDR5
address_b[5] => ram_block11a104.PORTBADDR5
address_b[5] => ram_block11a105.PORTBADDR5
address_b[5] => ram_block11a106.PORTBADDR5
address_b[5] => ram_block11a107.PORTBADDR5
address_b[5] => ram_block11a108.PORTBADDR5
address_b[5] => ram_block11a109.PORTBADDR5
address_b[5] => ram_block11a110.PORTBADDR5
address_b[5] => ram_block11a111.PORTBADDR5
address_b[5] => ram_block11a112.PORTBADDR5
address_b[5] => ram_block11a113.PORTBADDR5
address_b[5] => ram_block11a114.PORTBADDR5
address_b[5] => ram_block11a115.PORTBADDR5
address_b[5] => ram_block11a116.PORTBADDR5
address_b[5] => ram_block11a117.PORTBADDR5
address_b[5] => ram_block11a118.PORTBADDR5
address_b[5] => ram_block11a119.PORTBADDR5
address_b[5] => ram_block11a120.PORTBADDR5
address_b[5] => ram_block11a121.PORTBADDR5
address_b[5] => ram_block11a122.PORTBADDR5
address_b[5] => ram_block11a123.PORTBADDR5
address_b[5] => ram_block11a124.PORTBADDR5
address_b[5] => ram_block11a125.PORTBADDR5
address_b[5] => ram_block11a126.PORTBADDR5
address_b[5] => ram_block11a127.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[6] => ram_block11a32.PORTBADDR6
address_b[6] => ram_block11a33.PORTBADDR6
address_b[6] => ram_block11a34.PORTBADDR6
address_b[6] => ram_block11a35.PORTBADDR6
address_b[6] => ram_block11a36.PORTBADDR6
address_b[6] => ram_block11a37.PORTBADDR6
address_b[6] => ram_block11a38.PORTBADDR6
address_b[6] => ram_block11a39.PORTBADDR6
address_b[6] => ram_block11a40.PORTBADDR6
address_b[6] => ram_block11a41.PORTBADDR6
address_b[6] => ram_block11a42.PORTBADDR6
address_b[6] => ram_block11a43.PORTBADDR6
address_b[6] => ram_block11a44.PORTBADDR6
address_b[6] => ram_block11a45.PORTBADDR6
address_b[6] => ram_block11a46.PORTBADDR6
address_b[6] => ram_block11a47.PORTBADDR6
address_b[6] => ram_block11a48.PORTBADDR6
address_b[6] => ram_block11a49.PORTBADDR6
address_b[6] => ram_block11a50.PORTBADDR6
address_b[6] => ram_block11a51.PORTBADDR6
address_b[6] => ram_block11a52.PORTBADDR6
address_b[6] => ram_block11a53.PORTBADDR6
address_b[6] => ram_block11a54.PORTBADDR6
address_b[6] => ram_block11a55.PORTBADDR6
address_b[6] => ram_block11a56.PORTBADDR6
address_b[6] => ram_block11a57.PORTBADDR6
address_b[6] => ram_block11a58.PORTBADDR6
address_b[6] => ram_block11a59.PORTBADDR6
address_b[6] => ram_block11a60.PORTBADDR6
address_b[6] => ram_block11a61.PORTBADDR6
address_b[6] => ram_block11a62.PORTBADDR6
address_b[6] => ram_block11a63.PORTBADDR6
address_b[6] => ram_block11a64.PORTBADDR6
address_b[6] => ram_block11a65.PORTBADDR6
address_b[6] => ram_block11a66.PORTBADDR6
address_b[6] => ram_block11a67.PORTBADDR6
address_b[6] => ram_block11a68.PORTBADDR6
address_b[6] => ram_block11a69.PORTBADDR6
address_b[6] => ram_block11a70.PORTBADDR6
address_b[6] => ram_block11a71.PORTBADDR6
address_b[6] => ram_block11a72.PORTBADDR6
address_b[6] => ram_block11a73.PORTBADDR6
address_b[6] => ram_block11a74.PORTBADDR6
address_b[6] => ram_block11a75.PORTBADDR6
address_b[6] => ram_block11a76.PORTBADDR6
address_b[6] => ram_block11a77.PORTBADDR6
address_b[6] => ram_block11a78.PORTBADDR6
address_b[6] => ram_block11a79.PORTBADDR6
address_b[6] => ram_block11a80.PORTBADDR6
address_b[6] => ram_block11a81.PORTBADDR6
address_b[6] => ram_block11a82.PORTBADDR6
address_b[6] => ram_block11a83.PORTBADDR6
address_b[6] => ram_block11a84.PORTBADDR6
address_b[6] => ram_block11a85.PORTBADDR6
address_b[6] => ram_block11a86.PORTBADDR6
address_b[6] => ram_block11a87.PORTBADDR6
address_b[6] => ram_block11a88.PORTBADDR6
address_b[6] => ram_block11a89.PORTBADDR6
address_b[6] => ram_block11a90.PORTBADDR6
address_b[6] => ram_block11a91.PORTBADDR6
address_b[6] => ram_block11a92.PORTBADDR6
address_b[6] => ram_block11a93.PORTBADDR6
address_b[6] => ram_block11a94.PORTBADDR6
address_b[6] => ram_block11a95.PORTBADDR6
address_b[6] => ram_block11a96.PORTBADDR6
address_b[6] => ram_block11a97.PORTBADDR6
address_b[6] => ram_block11a98.PORTBADDR6
address_b[6] => ram_block11a99.PORTBADDR6
address_b[6] => ram_block11a100.PORTBADDR6
address_b[6] => ram_block11a101.PORTBADDR6
address_b[6] => ram_block11a102.PORTBADDR6
address_b[6] => ram_block11a103.PORTBADDR6
address_b[6] => ram_block11a104.PORTBADDR6
address_b[6] => ram_block11a105.PORTBADDR6
address_b[6] => ram_block11a106.PORTBADDR6
address_b[6] => ram_block11a107.PORTBADDR6
address_b[6] => ram_block11a108.PORTBADDR6
address_b[6] => ram_block11a109.PORTBADDR6
address_b[6] => ram_block11a110.PORTBADDR6
address_b[6] => ram_block11a111.PORTBADDR6
address_b[6] => ram_block11a112.PORTBADDR6
address_b[6] => ram_block11a113.PORTBADDR6
address_b[6] => ram_block11a114.PORTBADDR6
address_b[6] => ram_block11a115.PORTBADDR6
address_b[6] => ram_block11a116.PORTBADDR6
address_b[6] => ram_block11a117.PORTBADDR6
address_b[6] => ram_block11a118.PORTBADDR6
address_b[6] => ram_block11a119.PORTBADDR6
address_b[6] => ram_block11a120.PORTBADDR6
address_b[6] => ram_block11a121.PORTBADDR6
address_b[6] => ram_block11a122.PORTBADDR6
address_b[6] => ram_block11a123.PORTBADDR6
address_b[6] => ram_block11a124.PORTBADDR6
address_b[6] => ram_block11a125.PORTBADDR6
address_b[6] => ram_block11a126.PORTBADDR6
address_b[6] => ram_block11a127.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[7] => ram_block11a32.PORTBADDR7
address_b[7] => ram_block11a33.PORTBADDR7
address_b[7] => ram_block11a34.PORTBADDR7
address_b[7] => ram_block11a35.PORTBADDR7
address_b[7] => ram_block11a36.PORTBADDR7
address_b[7] => ram_block11a37.PORTBADDR7
address_b[7] => ram_block11a38.PORTBADDR7
address_b[7] => ram_block11a39.PORTBADDR7
address_b[7] => ram_block11a40.PORTBADDR7
address_b[7] => ram_block11a41.PORTBADDR7
address_b[7] => ram_block11a42.PORTBADDR7
address_b[7] => ram_block11a43.PORTBADDR7
address_b[7] => ram_block11a44.PORTBADDR7
address_b[7] => ram_block11a45.PORTBADDR7
address_b[7] => ram_block11a46.PORTBADDR7
address_b[7] => ram_block11a47.PORTBADDR7
address_b[7] => ram_block11a48.PORTBADDR7
address_b[7] => ram_block11a49.PORTBADDR7
address_b[7] => ram_block11a50.PORTBADDR7
address_b[7] => ram_block11a51.PORTBADDR7
address_b[7] => ram_block11a52.PORTBADDR7
address_b[7] => ram_block11a53.PORTBADDR7
address_b[7] => ram_block11a54.PORTBADDR7
address_b[7] => ram_block11a55.PORTBADDR7
address_b[7] => ram_block11a56.PORTBADDR7
address_b[7] => ram_block11a57.PORTBADDR7
address_b[7] => ram_block11a58.PORTBADDR7
address_b[7] => ram_block11a59.PORTBADDR7
address_b[7] => ram_block11a60.PORTBADDR7
address_b[7] => ram_block11a61.PORTBADDR7
address_b[7] => ram_block11a62.PORTBADDR7
address_b[7] => ram_block11a63.PORTBADDR7
address_b[7] => ram_block11a64.PORTBADDR7
address_b[7] => ram_block11a65.PORTBADDR7
address_b[7] => ram_block11a66.PORTBADDR7
address_b[7] => ram_block11a67.PORTBADDR7
address_b[7] => ram_block11a68.PORTBADDR7
address_b[7] => ram_block11a69.PORTBADDR7
address_b[7] => ram_block11a70.PORTBADDR7
address_b[7] => ram_block11a71.PORTBADDR7
address_b[7] => ram_block11a72.PORTBADDR7
address_b[7] => ram_block11a73.PORTBADDR7
address_b[7] => ram_block11a74.PORTBADDR7
address_b[7] => ram_block11a75.PORTBADDR7
address_b[7] => ram_block11a76.PORTBADDR7
address_b[7] => ram_block11a77.PORTBADDR7
address_b[7] => ram_block11a78.PORTBADDR7
address_b[7] => ram_block11a79.PORTBADDR7
address_b[7] => ram_block11a80.PORTBADDR7
address_b[7] => ram_block11a81.PORTBADDR7
address_b[7] => ram_block11a82.PORTBADDR7
address_b[7] => ram_block11a83.PORTBADDR7
address_b[7] => ram_block11a84.PORTBADDR7
address_b[7] => ram_block11a85.PORTBADDR7
address_b[7] => ram_block11a86.PORTBADDR7
address_b[7] => ram_block11a87.PORTBADDR7
address_b[7] => ram_block11a88.PORTBADDR7
address_b[7] => ram_block11a89.PORTBADDR7
address_b[7] => ram_block11a90.PORTBADDR7
address_b[7] => ram_block11a91.PORTBADDR7
address_b[7] => ram_block11a92.PORTBADDR7
address_b[7] => ram_block11a93.PORTBADDR7
address_b[7] => ram_block11a94.PORTBADDR7
address_b[7] => ram_block11a95.PORTBADDR7
address_b[7] => ram_block11a96.PORTBADDR7
address_b[7] => ram_block11a97.PORTBADDR7
address_b[7] => ram_block11a98.PORTBADDR7
address_b[7] => ram_block11a99.PORTBADDR7
address_b[7] => ram_block11a100.PORTBADDR7
address_b[7] => ram_block11a101.PORTBADDR7
address_b[7] => ram_block11a102.PORTBADDR7
address_b[7] => ram_block11a103.PORTBADDR7
address_b[7] => ram_block11a104.PORTBADDR7
address_b[7] => ram_block11a105.PORTBADDR7
address_b[7] => ram_block11a106.PORTBADDR7
address_b[7] => ram_block11a107.PORTBADDR7
address_b[7] => ram_block11a108.PORTBADDR7
address_b[7] => ram_block11a109.PORTBADDR7
address_b[7] => ram_block11a110.PORTBADDR7
address_b[7] => ram_block11a111.PORTBADDR7
address_b[7] => ram_block11a112.PORTBADDR7
address_b[7] => ram_block11a113.PORTBADDR7
address_b[7] => ram_block11a114.PORTBADDR7
address_b[7] => ram_block11a115.PORTBADDR7
address_b[7] => ram_block11a116.PORTBADDR7
address_b[7] => ram_block11a117.PORTBADDR7
address_b[7] => ram_block11a118.PORTBADDR7
address_b[7] => ram_block11a119.PORTBADDR7
address_b[7] => ram_block11a120.PORTBADDR7
address_b[7] => ram_block11a121.PORTBADDR7
address_b[7] => ram_block11a122.PORTBADDR7
address_b[7] => ram_block11a123.PORTBADDR7
address_b[7] => ram_block11a124.PORTBADDR7
address_b[7] => ram_block11a125.PORTBADDR7
address_b[7] => ram_block11a126.PORTBADDR7
address_b[7] => ram_block11a127.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
address_b[8] => ram_block11a32.PORTBADDR8
address_b[8] => ram_block11a33.PORTBADDR8
address_b[8] => ram_block11a34.PORTBADDR8
address_b[8] => ram_block11a35.PORTBADDR8
address_b[8] => ram_block11a36.PORTBADDR8
address_b[8] => ram_block11a37.PORTBADDR8
address_b[8] => ram_block11a38.PORTBADDR8
address_b[8] => ram_block11a39.PORTBADDR8
address_b[8] => ram_block11a40.PORTBADDR8
address_b[8] => ram_block11a41.PORTBADDR8
address_b[8] => ram_block11a42.PORTBADDR8
address_b[8] => ram_block11a43.PORTBADDR8
address_b[8] => ram_block11a44.PORTBADDR8
address_b[8] => ram_block11a45.PORTBADDR8
address_b[8] => ram_block11a46.PORTBADDR8
address_b[8] => ram_block11a47.PORTBADDR8
address_b[8] => ram_block11a48.PORTBADDR8
address_b[8] => ram_block11a49.PORTBADDR8
address_b[8] => ram_block11a50.PORTBADDR8
address_b[8] => ram_block11a51.PORTBADDR8
address_b[8] => ram_block11a52.PORTBADDR8
address_b[8] => ram_block11a53.PORTBADDR8
address_b[8] => ram_block11a54.PORTBADDR8
address_b[8] => ram_block11a55.PORTBADDR8
address_b[8] => ram_block11a56.PORTBADDR8
address_b[8] => ram_block11a57.PORTBADDR8
address_b[8] => ram_block11a58.PORTBADDR8
address_b[8] => ram_block11a59.PORTBADDR8
address_b[8] => ram_block11a60.PORTBADDR8
address_b[8] => ram_block11a61.PORTBADDR8
address_b[8] => ram_block11a62.PORTBADDR8
address_b[8] => ram_block11a63.PORTBADDR8
address_b[8] => ram_block11a64.PORTBADDR8
address_b[8] => ram_block11a65.PORTBADDR8
address_b[8] => ram_block11a66.PORTBADDR8
address_b[8] => ram_block11a67.PORTBADDR8
address_b[8] => ram_block11a68.PORTBADDR8
address_b[8] => ram_block11a69.PORTBADDR8
address_b[8] => ram_block11a70.PORTBADDR8
address_b[8] => ram_block11a71.PORTBADDR8
address_b[8] => ram_block11a72.PORTBADDR8
address_b[8] => ram_block11a73.PORTBADDR8
address_b[8] => ram_block11a74.PORTBADDR8
address_b[8] => ram_block11a75.PORTBADDR8
address_b[8] => ram_block11a76.PORTBADDR8
address_b[8] => ram_block11a77.PORTBADDR8
address_b[8] => ram_block11a78.PORTBADDR8
address_b[8] => ram_block11a79.PORTBADDR8
address_b[8] => ram_block11a80.PORTBADDR8
address_b[8] => ram_block11a81.PORTBADDR8
address_b[8] => ram_block11a82.PORTBADDR8
address_b[8] => ram_block11a83.PORTBADDR8
address_b[8] => ram_block11a84.PORTBADDR8
address_b[8] => ram_block11a85.PORTBADDR8
address_b[8] => ram_block11a86.PORTBADDR8
address_b[8] => ram_block11a87.PORTBADDR8
address_b[8] => ram_block11a88.PORTBADDR8
address_b[8] => ram_block11a89.PORTBADDR8
address_b[8] => ram_block11a90.PORTBADDR8
address_b[8] => ram_block11a91.PORTBADDR8
address_b[8] => ram_block11a92.PORTBADDR8
address_b[8] => ram_block11a93.PORTBADDR8
address_b[8] => ram_block11a94.PORTBADDR8
address_b[8] => ram_block11a95.PORTBADDR8
address_b[8] => ram_block11a96.PORTBADDR8
address_b[8] => ram_block11a97.PORTBADDR8
address_b[8] => ram_block11a98.PORTBADDR8
address_b[8] => ram_block11a99.PORTBADDR8
address_b[8] => ram_block11a100.PORTBADDR8
address_b[8] => ram_block11a101.PORTBADDR8
address_b[8] => ram_block11a102.PORTBADDR8
address_b[8] => ram_block11a103.PORTBADDR8
address_b[8] => ram_block11a104.PORTBADDR8
address_b[8] => ram_block11a105.PORTBADDR8
address_b[8] => ram_block11a106.PORTBADDR8
address_b[8] => ram_block11a107.PORTBADDR8
address_b[8] => ram_block11a108.PORTBADDR8
address_b[8] => ram_block11a109.PORTBADDR8
address_b[8] => ram_block11a110.PORTBADDR8
address_b[8] => ram_block11a111.PORTBADDR8
address_b[8] => ram_block11a112.PORTBADDR8
address_b[8] => ram_block11a113.PORTBADDR8
address_b[8] => ram_block11a114.PORTBADDR8
address_b[8] => ram_block11a115.PORTBADDR8
address_b[8] => ram_block11a116.PORTBADDR8
address_b[8] => ram_block11a117.PORTBADDR8
address_b[8] => ram_block11a118.PORTBADDR8
address_b[8] => ram_block11a119.PORTBADDR8
address_b[8] => ram_block11a120.PORTBADDR8
address_b[8] => ram_block11a121.PORTBADDR8
address_b[8] => ram_block11a122.PORTBADDR8
address_b[8] => ram_block11a123.PORTBADDR8
address_b[8] => ram_block11a124.PORTBADDR8
address_b[8] => ram_block11a125.PORTBADDR8
address_b[8] => ram_block11a126.PORTBADDR8
address_b[8] => ram_block11a127.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
address_b[9] => ram_block11a16.PORTBADDR9
address_b[9] => ram_block11a17.PORTBADDR9
address_b[9] => ram_block11a18.PORTBADDR9
address_b[9] => ram_block11a19.PORTBADDR9
address_b[9] => ram_block11a20.PORTBADDR9
address_b[9] => ram_block11a21.PORTBADDR9
address_b[9] => ram_block11a22.PORTBADDR9
address_b[9] => ram_block11a23.PORTBADDR9
address_b[9] => ram_block11a24.PORTBADDR9
address_b[9] => ram_block11a25.PORTBADDR9
address_b[9] => ram_block11a26.PORTBADDR9
address_b[9] => ram_block11a27.PORTBADDR9
address_b[9] => ram_block11a28.PORTBADDR9
address_b[9] => ram_block11a29.PORTBADDR9
address_b[9] => ram_block11a30.PORTBADDR9
address_b[9] => ram_block11a31.PORTBADDR9
address_b[9] => ram_block11a32.PORTBADDR9
address_b[9] => ram_block11a33.PORTBADDR9
address_b[9] => ram_block11a34.PORTBADDR9
address_b[9] => ram_block11a35.PORTBADDR9
address_b[9] => ram_block11a36.PORTBADDR9
address_b[9] => ram_block11a37.PORTBADDR9
address_b[9] => ram_block11a38.PORTBADDR9
address_b[9] => ram_block11a39.PORTBADDR9
address_b[9] => ram_block11a40.PORTBADDR9
address_b[9] => ram_block11a41.PORTBADDR9
address_b[9] => ram_block11a42.PORTBADDR9
address_b[9] => ram_block11a43.PORTBADDR9
address_b[9] => ram_block11a44.PORTBADDR9
address_b[9] => ram_block11a45.PORTBADDR9
address_b[9] => ram_block11a46.PORTBADDR9
address_b[9] => ram_block11a47.PORTBADDR9
address_b[9] => ram_block11a48.PORTBADDR9
address_b[9] => ram_block11a49.PORTBADDR9
address_b[9] => ram_block11a50.PORTBADDR9
address_b[9] => ram_block11a51.PORTBADDR9
address_b[9] => ram_block11a52.PORTBADDR9
address_b[9] => ram_block11a53.PORTBADDR9
address_b[9] => ram_block11a54.PORTBADDR9
address_b[9] => ram_block11a55.PORTBADDR9
address_b[9] => ram_block11a56.PORTBADDR9
address_b[9] => ram_block11a57.PORTBADDR9
address_b[9] => ram_block11a58.PORTBADDR9
address_b[9] => ram_block11a59.PORTBADDR9
address_b[9] => ram_block11a60.PORTBADDR9
address_b[9] => ram_block11a61.PORTBADDR9
address_b[9] => ram_block11a62.PORTBADDR9
address_b[9] => ram_block11a63.PORTBADDR9
address_b[9] => ram_block11a64.PORTBADDR9
address_b[9] => ram_block11a65.PORTBADDR9
address_b[9] => ram_block11a66.PORTBADDR9
address_b[9] => ram_block11a67.PORTBADDR9
address_b[9] => ram_block11a68.PORTBADDR9
address_b[9] => ram_block11a69.PORTBADDR9
address_b[9] => ram_block11a70.PORTBADDR9
address_b[9] => ram_block11a71.PORTBADDR9
address_b[9] => ram_block11a72.PORTBADDR9
address_b[9] => ram_block11a73.PORTBADDR9
address_b[9] => ram_block11a74.PORTBADDR9
address_b[9] => ram_block11a75.PORTBADDR9
address_b[9] => ram_block11a76.PORTBADDR9
address_b[9] => ram_block11a77.PORTBADDR9
address_b[9] => ram_block11a78.PORTBADDR9
address_b[9] => ram_block11a79.PORTBADDR9
address_b[9] => ram_block11a80.PORTBADDR9
address_b[9] => ram_block11a81.PORTBADDR9
address_b[9] => ram_block11a82.PORTBADDR9
address_b[9] => ram_block11a83.PORTBADDR9
address_b[9] => ram_block11a84.PORTBADDR9
address_b[9] => ram_block11a85.PORTBADDR9
address_b[9] => ram_block11a86.PORTBADDR9
address_b[9] => ram_block11a87.PORTBADDR9
address_b[9] => ram_block11a88.PORTBADDR9
address_b[9] => ram_block11a89.PORTBADDR9
address_b[9] => ram_block11a90.PORTBADDR9
address_b[9] => ram_block11a91.PORTBADDR9
address_b[9] => ram_block11a92.PORTBADDR9
address_b[9] => ram_block11a93.PORTBADDR9
address_b[9] => ram_block11a94.PORTBADDR9
address_b[9] => ram_block11a95.PORTBADDR9
address_b[9] => ram_block11a96.PORTBADDR9
address_b[9] => ram_block11a97.PORTBADDR9
address_b[9] => ram_block11a98.PORTBADDR9
address_b[9] => ram_block11a99.PORTBADDR9
address_b[9] => ram_block11a100.PORTBADDR9
address_b[9] => ram_block11a101.PORTBADDR9
address_b[9] => ram_block11a102.PORTBADDR9
address_b[9] => ram_block11a103.PORTBADDR9
address_b[9] => ram_block11a104.PORTBADDR9
address_b[9] => ram_block11a105.PORTBADDR9
address_b[9] => ram_block11a106.PORTBADDR9
address_b[9] => ram_block11a107.PORTBADDR9
address_b[9] => ram_block11a108.PORTBADDR9
address_b[9] => ram_block11a109.PORTBADDR9
address_b[9] => ram_block11a110.PORTBADDR9
address_b[9] => ram_block11a111.PORTBADDR9
address_b[9] => ram_block11a112.PORTBADDR9
address_b[9] => ram_block11a113.PORTBADDR9
address_b[9] => ram_block11a114.PORTBADDR9
address_b[9] => ram_block11a115.PORTBADDR9
address_b[9] => ram_block11a116.PORTBADDR9
address_b[9] => ram_block11a117.PORTBADDR9
address_b[9] => ram_block11a118.PORTBADDR9
address_b[9] => ram_block11a119.PORTBADDR9
address_b[9] => ram_block11a120.PORTBADDR9
address_b[9] => ram_block11a121.PORTBADDR9
address_b[9] => ram_block11a122.PORTBADDR9
address_b[9] => ram_block11a123.PORTBADDR9
address_b[9] => ram_block11a124.PORTBADDR9
address_b[9] => ram_block11a125.PORTBADDR9
address_b[9] => ram_block11a126.PORTBADDR9
address_b[9] => ram_block11a127.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[10] => ram_block11a8.PORTBADDR10
address_b[10] => ram_block11a9.PORTBADDR10
address_b[10] => ram_block11a10.PORTBADDR10
address_b[10] => ram_block11a11.PORTBADDR10
address_b[10] => ram_block11a12.PORTBADDR10
address_b[10] => ram_block11a13.PORTBADDR10
address_b[10] => ram_block11a14.PORTBADDR10
address_b[10] => ram_block11a15.PORTBADDR10
address_b[10] => ram_block11a16.PORTBADDR10
address_b[10] => ram_block11a17.PORTBADDR10
address_b[10] => ram_block11a18.PORTBADDR10
address_b[10] => ram_block11a19.PORTBADDR10
address_b[10] => ram_block11a20.PORTBADDR10
address_b[10] => ram_block11a21.PORTBADDR10
address_b[10] => ram_block11a22.PORTBADDR10
address_b[10] => ram_block11a23.PORTBADDR10
address_b[10] => ram_block11a24.PORTBADDR10
address_b[10] => ram_block11a25.PORTBADDR10
address_b[10] => ram_block11a26.PORTBADDR10
address_b[10] => ram_block11a27.PORTBADDR10
address_b[10] => ram_block11a28.PORTBADDR10
address_b[10] => ram_block11a29.PORTBADDR10
address_b[10] => ram_block11a30.PORTBADDR10
address_b[10] => ram_block11a31.PORTBADDR10
address_b[10] => ram_block11a32.PORTBADDR10
address_b[10] => ram_block11a33.PORTBADDR10
address_b[10] => ram_block11a34.PORTBADDR10
address_b[10] => ram_block11a35.PORTBADDR10
address_b[10] => ram_block11a36.PORTBADDR10
address_b[10] => ram_block11a37.PORTBADDR10
address_b[10] => ram_block11a38.PORTBADDR10
address_b[10] => ram_block11a39.PORTBADDR10
address_b[10] => ram_block11a40.PORTBADDR10
address_b[10] => ram_block11a41.PORTBADDR10
address_b[10] => ram_block11a42.PORTBADDR10
address_b[10] => ram_block11a43.PORTBADDR10
address_b[10] => ram_block11a44.PORTBADDR10
address_b[10] => ram_block11a45.PORTBADDR10
address_b[10] => ram_block11a46.PORTBADDR10
address_b[10] => ram_block11a47.PORTBADDR10
address_b[10] => ram_block11a48.PORTBADDR10
address_b[10] => ram_block11a49.PORTBADDR10
address_b[10] => ram_block11a50.PORTBADDR10
address_b[10] => ram_block11a51.PORTBADDR10
address_b[10] => ram_block11a52.PORTBADDR10
address_b[10] => ram_block11a53.PORTBADDR10
address_b[10] => ram_block11a54.PORTBADDR10
address_b[10] => ram_block11a55.PORTBADDR10
address_b[10] => ram_block11a56.PORTBADDR10
address_b[10] => ram_block11a57.PORTBADDR10
address_b[10] => ram_block11a58.PORTBADDR10
address_b[10] => ram_block11a59.PORTBADDR10
address_b[10] => ram_block11a60.PORTBADDR10
address_b[10] => ram_block11a61.PORTBADDR10
address_b[10] => ram_block11a62.PORTBADDR10
address_b[10] => ram_block11a63.PORTBADDR10
address_b[10] => ram_block11a64.PORTBADDR10
address_b[10] => ram_block11a65.PORTBADDR10
address_b[10] => ram_block11a66.PORTBADDR10
address_b[10] => ram_block11a67.PORTBADDR10
address_b[10] => ram_block11a68.PORTBADDR10
address_b[10] => ram_block11a69.PORTBADDR10
address_b[10] => ram_block11a70.PORTBADDR10
address_b[10] => ram_block11a71.PORTBADDR10
address_b[10] => ram_block11a72.PORTBADDR10
address_b[10] => ram_block11a73.PORTBADDR10
address_b[10] => ram_block11a74.PORTBADDR10
address_b[10] => ram_block11a75.PORTBADDR10
address_b[10] => ram_block11a76.PORTBADDR10
address_b[10] => ram_block11a77.PORTBADDR10
address_b[10] => ram_block11a78.PORTBADDR10
address_b[10] => ram_block11a79.PORTBADDR10
address_b[10] => ram_block11a80.PORTBADDR10
address_b[10] => ram_block11a81.PORTBADDR10
address_b[10] => ram_block11a82.PORTBADDR10
address_b[10] => ram_block11a83.PORTBADDR10
address_b[10] => ram_block11a84.PORTBADDR10
address_b[10] => ram_block11a85.PORTBADDR10
address_b[10] => ram_block11a86.PORTBADDR10
address_b[10] => ram_block11a87.PORTBADDR10
address_b[10] => ram_block11a88.PORTBADDR10
address_b[10] => ram_block11a89.PORTBADDR10
address_b[10] => ram_block11a90.PORTBADDR10
address_b[10] => ram_block11a91.PORTBADDR10
address_b[10] => ram_block11a92.PORTBADDR10
address_b[10] => ram_block11a93.PORTBADDR10
address_b[10] => ram_block11a94.PORTBADDR10
address_b[10] => ram_block11a95.PORTBADDR10
address_b[10] => ram_block11a96.PORTBADDR10
address_b[10] => ram_block11a97.PORTBADDR10
address_b[10] => ram_block11a98.PORTBADDR10
address_b[10] => ram_block11a99.PORTBADDR10
address_b[10] => ram_block11a100.PORTBADDR10
address_b[10] => ram_block11a101.PORTBADDR10
address_b[10] => ram_block11a102.PORTBADDR10
address_b[10] => ram_block11a103.PORTBADDR10
address_b[10] => ram_block11a104.PORTBADDR10
address_b[10] => ram_block11a105.PORTBADDR10
address_b[10] => ram_block11a106.PORTBADDR10
address_b[10] => ram_block11a107.PORTBADDR10
address_b[10] => ram_block11a108.PORTBADDR10
address_b[10] => ram_block11a109.PORTBADDR10
address_b[10] => ram_block11a110.PORTBADDR10
address_b[10] => ram_block11a111.PORTBADDR10
address_b[10] => ram_block11a112.PORTBADDR10
address_b[10] => ram_block11a113.PORTBADDR10
address_b[10] => ram_block11a114.PORTBADDR10
address_b[10] => ram_block11a115.PORTBADDR10
address_b[10] => ram_block11a116.PORTBADDR10
address_b[10] => ram_block11a117.PORTBADDR10
address_b[10] => ram_block11a118.PORTBADDR10
address_b[10] => ram_block11a119.PORTBADDR10
address_b[10] => ram_block11a120.PORTBADDR10
address_b[10] => ram_block11a121.PORTBADDR10
address_b[10] => ram_block11a122.PORTBADDR10
address_b[10] => ram_block11a123.PORTBADDR10
address_b[10] => ram_block11a124.PORTBADDR10
address_b[10] => ram_block11a125.PORTBADDR10
address_b[10] => ram_block11a126.PORTBADDR10
address_b[10] => ram_block11a127.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
address_b[11] => ram_block11a8.PORTBADDR11
address_b[11] => ram_block11a9.PORTBADDR11
address_b[11] => ram_block11a10.PORTBADDR11
address_b[11] => ram_block11a11.PORTBADDR11
address_b[11] => ram_block11a12.PORTBADDR11
address_b[11] => ram_block11a13.PORTBADDR11
address_b[11] => ram_block11a14.PORTBADDR11
address_b[11] => ram_block11a15.PORTBADDR11
address_b[11] => ram_block11a16.PORTBADDR11
address_b[11] => ram_block11a17.PORTBADDR11
address_b[11] => ram_block11a18.PORTBADDR11
address_b[11] => ram_block11a19.PORTBADDR11
address_b[11] => ram_block11a20.PORTBADDR11
address_b[11] => ram_block11a21.PORTBADDR11
address_b[11] => ram_block11a22.PORTBADDR11
address_b[11] => ram_block11a23.PORTBADDR11
address_b[11] => ram_block11a24.PORTBADDR11
address_b[11] => ram_block11a25.PORTBADDR11
address_b[11] => ram_block11a26.PORTBADDR11
address_b[11] => ram_block11a27.PORTBADDR11
address_b[11] => ram_block11a28.PORTBADDR11
address_b[11] => ram_block11a29.PORTBADDR11
address_b[11] => ram_block11a30.PORTBADDR11
address_b[11] => ram_block11a31.PORTBADDR11
address_b[11] => ram_block11a32.PORTBADDR11
address_b[11] => ram_block11a33.PORTBADDR11
address_b[11] => ram_block11a34.PORTBADDR11
address_b[11] => ram_block11a35.PORTBADDR11
address_b[11] => ram_block11a36.PORTBADDR11
address_b[11] => ram_block11a37.PORTBADDR11
address_b[11] => ram_block11a38.PORTBADDR11
address_b[11] => ram_block11a39.PORTBADDR11
address_b[11] => ram_block11a40.PORTBADDR11
address_b[11] => ram_block11a41.PORTBADDR11
address_b[11] => ram_block11a42.PORTBADDR11
address_b[11] => ram_block11a43.PORTBADDR11
address_b[11] => ram_block11a44.PORTBADDR11
address_b[11] => ram_block11a45.PORTBADDR11
address_b[11] => ram_block11a46.PORTBADDR11
address_b[11] => ram_block11a47.PORTBADDR11
address_b[11] => ram_block11a48.PORTBADDR11
address_b[11] => ram_block11a49.PORTBADDR11
address_b[11] => ram_block11a50.PORTBADDR11
address_b[11] => ram_block11a51.PORTBADDR11
address_b[11] => ram_block11a52.PORTBADDR11
address_b[11] => ram_block11a53.PORTBADDR11
address_b[11] => ram_block11a54.PORTBADDR11
address_b[11] => ram_block11a55.PORTBADDR11
address_b[11] => ram_block11a56.PORTBADDR11
address_b[11] => ram_block11a57.PORTBADDR11
address_b[11] => ram_block11a58.PORTBADDR11
address_b[11] => ram_block11a59.PORTBADDR11
address_b[11] => ram_block11a60.PORTBADDR11
address_b[11] => ram_block11a61.PORTBADDR11
address_b[11] => ram_block11a62.PORTBADDR11
address_b[11] => ram_block11a63.PORTBADDR11
address_b[11] => ram_block11a64.PORTBADDR11
address_b[11] => ram_block11a65.PORTBADDR11
address_b[11] => ram_block11a66.PORTBADDR11
address_b[11] => ram_block11a67.PORTBADDR11
address_b[11] => ram_block11a68.PORTBADDR11
address_b[11] => ram_block11a69.PORTBADDR11
address_b[11] => ram_block11a70.PORTBADDR11
address_b[11] => ram_block11a71.PORTBADDR11
address_b[11] => ram_block11a72.PORTBADDR11
address_b[11] => ram_block11a73.PORTBADDR11
address_b[11] => ram_block11a74.PORTBADDR11
address_b[11] => ram_block11a75.PORTBADDR11
address_b[11] => ram_block11a76.PORTBADDR11
address_b[11] => ram_block11a77.PORTBADDR11
address_b[11] => ram_block11a78.PORTBADDR11
address_b[11] => ram_block11a79.PORTBADDR11
address_b[11] => ram_block11a80.PORTBADDR11
address_b[11] => ram_block11a81.PORTBADDR11
address_b[11] => ram_block11a82.PORTBADDR11
address_b[11] => ram_block11a83.PORTBADDR11
address_b[11] => ram_block11a84.PORTBADDR11
address_b[11] => ram_block11a85.PORTBADDR11
address_b[11] => ram_block11a86.PORTBADDR11
address_b[11] => ram_block11a87.PORTBADDR11
address_b[11] => ram_block11a88.PORTBADDR11
address_b[11] => ram_block11a89.PORTBADDR11
address_b[11] => ram_block11a90.PORTBADDR11
address_b[11] => ram_block11a91.PORTBADDR11
address_b[11] => ram_block11a92.PORTBADDR11
address_b[11] => ram_block11a93.PORTBADDR11
address_b[11] => ram_block11a94.PORTBADDR11
address_b[11] => ram_block11a95.PORTBADDR11
address_b[11] => ram_block11a96.PORTBADDR11
address_b[11] => ram_block11a97.PORTBADDR11
address_b[11] => ram_block11a98.PORTBADDR11
address_b[11] => ram_block11a99.PORTBADDR11
address_b[11] => ram_block11a100.PORTBADDR11
address_b[11] => ram_block11a101.PORTBADDR11
address_b[11] => ram_block11a102.PORTBADDR11
address_b[11] => ram_block11a103.PORTBADDR11
address_b[11] => ram_block11a104.PORTBADDR11
address_b[11] => ram_block11a105.PORTBADDR11
address_b[11] => ram_block11a106.PORTBADDR11
address_b[11] => ram_block11a107.PORTBADDR11
address_b[11] => ram_block11a108.PORTBADDR11
address_b[11] => ram_block11a109.PORTBADDR11
address_b[11] => ram_block11a110.PORTBADDR11
address_b[11] => ram_block11a111.PORTBADDR11
address_b[11] => ram_block11a112.PORTBADDR11
address_b[11] => ram_block11a113.PORTBADDR11
address_b[11] => ram_block11a114.PORTBADDR11
address_b[11] => ram_block11a115.PORTBADDR11
address_b[11] => ram_block11a116.PORTBADDR11
address_b[11] => ram_block11a117.PORTBADDR11
address_b[11] => ram_block11a118.PORTBADDR11
address_b[11] => ram_block11a119.PORTBADDR11
address_b[11] => ram_block11a120.PORTBADDR11
address_b[11] => ram_block11a121.PORTBADDR11
address_b[11] => ram_block11a122.PORTBADDR11
address_b[11] => ram_block11a123.PORTBADDR11
address_b[11] => ram_block11a124.PORTBADDR11
address_b[11] => ram_block11a125.PORTBADDR11
address_b[11] => ram_block11a126.PORTBADDR11
address_b[11] => ram_block11a127.PORTBADDR11
address_b[12] => _.IN0
address_b[12] => addr_store_b[0].DATAIN
address_b[13] => _.IN0
address_b[13] => addr_store_b[1].DATAIN
address_b[14] => _.IN0
address_b[14] => addr_store_b[2].DATAIN
addressstall_b => addr_store_b[2].IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => _.IN0
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
addressstall_b => ram_block11a32.PORTBADDRSTALL
addressstall_b => ram_block11a33.PORTBADDRSTALL
addressstall_b => ram_block11a34.PORTBADDRSTALL
addressstall_b => ram_block11a35.PORTBADDRSTALL
addressstall_b => ram_block11a36.PORTBADDRSTALL
addressstall_b => ram_block11a37.PORTBADDRSTALL
addressstall_b => ram_block11a38.PORTBADDRSTALL
addressstall_b => ram_block11a39.PORTBADDRSTALL
addressstall_b => ram_block11a40.PORTBADDRSTALL
addressstall_b => ram_block11a41.PORTBADDRSTALL
addressstall_b => ram_block11a42.PORTBADDRSTALL
addressstall_b => ram_block11a43.PORTBADDRSTALL
addressstall_b => ram_block11a44.PORTBADDRSTALL
addressstall_b => ram_block11a45.PORTBADDRSTALL
addressstall_b => ram_block11a46.PORTBADDRSTALL
addressstall_b => ram_block11a47.PORTBADDRSTALL
addressstall_b => ram_block11a48.PORTBADDRSTALL
addressstall_b => ram_block11a49.PORTBADDRSTALL
addressstall_b => ram_block11a50.PORTBADDRSTALL
addressstall_b => ram_block11a51.PORTBADDRSTALL
addressstall_b => ram_block11a52.PORTBADDRSTALL
addressstall_b => ram_block11a53.PORTBADDRSTALL
addressstall_b => ram_block11a54.PORTBADDRSTALL
addressstall_b => ram_block11a55.PORTBADDRSTALL
addressstall_b => ram_block11a56.PORTBADDRSTALL
addressstall_b => ram_block11a57.PORTBADDRSTALL
addressstall_b => ram_block11a58.PORTBADDRSTALL
addressstall_b => ram_block11a59.PORTBADDRSTALL
addressstall_b => ram_block11a60.PORTBADDRSTALL
addressstall_b => ram_block11a61.PORTBADDRSTALL
addressstall_b => ram_block11a62.PORTBADDRSTALL
addressstall_b => ram_block11a63.PORTBADDRSTALL
addressstall_b => ram_block11a64.PORTBADDRSTALL
addressstall_b => ram_block11a65.PORTBADDRSTALL
addressstall_b => ram_block11a66.PORTBADDRSTALL
addressstall_b => ram_block11a67.PORTBADDRSTALL
addressstall_b => ram_block11a68.PORTBADDRSTALL
addressstall_b => ram_block11a69.PORTBADDRSTALL
addressstall_b => ram_block11a70.PORTBADDRSTALL
addressstall_b => ram_block11a71.PORTBADDRSTALL
addressstall_b => ram_block11a72.PORTBADDRSTALL
addressstall_b => ram_block11a73.PORTBADDRSTALL
addressstall_b => ram_block11a74.PORTBADDRSTALL
addressstall_b => ram_block11a75.PORTBADDRSTALL
addressstall_b => ram_block11a76.PORTBADDRSTALL
addressstall_b => ram_block11a77.PORTBADDRSTALL
addressstall_b => ram_block11a78.PORTBADDRSTALL
addressstall_b => ram_block11a79.PORTBADDRSTALL
addressstall_b => ram_block11a80.PORTBADDRSTALL
addressstall_b => ram_block11a81.PORTBADDRSTALL
addressstall_b => ram_block11a82.PORTBADDRSTALL
addressstall_b => ram_block11a83.PORTBADDRSTALL
addressstall_b => ram_block11a84.PORTBADDRSTALL
addressstall_b => ram_block11a85.PORTBADDRSTALL
addressstall_b => ram_block11a86.PORTBADDRSTALL
addressstall_b => ram_block11a87.PORTBADDRSTALL
addressstall_b => ram_block11a88.PORTBADDRSTALL
addressstall_b => ram_block11a89.PORTBADDRSTALL
addressstall_b => ram_block11a90.PORTBADDRSTALL
addressstall_b => ram_block11a91.PORTBADDRSTALL
addressstall_b => ram_block11a92.PORTBADDRSTALL
addressstall_b => ram_block11a93.PORTBADDRSTALL
addressstall_b => ram_block11a94.PORTBADDRSTALL
addressstall_b => ram_block11a95.PORTBADDRSTALL
addressstall_b => ram_block11a96.PORTBADDRSTALL
addressstall_b => ram_block11a97.PORTBADDRSTALL
addressstall_b => ram_block11a98.PORTBADDRSTALL
addressstall_b => ram_block11a99.PORTBADDRSTALL
addressstall_b => ram_block11a100.PORTBADDRSTALL
addressstall_b => ram_block11a101.PORTBADDRSTALL
addressstall_b => ram_block11a102.PORTBADDRSTALL
addressstall_b => ram_block11a103.PORTBADDRSTALL
addressstall_b => ram_block11a104.PORTBADDRSTALL
addressstall_b => ram_block11a105.PORTBADDRSTALL
addressstall_b => ram_block11a106.PORTBADDRSTALL
addressstall_b => ram_block11a107.PORTBADDRSTALL
addressstall_b => ram_block11a108.PORTBADDRSTALL
addressstall_b => ram_block11a109.PORTBADDRSTALL
addressstall_b => ram_block11a110.PORTBADDRSTALL
addressstall_b => ram_block11a111.PORTBADDRSTALL
addressstall_b => ram_block11a112.PORTBADDRSTALL
addressstall_b => ram_block11a113.PORTBADDRSTALL
addressstall_b => ram_block11a114.PORTBADDRSTALL
addressstall_b => ram_block11a115.PORTBADDRSTALL
addressstall_b => ram_block11a116.PORTBADDRSTALL
addressstall_b => ram_block11a117.PORTBADDRSTALL
addressstall_b => ram_block11a118.PORTBADDRSTALL
addressstall_b => ram_block11a119.PORTBADDRSTALL
addressstall_b => ram_block11a120.PORTBADDRSTALL
addressstall_b => ram_block11a121.PORTBADDRSTALL
addressstall_b => ram_block11a122.PORTBADDRSTALL
addressstall_b => ram_block11a123.PORTBADDRSTALL
addressstall_b => ram_block11a124.PORTBADDRSTALL
addressstall_b => ram_block11a125.PORTBADDRSTALL
addressstall_b => ram_block11a126.PORTBADDRSTALL
addressstall_b => ram_block11a127.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock0 => ram_block11a32.CLK0
clock0 => ram_block11a33.CLK0
clock0 => ram_block11a34.CLK0
clock0 => ram_block11a35.CLK0
clock0 => ram_block11a36.CLK0
clock0 => ram_block11a37.CLK0
clock0 => ram_block11a38.CLK0
clock0 => ram_block11a39.CLK0
clock0 => ram_block11a40.CLK0
clock0 => ram_block11a41.CLK0
clock0 => ram_block11a42.CLK0
clock0 => ram_block11a43.CLK0
clock0 => ram_block11a44.CLK0
clock0 => ram_block11a45.CLK0
clock0 => ram_block11a46.CLK0
clock0 => ram_block11a47.CLK0
clock0 => ram_block11a48.CLK0
clock0 => ram_block11a49.CLK0
clock0 => ram_block11a50.CLK0
clock0 => ram_block11a51.CLK0
clock0 => ram_block11a52.CLK0
clock0 => ram_block11a53.CLK0
clock0 => ram_block11a54.CLK0
clock0 => ram_block11a55.CLK0
clock0 => ram_block11a56.CLK0
clock0 => ram_block11a57.CLK0
clock0 => ram_block11a58.CLK0
clock0 => ram_block11a59.CLK0
clock0 => ram_block11a60.CLK0
clock0 => ram_block11a61.CLK0
clock0 => ram_block11a62.CLK0
clock0 => ram_block11a63.CLK0
clock0 => ram_block11a64.CLK0
clock0 => ram_block11a65.CLK0
clock0 => ram_block11a66.CLK0
clock0 => ram_block11a67.CLK0
clock0 => ram_block11a68.CLK0
clock0 => ram_block11a69.CLK0
clock0 => ram_block11a70.CLK0
clock0 => ram_block11a71.CLK0
clock0 => ram_block11a72.CLK0
clock0 => ram_block11a73.CLK0
clock0 => ram_block11a74.CLK0
clock0 => ram_block11a75.CLK0
clock0 => ram_block11a76.CLK0
clock0 => ram_block11a77.CLK0
clock0 => ram_block11a78.CLK0
clock0 => ram_block11a79.CLK0
clock0 => ram_block11a80.CLK0
clock0 => ram_block11a81.CLK0
clock0 => ram_block11a82.CLK0
clock0 => ram_block11a83.CLK0
clock0 => ram_block11a84.CLK0
clock0 => ram_block11a85.CLK0
clock0 => ram_block11a86.CLK0
clock0 => ram_block11a87.CLK0
clock0 => ram_block11a88.CLK0
clock0 => ram_block11a89.CLK0
clock0 => ram_block11a90.CLK0
clock0 => ram_block11a91.CLK0
clock0 => ram_block11a92.CLK0
clock0 => ram_block11a93.CLK0
clock0 => ram_block11a94.CLK0
clock0 => ram_block11a95.CLK0
clock0 => ram_block11a96.CLK0
clock0 => ram_block11a97.CLK0
clock0 => ram_block11a98.CLK0
clock0 => ram_block11a99.CLK0
clock0 => ram_block11a100.CLK0
clock0 => ram_block11a101.CLK0
clock0 => ram_block11a102.CLK0
clock0 => ram_block11a103.CLK0
clock0 => ram_block11a104.CLK0
clock0 => ram_block11a105.CLK0
clock0 => ram_block11a106.CLK0
clock0 => ram_block11a107.CLK0
clock0 => ram_block11a108.CLK0
clock0 => ram_block11a109.CLK0
clock0 => ram_block11a110.CLK0
clock0 => ram_block11a111.CLK0
clock0 => ram_block11a112.CLK0
clock0 => ram_block11a113.CLK0
clock0 => ram_block11a114.CLK0
clock0 => ram_block11a115.CLK0
clock0 => ram_block11a116.CLK0
clock0 => ram_block11a117.CLK0
clock0 => ram_block11a118.CLK0
clock0 => ram_block11a119.CLK0
clock0 => ram_block11a120.CLK0
clock0 => ram_block11a121.CLK0
clock0 => ram_block11a122.CLK0
clock0 => ram_block11a123.CLK0
clock0 => ram_block11a124.CLK0
clock0 => ram_block11a125.CLK0
clock0 => ram_block11a126.CLK0
clock0 => ram_block11a127.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clock1 => ram_block11a32.CLK1
clock1 => ram_block11a33.CLK1
clock1 => ram_block11a34.CLK1
clock1 => ram_block11a35.CLK1
clock1 => ram_block11a36.CLK1
clock1 => ram_block11a37.CLK1
clock1 => ram_block11a38.CLK1
clock1 => ram_block11a39.CLK1
clock1 => ram_block11a40.CLK1
clock1 => ram_block11a41.CLK1
clock1 => ram_block11a42.CLK1
clock1 => ram_block11a43.CLK1
clock1 => ram_block11a44.CLK1
clock1 => ram_block11a45.CLK1
clock1 => ram_block11a46.CLK1
clock1 => ram_block11a47.CLK1
clock1 => ram_block11a48.CLK1
clock1 => ram_block11a49.CLK1
clock1 => ram_block11a50.CLK1
clock1 => ram_block11a51.CLK1
clock1 => ram_block11a52.CLK1
clock1 => ram_block11a53.CLK1
clock1 => ram_block11a54.CLK1
clock1 => ram_block11a55.CLK1
clock1 => ram_block11a56.CLK1
clock1 => ram_block11a57.CLK1
clock1 => ram_block11a58.CLK1
clock1 => ram_block11a59.CLK1
clock1 => ram_block11a60.CLK1
clock1 => ram_block11a61.CLK1
clock1 => ram_block11a62.CLK1
clock1 => ram_block11a63.CLK1
clock1 => ram_block11a64.CLK1
clock1 => ram_block11a65.CLK1
clock1 => ram_block11a66.CLK1
clock1 => ram_block11a67.CLK1
clock1 => ram_block11a68.CLK1
clock1 => ram_block11a69.CLK1
clock1 => ram_block11a70.CLK1
clock1 => ram_block11a71.CLK1
clock1 => ram_block11a72.CLK1
clock1 => ram_block11a73.CLK1
clock1 => ram_block11a74.CLK1
clock1 => ram_block11a75.CLK1
clock1 => ram_block11a76.CLK1
clock1 => ram_block11a77.CLK1
clock1 => ram_block11a78.CLK1
clock1 => ram_block11a79.CLK1
clock1 => ram_block11a80.CLK1
clock1 => ram_block11a81.CLK1
clock1 => ram_block11a82.CLK1
clock1 => ram_block11a83.CLK1
clock1 => ram_block11a84.CLK1
clock1 => ram_block11a85.CLK1
clock1 => ram_block11a86.CLK1
clock1 => ram_block11a87.CLK1
clock1 => ram_block11a88.CLK1
clock1 => ram_block11a89.CLK1
clock1 => ram_block11a90.CLK1
clock1 => ram_block11a91.CLK1
clock1 => ram_block11a92.CLK1
clock1 => ram_block11a93.CLK1
clock1 => ram_block11a94.CLK1
clock1 => ram_block11a95.CLK1
clock1 => ram_block11a96.CLK1
clock1 => ram_block11a97.CLK1
clock1 => ram_block11a98.CLK1
clock1 => ram_block11a99.CLK1
clock1 => ram_block11a100.CLK1
clock1 => ram_block11a101.CLK1
clock1 => ram_block11a102.CLK1
clock1 => ram_block11a103.CLK1
clock1 => ram_block11a104.CLK1
clock1 => ram_block11a105.CLK1
clock1 => ram_block11a106.CLK1
clock1 => ram_block11a107.CLK1
clock1 => ram_block11a108.CLK1
clock1 => ram_block11a109.CLK1
clock1 => ram_block11a110.CLK1
clock1 => ram_block11a111.CLK1
clock1 => ram_block11a112.CLK1
clock1 => ram_block11a113.CLK1
clock1 => ram_block11a114.CLK1
clock1 => ram_block11a115.CLK1
clock1 => ram_block11a116.CLK1
clock1 => ram_block11a117.CLK1
clock1 => ram_block11a118.CLK1
clock1 => ram_block11a119.CLK1
clock1 => ram_block11a120.CLK1
clock1 => ram_block11a121.CLK1
clock1 => ram_block11a122.CLK1
clock1 => ram_block11a123.CLK1
clock1 => ram_block11a124.CLK1
clock1 => ram_block11a125.CLK1
clock1 => ram_block11a126.CLK1
clock1 => ram_block11a127.CLK1
clock1 => addr_store_b[2].CLK
clock1 => addr_store_b[1].CLK
clock1 => addr_store_b[0].CLK
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[2].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
clocken1 => ram_block11a32.ENA1
clocken1 => ram_block11a33.ENA1
clocken1 => ram_block11a34.ENA1
clocken1 => ram_block11a35.ENA1
clocken1 => ram_block11a36.ENA1
clocken1 => ram_block11a37.ENA1
clocken1 => ram_block11a38.ENA1
clocken1 => ram_block11a39.ENA1
clocken1 => ram_block11a40.ENA1
clocken1 => ram_block11a41.ENA1
clocken1 => ram_block11a42.ENA1
clocken1 => ram_block11a43.ENA1
clocken1 => ram_block11a44.ENA1
clocken1 => ram_block11a45.ENA1
clocken1 => ram_block11a46.ENA1
clocken1 => ram_block11a47.ENA1
clocken1 => ram_block11a48.ENA1
clocken1 => ram_block11a49.ENA1
clocken1 => ram_block11a50.ENA1
clocken1 => ram_block11a51.ENA1
clocken1 => ram_block11a52.ENA1
clocken1 => ram_block11a53.ENA1
clocken1 => ram_block11a54.ENA1
clocken1 => ram_block11a55.ENA1
clocken1 => ram_block11a56.ENA1
clocken1 => ram_block11a57.ENA1
clocken1 => ram_block11a58.ENA1
clocken1 => ram_block11a59.ENA1
clocken1 => ram_block11a60.ENA1
clocken1 => ram_block11a61.ENA1
clocken1 => ram_block11a62.ENA1
clocken1 => ram_block11a63.ENA1
clocken1 => ram_block11a64.ENA1
clocken1 => ram_block11a65.ENA1
clocken1 => ram_block11a66.ENA1
clocken1 => ram_block11a67.ENA1
clocken1 => ram_block11a68.ENA1
clocken1 => ram_block11a69.ENA1
clocken1 => ram_block11a70.ENA1
clocken1 => ram_block11a71.ENA1
clocken1 => ram_block11a72.ENA1
clocken1 => ram_block11a73.ENA1
clocken1 => ram_block11a74.ENA1
clocken1 => ram_block11a75.ENA1
clocken1 => ram_block11a76.ENA1
clocken1 => ram_block11a77.ENA1
clocken1 => ram_block11a78.ENA1
clocken1 => ram_block11a79.ENA1
clocken1 => ram_block11a80.ENA1
clocken1 => ram_block11a81.ENA1
clocken1 => ram_block11a82.ENA1
clocken1 => ram_block11a83.ENA1
clocken1 => ram_block11a84.ENA1
clocken1 => ram_block11a85.ENA1
clocken1 => ram_block11a86.ENA1
clocken1 => ram_block11a87.ENA1
clocken1 => ram_block11a88.ENA1
clocken1 => ram_block11a89.ENA1
clocken1 => ram_block11a90.ENA1
clocken1 => ram_block11a91.ENA1
clocken1 => ram_block11a92.ENA1
clocken1 => ram_block11a93.ENA1
clocken1 => ram_block11a94.ENA1
clocken1 => ram_block11a95.ENA1
clocken1 => ram_block11a96.ENA1
clocken1 => ram_block11a97.ENA1
clocken1 => ram_block11a98.ENA1
clocken1 => ram_block11a99.ENA1
clocken1 => ram_block11a100.ENA1
clocken1 => ram_block11a101.ENA1
clocken1 => ram_block11a102.ENA1
clocken1 => ram_block11a103.ENA1
clocken1 => ram_block11a104.ENA1
clocken1 => ram_block11a105.ENA1
clocken1 => ram_block11a106.ENA1
clocken1 => ram_block11a107.ENA1
clocken1 => ram_block11a108.ENA1
clocken1 => ram_block11a109.ENA1
clocken1 => ram_block11a110.ENA1
clocken1 => ram_block11a111.ENA1
clocken1 => ram_block11a112.ENA1
clocken1 => ram_block11a113.ENA1
clocken1 => ram_block11a114.ENA1
clocken1 => ram_block11a115.ENA1
clocken1 => ram_block11a116.ENA1
clocken1 => ram_block11a117.ENA1
clocken1 => ram_block11a118.ENA1
clocken1 => ram_block11a119.ENA1
clocken1 => ram_block11a120.ENA1
clocken1 => ram_block11a121.ENA1
clocken1 => ram_block11a122.ENA1
clocken1 => ram_block11a123.ENA1
clocken1 => ram_block11a124.ENA1
clocken1 => ram_block11a125.ENA1
clocken1 => ram_block11a126.ENA1
clocken1 => ram_block11a127.ENA1
clocken1 => out_address_reg_b[2].ENA
clocken1 => out_address_reg_b[1].ENA
clocken1 => out_address_reg_b[0].ENA
data_a[0] => ram_block11a0.PORTADATAIN
data_a[0] => ram_block11a16.PORTADATAIN
data_a[0] => ram_block11a32.PORTADATAIN
data_a[0] => ram_block11a48.PORTADATAIN
data_a[0] => ram_block11a64.PORTADATAIN
data_a[0] => ram_block11a80.PORTADATAIN
data_a[0] => ram_block11a96.PORTADATAIN
data_a[0] => ram_block11a112.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[1] => ram_block11a17.PORTADATAIN
data_a[1] => ram_block11a33.PORTADATAIN
data_a[1] => ram_block11a49.PORTADATAIN
data_a[1] => ram_block11a65.PORTADATAIN
data_a[1] => ram_block11a81.PORTADATAIN
data_a[1] => ram_block11a97.PORTADATAIN
data_a[1] => ram_block11a113.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[2] => ram_block11a18.PORTADATAIN
data_a[2] => ram_block11a34.PORTADATAIN
data_a[2] => ram_block11a50.PORTADATAIN
data_a[2] => ram_block11a66.PORTADATAIN
data_a[2] => ram_block11a82.PORTADATAIN
data_a[2] => ram_block11a98.PORTADATAIN
data_a[2] => ram_block11a114.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[3] => ram_block11a19.PORTADATAIN
data_a[3] => ram_block11a35.PORTADATAIN
data_a[3] => ram_block11a51.PORTADATAIN
data_a[3] => ram_block11a67.PORTADATAIN
data_a[3] => ram_block11a83.PORTADATAIN
data_a[3] => ram_block11a99.PORTADATAIN
data_a[3] => ram_block11a115.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[4] => ram_block11a20.PORTADATAIN
data_a[4] => ram_block11a36.PORTADATAIN
data_a[4] => ram_block11a52.PORTADATAIN
data_a[4] => ram_block11a68.PORTADATAIN
data_a[4] => ram_block11a84.PORTADATAIN
data_a[4] => ram_block11a100.PORTADATAIN
data_a[4] => ram_block11a116.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[5] => ram_block11a21.PORTADATAIN
data_a[5] => ram_block11a37.PORTADATAIN
data_a[5] => ram_block11a53.PORTADATAIN
data_a[5] => ram_block11a69.PORTADATAIN
data_a[5] => ram_block11a85.PORTADATAIN
data_a[5] => ram_block11a101.PORTADATAIN
data_a[5] => ram_block11a117.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[6] => ram_block11a22.PORTADATAIN
data_a[6] => ram_block11a38.PORTADATAIN
data_a[6] => ram_block11a54.PORTADATAIN
data_a[6] => ram_block11a70.PORTADATAIN
data_a[6] => ram_block11a86.PORTADATAIN
data_a[6] => ram_block11a102.PORTADATAIN
data_a[6] => ram_block11a118.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[7] => ram_block11a23.PORTADATAIN
data_a[7] => ram_block11a39.PORTADATAIN
data_a[7] => ram_block11a55.PORTADATAIN
data_a[7] => ram_block11a71.PORTADATAIN
data_a[7] => ram_block11a87.PORTADATAIN
data_a[7] => ram_block11a103.PORTADATAIN
data_a[7] => ram_block11a119.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[8] => ram_block11a24.PORTADATAIN
data_a[8] => ram_block11a40.PORTADATAIN
data_a[8] => ram_block11a56.PORTADATAIN
data_a[8] => ram_block11a72.PORTADATAIN
data_a[8] => ram_block11a88.PORTADATAIN
data_a[8] => ram_block11a104.PORTADATAIN
data_a[8] => ram_block11a120.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[9] => ram_block11a25.PORTADATAIN
data_a[9] => ram_block11a41.PORTADATAIN
data_a[9] => ram_block11a57.PORTADATAIN
data_a[9] => ram_block11a73.PORTADATAIN
data_a[9] => ram_block11a89.PORTADATAIN
data_a[9] => ram_block11a105.PORTADATAIN
data_a[9] => ram_block11a121.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[10] => ram_block11a26.PORTADATAIN
data_a[10] => ram_block11a42.PORTADATAIN
data_a[10] => ram_block11a58.PORTADATAIN
data_a[10] => ram_block11a74.PORTADATAIN
data_a[10] => ram_block11a90.PORTADATAIN
data_a[10] => ram_block11a106.PORTADATAIN
data_a[10] => ram_block11a122.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[11] => ram_block11a27.PORTADATAIN
data_a[11] => ram_block11a43.PORTADATAIN
data_a[11] => ram_block11a59.PORTADATAIN
data_a[11] => ram_block11a75.PORTADATAIN
data_a[11] => ram_block11a91.PORTADATAIN
data_a[11] => ram_block11a107.PORTADATAIN
data_a[11] => ram_block11a123.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[12] => ram_block11a28.PORTADATAIN
data_a[12] => ram_block11a44.PORTADATAIN
data_a[12] => ram_block11a60.PORTADATAIN
data_a[12] => ram_block11a76.PORTADATAIN
data_a[12] => ram_block11a92.PORTADATAIN
data_a[12] => ram_block11a108.PORTADATAIN
data_a[12] => ram_block11a124.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[13] => ram_block11a29.PORTADATAIN
data_a[13] => ram_block11a45.PORTADATAIN
data_a[13] => ram_block11a61.PORTADATAIN
data_a[13] => ram_block11a77.PORTADATAIN
data_a[13] => ram_block11a93.PORTADATAIN
data_a[13] => ram_block11a109.PORTADATAIN
data_a[13] => ram_block11a125.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[14] => ram_block11a30.PORTADATAIN
data_a[14] => ram_block11a46.PORTADATAIN
data_a[14] => ram_block11a62.PORTADATAIN
data_a[14] => ram_block11a78.PORTADATAIN
data_a[14] => ram_block11a94.PORTADATAIN
data_a[14] => ram_block11a110.PORTADATAIN
data_a[14] => ram_block11a126.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[15] => ram_block11a31.PORTADATAIN
data_a[15] => ram_block11a47.PORTADATAIN
data_a[15] => ram_block11a63.PORTADATAIN
data_a[15] => ram_block11a79.PORTADATAIN
data_a[15] => ram_block11a95.PORTADATAIN
data_a[15] => ram_block11a111.PORTADATAIN
data_a[15] => ram_block11a127.PORTADATAIN
q_b[0] <= mux_1t7:mux13.result[0]
q_b[1] <= mux_1t7:mux13.result[1]
q_b[2] <= mux_1t7:mux13.result[2]
q_b[3] <= mux_1t7:mux13.result[3]
q_b[4] <= mux_1t7:mux13.result[4]
q_b[5] <= mux_1t7:mux13.result[5]
q_b[6] <= mux_1t7:mux13.result[6]
q_b[7] <= mux_1t7:mux13.result[7]
q_b[8] <= mux_1t7:mux13.result[8]
q_b[9] <= mux_1t7:mux13.result[9]
q_b[10] <= mux_1t7:mux13.result[10]
q_b[11] <= mux_1t7:mux13.result[11]
q_b[12] <= mux_1t7:mux13.result[12]
q_b[13] <= mux_1t7:mux13.result[13]
q_b[14] <= mux_1t7:mux13.result[14]
q_b[15] <= mux_1t7:mux13.result[15]
q_b[16] <= mux_1t7:mux13.result[16]
q_b[17] <= mux_1t7:mux13.result[17]
q_b[18] <= mux_1t7:mux13.result[18]
q_b[19] <= mux_1t7:mux13.result[19]
q_b[20] <= mux_1t7:mux13.result[20]
q_b[21] <= mux_1t7:mux13.result[21]
q_b[22] <= mux_1t7:mux13.result[22]
q_b[23] <= mux_1t7:mux13.result[23]
q_b[24] <= mux_1t7:mux13.result[24]
q_b[25] <= mux_1t7:mux13.result[25]
q_b[26] <= mux_1t7:mux13.result[26]
q_b[27] <= mux_1t7:mux13.result[27]
q_b[28] <= mux_1t7:mux13.result[28]
q_b[29] <= mux_1t7:mux13.result[29]
q_b[30] <= mux_1t7:mux13.result[30]
q_b[31] <= mux_1t7:mux13.result[31]
wren_a => decode_417:decode12.enable
wren_a => decode_417:wren_decode_a.enable


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|decode_417:decode12
data[0] => w_anode1733w[1].IN0
data[0] => w_anode1750w[1].IN1
data[0] => w_anode1760w[1].IN0
data[0] => w_anode1770w[1].IN1
data[0] => w_anode1780w[1].IN0
data[0] => w_anode1790w[1].IN1
data[0] => w_anode1800w[1].IN0
data[0] => w_anode1810w[1].IN1
data[1] => w_anode1733w[2].IN0
data[1] => w_anode1750w[2].IN0
data[1] => w_anode1760w[2].IN1
data[1] => w_anode1770w[2].IN1
data[1] => w_anode1780w[2].IN0
data[1] => w_anode1790w[2].IN0
data[1] => w_anode1800w[2].IN1
data[1] => w_anode1810w[2].IN1
data[2] => w_anode1733w[3].IN0
data[2] => w_anode1750w[3].IN0
data[2] => w_anode1760w[3].IN0
data[2] => w_anode1770w[3].IN0
data[2] => w_anode1780w[3].IN1
data[2] => w_anode1790w[3].IN1
data[2] => w_anode1800w[3].IN1
data[2] => w_anode1810w[3].IN1
enable => w_anode1733w[1].IN0
enable => w_anode1750w[1].IN0
enable => w_anode1760w[1].IN0
enable => w_anode1770w[1].IN0
enable => w_anode1780w[1].IN0
enable => w_anode1790w[1].IN0
enable => w_anode1800w[1].IN0
enable => w_anode1810w[1].IN0
eq[0] <= w_anode1733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1750w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1760w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1770w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1780w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1810w[3].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|decode_417:wren_decode_a
data[0] => w_anode1733w[1].IN0
data[0] => w_anode1750w[1].IN1
data[0] => w_anode1760w[1].IN0
data[0] => w_anode1770w[1].IN1
data[0] => w_anode1780w[1].IN0
data[0] => w_anode1790w[1].IN1
data[0] => w_anode1800w[1].IN0
data[0] => w_anode1810w[1].IN1
data[1] => w_anode1733w[2].IN0
data[1] => w_anode1750w[2].IN0
data[1] => w_anode1760w[2].IN1
data[1] => w_anode1770w[2].IN1
data[1] => w_anode1780w[2].IN0
data[1] => w_anode1790w[2].IN0
data[1] => w_anode1800w[2].IN1
data[1] => w_anode1810w[2].IN1
data[2] => w_anode1733w[3].IN0
data[2] => w_anode1750w[3].IN0
data[2] => w_anode1760w[3].IN0
data[2] => w_anode1770w[3].IN0
data[2] => w_anode1780w[3].IN1
data[2] => w_anode1790w[3].IN1
data[2] => w_anode1800w[3].IN1
data[2] => w_anode1810w[3].IN1
enable => w_anode1733w[1].IN0
enable => w_anode1750w[1].IN0
enable => w_anode1760w[1].IN0
enable => w_anode1770w[1].IN0
enable => w_anode1780w[1].IN0
enable => w_anode1790w[1].IN0
enable => w_anode1800w[1].IN0
enable => w_anode1810w[1].IN0
eq[0] <= w_anode1733w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1750w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1760w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1770w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1780w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1790w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1800w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1810w[3].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|altsyncram_7t91:fifo_ram|mux_1t7:mux13
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w16_n0_mux_dataout.IN1
data[17] => l1_w17_n0_mux_dataout.IN1
data[18] => l1_w18_n0_mux_dataout.IN1
data[19] => l1_w19_n0_mux_dataout.IN1
data[20] => l1_w20_n0_mux_dataout.IN1
data[21] => l1_w21_n0_mux_dataout.IN1
data[22] => l1_w22_n0_mux_dataout.IN1
data[23] => l1_w23_n0_mux_dataout.IN1
data[24] => l1_w24_n0_mux_dataout.IN1
data[25] => l1_w25_n0_mux_dataout.IN1
data[26] => l1_w26_n0_mux_dataout.IN1
data[27] => l1_w27_n0_mux_dataout.IN1
data[28] => l1_w28_n0_mux_dataout.IN1
data[29] => l1_w29_n0_mux_dataout.IN1
data[30] => l1_w30_n0_mux_dataout.IN1
data[31] => l1_w31_n0_mux_dataout.IN1
data[32] => l1_w0_n0_mux_dataout.IN1
data[33] => l1_w1_n0_mux_dataout.IN1
data[34] => l1_w2_n0_mux_dataout.IN1
data[35] => l1_w3_n0_mux_dataout.IN1
data[36] => l1_w4_n0_mux_dataout.IN1
data[37] => l1_w5_n0_mux_dataout.IN1
data[38] => l1_w6_n0_mux_dataout.IN1
data[39] => l1_w7_n0_mux_dataout.IN1
data[40] => l1_w8_n0_mux_dataout.IN1
data[41] => l1_w9_n0_mux_dataout.IN1
data[42] => l1_w10_n0_mux_dataout.IN1
data[43] => l1_w11_n0_mux_dataout.IN1
data[44] => l1_w12_n0_mux_dataout.IN1
data[45] => l1_w13_n0_mux_dataout.IN1
data[46] => l1_w14_n0_mux_dataout.IN1
data[47] => l1_w15_n0_mux_dataout.IN1
data[48] => l1_w16_n0_mux_dataout.IN1
data[49] => l1_w17_n0_mux_dataout.IN1
data[50] => l1_w18_n0_mux_dataout.IN1
data[51] => l1_w19_n0_mux_dataout.IN1
data[52] => l1_w20_n0_mux_dataout.IN1
data[53] => l1_w21_n0_mux_dataout.IN1
data[54] => l1_w22_n0_mux_dataout.IN1
data[55] => l1_w23_n0_mux_dataout.IN1
data[56] => l1_w24_n0_mux_dataout.IN1
data[57] => l1_w25_n0_mux_dataout.IN1
data[58] => l1_w26_n0_mux_dataout.IN1
data[59] => l1_w27_n0_mux_dataout.IN1
data[60] => l1_w28_n0_mux_dataout.IN1
data[61] => l1_w29_n0_mux_dataout.IN1
data[62] => l1_w30_n0_mux_dataout.IN1
data[63] => l1_w31_n0_mux_dataout.IN1
data[64] => l1_w0_n1_mux_dataout.IN1
data[65] => l1_w1_n1_mux_dataout.IN1
data[66] => l1_w2_n1_mux_dataout.IN1
data[67] => l1_w3_n1_mux_dataout.IN1
data[68] => l1_w4_n1_mux_dataout.IN1
data[69] => l1_w5_n1_mux_dataout.IN1
data[70] => l1_w6_n1_mux_dataout.IN1
data[71] => l1_w7_n1_mux_dataout.IN1
data[72] => l1_w8_n1_mux_dataout.IN1
data[73] => l1_w9_n1_mux_dataout.IN1
data[74] => l1_w10_n1_mux_dataout.IN1
data[75] => l1_w11_n1_mux_dataout.IN1
data[76] => l1_w12_n1_mux_dataout.IN1
data[77] => l1_w13_n1_mux_dataout.IN1
data[78] => l1_w14_n1_mux_dataout.IN1
data[79] => l1_w15_n1_mux_dataout.IN1
data[80] => l1_w16_n1_mux_dataout.IN1
data[81] => l1_w17_n1_mux_dataout.IN1
data[82] => l1_w18_n1_mux_dataout.IN1
data[83] => l1_w19_n1_mux_dataout.IN1
data[84] => l1_w20_n1_mux_dataout.IN1
data[85] => l1_w21_n1_mux_dataout.IN1
data[86] => l1_w22_n1_mux_dataout.IN1
data[87] => l1_w23_n1_mux_dataout.IN1
data[88] => l1_w24_n1_mux_dataout.IN1
data[89] => l1_w25_n1_mux_dataout.IN1
data[90] => l1_w26_n1_mux_dataout.IN1
data[91] => l1_w27_n1_mux_dataout.IN1
data[92] => l1_w28_n1_mux_dataout.IN1
data[93] => l1_w29_n1_mux_dataout.IN1
data[94] => l1_w30_n1_mux_dataout.IN1
data[95] => l1_w31_n1_mux_dataout.IN1
data[96] => l1_w0_n1_mux_dataout.IN1
data[97] => l1_w1_n1_mux_dataout.IN1
data[98] => l1_w2_n1_mux_dataout.IN1
data[99] => l1_w3_n1_mux_dataout.IN1
data[100] => l1_w4_n1_mux_dataout.IN1
data[101] => l1_w5_n1_mux_dataout.IN1
data[102] => l1_w6_n1_mux_dataout.IN1
data[103] => l1_w7_n1_mux_dataout.IN1
data[104] => l1_w8_n1_mux_dataout.IN1
data[105] => l1_w9_n1_mux_dataout.IN1
data[106] => l1_w10_n1_mux_dataout.IN1
data[107] => l1_w11_n1_mux_dataout.IN1
data[108] => l1_w12_n1_mux_dataout.IN1
data[109] => l1_w13_n1_mux_dataout.IN1
data[110] => l1_w14_n1_mux_dataout.IN1
data[111] => l1_w15_n1_mux_dataout.IN1
data[112] => l1_w16_n1_mux_dataout.IN1
data[113] => l1_w17_n1_mux_dataout.IN1
data[114] => l1_w18_n1_mux_dataout.IN1
data[115] => l1_w19_n1_mux_dataout.IN1
data[116] => l1_w20_n1_mux_dataout.IN1
data[117] => l1_w21_n1_mux_dataout.IN1
data[118] => l1_w22_n1_mux_dataout.IN1
data[119] => l1_w23_n1_mux_dataout.IN1
data[120] => l1_w24_n1_mux_dataout.IN1
data[121] => l1_w25_n1_mux_dataout.IN1
data[122] => l1_w26_n1_mux_dataout.IN1
data[123] => l1_w27_n1_mux_dataout.IN1
data[124] => l1_w28_n1_mux_dataout.IN1
data[125] => l1_w29_n1_mux_dataout.IN1
data[126] => l1_w30_n1_mux_dataout.IN1
data[127] => l1_w31_n1_mux_dataout.IN1
data[128] => l1_w0_n2_mux_dataout.IN1
data[129] => l1_w1_n2_mux_dataout.IN1
data[130] => l1_w2_n2_mux_dataout.IN1
data[131] => l1_w3_n2_mux_dataout.IN1
data[132] => l1_w4_n2_mux_dataout.IN1
data[133] => l1_w5_n2_mux_dataout.IN1
data[134] => l1_w6_n2_mux_dataout.IN1
data[135] => l1_w7_n2_mux_dataout.IN1
data[136] => l1_w8_n2_mux_dataout.IN1
data[137] => l1_w9_n2_mux_dataout.IN1
data[138] => l1_w10_n2_mux_dataout.IN1
data[139] => l1_w11_n2_mux_dataout.IN1
data[140] => l1_w12_n2_mux_dataout.IN1
data[141] => l1_w13_n2_mux_dataout.IN1
data[142] => l1_w14_n2_mux_dataout.IN1
data[143] => l1_w15_n2_mux_dataout.IN1
data[144] => l1_w16_n2_mux_dataout.IN1
data[145] => l1_w17_n2_mux_dataout.IN1
data[146] => l1_w18_n2_mux_dataout.IN1
data[147] => l1_w19_n2_mux_dataout.IN1
data[148] => l1_w20_n2_mux_dataout.IN1
data[149] => l1_w21_n2_mux_dataout.IN1
data[150] => l1_w22_n2_mux_dataout.IN1
data[151] => l1_w23_n2_mux_dataout.IN1
data[152] => l1_w24_n2_mux_dataout.IN1
data[153] => l1_w25_n2_mux_dataout.IN1
data[154] => l1_w26_n2_mux_dataout.IN1
data[155] => l1_w27_n2_mux_dataout.IN1
data[156] => l1_w28_n2_mux_dataout.IN1
data[157] => l1_w29_n2_mux_dataout.IN1
data[158] => l1_w30_n2_mux_dataout.IN1
data[159] => l1_w31_n2_mux_dataout.IN1
data[160] => l1_w0_n2_mux_dataout.IN1
data[161] => l1_w1_n2_mux_dataout.IN1
data[162] => l1_w2_n2_mux_dataout.IN1
data[163] => l1_w3_n2_mux_dataout.IN1
data[164] => l1_w4_n2_mux_dataout.IN1
data[165] => l1_w5_n2_mux_dataout.IN1
data[166] => l1_w6_n2_mux_dataout.IN1
data[167] => l1_w7_n2_mux_dataout.IN1
data[168] => l1_w8_n2_mux_dataout.IN1
data[169] => l1_w9_n2_mux_dataout.IN1
data[170] => l1_w10_n2_mux_dataout.IN1
data[171] => l1_w11_n2_mux_dataout.IN1
data[172] => l1_w12_n2_mux_dataout.IN1
data[173] => l1_w13_n2_mux_dataout.IN1
data[174] => l1_w14_n2_mux_dataout.IN1
data[175] => l1_w15_n2_mux_dataout.IN1
data[176] => l1_w16_n2_mux_dataout.IN1
data[177] => l1_w17_n2_mux_dataout.IN1
data[178] => l1_w18_n2_mux_dataout.IN1
data[179] => l1_w19_n2_mux_dataout.IN1
data[180] => l1_w20_n2_mux_dataout.IN1
data[181] => l1_w21_n2_mux_dataout.IN1
data[182] => l1_w22_n2_mux_dataout.IN1
data[183] => l1_w23_n2_mux_dataout.IN1
data[184] => l1_w24_n2_mux_dataout.IN1
data[185] => l1_w25_n2_mux_dataout.IN1
data[186] => l1_w26_n2_mux_dataout.IN1
data[187] => l1_w27_n2_mux_dataout.IN1
data[188] => l1_w28_n2_mux_dataout.IN1
data[189] => l1_w29_n2_mux_dataout.IN1
data[190] => l1_w30_n2_mux_dataout.IN1
data[191] => l1_w31_n2_mux_dataout.IN1
data[192] => l1_w0_n3_mux_dataout.IN1
data[193] => l1_w1_n3_mux_dataout.IN1
data[194] => l1_w2_n3_mux_dataout.IN1
data[195] => l1_w3_n3_mux_dataout.IN1
data[196] => l1_w4_n3_mux_dataout.IN1
data[197] => l1_w5_n3_mux_dataout.IN1
data[198] => l1_w6_n3_mux_dataout.IN1
data[199] => l1_w7_n3_mux_dataout.IN1
data[200] => l1_w8_n3_mux_dataout.IN1
data[201] => l1_w9_n3_mux_dataout.IN1
data[202] => l1_w10_n3_mux_dataout.IN1
data[203] => l1_w11_n3_mux_dataout.IN1
data[204] => l1_w12_n3_mux_dataout.IN1
data[205] => l1_w13_n3_mux_dataout.IN1
data[206] => l1_w14_n3_mux_dataout.IN1
data[207] => l1_w15_n3_mux_dataout.IN1
data[208] => l1_w16_n3_mux_dataout.IN1
data[209] => l1_w17_n3_mux_dataout.IN1
data[210] => l1_w18_n3_mux_dataout.IN1
data[211] => l1_w19_n3_mux_dataout.IN1
data[212] => l1_w20_n3_mux_dataout.IN1
data[213] => l1_w21_n3_mux_dataout.IN1
data[214] => l1_w22_n3_mux_dataout.IN1
data[215] => l1_w23_n3_mux_dataout.IN1
data[216] => l1_w24_n3_mux_dataout.IN1
data[217] => l1_w25_n3_mux_dataout.IN1
data[218] => l1_w26_n3_mux_dataout.IN1
data[219] => l1_w27_n3_mux_dataout.IN1
data[220] => l1_w28_n3_mux_dataout.IN1
data[221] => l1_w29_n3_mux_dataout.IN1
data[222] => l1_w30_n3_mux_dataout.IN1
data[223] => l1_w31_n3_mux_dataout.IN1
data[224] => l1_w0_n3_mux_dataout.IN1
data[225] => l1_w1_n3_mux_dataout.IN1
data[226] => l1_w2_n3_mux_dataout.IN1
data[227] => l1_w3_n3_mux_dataout.IN1
data[228] => l1_w4_n3_mux_dataout.IN1
data[229] => l1_w5_n3_mux_dataout.IN1
data[230] => l1_w6_n3_mux_dataout.IN1
data[231] => l1_w7_n3_mux_dataout.IN1
data[232] => l1_w8_n3_mux_dataout.IN1
data[233] => l1_w9_n3_mux_dataout.IN1
data[234] => l1_w10_n3_mux_dataout.IN1
data[235] => l1_w11_n3_mux_dataout.IN1
data[236] => l1_w12_n3_mux_dataout.IN1
data[237] => l1_w13_n3_mux_dataout.IN1
data[238] => l1_w14_n3_mux_dataout.IN1
data[239] => l1_w15_n3_mux_dataout.IN1
data[240] => l1_w16_n3_mux_dataout.IN1
data[241] => l1_w17_n3_mux_dataout.IN1
data[242] => l1_w18_n3_mux_dataout.IN1
data[243] => l1_w19_n3_mux_dataout.IN1
data[244] => l1_w20_n3_mux_dataout.IN1
data[245] => l1_w21_n3_mux_dataout.IN1
data[246] => l1_w22_n3_mux_dataout.IN1
data[247] => l1_w23_n3_mux_dataout.IN1
data[248] => l1_w24_n3_mux_dataout.IN1
data[249] => l1_w25_n3_mux_dataout.IN1
data[250] => l1_w26_n3_mux_dataout.IN1
data[251] => l1_w27_n3_mux_dataout.IN1
data[252] => l1_w28_n3_mux_dataout.IN1
data[253] => l1_w29_n3_mux_dataout.IN1
data[254] => l1_w30_n3_mux_dataout.IN1
data[255] => l1_w31_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l3_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l3_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l3_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l3_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= l3_w16_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= l3_w17_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= l3_w18_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= l3_w19_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= l3_w20_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= l3_w21_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= l3_w22_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= l3_w23_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= l3_w24_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= l3_w25_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= l3_w26_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= l3_w27_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= l3_w28_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= l3_w29_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= l3_w30_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= l3_w31_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w16_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w17_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w18_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w19_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w20_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w21_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w22_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w23_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w24_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w25_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w26_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w27_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w28_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w29_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w30_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w31_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w16_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w17_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w18_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w19_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w20_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w21_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w22_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w23_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w24_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w25_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w26_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w27_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w28_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w29_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w30_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w31_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w12_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w13_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w14_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w15_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w16_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w17_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w18_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w19_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w20_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w21_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w22_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w23_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w24_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w25_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w26_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w27_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w28_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w29_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w30_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w31_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_brp
clock => dffe14a[15].CLK
clock => dffe14a[14].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[15].ACLR
clrn => dffe14a[14].ACLR
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
d[14] => dffe14a[14].IN0
d[15] => dffe14a[15].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe14a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe14a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:rs_bwp
clock => dffe14a[15].CLK
clock => dffe14a[14].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[15].ACLR
clrn => dffe14a[14].ACLR
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
d[14] => dffe14a[14].IN0
d[15] => dffe14a[15].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe14a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe14a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp
clock => dffpipe_ve9:dffpipe15.clock
clrn => dffpipe_ve9:dffpipe15.clrn
d[0] => dffpipe_ve9:dffpipe15.d[0]
d[1] => dffpipe_ve9:dffpipe15.d[1]
d[2] => dffpipe_ve9:dffpipe15.d[2]
d[3] => dffpipe_ve9:dffpipe15.d[3]
d[4] => dffpipe_ve9:dffpipe15.d[4]
d[5] => dffpipe_ve9:dffpipe15.d[5]
d[6] => dffpipe_ve9:dffpipe15.d[6]
d[7] => dffpipe_ve9:dffpipe15.d[7]
d[8] => dffpipe_ve9:dffpipe15.d[8]
d[9] => dffpipe_ve9:dffpipe15.d[9]
d[10] => dffpipe_ve9:dffpipe15.d[10]
d[11] => dffpipe_ve9:dffpipe15.d[11]
d[12] => dffpipe_ve9:dffpipe15.d[12]
d[13] => dffpipe_ve9:dffpipe15.d[13]
d[14] => dffpipe_ve9:dffpipe15.d[14]
d[15] => dffpipe_ve9:dffpipe15.d[15]
q[0] <= dffpipe_ve9:dffpipe15.q[0]
q[1] <= dffpipe_ve9:dffpipe15.q[1]
q[2] <= dffpipe_ve9:dffpipe15.q[2]
q[3] <= dffpipe_ve9:dffpipe15.q[3]
q[4] <= dffpipe_ve9:dffpipe15.q[4]
q[5] <= dffpipe_ve9:dffpipe15.q[5]
q[6] <= dffpipe_ve9:dffpipe15.q[6]
q[7] <= dffpipe_ve9:dffpipe15.q[7]
q[8] <= dffpipe_ve9:dffpipe15.q[8]
q[9] <= dffpipe_ve9:dffpipe15.q[9]
q[10] <= dffpipe_ve9:dffpipe15.q[10]
q[11] <= dffpipe_ve9:dffpipe15.q[11]
q[12] <= dffpipe_ve9:dffpipe15.q[12]
q[13] <= dffpipe_ve9:dffpipe15.q[13]
q[14] <= dffpipe_ve9:dffpipe15.q[14]
q[15] <= dffpipe_ve9:dffpipe15.q[15]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_5e8:rs_dgwp|dffpipe_ve9:dffpipe15
clock => dffe16a[15].CLK
clock => dffe16a[14].CLK
clock => dffe16a[13].CLK
clock => dffe16a[12].CLK
clock => dffe16a[11].CLK
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[15].CLK
clock => dffe17a[14].CLK
clock => dffe17a[13].CLK
clock => dffe17a[12].CLK
clock => dffe17a[11].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[15].ACLR
clrn => dffe16a[14].ACLR
clrn => dffe16a[13].ACLR
clrn => dffe16a[12].ACLR
clrn => dffe16a[11].ACLR
clrn => dffe16a[10].ACLR
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[15].ACLR
clrn => dffe17a[14].ACLR
clrn => dffe17a[13].ACLR
clrn => dffe17a[12].ACLR
clrn => dffe17a[11].ACLR
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
d[11] => dffe16a[11].IN0
d[12] => dffe16a[12].IN0
d[13] => dffe16a[13].IN0
d[14] => dffe16a[14].IN0
d[15] => dffe16a[15].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe17a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe17a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe17a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe17a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe17a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_3dc:wraclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_ue9:ws_brp
clock => dffe14a[15].CLK
clock => dffe14a[14].CLK
clock => dffe14a[13].CLK
clock => dffe14a[12].CLK
clock => dffe14a[11].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe14a[15].ACLR
clrn => dffe14a[14].ACLR
clrn => dffe14a[13].ACLR
clrn => dffe14a[12].ACLR
clrn => dffe14a[11].ACLR
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
d[11] => dffe14a[11].IN0
d[12] => dffe14a[12].IN0
d[13] => dffe14a[13].IN0
d[14] => dffe14a[14].IN0
d[15] => dffe14a[15].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe14a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe14a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe14a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe14a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe14a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|dffpipe_0f9:ws_bwp
clock => dffe20a[16].CLK
clock => dffe20a[15].CLK
clock => dffe20a[14].CLK
clock => dffe20a[13].CLK
clock => dffe20a[12].CLK
clock => dffe20a[11].CLK
clock => dffe20a[10].CLK
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe20a[16].ACLR
clrn => dffe20a[15].ACLR
clrn => dffe20a[14].ACLR
clrn => dffe20a[13].ACLR
clrn => dffe20a[12].ACLR
clrn => dffe20a[11].ACLR
clrn => dffe20a[10].ACLR
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
d[9] => dffe20a[9].IN0
d[10] => dffe20a[10].IN0
d[11] => dffe20a[11].IN0
d[12] => dffe20a[12].IN0
d[13] => dffe20a[13].IN0
d[14] => dffe20a[14].IN0
d[15] => dffe20a[15].IN0
d[16] => dffe20a[16].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe20a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe20a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe20a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe20a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe20a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe20a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe20a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe20a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe20a[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffe20a[16].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp
clock => dffpipe_1f9:dffpipe21.clock
clrn => dffpipe_1f9:dffpipe21.clrn
d[0] => dffpipe_1f9:dffpipe21.d[0]
d[1] => dffpipe_1f9:dffpipe21.d[1]
d[2] => dffpipe_1f9:dffpipe21.d[2]
d[3] => dffpipe_1f9:dffpipe21.d[3]
d[4] => dffpipe_1f9:dffpipe21.d[4]
d[5] => dffpipe_1f9:dffpipe21.d[5]
d[6] => dffpipe_1f9:dffpipe21.d[6]
d[7] => dffpipe_1f9:dffpipe21.d[7]
d[8] => dffpipe_1f9:dffpipe21.d[8]
d[9] => dffpipe_1f9:dffpipe21.d[9]
d[10] => dffpipe_1f9:dffpipe21.d[10]
d[11] => dffpipe_1f9:dffpipe21.d[11]
d[12] => dffpipe_1f9:dffpipe21.d[12]
d[13] => dffpipe_1f9:dffpipe21.d[13]
d[14] => dffpipe_1f9:dffpipe21.d[14]
d[15] => dffpipe_1f9:dffpipe21.d[15]
q[0] <= dffpipe_1f9:dffpipe21.q[0]
q[1] <= dffpipe_1f9:dffpipe21.q[1]
q[2] <= dffpipe_1f9:dffpipe21.q[2]
q[3] <= dffpipe_1f9:dffpipe21.q[3]
q[4] <= dffpipe_1f9:dffpipe21.q[4]
q[5] <= dffpipe_1f9:dffpipe21.q[5]
q[6] <= dffpipe_1f9:dffpipe21.q[6]
q[7] <= dffpipe_1f9:dffpipe21.q[7]
q[8] <= dffpipe_1f9:dffpipe21.q[8]
q[9] <= dffpipe_1f9:dffpipe21.q[9]
q[10] <= dffpipe_1f9:dffpipe21.q[10]
q[11] <= dffpipe_1f9:dffpipe21.q[11]
q[12] <= dffpipe_1f9:dffpipe21.q[12]
q[13] <= dffpipe_1f9:dffpipe21.q[13]
q[14] <= dffpipe_1f9:dffpipe21.q[14]
q[15] <= dffpipe_1f9:dffpipe21.q[15]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|alt_synch_pipe_6e8:ws_dgrp|dffpipe_1f9:dffpipe21
clock => dffe22a[15].CLK
clock => dffe22a[14].CLK
clock => dffe22a[13].CLK
clock => dffe22a[12].CLK
clock => dffe22a[11].CLK
clock => dffe22a[10].CLK
clock => dffe22a[9].CLK
clock => dffe22a[8].CLK
clock => dffe22a[7].CLK
clock => dffe22a[6].CLK
clock => dffe22a[5].CLK
clock => dffe22a[4].CLK
clock => dffe22a[3].CLK
clock => dffe22a[2].CLK
clock => dffe22a[1].CLK
clock => dffe22a[0].CLK
clock => dffe23a[15].CLK
clock => dffe23a[14].CLK
clock => dffe23a[13].CLK
clock => dffe23a[12].CLK
clock => dffe23a[11].CLK
clock => dffe23a[10].CLK
clock => dffe23a[9].CLK
clock => dffe23a[8].CLK
clock => dffe23a[7].CLK
clock => dffe23a[6].CLK
clock => dffe23a[5].CLK
clock => dffe23a[4].CLK
clock => dffe23a[3].CLK
clock => dffe23a[2].CLK
clock => dffe23a[1].CLK
clock => dffe23a[0].CLK
clrn => dffe22a[15].ACLR
clrn => dffe22a[14].ACLR
clrn => dffe22a[13].ACLR
clrn => dffe22a[12].ACLR
clrn => dffe22a[11].ACLR
clrn => dffe22a[10].ACLR
clrn => dffe22a[9].ACLR
clrn => dffe22a[8].ACLR
clrn => dffe22a[7].ACLR
clrn => dffe22a[6].ACLR
clrn => dffe22a[5].ACLR
clrn => dffe22a[4].ACLR
clrn => dffe22a[3].ACLR
clrn => dffe22a[2].ACLR
clrn => dffe22a[1].ACLR
clrn => dffe22a[0].ACLR
clrn => dffe23a[15].ACLR
clrn => dffe23a[14].ACLR
clrn => dffe23a[13].ACLR
clrn => dffe23a[12].ACLR
clrn => dffe23a[11].ACLR
clrn => dffe23a[10].ACLR
clrn => dffe23a[9].ACLR
clrn => dffe23a[8].ACLR
clrn => dffe23a[7].ACLR
clrn => dffe23a[6].ACLR
clrn => dffe23a[5].ACLR
clrn => dffe23a[4].ACLR
clrn => dffe23a[3].ACLR
clrn => dffe23a[2].ACLR
clrn => dffe23a[1].ACLR
clrn => dffe23a[0].ACLR
d[0] => dffe22a[0].IN0
d[1] => dffe22a[1].IN0
d[2] => dffe22a[2].IN0
d[3] => dffe22a[3].IN0
d[4] => dffe22a[4].IN0
d[5] => dffe22a[5].IN0
d[6] => dffe22a[6].IN0
d[7] => dffe22a[7].IN0
d[8] => dffe22a[8].IN0
d[9] => dffe22a[9].IN0
d[10] => dffe22a[10].IN0
d[11] => dffe22a[11].IN0
d[12] => dffe22a[12].IN0
d[13] => dffe22a[13].IN0
d[14] => dffe22a[14].IN0
d[15] => dffe22a[15].IN0
q[0] <= dffe23a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe23a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe23a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe23a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe23a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe23a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe23a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe23a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe23a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe23a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe23a[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffe23a[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffe23a[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffe23a[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffe23a[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffe23a[15].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:rdfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cmpr_f06:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
dataa[11] => data_wire[7].IN0
dataa[12] => data_wire[8].IN0
dataa[13] => data_wire[8].IN0
dataa[14] => data_wire[9].IN0
dataa[15] => data_wire[9].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1
datab[11] => data_wire[7].IN1
datab[12] => data_wire[8].IN1
datab[13] => data_wire[8].IN1
datab[14] => data_wire[9].IN1
datab[15] => data_wire[9].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_wr_fifo_32x512:usb_wr_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_uhs1:auto_generated|cntr_nsd:cntr_b
aset => counter_reg_bit0.IN0
clock => counter_reg_bit0.CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_o3q1:auto_generated.aclr
data[0] => dcfifo_o3q1:auto_generated.data[0]
data[1] => dcfifo_o3q1:auto_generated.data[1]
data[2] => dcfifo_o3q1:auto_generated.data[2]
data[3] => dcfifo_o3q1:auto_generated.data[3]
data[4] => dcfifo_o3q1:auto_generated.data[4]
data[5] => dcfifo_o3q1:auto_generated.data[5]
data[6] => dcfifo_o3q1:auto_generated.data[6]
data[7] => dcfifo_o3q1:auto_generated.data[7]
data[8] => dcfifo_o3q1:auto_generated.data[8]
data[9] => dcfifo_o3q1:auto_generated.data[9]
data[10] => dcfifo_o3q1:auto_generated.data[10]
data[11] => dcfifo_o3q1:auto_generated.data[11]
data[12] => dcfifo_o3q1:auto_generated.data[12]
data[13] => dcfifo_o3q1:auto_generated.data[13]
data[14] => dcfifo_o3q1:auto_generated.data[14]
data[15] => dcfifo_o3q1:auto_generated.data[15]
data[16] => dcfifo_o3q1:auto_generated.data[16]
data[17] => dcfifo_o3q1:auto_generated.data[17]
data[18] => dcfifo_o3q1:auto_generated.data[18]
data[19] => dcfifo_o3q1:auto_generated.data[19]
data[20] => dcfifo_o3q1:auto_generated.data[20]
data[21] => dcfifo_o3q1:auto_generated.data[21]
data[22] => dcfifo_o3q1:auto_generated.data[22]
data[23] => dcfifo_o3q1:auto_generated.data[23]
data[24] => dcfifo_o3q1:auto_generated.data[24]
data[25] => dcfifo_o3q1:auto_generated.data[25]
data[26] => dcfifo_o3q1:auto_generated.data[26]
data[27] => dcfifo_o3q1:auto_generated.data[27]
data[28] => dcfifo_o3q1:auto_generated.data[28]
data[29] => dcfifo_o3q1:auto_generated.data[29]
data[30] => dcfifo_o3q1:auto_generated.data[30]
data[31] => dcfifo_o3q1:auto_generated.data[31]
q[0] <= dcfifo_o3q1:auto_generated.q[0]
q[1] <= dcfifo_o3q1:auto_generated.q[1]
q[2] <= dcfifo_o3q1:auto_generated.q[2]
q[3] <= dcfifo_o3q1:auto_generated.q[3]
q[4] <= dcfifo_o3q1:auto_generated.q[4]
q[5] <= dcfifo_o3q1:auto_generated.q[5]
q[6] <= dcfifo_o3q1:auto_generated.q[6]
q[7] <= dcfifo_o3q1:auto_generated.q[7]
q[8] <= dcfifo_o3q1:auto_generated.q[8]
q[9] <= dcfifo_o3q1:auto_generated.q[9]
q[10] <= dcfifo_o3q1:auto_generated.q[10]
q[11] <= dcfifo_o3q1:auto_generated.q[11]
q[12] <= dcfifo_o3q1:auto_generated.q[12]
q[13] <= dcfifo_o3q1:auto_generated.q[13]
q[14] <= dcfifo_o3q1:auto_generated.q[14]
q[15] <= dcfifo_o3q1:auto_generated.q[15]
q[16] <= dcfifo_o3q1:auto_generated.q[16]
q[17] <= dcfifo_o3q1:auto_generated.q[17]
q[18] <= dcfifo_o3q1:auto_generated.q[18]
q[19] <= dcfifo_o3q1:auto_generated.q[19]
q[20] <= dcfifo_o3q1:auto_generated.q[20]
q[21] <= dcfifo_o3q1:auto_generated.q[21]
q[22] <= dcfifo_o3q1:auto_generated.q[22]
q[23] <= dcfifo_o3q1:auto_generated.q[23]
q[24] <= dcfifo_o3q1:auto_generated.q[24]
q[25] <= dcfifo_o3q1:auto_generated.q[25]
q[26] <= dcfifo_o3q1:auto_generated.q[26]
q[27] <= dcfifo_o3q1:auto_generated.q[27]
q[28] <= dcfifo_o3q1:auto_generated.q[28]
q[29] <= dcfifo_o3q1:auto_generated.q[29]
q[30] <= dcfifo_o3q1:auto_generated.q[30]
q[31] <= dcfifo_o3q1:auto_generated.q[31]
rdclk => dcfifo_o3q1:auto_generated.rdclk
rdempty <= dcfifo_o3q1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_o3q1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_o3q1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_o3q1:auto_generated.wrfull
wrreq => dcfifo_o3q1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => delayed_wrptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_aq91:fifo_ram.data_a[0]
data[1] => altsyncram_aq91:fifo_ram.data_a[1]
data[2] => altsyncram_aq91:fifo_ram.data_a[2]
data[3] => altsyncram_aq91:fifo_ram.data_a[3]
data[4] => altsyncram_aq91:fifo_ram.data_a[4]
data[5] => altsyncram_aq91:fifo_ram.data_a[5]
data[6] => altsyncram_aq91:fifo_ram.data_a[6]
data[7] => altsyncram_aq91:fifo_ram.data_a[7]
data[8] => altsyncram_aq91:fifo_ram.data_a[8]
data[9] => altsyncram_aq91:fifo_ram.data_a[9]
data[10] => altsyncram_aq91:fifo_ram.data_a[10]
data[11] => altsyncram_aq91:fifo_ram.data_a[11]
data[12] => altsyncram_aq91:fifo_ram.data_a[12]
data[13] => altsyncram_aq91:fifo_ram.data_a[13]
data[14] => altsyncram_aq91:fifo_ram.data_a[14]
data[15] => altsyncram_aq91:fifo_ram.data_a[15]
data[16] => altsyncram_aq91:fifo_ram.data_a[16]
data[17] => altsyncram_aq91:fifo_ram.data_a[17]
data[18] => altsyncram_aq91:fifo_ram.data_a[18]
data[19] => altsyncram_aq91:fifo_ram.data_a[19]
data[20] => altsyncram_aq91:fifo_ram.data_a[20]
data[21] => altsyncram_aq91:fifo_ram.data_a[21]
data[22] => altsyncram_aq91:fifo_ram.data_a[22]
data[23] => altsyncram_aq91:fifo_ram.data_a[23]
data[24] => altsyncram_aq91:fifo_ram.data_a[24]
data[25] => altsyncram_aq91:fifo_ram.data_a[25]
data[26] => altsyncram_aq91:fifo_ram.data_a[26]
data[27] => altsyncram_aq91:fifo_ram.data_a[27]
data[28] => altsyncram_aq91:fifo_ram.data_a[28]
data[29] => altsyncram_aq91:fifo_ram.data_a[29]
data[30] => altsyncram_aq91:fifo_ram.data_a[30]
data[31] => altsyncram_aq91:fifo_ram.data_a[31]
q[0] <= altsyncram_aq91:fifo_ram.q_b[0]
q[1] <= altsyncram_aq91:fifo_ram.q_b[1]
q[2] <= altsyncram_aq91:fifo_ram.q_b[2]
q[3] <= altsyncram_aq91:fifo_ram.q_b[3]
q[4] <= altsyncram_aq91:fifo_ram.q_b[4]
q[5] <= altsyncram_aq91:fifo_ram.q_b[5]
q[6] <= altsyncram_aq91:fifo_ram.q_b[6]
q[7] <= altsyncram_aq91:fifo_ram.q_b[7]
q[8] <= altsyncram_aq91:fifo_ram.q_b[8]
q[9] <= altsyncram_aq91:fifo_ram.q_b[9]
q[10] <= altsyncram_aq91:fifo_ram.q_b[10]
q[11] <= altsyncram_aq91:fifo_ram.q_b[11]
q[12] <= altsyncram_aq91:fifo_ram.q_b[12]
q[13] <= altsyncram_aq91:fifo_ram.q_b[13]
q[14] <= altsyncram_aq91:fifo_ram.q_b[14]
q[15] <= altsyncram_aq91:fifo_ram.q_b[15]
q[16] <= altsyncram_aq91:fifo_ram.q_b[16]
q[17] <= altsyncram_aq91:fifo_ram.q_b[17]
q[18] <= altsyncram_aq91:fifo_ram.q_b[18]
q[19] <= altsyncram_aq91:fifo_ram.q_b[19]
q[20] <= altsyncram_aq91:fifo_ram.q_b[20]
q[21] <= altsyncram_aq91:fifo_ram.q_b[21]
q[22] <= altsyncram_aq91:fifo_ram.q_b[22]
q[23] <= altsyncram_aq91:fifo_ram.q_b[23]
q[24] <= altsyncram_aq91:fifo_ram.q_b[24]
q[25] <= altsyncram_aq91:fifo_ram.q_b[25]
q[26] <= altsyncram_aq91:fifo_ram.q_b[26]
q[27] <= altsyncram_aq91:fifo_ram.q_b[27]
q[28] <= altsyncram_aq91:fifo_ram.q_b[28]
q[29] <= altsyncram_aq91:fifo_ram.q_b[29]
q[30] <= altsyncram_aq91:fifo_ram.q_b[30]
q[31] <= altsyncram_aq91:fifo_ram.q_b[31]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_aq91:fifo_ram.clock1
rdclk => dffpipe_3dc:rdaclr.clock
rdclk => alt_synch_pipe_vd8:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_aq91:fifo_ram.clock0
wrclk => alt_synch_pipe_0e8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|altsyncram_aq91:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
aclr1 => ram_block11a16.CLR1
aclr1 => ram_block11a17.CLR1
aclr1 => ram_block11a18.CLR1
aclr1 => ram_block11a19.CLR1
aclr1 => ram_block11a20.CLR1
aclr1 => ram_block11a21.CLR1
aclr1 => ram_block11a22.CLR1
aclr1 => ram_block11a23.CLR1
aclr1 => ram_block11a24.CLR1
aclr1 => ram_block11a25.CLR1
aclr1 => ram_block11a26.CLR1
aclr1 => ram_block11a27.CLR1
aclr1 => ram_block11a28.CLR1
aclr1 => ram_block11a29.CLR1
aclr1 => ram_block11a30.CLR1
aclr1 => ram_block11a31.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[0] => ram_block11a16.PORTAADDR
address_a[0] => ram_block11a17.PORTAADDR
address_a[0] => ram_block11a18.PORTAADDR
address_a[0] => ram_block11a19.PORTAADDR
address_a[0] => ram_block11a20.PORTAADDR
address_a[0] => ram_block11a21.PORTAADDR
address_a[0] => ram_block11a22.PORTAADDR
address_a[0] => ram_block11a23.PORTAADDR
address_a[0] => ram_block11a24.PORTAADDR
address_a[0] => ram_block11a25.PORTAADDR
address_a[0] => ram_block11a26.PORTAADDR
address_a[0] => ram_block11a27.PORTAADDR
address_a[0] => ram_block11a28.PORTAADDR
address_a[0] => ram_block11a29.PORTAADDR
address_a[0] => ram_block11a30.PORTAADDR
address_a[0] => ram_block11a31.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[1] => ram_block11a16.PORTAADDR1
address_a[1] => ram_block11a17.PORTAADDR1
address_a[1] => ram_block11a18.PORTAADDR1
address_a[1] => ram_block11a19.PORTAADDR1
address_a[1] => ram_block11a20.PORTAADDR1
address_a[1] => ram_block11a21.PORTAADDR1
address_a[1] => ram_block11a22.PORTAADDR1
address_a[1] => ram_block11a23.PORTAADDR1
address_a[1] => ram_block11a24.PORTAADDR1
address_a[1] => ram_block11a25.PORTAADDR1
address_a[1] => ram_block11a26.PORTAADDR1
address_a[1] => ram_block11a27.PORTAADDR1
address_a[1] => ram_block11a28.PORTAADDR1
address_a[1] => ram_block11a29.PORTAADDR1
address_a[1] => ram_block11a30.PORTAADDR1
address_a[1] => ram_block11a31.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[2] => ram_block11a16.PORTAADDR2
address_a[2] => ram_block11a17.PORTAADDR2
address_a[2] => ram_block11a18.PORTAADDR2
address_a[2] => ram_block11a19.PORTAADDR2
address_a[2] => ram_block11a20.PORTAADDR2
address_a[2] => ram_block11a21.PORTAADDR2
address_a[2] => ram_block11a22.PORTAADDR2
address_a[2] => ram_block11a23.PORTAADDR2
address_a[2] => ram_block11a24.PORTAADDR2
address_a[2] => ram_block11a25.PORTAADDR2
address_a[2] => ram_block11a26.PORTAADDR2
address_a[2] => ram_block11a27.PORTAADDR2
address_a[2] => ram_block11a28.PORTAADDR2
address_a[2] => ram_block11a29.PORTAADDR2
address_a[2] => ram_block11a30.PORTAADDR2
address_a[2] => ram_block11a31.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[3] => ram_block11a16.PORTAADDR3
address_a[3] => ram_block11a17.PORTAADDR3
address_a[3] => ram_block11a18.PORTAADDR3
address_a[3] => ram_block11a19.PORTAADDR3
address_a[3] => ram_block11a20.PORTAADDR3
address_a[3] => ram_block11a21.PORTAADDR3
address_a[3] => ram_block11a22.PORTAADDR3
address_a[3] => ram_block11a23.PORTAADDR3
address_a[3] => ram_block11a24.PORTAADDR3
address_a[3] => ram_block11a25.PORTAADDR3
address_a[3] => ram_block11a26.PORTAADDR3
address_a[3] => ram_block11a27.PORTAADDR3
address_a[3] => ram_block11a28.PORTAADDR3
address_a[3] => ram_block11a29.PORTAADDR3
address_a[3] => ram_block11a30.PORTAADDR3
address_a[3] => ram_block11a31.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[4] => ram_block11a16.PORTAADDR4
address_a[4] => ram_block11a17.PORTAADDR4
address_a[4] => ram_block11a18.PORTAADDR4
address_a[4] => ram_block11a19.PORTAADDR4
address_a[4] => ram_block11a20.PORTAADDR4
address_a[4] => ram_block11a21.PORTAADDR4
address_a[4] => ram_block11a22.PORTAADDR4
address_a[4] => ram_block11a23.PORTAADDR4
address_a[4] => ram_block11a24.PORTAADDR4
address_a[4] => ram_block11a25.PORTAADDR4
address_a[4] => ram_block11a26.PORTAADDR4
address_a[4] => ram_block11a27.PORTAADDR4
address_a[4] => ram_block11a28.PORTAADDR4
address_a[4] => ram_block11a29.PORTAADDR4
address_a[4] => ram_block11a30.PORTAADDR4
address_a[4] => ram_block11a31.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[5] => ram_block11a16.PORTAADDR5
address_a[5] => ram_block11a17.PORTAADDR5
address_a[5] => ram_block11a18.PORTAADDR5
address_a[5] => ram_block11a19.PORTAADDR5
address_a[5] => ram_block11a20.PORTAADDR5
address_a[5] => ram_block11a21.PORTAADDR5
address_a[5] => ram_block11a22.PORTAADDR5
address_a[5] => ram_block11a23.PORTAADDR5
address_a[5] => ram_block11a24.PORTAADDR5
address_a[5] => ram_block11a25.PORTAADDR5
address_a[5] => ram_block11a26.PORTAADDR5
address_a[5] => ram_block11a27.PORTAADDR5
address_a[5] => ram_block11a28.PORTAADDR5
address_a[5] => ram_block11a29.PORTAADDR5
address_a[5] => ram_block11a30.PORTAADDR5
address_a[5] => ram_block11a31.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[6] => ram_block11a16.PORTAADDR6
address_a[6] => ram_block11a17.PORTAADDR6
address_a[6] => ram_block11a18.PORTAADDR6
address_a[6] => ram_block11a19.PORTAADDR6
address_a[6] => ram_block11a20.PORTAADDR6
address_a[6] => ram_block11a21.PORTAADDR6
address_a[6] => ram_block11a22.PORTAADDR6
address_a[6] => ram_block11a23.PORTAADDR6
address_a[6] => ram_block11a24.PORTAADDR6
address_a[6] => ram_block11a25.PORTAADDR6
address_a[6] => ram_block11a26.PORTAADDR6
address_a[6] => ram_block11a27.PORTAADDR6
address_a[6] => ram_block11a28.PORTAADDR6
address_a[6] => ram_block11a29.PORTAADDR6
address_a[6] => ram_block11a30.PORTAADDR6
address_a[6] => ram_block11a31.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[7] => ram_block11a16.PORTAADDR7
address_a[7] => ram_block11a17.PORTAADDR7
address_a[7] => ram_block11a18.PORTAADDR7
address_a[7] => ram_block11a19.PORTAADDR7
address_a[7] => ram_block11a20.PORTAADDR7
address_a[7] => ram_block11a21.PORTAADDR7
address_a[7] => ram_block11a22.PORTAADDR7
address_a[7] => ram_block11a23.PORTAADDR7
address_a[7] => ram_block11a24.PORTAADDR7
address_a[7] => ram_block11a25.PORTAADDR7
address_a[7] => ram_block11a26.PORTAADDR7
address_a[7] => ram_block11a27.PORTAADDR7
address_a[7] => ram_block11a28.PORTAADDR7
address_a[7] => ram_block11a29.PORTAADDR7
address_a[7] => ram_block11a30.PORTAADDR7
address_a[7] => ram_block11a31.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[8] => ram_block11a16.PORTAADDR8
address_a[8] => ram_block11a17.PORTAADDR8
address_a[8] => ram_block11a18.PORTAADDR8
address_a[8] => ram_block11a19.PORTAADDR8
address_a[8] => ram_block11a20.PORTAADDR8
address_a[8] => ram_block11a21.PORTAADDR8
address_a[8] => ram_block11a22.PORTAADDR8
address_a[8] => ram_block11a23.PORTAADDR8
address_a[8] => ram_block11a24.PORTAADDR8
address_a[8] => ram_block11a25.PORTAADDR8
address_a[8] => ram_block11a26.PORTAADDR8
address_a[8] => ram_block11a27.PORTAADDR8
address_a[8] => ram_block11a28.PORTAADDR8
address_a[8] => ram_block11a29.PORTAADDR8
address_a[8] => ram_block11a30.PORTAADDR8
address_a[8] => ram_block11a31.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[0] => ram_block11a16.PORTBADDR
address_b[0] => ram_block11a17.PORTBADDR
address_b[0] => ram_block11a18.PORTBADDR
address_b[0] => ram_block11a19.PORTBADDR
address_b[0] => ram_block11a20.PORTBADDR
address_b[0] => ram_block11a21.PORTBADDR
address_b[0] => ram_block11a22.PORTBADDR
address_b[0] => ram_block11a23.PORTBADDR
address_b[0] => ram_block11a24.PORTBADDR
address_b[0] => ram_block11a25.PORTBADDR
address_b[0] => ram_block11a26.PORTBADDR
address_b[0] => ram_block11a27.PORTBADDR
address_b[0] => ram_block11a28.PORTBADDR
address_b[0] => ram_block11a29.PORTBADDR
address_b[0] => ram_block11a30.PORTBADDR
address_b[0] => ram_block11a31.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[1] => ram_block11a16.PORTBADDR1
address_b[1] => ram_block11a17.PORTBADDR1
address_b[1] => ram_block11a18.PORTBADDR1
address_b[1] => ram_block11a19.PORTBADDR1
address_b[1] => ram_block11a20.PORTBADDR1
address_b[1] => ram_block11a21.PORTBADDR1
address_b[1] => ram_block11a22.PORTBADDR1
address_b[1] => ram_block11a23.PORTBADDR1
address_b[1] => ram_block11a24.PORTBADDR1
address_b[1] => ram_block11a25.PORTBADDR1
address_b[1] => ram_block11a26.PORTBADDR1
address_b[1] => ram_block11a27.PORTBADDR1
address_b[1] => ram_block11a28.PORTBADDR1
address_b[1] => ram_block11a29.PORTBADDR1
address_b[1] => ram_block11a30.PORTBADDR1
address_b[1] => ram_block11a31.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[2] => ram_block11a16.PORTBADDR2
address_b[2] => ram_block11a17.PORTBADDR2
address_b[2] => ram_block11a18.PORTBADDR2
address_b[2] => ram_block11a19.PORTBADDR2
address_b[2] => ram_block11a20.PORTBADDR2
address_b[2] => ram_block11a21.PORTBADDR2
address_b[2] => ram_block11a22.PORTBADDR2
address_b[2] => ram_block11a23.PORTBADDR2
address_b[2] => ram_block11a24.PORTBADDR2
address_b[2] => ram_block11a25.PORTBADDR2
address_b[2] => ram_block11a26.PORTBADDR2
address_b[2] => ram_block11a27.PORTBADDR2
address_b[2] => ram_block11a28.PORTBADDR2
address_b[2] => ram_block11a29.PORTBADDR2
address_b[2] => ram_block11a30.PORTBADDR2
address_b[2] => ram_block11a31.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[3] => ram_block11a16.PORTBADDR3
address_b[3] => ram_block11a17.PORTBADDR3
address_b[3] => ram_block11a18.PORTBADDR3
address_b[3] => ram_block11a19.PORTBADDR3
address_b[3] => ram_block11a20.PORTBADDR3
address_b[3] => ram_block11a21.PORTBADDR3
address_b[3] => ram_block11a22.PORTBADDR3
address_b[3] => ram_block11a23.PORTBADDR3
address_b[3] => ram_block11a24.PORTBADDR3
address_b[3] => ram_block11a25.PORTBADDR3
address_b[3] => ram_block11a26.PORTBADDR3
address_b[3] => ram_block11a27.PORTBADDR3
address_b[3] => ram_block11a28.PORTBADDR3
address_b[3] => ram_block11a29.PORTBADDR3
address_b[3] => ram_block11a30.PORTBADDR3
address_b[3] => ram_block11a31.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[4] => ram_block11a16.PORTBADDR4
address_b[4] => ram_block11a17.PORTBADDR4
address_b[4] => ram_block11a18.PORTBADDR4
address_b[4] => ram_block11a19.PORTBADDR4
address_b[4] => ram_block11a20.PORTBADDR4
address_b[4] => ram_block11a21.PORTBADDR4
address_b[4] => ram_block11a22.PORTBADDR4
address_b[4] => ram_block11a23.PORTBADDR4
address_b[4] => ram_block11a24.PORTBADDR4
address_b[4] => ram_block11a25.PORTBADDR4
address_b[4] => ram_block11a26.PORTBADDR4
address_b[4] => ram_block11a27.PORTBADDR4
address_b[4] => ram_block11a28.PORTBADDR4
address_b[4] => ram_block11a29.PORTBADDR4
address_b[4] => ram_block11a30.PORTBADDR4
address_b[4] => ram_block11a31.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[5] => ram_block11a16.PORTBADDR5
address_b[5] => ram_block11a17.PORTBADDR5
address_b[5] => ram_block11a18.PORTBADDR5
address_b[5] => ram_block11a19.PORTBADDR5
address_b[5] => ram_block11a20.PORTBADDR5
address_b[5] => ram_block11a21.PORTBADDR5
address_b[5] => ram_block11a22.PORTBADDR5
address_b[5] => ram_block11a23.PORTBADDR5
address_b[5] => ram_block11a24.PORTBADDR5
address_b[5] => ram_block11a25.PORTBADDR5
address_b[5] => ram_block11a26.PORTBADDR5
address_b[5] => ram_block11a27.PORTBADDR5
address_b[5] => ram_block11a28.PORTBADDR5
address_b[5] => ram_block11a29.PORTBADDR5
address_b[5] => ram_block11a30.PORTBADDR5
address_b[5] => ram_block11a31.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[6] => ram_block11a16.PORTBADDR6
address_b[6] => ram_block11a17.PORTBADDR6
address_b[6] => ram_block11a18.PORTBADDR6
address_b[6] => ram_block11a19.PORTBADDR6
address_b[6] => ram_block11a20.PORTBADDR6
address_b[6] => ram_block11a21.PORTBADDR6
address_b[6] => ram_block11a22.PORTBADDR6
address_b[6] => ram_block11a23.PORTBADDR6
address_b[6] => ram_block11a24.PORTBADDR6
address_b[6] => ram_block11a25.PORTBADDR6
address_b[6] => ram_block11a26.PORTBADDR6
address_b[6] => ram_block11a27.PORTBADDR6
address_b[6] => ram_block11a28.PORTBADDR6
address_b[6] => ram_block11a29.PORTBADDR6
address_b[6] => ram_block11a30.PORTBADDR6
address_b[6] => ram_block11a31.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[7] => ram_block11a16.PORTBADDR7
address_b[7] => ram_block11a17.PORTBADDR7
address_b[7] => ram_block11a18.PORTBADDR7
address_b[7] => ram_block11a19.PORTBADDR7
address_b[7] => ram_block11a20.PORTBADDR7
address_b[7] => ram_block11a21.PORTBADDR7
address_b[7] => ram_block11a22.PORTBADDR7
address_b[7] => ram_block11a23.PORTBADDR7
address_b[7] => ram_block11a24.PORTBADDR7
address_b[7] => ram_block11a25.PORTBADDR7
address_b[7] => ram_block11a26.PORTBADDR7
address_b[7] => ram_block11a27.PORTBADDR7
address_b[7] => ram_block11a28.PORTBADDR7
address_b[7] => ram_block11a29.PORTBADDR7
address_b[7] => ram_block11a30.PORTBADDR7
address_b[7] => ram_block11a31.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[8] => ram_block11a16.PORTBADDR8
address_b[8] => ram_block11a17.PORTBADDR8
address_b[8] => ram_block11a18.PORTBADDR8
address_b[8] => ram_block11a19.PORTBADDR8
address_b[8] => ram_block11a20.PORTBADDR8
address_b[8] => ram_block11a21.PORTBADDR8
address_b[8] => ram_block11a22.PORTBADDR8
address_b[8] => ram_block11a23.PORTBADDR8
address_b[8] => ram_block11a24.PORTBADDR8
address_b[8] => ram_block11a25.PORTBADDR8
address_b[8] => ram_block11a26.PORTBADDR8
address_b[8] => ram_block11a27.PORTBADDR8
address_b[8] => ram_block11a28.PORTBADDR8
address_b[8] => ram_block11a29.PORTBADDR8
address_b[8] => ram_block11a30.PORTBADDR8
address_b[8] => ram_block11a31.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
addressstall_b => ram_block11a16.PORTBADDRSTALL
addressstall_b => ram_block11a17.PORTBADDRSTALL
addressstall_b => ram_block11a18.PORTBADDRSTALL
addressstall_b => ram_block11a19.PORTBADDRSTALL
addressstall_b => ram_block11a20.PORTBADDRSTALL
addressstall_b => ram_block11a21.PORTBADDRSTALL
addressstall_b => ram_block11a22.PORTBADDRSTALL
addressstall_b => ram_block11a23.PORTBADDRSTALL
addressstall_b => ram_block11a24.PORTBADDRSTALL
addressstall_b => ram_block11a25.PORTBADDRSTALL
addressstall_b => ram_block11a26.PORTBADDRSTALL
addressstall_b => ram_block11a27.PORTBADDRSTALL
addressstall_b => ram_block11a28.PORTBADDRSTALL
addressstall_b => ram_block11a29.PORTBADDRSTALL
addressstall_b => ram_block11a30.PORTBADDRSTALL
addressstall_b => ram_block11a31.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock0 => ram_block11a16.CLK0
clock0 => ram_block11a17.CLK0
clock0 => ram_block11a18.CLK0
clock0 => ram_block11a19.CLK0
clock0 => ram_block11a20.CLK0
clock0 => ram_block11a21.CLK0
clock0 => ram_block11a22.CLK0
clock0 => ram_block11a23.CLK0
clock0 => ram_block11a24.CLK0
clock0 => ram_block11a25.CLK0
clock0 => ram_block11a26.CLK0
clock0 => ram_block11a27.CLK0
clock0 => ram_block11a28.CLK0
clock0 => ram_block11a29.CLK0
clock0 => ram_block11a30.CLK0
clock0 => ram_block11a31.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clock1 => ram_block11a16.CLK1
clock1 => ram_block11a17.CLK1
clock1 => ram_block11a18.CLK1
clock1 => ram_block11a19.CLK1
clock1 => ram_block11a20.CLK1
clock1 => ram_block11a21.CLK1
clock1 => ram_block11a22.CLK1
clock1 => ram_block11a23.CLK1
clock1 => ram_block11a24.CLK1
clock1 => ram_block11a25.CLK1
clock1 => ram_block11a26.CLK1
clock1 => ram_block11a27.CLK1
clock1 => ram_block11a28.CLK1
clock1 => ram_block11a29.CLK1
clock1 => ram_block11a30.CLK1
clock1 => ram_block11a31.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
clocken1 => ram_block11a16.ENA1
clocken1 => ram_block11a17.ENA1
clocken1 => ram_block11a18.ENA1
clocken1 => ram_block11a19.ENA1
clocken1 => ram_block11a20.ENA1
clocken1 => ram_block11a21.ENA1
clocken1 => ram_block11a22.ENA1
clocken1 => ram_block11a23.ENA1
clocken1 => ram_block11a24.ENA1
clocken1 => ram_block11a25.ENA1
clocken1 => ram_block11a26.ENA1
clocken1 => ram_block11a27.ENA1
clocken1 => ram_block11a28.ENA1
clocken1 => ram_block11a29.ENA1
clocken1 => ram_block11a30.ENA1
clocken1 => ram_block11a31.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a16.PORTADATAIN
data_a[17] => ram_block11a17.PORTADATAIN
data_a[18] => ram_block11a18.PORTADATAIN
data_a[19] => ram_block11a19.PORTADATAIN
data_a[20] => ram_block11a20.PORTADATAIN
data_a[21] => ram_block11a21.PORTADATAIN
data_a[22] => ram_block11a22.PORTADATAIN
data_a[23] => ram_block11a23.PORTADATAIN
data_a[24] => ram_block11a24.PORTADATAIN
data_a[25] => ram_block11a25.PORTADATAIN
data_a[26] => ram_block11a26.PORTADATAIN
data_a[27] => ram_block11a27.PORTADATAIN
data_a[28] => ram_block11a28.PORTADATAIN
data_a[29] => ram_block11a29.PORTADATAIN
data_a[30] => ram_block11a30.PORTADATAIN
data_a[31] => ram_block11a31.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a16.PORTBDATAOUT
q_b[17] <= ram_block11a17.PORTBDATAOUT
q_b[18] <= ram_block11a18.PORTBDATAOUT
q_b[19] <= ram_block11a19.PORTBDATAOUT
q_b[20] <= ram_block11a20.PORTBDATAOUT
q_b[21] <= ram_block11a21.PORTBDATAOUT
q_b[22] <= ram_block11a22.PORTBDATAOUT
q_b[23] <= ram_block11a23.PORTBDATAOUT
q_b[24] <= ram_block11a24.PORTBDATAOUT
q_b[25] <= ram_block11a25.PORTBDATAOUT
q_b[26] <= ram_block11a26.PORTBDATAOUT
q_b[27] <= ram_block11a27.PORTBDATAOUT
q_b[28] <= ram_block11a28.PORTBDATAOUT
q_b[29] <= ram_block11a29.PORTBDATAOUT
q_b[30] <= ram_block11a30.PORTBDATAOUT
q_b[31] <= ram_block11a31.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0
wren_a => ram_block11a16.PORTAWE
wren_a => ram_block11a16.ENA0
wren_a => ram_block11a17.PORTAWE
wren_a => ram_block11a17.ENA0
wren_a => ram_block11a18.PORTAWE
wren_a => ram_block11a18.ENA0
wren_a => ram_block11a19.PORTAWE
wren_a => ram_block11a19.ENA0
wren_a => ram_block11a20.PORTAWE
wren_a => ram_block11a20.ENA0
wren_a => ram_block11a21.PORTAWE
wren_a => ram_block11a21.ENA0
wren_a => ram_block11a22.PORTAWE
wren_a => ram_block11a22.ENA0
wren_a => ram_block11a23.PORTAWE
wren_a => ram_block11a23.ENA0
wren_a => ram_block11a24.PORTAWE
wren_a => ram_block11a24.ENA0
wren_a => ram_block11a25.PORTAWE
wren_a => ram_block11a25.ENA0
wren_a => ram_block11a26.PORTAWE
wren_a => ram_block11a26.ENA0
wren_a => ram_block11a27.PORTAWE
wren_a => ram_block11a27.ENA0
wren_a => ram_block11a28.PORTAWE
wren_a => ram_block11a28.ENA0
wren_a => ram_block11a29.PORTAWE
wren_a => ram_block11a29.ENA0
wren_a => ram_block11a30.PORTAWE
wren_a => ram_block11a30.ENA0
wren_a => ram_block11a31.PORTAWE
wren_a => ram_block11a31.ENA0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|dffpipe_3dc:rdaclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp
clock => dffpipe_pe9:dffpipe12.clock
clrn => dffpipe_pe9:dffpipe12.clrn
d[0] => dffpipe_pe9:dffpipe12.d[0]
d[1] => dffpipe_pe9:dffpipe12.d[1]
d[2] => dffpipe_pe9:dffpipe12.d[2]
d[3] => dffpipe_pe9:dffpipe12.d[3]
d[4] => dffpipe_pe9:dffpipe12.d[4]
d[5] => dffpipe_pe9:dffpipe12.d[5]
d[6] => dffpipe_pe9:dffpipe12.d[6]
d[7] => dffpipe_pe9:dffpipe12.d[7]
d[8] => dffpipe_pe9:dffpipe12.d[8]
d[9] => dffpipe_pe9:dffpipe12.d[9]
q[0] <= dffpipe_pe9:dffpipe12.q[0]
q[1] <= dffpipe_pe9:dffpipe12.q[1]
q[2] <= dffpipe_pe9:dffpipe12.q[2]
q[3] <= dffpipe_pe9:dffpipe12.q[3]
q[4] <= dffpipe_pe9:dffpipe12.q[4]
q[5] <= dffpipe_pe9:dffpipe12.q[5]
q[6] <= dffpipe_pe9:dffpipe12.q[6]
q[7] <= dffpipe_pe9:dffpipe12.q[7]
q[8] <= dffpipe_pe9:dffpipe12.q[8]
q[9] <= dffpipe_pe9:dffpipe12.q[9]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_pe9:dffpipe12
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[9].ACLR
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp
clock => dffpipe_qe9:dffpipe15.clock
clrn => dffpipe_qe9:dffpipe15.clrn
d[0] => dffpipe_qe9:dffpipe15.d[0]
d[1] => dffpipe_qe9:dffpipe15.d[1]
d[2] => dffpipe_qe9:dffpipe15.d[2]
d[3] => dffpipe_qe9:dffpipe15.d[3]
d[4] => dffpipe_qe9:dffpipe15.d[4]
d[5] => dffpipe_qe9:dffpipe15.d[5]
d[6] => dffpipe_qe9:dffpipe15.d[6]
d[7] => dffpipe_qe9:dffpipe15.d[7]
d[8] => dffpipe_qe9:dffpipe15.d[8]
d[9] => dffpipe_qe9:dffpipe15.d[9]
q[0] <= dffpipe_qe9:dffpipe15.q[0]
q[1] <= dffpipe_qe9:dffpipe15.q[1]
q[2] <= dffpipe_qe9:dffpipe15.q[2]
q[3] <= dffpipe_qe9:dffpipe15.q[3]
q[4] <= dffpipe_qe9:dffpipe15.q[4]
q[5] <= dffpipe_qe9:dffpipe15.q[5]
q[6] <= dffpipe_qe9:dffpipe15.q[6]
q[7] <= dffpipe_qe9:dffpipe15.q[7]
q[8] <= dffpipe_qe9:dffpipe15.q[8]
q[9] <= dffpipe_qe9:dffpipe15.q[9]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_qe9:dffpipe15
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[9].ACLR
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_gpif_ctrl:usb_gpif_ctrl_inst|usb_rd_fifo_32x512:usb_rd_fifo_inst|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_o3q1:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst
I_sys_clk => I_sys_clk.IN4
I_usb_clk => ~NO_FANOUT~
I_sys_rst => I_sys_rst.IN1
I_usb_rst => I_usb_rst.IN1
I_usb_uart_tx_req => I_usb_uart_tx_req.IN1
I_usb_uart_tx_data[0] => I_usb_uart_tx_data[0].IN1
I_usb_uart_tx_data[1] => I_usb_uart_tx_data[1].IN1
I_usb_uart_tx_data[2] => I_usb_uart_tx_data[2].IN1
I_usb_uart_tx_data[3] => I_usb_uart_tx_data[3].IN1
I_usb_uart_tx_data[4] => I_usb_uart_tx_data[4].IN1
I_usb_uart_tx_data[5] => I_usb_uart_tx_data[5].IN1
I_usb_uart_tx_data[6] => I_usb_uart_tx_data[6].IN1
I_usb_uart_tx_data[7] => I_usb_uart_tx_data[7].IN1
O_usb_uart_tx_full <= uart_fifo_64x128:uart_tx_fifo_inst.wrfull
I_usb_uart_rx_req => I_usb_uart_rx_req.IN1
O_usb_uart_rx_data[0] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[1] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[2] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[3] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[4] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[5] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[6] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_data[7] <= uart_fifo_64x128:uart_rx_fifo_inst.q
O_usb_uart_rx_empty <= uart_fifo_64x128:uart_rx_fifo_inst.rdempty
O_usb_uart_txd <= R_txd.DB_MAX_OUTPUT_PORT_TYPE
I_usb_uart_rxd => R_rxd_d0.DATAIN


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_t0q1:auto_generated.data[0]
data[1] => dcfifo_t0q1:auto_generated.data[1]
data[2] => dcfifo_t0q1:auto_generated.data[2]
data[3] => dcfifo_t0q1:auto_generated.data[3]
data[4] => dcfifo_t0q1:auto_generated.data[4]
data[5] => dcfifo_t0q1:auto_generated.data[5]
data[6] => dcfifo_t0q1:auto_generated.data[6]
data[7] => dcfifo_t0q1:auto_generated.data[7]
q[0] <= dcfifo_t0q1:auto_generated.q[0]
q[1] <= dcfifo_t0q1:auto_generated.q[1]
q[2] <= dcfifo_t0q1:auto_generated.q[2]
q[3] <= dcfifo_t0q1:auto_generated.q[3]
q[4] <= dcfifo_t0q1:auto_generated.q[4]
q[5] <= dcfifo_t0q1:auto_generated.q[5]
q[6] <= dcfifo_t0q1:auto_generated.q[6]
q[7] <= dcfifo_t0q1:auto_generated.q[7]
rdclk => dcfifo_t0q1:auto_generated.rdclk
rdreq => dcfifo_t0q1:auto_generated.rdreq
wrclk => dcfifo_t0q1:auto_generated.wrclk
wrreq => dcfifo_t0q1:auto_generated.wrreq
aclr => dcfifo_t0q1:auto_generated.aclr
rdempty <= dcfifo_t0q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_t0q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated
aclr => a_graycounter_eu6:rdptr_g1p.aclr
aclr => altsyncram_cn91:fifo_ram.aclr1
aclr => rdptr_g[7].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_cn91:fifo_ram.data_a[0]
data[1] => altsyncram_cn91:fifo_ram.data_a[1]
data[2] => altsyncram_cn91:fifo_ram.data_a[2]
data[3] => altsyncram_cn91:fifo_ram.data_a[3]
data[4] => altsyncram_cn91:fifo_ram.data_a[4]
data[5] => altsyncram_cn91:fifo_ram.data_a[5]
data[6] => altsyncram_cn91:fifo_ram.data_a[6]
data[7] => altsyncram_cn91:fifo_ram.data_a[7]
q[0] <= altsyncram_cn91:fifo_ram.q_b[0]
q[1] <= altsyncram_cn91:fifo_ram.q_b[1]
q[2] <= altsyncram_cn91:fifo_ram.q_b[2]
q[3] <= altsyncram_cn91:fifo_ram.q_b[3]
q[4] <= altsyncram_cn91:fifo_ram.q_b[4]
q[5] <= altsyncram_cn91:fifo_ram.q_b[5]
q[6] <= altsyncram_cn91:fifo_ram.q_b[6]
q[7] <= altsyncram_cn91:fifo_ram.q_b[7]
rdclk => a_graycounter_eu6:rdptr_g1p.clock
rdclk => altsyncram_cn91:fifo_ram.clock1
rdclk => alt_synch_pipe_mc8:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_acc:wrptr_g1p.clock
wrclk => altsyncram_cn91:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_nc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
clock => dffpipe_gd9:dffpipe12.clock
clrn => dffpipe_gd9:dffpipe12.clrn
d[0] => dffpipe_gd9:dffpipe12.d[0]
d[1] => dffpipe_gd9:dffpipe12.d[1]
d[2] => dffpipe_gd9:dffpipe12.d[2]
d[3] => dffpipe_gd9:dffpipe12.d[3]
d[4] => dffpipe_gd9:dffpipe12.d[4]
d[5] => dffpipe_gd9:dffpipe12.d[5]
d[6] => dffpipe_gd9:dffpipe12.d[6]
d[7] => dffpipe_gd9:dffpipe12.d[7]
q[0] <= dffpipe_gd9:dffpipe12.q[0]
q[1] <= dffpipe_gd9:dffpipe12.q[1]
q[2] <= dffpipe_gd9:dffpipe12.q[2]
q[3] <= dffpipe_gd9:dffpipe12.q[3]
q[4] <= dffpipe_gd9:dffpipe12.q[4]
q[5] <= dffpipe_gd9:dffpipe12.q[5]
q[6] <= dffpipe_gd9:dffpipe12.q[6]
q[7] <= dffpipe_gd9:dffpipe12.q[7]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
clock => dffpipe_hd9:dffpipe15.clock
clrn => dffpipe_hd9:dffpipe15.clrn
d[0] => dffpipe_hd9:dffpipe15.d[0]
d[1] => dffpipe_hd9:dffpipe15.d[1]
d[2] => dffpipe_hd9:dffpipe15.d[2]
d[3] => dffpipe_hd9:dffpipe15.d[3]
d[4] => dffpipe_hd9:dffpipe15.d[4]
d[5] => dffpipe_hd9:dffpipe15.d[5]
d[6] => dffpipe_hd9:dffpipe15.d[6]
d[7] => dffpipe_hd9:dffpipe15.d[7]
q[0] <= dffpipe_hd9:dffpipe15.q[0]
q[1] <= dffpipe_hd9:dffpipe15.q[1]
q[2] <= dffpipe_hd9:dffpipe15.q[2]
q[3] <= dffpipe_hd9:dffpipe15.q[3]
q[4] <= dffpipe_hd9:dffpipe15.q[4]
q[5] <= dffpipe_hd9:dffpipe15.q[5]
q[6] <= dffpipe_hd9:dffpipe15.q[6]
q[7] <= dffpipe_hd9:dffpipe15.q[7]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_tx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component
data[0] => dcfifo_t0q1:auto_generated.data[0]
data[1] => dcfifo_t0q1:auto_generated.data[1]
data[2] => dcfifo_t0q1:auto_generated.data[2]
data[3] => dcfifo_t0q1:auto_generated.data[3]
data[4] => dcfifo_t0q1:auto_generated.data[4]
data[5] => dcfifo_t0q1:auto_generated.data[5]
data[6] => dcfifo_t0q1:auto_generated.data[6]
data[7] => dcfifo_t0q1:auto_generated.data[7]
q[0] <= dcfifo_t0q1:auto_generated.q[0]
q[1] <= dcfifo_t0q1:auto_generated.q[1]
q[2] <= dcfifo_t0q1:auto_generated.q[2]
q[3] <= dcfifo_t0q1:auto_generated.q[3]
q[4] <= dcfifo_t0q1:auto_generated.q[4]
q[5] <= dcfifo_t0q1:auto_generated.q[5]
q[6] <= dcfifo_t0q1:auto_generated.q[6]
q[7] <= dcfifo_t0q1:auto_generated.q[7]
rdclk => dcfifo_t0q1:auto_generated.rdclk
rdreq => dcfifo_t0q1:auto_generated.rdreq
wrclk => dcfifo_t0q1:auto_generated.wrclk
wrreq => dcfifo_t0q1:auto_generated.wrreq
aclr => dcfifo_t0q1:auto_generated.aclr
rdempty <= dcfifo_t0q1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_t0q1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated
aclr => a_graycounter_eu6:rdptr_g1p.aclr
aclr => altsyncram_cn91:fifo_ram.aclr1
aclr => rdptr_g[7].IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_cn91:fifo_ram.data_a[0]
data[1] => altsyncram_cn91:fifo_ram.data_a[1]
data[2] => altsyncram_cn91:fifo_ram.data_a[2]
data[3] => altsyncram_cn91:fifo_ram.data_a[3]
data[4] => altsyncram_cn91:fifo_ram.data_a[4]
data[5] => altsyncram_cn91:fifo_ram.data_a[5]
data[6] => altsyncram_cn91:fifo_ram.data_a[6]
data[7] => altsyncram_cn91:fifo_ram.data_a[7]
q[0] <= altsyncram_cn91:fifo_ram.q_b[0]
q[1] <= altsyncram_cn91:fifo_ram.q_b[1]
q[2] <= altsyncram_cn91:fifo_ram.q_b[2]
q[3] <= altsyncram_cn91:fifo_ram.q_b[3]
q[4] <= altsyncram_cn91:fifo_ram.q_b[4]
q[5] <= altsyncram_cn91:fifo_ram.q_b[5]
q[6] <= altsyncram_cn91:fifo_ram.q_b[6]
q[7] <= altsyncram_cn91:fifo_ram.q_b[7]
rdclk => a_graycounter_eu6:rdptr_g1p.clock
rdclk => altsyncram_cn91:fifo_ram.clock1
rdclk => alt_synch_pipe_mc8:rs_dgwp.clock
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_acc:wrptr_g1p.clock
wrclk => altsyncram_cn91:fifo_ram.clock0
wrclk => dffpipe_3dc:wraclr.clock
wrclk => alt_synch_pipe_nc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_eu6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|a_graycounter_acc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|altsyncram_cn91:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp
clock => dffpipe_gd9:dffpipe12.clock
clrn => dffpipe_gd9:dffpipe12.clrn
d[0] => dffpipe_gd9:dffpipe12.d[0]
d[1] => dffpipe_gd9:dffpipe12.d[1]
d[2] => dffpipe_gd9:dffpipe12.d[2]
d[3] => dffpipe_gd9:dffpipe12.d[3]
d[4] => dffpipe_gd9:dffpipe12.d[4]
d[5] => dffpipe_gd9:dffpipe12.d[5]
d[6] => dffpipe_gd9:dffpipe12.d[6]
d[7] => dffpipe_gd9:dffpipe12.d[7]
q[0] <= dffpipe_gd9:dffpipe12.q[0]
q[1] <= dffpipe_gd9:dffpipe12.q[1]
q[2] <= dffpipe_gd9:dffpipe12.q[2]
q[3] <= dffpipe_gd9:dffpipe12.q[3]
q[4] <= dffpipe_gd9:dffpipe12.q[4]
q[5] <= dffpipe_gd9:dffpipe12.q[5]
q[6] <= dffpipe_gd9:dffpipe12.q[6]
q[7] <= dffpipe_gd9:dffpipe12.q[7]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_gd9:dffpipe12
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|dffpipe_3dc:wraclr
clock => dffe18a[0].CLK
clock => dffe19a[0].CLK
clrn => dffe18a[0].ACLR
clrn => dffe19a[0].ACLR
d[0] => dffe18a[0].IN0
q[0] <= dffe19a[0].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp
clock => dffpipe_hd9:dffpipe15.clock
clrn => dffpipe_hd9:dffpipe15.clrn
d[0] => dffpipe_hd9:dffpipe15.d[0]
d[1] => dffpipe_hd9:dffpipe15.d[1]
d[2] => dffpipe_hd9:dffpipe15.d[2]
d[3] => dffpipe_hd9:dffpipe15.d[3]
d[4] => dffpipe_hd9:dffpipe15.d[4]
d[5] => dffpipe_hd9:dffpipe15.d[5]
d[6] => dffpipe_hd9:dffpipe15.d[6]
d[7] => dffpipe_hd9:dffpipe15.d[7]
q[0] <= dffpipe_hd9:dffpipe15.q[0]
q[1] <= dffpipe_hd9:dffpipe15.q[1]
q[2] <= dffpipe_hd9:dffpipe15.q[2]
q[3] <= dffpipe_hd9:dffpipe15.q[3]
q[4] <= dffpipe_hd9:dffpipe15.q[4]
q[5] <= dffpipe_hd9:dffpipe15.q[5]
q[6] <= dffpipe_hd9:dffpipe15.q[6]
q[7] <= dffpipe_hd9:dffpipe15.q[7]


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_hd9:dffpipe15
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|HUCB2P0_TOP|usb_top:U33_usbcore|usb_uart:usb_uart_inst|uart_fifo_64x128:uart_rx_fifo_inst|dcfifo:dcfifo_component|dcfifo_t0q1:auto_generated|cmpr_0v5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
dataa[7] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1
datab[7] => data_wire[3].IN1


|HUCB2P0_TOP|register_ctrl_top:U44_register_ctrl_top
I_sys_clk => R_motor_start.CLK
I_sys_clk => R_usb_dir.CLK
I_sys_clk => R_tx_data[0].CLK
I_sys_clk => R_tx_data[1].CLK
I_sys_clk => R_tx_data[2].CLK
I_sys_clk => R_tx_data[3].CLK
I_sys_clk => R_tx_data[4].CLK
I_sys_clk => R_tx_data[5].CLK
I_sys_clk => R_tx_data[6].CLK
I_sys_clk => R_tx_data[7].CLK
I_sys_clk => R_tx_en.CLK
I_sys_clk => R_rx_data[0].CLK
I_sys_clk => R_rx_data[1].CLK
I_sys_clk => R_rx_data[2].CLK
I_sys_clk => R_rx_data[3].CLK
I_sys_clk => R_rx_data[4].CLK
I_sys_clk => R_rx_data[5].CLK
I_sys_clk => R_rx_data[6].CLK
I_sys_clk => R_rx_data[7].CLK
I_sys_clk => R_rx_en.CLK
I_sys_clk => R_usb_uart_rx_req_d1.CLK
I_sys_clk => R_usb_uart_rx_req.CLK
I_sys_rst => R_usb_uart_rx_req.OUTPUTSELECT
I_sys_rst => R_rx_en.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_rx_data.OUTPUTSELECT
I_sys_rst => R_tx_en.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_tx_data.OUTPUTSELECT
I_sys_rst => R_usb_dir.OUTPUTSELECT
I_sys_rst => R_motor_start.OUTPUTSELECT
O_usb_uart_tx_req <= R_tx_en.DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[0] <= R_tx_data[0].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[1] <= R_tx_data[1].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[2] <= R_tx_data[2].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[3] <= R_tx_data[3].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[4] <= R_tx_data[4].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[5] <= R_tx_data[5].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[6] <= R_tx_data[6].DB_MAX_OUTPUT_PORT_TYPE
O_usb_uart_tx_data[7] <= R_tx_data[7].DB_MAX_OUTPUT_PORT_TYPE
I_usb_uart_tx_full => R_tx_en.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
I_usb_uart_tx_full => R_tx_data.OUTPUTSELECT
O_usb_uart_rx_req <= R_usb_uart_rx_req.DB_MAX_OUTPUT_PORT_TYPE
I_usb_uart_rx_data[0] => R_rx_data.DATAB
I_usb_uart_rx_data[1] => R_rx_data.DATAB
I_usb_uart_rx_data[2] => R_rx_data.DATAB
I_usb_uart_rx_data[3] => R_rx_data.DATAB
I_usb_uart_rx_data[4] => R_rx_data.DATAB
I_usb_uart_rx_data[5] => R_rx_data.DATAB
I_usb_uart_rx_data[6] => R_rx_data.DATAB
I_usb_uart_rx_data[7] => R_rx_data.DATAB
I_usb_uart_rx_empty => R_usb_uart_rx_req.DATAA
O_usb_dir <= R_usb_dir.DB_MAX_OUTPUT_PORT_TYPE
O_motor_start <= R_motor_start.DB_MAX_OUTPUT_PORT_TYPE
tp <= tp.DB_MAX_OUTPUT_PORT_TYPE
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_data.OUTPUTSELECT
I_key_start => R_tx_en.DATAB


|HUCB2P0_TOP|AD9634:U5_AD9634
I_adce_clk => ADC_DDIO:U0_ddio_in.inclock
I_adce_clk => O_adce_data[0]~reg0.CLK
I_adce_clk => O_adce_data[1]~reg0.CLK
I_adce_clk => O_adce_data[2]~reg0.CLK
I_adce_clk => O_adce_data[3]~reg0.CLK
I_adce_clk => O_adce_data[4]~reg0.CLK
I_adce_clk => O_adce_data[5]~reg0.CLK
I_adce_clk => O_adce_data[6]~reg0.CLK
I_adce_clk => O_adce_data[7]~reg0.CLK
I_adce_clk => O_adce_data[8]~reg0.CLK
I_adce_clk => O_adce_data[9]~reg0.CLK
I_adce_clk => O_adce_data[10]~reg0.CLK
I_adce_clk => O_adce_data[11]~reg0.CLK
I_adce_d[0] => ADC_DDIO:U0_ddio_in.datain[0]
I_adce_d[1] => ADC_DDIO:U0_ddio_in.datain[1]
I_adce_d[2] => ADC_DDIO:U0_ddio_in.datain[2]
I_adce_d[3] => ADC_DDIO:U0_ddio_in.datain[3]
I_adce_d[4] => ADC_DDIO:U0_ddio_in.datain[4]
I_adce_d[5] => ADC_DDIO:U0_ddio_in.datain[5]
I_adce_or => ~NO_FANOUT~
O_adce_csb <= O_adce_csb.DB_MAX_OUTPUT_PORT_TYPE
O_adce_sdio <= O_adce_sdio.DB_MAX_OUTPUT_PORT_TYPE
O_adce_sclk <= comb.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[0] <= O_adce_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[1] <= O_adce_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[2] <= O_adce_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[3] <= O_adce_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[4] <= O_adce_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[5] <= O_adce_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[6] <= O_adce_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[7] <= O_adce_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[8] <= O_adce_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[9] <= O_adce_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[10] <= O_adce_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
O_adce_data[11] <= O_adce_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in
datain[0] => altddio_in:ALTDDIO_IN_component.datain[0]
datain[1] => altddio_in:ALTDDIO_IN_component.datain[1]
datain[2] => altddio_in:ALTDDIO_IN_component.datain[2]
datain[3] => altddio_in:ALTDDIO_IN_component.datain[3]
datain[4] => altddio_in:ALTDDIO_IN_component.datain[4]
datain[5] => altddio_in:ALTDDIO_IN_component.datain[5]
inclock => altddio_in:ALTDDIO_IN_component.inclock
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h[0]
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h[1]
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h[2]
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h[3]
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h[4]
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h[5]
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l[0]
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l[1]
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l[2]
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l[3]
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l[4]
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l[5]


|HUCB2P0_TOP|AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_o5i:auto_generated.datain[0]
datain[1] => ddio_in_o5i:auto_generated.datain[1]
datain[2] => ddio_in_o5i:auto_generated.datain[2]
datain[3] => ddio_in_o5i:auto_generated.datain[3]
datain[4] => ddio_in_o5i:auto_generated.datain[4]
datain[5] => ddio_in_o5i:auto_generated.datain[5]
inclock => ddio_in_o5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_o5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_o5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_o5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_o5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_o5i:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_o5i:auto_generated.dataout_h[5]
dataout_l[0] <= ddio_in_o5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_o5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_o5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_o5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_o5i:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_o5i:auto_generated.dataout_l[5]


|HUCB2P0_TOP|AD9634:U5_AD9634|ADC_DDIO:U0_ddio_in|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|HUCB2P0_TOP|AD9235:U6_AD9235
I_m_adc_d[0] => ~NO_FANOUT~
I_m_adc_d[1] => ~NO_FANOUT~
I_m_adc_d[2] => ~NO_FANOUT~
I_m_adc_d[3] => ~NO_FANOUT~
I_m_adc_d[4] => ~NO_FANOUT~
I_m_adc_d[5] => ~NO_FANOUT~
I_m_adc_d[6] => ~NO_FANOUT~
I_m_adc_d[7] => ~NO_FANOUT~
I_m_adc_d[8] => ~NO_FANOUT~
I_m_adc_d[9] => ~NO_FANOUT~
I_m_adc_d[10] => ~NO_FANOUT~
I_m_adc_d[11] => ~NO_FANOUT~
O_m_adc_clk <= O_m_adc_clk.DB_MAX_OUTPUT_PORT_TYPE
I_m_adc_otr => ~NO_FANOUT~
O_m_adc_pdwn <= comb.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48
O_adca_sen <= O_adca_sen.DB_MAX_OUTPUT_PORT_TYPE
I_adca_sd => ~NO_FANOUT~
O_adca_sdata <= O_adca_sdata.DB_MAX_OUTPUT_PORT_TYPE
O_adca_sclk <= O_adca_sclk.DB_MAX_OUTPUT_PORT_TYPE
O_adca_rst <= O_adca_rst.DB_MAX_OUTPUT_PORT_TYPE
O_adca_pdn <= O_adca_pdn.DB_MAX_OUTPUT_PORT_TYPE
O_adca_snrb0 <= O_adca_snrb0.DB_MAX_OUTPUT_PORT_TYPE
O_adca_snrb1 <= comb.DB_MAX_OUTPUT_PORT_TYPE
I_adca_oclk => ADC_DDIO:U0_ddio_in_a.inclock
I_adca_oclk => ADC_DDIO:U1_ddio_in_b.inclock
I_adca_oclk => ADC_DDIO:U2_ddio_in_c.inclock
I_adca_oclk => ADC_DDIO:U3_ddio_in_d.inclock
I_adca_d[0] => ADC_DDIO:U0_ddio_in_a.datain[0]
I_adca_d[1] => ADC_DDIO:U0_ddio_in_a.datain[1]
I_adca_d[2] => ADC_DDIO:U0_ddio_in_a.datain[2]
I_adca_d[3] => ADC_DDIO:U0_ddio_in_a.datain[3]
I_adca_d[4] => ADC_DDIO:U0_ddio_in_a.datain[4]
I_adca_d[5] => ADC_DDIO:U0_ddio_in_a.datain[5]
I_adcb_d[0] => ADC_DDIO:U1_ddio_in_b.datain[0]
I_adcb_d[1] => ADC_DDIO:U1_ddio_in_b.datain[1]
I_adcb_d[2] => ADC_DDIO:U1_ddio_in_b.datain[2]
I_adcb_d[3] => ADC_DDIO:U1_ddio_in_b.datain[3]
I_adcb_d[4] => ADC_DDIO:U1_ddio_in_b.datain[4]
I_adcb_d[5] => ADC_DDIO:U1_ddio_in_b.datain[5]
I_adcc_d[0] => ADC_DDIO:U2_ddio_in_c.datain[0]
I_adcc_d[1] => ADC_DDIO:U2_ddio_in_c.datain[1]
I_adcc_d[2] => ADC_DDIO:U2_ddio_in_c.datain[2]
I_adcc_d[3] => ADC_DDIO:U2_ddio_in_c.datain[3]
I_adcc_d[4] => ADC_DDIO:U2_ddio_in_c.datain[4]
I_adcc_d[5] => ADC_DDIO:U2_ddio_in_c.datain[5]
I_adcd_d[0] => ADC_DDIO:U3_ddio_in_d.datain[0]
I_adcd_d[1] => ADC_DDIO:U3_ddio_in_d.datain[1]
I_adcd_d[2] => ADC_DDIO:U3_ddio_in_d.datain[2]
I_adcd_d[3] => ADC_DDIO:U3_ddio_in_d.datain[3]
I_adcd_d[4] => ADC_DDIO:U3_ddio_in_d.datain[4]
I_adcd_d[5] => ADC_DDIO:U3_ddio_in_d.datain[5]
O_adca_data[0] <= ADC_DDIO:U0_ddio_in_a.dataout_l[0]
O_adca_data[1] <= ADC_DDIO:U0_ddio_in_a.dataout_h[0]
O_adca_data[2] <= ADC_DDIO:U0_ddio_in_a.dataout_l[1]
O_adca_data[3] <= ADC_DDIO:U0_ddio_in_a.dataout_h[1]
O_adca_data[4] <= ADC_DDIO:U0_ddio_in_a.dataout_l[2]
O_adca_data[5] <= ADC_DDIO:U0_ddio_in_a.dataout_h[2]
O_adca_data[6] <= ADC_DDIO:U0_ddio_in_a.dataout_l[3]
O_adca_data[7] <= ADC_DDIO:U0_ddio_in_a.dataout_h[3]
O_adca_data[8] <= ADC_DDIO:U0_ddio_in_a.dataout_l[4]
O_adca_data[9] <= ADC_DDIO:U0_ddio_in_a.dataout_h[4]
O_adca_data[10] <= ADC_DDIO:U0_ddio_in_a.dataout_l[5]
O_adca_data[11] <= ADC_DDIO:U0_ddio_in_a.dataout_h[5]
O_adcb_data[0] <= ADC_DDIO:U1_ddio_in_b.dataout_l[0]
O_adcb_data[1] <= ADC_DDIO:U1_ddio_in_b.dataout_h[0]
O_adcb_data[2] <= ADC_DDIO:U1_ddio_in_b.dataout_l[1]
O_adcb_data[3] <= ADC_DDIO:U1_ddio_in_b.dataout_h[1]
O_adcb_data[4] <= ADC_DDIO:U1_ddio_in_b.dataout_l[2]
O_adcb_data[5] <= ADC_DDIO:U1_ddio_in_b.dataout_h[2]
O_adcb_data[6] <= ADC_DDIO:U1_ddio_in_b.dataout_l[3]
O_adcb_data[7] <= ADC_DDIO:U1_ddio_in_b.dataout_h[3]
O_adcb_data[8] <= ADC_DDIO:U1_ddio_in_b.dataout_l[4]
O_adcb_data[9] <= ADC_DDIO:U1_ddio_in_b.dataout_h[4]
O_adcb_data[10] <= ADC_DDIO:U1_ddio_in_b.dataout_l[5]
O_adcb_data[11] <= ADC_DDIO:U1_ddio_in_b.dataout_h[5]
O_adcc_data[0] <= ADC_DDIO:U2_ddio_in_c.dataout_l[0]
O_adcc_data[1] <= ADC_DDIO:U2_ddio_in_c.dataout_h[0]
O_adcc_data[2] <= ADC_DDIO:U2_ddio_in_c.dataout_l[1]
O_adcc_data[3] <= ADC_DDIO:U2_ddio_in_c.dataout_h[1]
O_adcc_data[4] <= ADC_DDIO:U2_ddio_in_c.dataout_l[2]
O_adcc_data[5] <= ADC_DDIO:U2_ddio_in_c.dataout_h[2]
O_adcc_data[6] <= ADC_DDIO:U2_ddio_in_c.dataout_l[3]
O_adcc_data[7] <= ADC_DDIO:U2_ddio_in_c.dataout_h[3]
O_adcc_data[8] <= ADC_DDIO:U2_ddio_in_c.dataout_l[4]
O_adcc_data[9] <= ADC_DDIO:U2_ddio_in_c.dataout_h[4]
O_adcc_data[10] <= ADC_DDIO:U2_ddio_in_c.dataout_l[5]
O_adcc_data[11] <= ADC_DDIO:U2_ddio_in_c.dataout_h[5]
O_adcd_data[0] <= ADC_DDIO:U3_ddio_in_d.dataout_l[0]
O_adcd_data[1] <= ADC_DDIO:U3_ddio_in_d.dataout_h[0]
O_adcd_data[2] <= ADC_DDIO:U3_ddio_in_d.dataout_l[1]
O_adcd_data[3] <= ADC_DDIO:U3_ddio_in_d.dataout_h[1]
O_adcd_data[4] <= ADC_DDIO:U3_ddio_in_d.dataout_l[2]
O_adcd_data[5] <= ADC_DDIO:U3_ddio_in_d.dataout_h[2]
O_adcd_data[6] <= ADC_DDIO:U3_ddio_in_d.dataout_l[3]
O_adcd_data[7] <= ADC_DDIO:U3_ddio_in_d.dataout_h[3]
O_adcd_data[8] <= ADC_DDIO:U3_ddio_in_d.dataout_l[4]
O_adcd_data[9] <= ADC_DDIO:U3_ddio_in_d.dataout_h[4]
O_adcd_data[10] <= ADC_DDIO:U3_ddio_in_d.dataout_l[5]
O_adcd_data[11] <= ADC_DDIO:U3_ddio_in_d.dataout_h[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a
datain[0] => altddio_in:ALTDDIO_IN_component.datain[0]
datain[1] => altddio_in:ALTDDIO_IN_component.datain[1]
datain[2] => altddio_in:ALTDDIO_IN_component.datain[2]
datain[3] => altddio_in:ALTDDIO_IN_component.datain[3]
datain[4] => altddio_in:ALTDDIO_IN_component.datain[4]
datain[5] => altddio_in:ALTDDIO_IN_component.datain[5]
inclock => altddio_in:ALTDDIO_IN_component.inclock
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h[0]
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h[1]
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h[2]
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h[3]
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h[4]
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h[5]
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l[0]
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l[1]
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l[2]
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l[3]
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l[4]
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_o5i:auto_generated.datain[0]
datain[1] => ddio_in_o5i:auto_generated.datain[1]
datain[2] => ddio_in_o5i:auto_generated.datain[2]
datain[3] => ddio_in_o5i:auto_generated.datain[3]
datain[4] => ddio_in_o5i:auto_generated.datain[4]
datain[5] => ddio_in_o5i:auto_generated.datain[5]
inclock => ddio_in_o5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_o5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_o5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_o5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_o5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_o5i:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_o5i:auto_generated.dataout_h[5]
dataout_l[0] <= ddio_in_o5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_o5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_o5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_o5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_o5i:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_o5i:auto_generated.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U0_ddio_in_a|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b
datain[0] => altddio_in:ALTDDIO_IN_component.datain[0]
datain[1] => altddio_in:ALTDDIO_IN_component.datain[1]
datain[2] => altddio_in:ALTDDIO_IN_component.datain[2]
datain[3] => altddio_in:ALTDDIO_IN_component.datain[3]
datain[4] => altddio_in:ALTDDIO_IN_component.datain[4]
datain[5] => altddio_in:ALTDDIO_IN_component.datain[5]
inclock => altddio_in:ALTDDIO_IN_component.inclock
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h[0]
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h[1]
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h[2]
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h[3]
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h[4]
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h[5]
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l[0]
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l[1]
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l[2]
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l[3]
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l[4]
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_o5i:auto_generated.datain[0]
datain[1] => ddio_in_o5i:auto_generated.datain[1]
datain[2] => ddio_in_o5i:auto_generated.datain[2]
datain[3] => ddio_in_o5i:auto_generated.datain[3]
datain[4] => ddio_in_o5i:auto_generated.datain[4]
datain[5] => ddio_in_o5i:auto_generated.datain[5]
inclock => ddio_in_o5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_o5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_o5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_o5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_o5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_o5i:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_o5i:auto_generated.dataout_h[5]
dataout_l[0] <= ddio_in_o5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_o5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_o5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_o5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_o5i:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_o5i:auto_generated.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U1_ddio_in_b|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c
datain[0] => altddio_in:ALTDDIO_IN_component.datain[0]
datain[1] => altddio_in:ALTDDIO_IN_component.datain[1]
datain[2] => altddio_in:ALTDDIO_IN_component.datain[2]
datain[3] => altddio_in:ALTDDIO_IN_component.datain[3]
datain[4] => altddio_in:ALTDDIO_IN_component.datain[4]
datain[5] => altddio_in:ALTDDIO_IN_component.datain[5]
inclock => altddio_in:ALTDDIO_IN_component.inclock
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h[0]
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h[1]
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h[2]
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h[3]
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h[4]
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h[5]
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l[0]
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l[1]
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l[2]
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l[3]
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l[4]
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_o5i:auto_generated.datain[0]
datain[1] => ddio_in_o5i:auto_generated.datain[1]
datain[2] => ddio_in_o5i:auto_generated.datain[2]
datain[3] => ddio_in_o5i:auto_generated.datain[3]
datain[4] => ddio_in_o5i:auto_generated.datain[4]
datain[5] => ddio_in_o5i:auto_generated.datain[5]
inclock => ddio_in_o5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_o5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_o5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_o5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_o5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_o5i:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_o5i:auto_generated.dataout_h[5]
dataout_l[0] <= ddio_in_o5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_o5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_o5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_o5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_o5i:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_o5i:auto_generated.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U2_ddio_in_c|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d
datain[0] => altddio_in:ALTDDIO_IN_component.datain[0]
datain[1] => altddio_in:ALTDDIO_IN_component.datain[1]
datain[2] => altddio_in:ALTDDIO_IN_component.datain[2]
datain[3] => altddio_in:ALTDDIO_IN_component.datain[3]
datain[4] => altddio_in:ALTDDIO_IN_component.datain[4]
datain[5] => altddio_in:ALTDDIO_IN_component.datain[5]
inclock => altddio_in:ALTDDIO_IN_component.inclock
dataout_h[0] <= altddio_in:ALTDDIO_IN_component.dataout_h[0]
dataout_h[1] <= altddio_in:ALTDDIO_IN_component.dataout_h[1]
dataout_h[2] <= altddio_in:ALTDDIO_IN_component.dataout_h[2]
dataout_h[3] <= altddio_in:ALTDDIO_IN_component.dataout_h[3]
dataout_h[4] <= altddio_in:ALTDDIO_IN_component.dataout_h[4]
dataout_h[5] <= altddio_in:ALTDDIO_IN_component.dataout_h[5]
dataout_l[0] <= altddio_in:ALTDDIO_IN_component.dataout_l[0]
dataout_l[1] <= altddio_in:ALTDDIO_IN_component.dataout_l[1]
dataout_l[2] <= altddio_in:ALTDDIO_IN_component.dataout_l[2]
dataout_l[3] <= altddio_in:ALTDDIO_IN_component.dataout_l[3]
dataout_l[4] <= altddio_in:ALTDDIO_IN_component.dataout_l[4]
dataout_l[5] <= altddio_in:ALTDDIO_IN_component.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component
datain[0] => ddio_in_o5i:auto_generated.datain[0]
datain[1] => ddio_in_o5i:auto_generated.datain[1]
datain[2] => ddio_in_o5i:auto_generated.datain[2]
datain[3] => ddio_in_o5i:auto_generated.datain[3]
datain[4] => ddio_in_o5i:auto_generated.datain[4]
datain[5] => ddio_in_o5i:auto_generated.datain[5]
inclock => ddio_in_o5i:auto_generated.inclock
inclocken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sset => ~NO_FANOUT~
sclr => ~NO_FANOUT~
dataout_h[0] <= ddio_in_o5i:auto_generated.dataout_h[0]
dataout_h[1] <= ddio_in_o5i:auto_generated.dataout_h[1]
dataout_h[2] <= ddio_in_o5i:auto_generated.dataout_h[2]
dataout_h[3] <= ddio_in_o5i:auto_generated.dataout_h[3]
dataout_h[4] <= ddio_in_o5i:auto_generated.dataout_h[4]
dataout_h[5] <= ddio_in_o5i:auto_generated.dataout_h[5]
dataout_l[0] <= ddio_in_o5i:auto_generated.dataout_l[0]
dataout_l[1] <= ddio_in_o5i:auto_generated.dataout_l[1]
dataout_l[2] <= ddio_in_o5i:auto_generated.dataout_l[2]
dataout_l[3] <= ddio_in_o5i:auto_generated.dataout_l[3]
dataout_l[4] <= ddio_in_o5i:auto_generated.dataout_l[4]
dataout_l[5] <= ddio_in_o5i:auto_generated.dataout_l[5]


|HUCB2P0_TOP|ADS58C48:U7_ADS58C48|ADC_DDIO:U3_ddio_in_d|altddio_in:ALTDDIO_IN_component|ddio_in_o5i:auto_generated
datain[0] => ddio_ina[0].DATAIN
datain[1] => ddio_ina[1].DATAIN
datain[2] => ddio_ina[2].DATAIN
datain[3] => ddio_ina[3].DATAIN
datain[4] => ddio_ina[4].DATAIN
datain[5] => ddio_ina[5].DATAIN
dataout_h[0] <= ddio_ina[0].REGOUTHI
dataout_h[1] <= ddio_ina[1].REGOUTHI
dataout_h[2] <= ddio_ina[2].REGOUTHI
dataout_h[3] <= ddio_ina[3].REGOUTHI
dataout_h[4] <= ddio_ina[4].REGOUTHI
dataout_h[5] <= ddio_ina[5].REGOUTHI
dataout_l[0] <= ddio_ina[0].REGOUTLO
dataout_l[1] <= ddio_ina[1].REGOUTLO
dataout_l[2] <= ddio_ina[2].REGOUTLO
dataout_l[3] <= ddio_ina[3].REGOUTLO
dataout_l[4] <= ddio_ina[4].REGOUTLO
dataout_l[5] <= ddio_ina[5].REGOUTLO
inclock => ddio_ina[5].CLK
inclock => ddio_ina[4].CLK
inclock => ddio_ina[3].CLK
inclock => ddio_ina[2].CLK
inclock => ddio_ina[1].CLK
inclock => ddio_ina[0].CLK


|HUCB2P0_TOP|p2s_dac:U8_p2s_dac
a => s_data.OUTPUTSELECT
a => ld.OUTPUTSELECT
a => I[31].ENA
a => I[30].ENA
a => I[29].ENA
a => I[28].ENA
a => I[27].ENA
a => I[26].ENA
a => I[25].ENA
a => I[24].ENA
a => I[23].ENA
a => I[22].ENA
a => I[21].ENA
a => I[20].ENA
a => I[19].ENA
a => I[18].ENA
a => I[17].ENA
a => I[16].ENA
a => I[15].ENA
a => I[14].ENA
a => I[13].ENA
a => I[12].ENA
a => I[11].ENA
a => I[10].ENA
a => I[9].ENA
a => I[8].ENA
a => I[7].ENA
a => I[6].ENA
a => I[5].ENA
a => I[4].ENA
a => I[3].ENA
a => I[2].ENA
a => I[1].ENA
a => I[0].ENA
clk => s_data~reg0.CLK
clk => ld~reg0.CLK
clk => I[0].CLK
clk => I[1].CLK
clk => I[2].CLK
clk => I[3].CLK
clk => I[4].CLK
clk => I[5].CLK
clk => I[6].CLK
clk => I[7].CLK
clk => I[8].CLK
clk => I[9].CLK
clk => I[10].CLK
clk => I[11].CLK
clk => I[12].CLK
clk => I[13].CLK
clk => I[14].CLK
clk => I[15].CLK
clk => I[16].CLK
clk => I[17].CLK
clk => I[18].CLK
clk => I[19].CLK
clk => I[20].CLK
clk => I[21].CLK
clk => I[22].CLK
clk => I[23].CLK
clk => I[24].CLK
clk => I[25].CLK
clk => I[26].CLK
clk => I[27].CLK
clk => I[28].CLK
clk => I[29].CLK
clk => I[30].CLK
clk => I[31].CLK
clr => ld~reg0.ACLR
clr => I[0].ACLR
clr => I[1].ACLR
clr => I[2].ACLR
clr => I[3].ACLR
clr => I[4].ACLR
clr => I[5].ACLR
clr => I[6].ACLR
clr => I[7].ACLR
clr => I[8].ACLR
clr => I[9].ACLR
clr => I[10].ACLR
clr => I[11].ACLR
clr => I[12].ACLR
clr => I[13].ACLR
clr => I[14].ACLR
clr => I[15].ACLR
clr => I[16].ACLR
clr => I[17].ACLR
clr => I[18].ACLR
clr => I[19].ACLR
clr => I[20].ACLR
clr => I[21].ACLR
clr => I[22].ACLR
clr => I[23].ACLR
clr => I[24].ACLR
clr => I[25].ACLR
clr => I[26].ACLR
clr => I[27].ACLR
clr => I[28].ACLR
clr => I[29].ACLR
clr => I[30].ACLR
clr => I[31].ACLR
clr => s_data~reg0.ENA
datain1[0] => Mux0.IN19
datain1[1] => Mux0.IN18
datain1[2] => Mux0.IN17
datain1[3] => Mux0.IN16
datain1[4] => Mux0.IN15
datain1[5] => Mux0.IN14
datain1[6] => Mux0.IN13
datain1[7] => Mux0.IN12
datain1[8] => Mux0.IN11
datain1[9] => Mux0.IN10
datain1[10] => Mux0.IN9
datain1[11] => Mux0.IN8
datain1[12] => Mux0.IN7
datain1[13] => Mux0.IN6
datain1[14] => Mux0.IN5
datain1[15] => Mux0.IN4
ld <= ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
s_data <= s_data~reg0.DB_MAX_OUTPUT_PORT_TYPE


|HUCB2P0_TOP|sine_rom:U9_sine_rom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|HUCB2P0_TOP|sine_rom:U9_sine_rom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ab14:auto_generated.address_a[0]
address_a[1] => altsyncram_ab14:auto_generated.address_a[1]
address_a[2] => altsyncram_ab14:auto_generated.address_a[2]
address_a[3] => altsyncram_ab14:auto_generated.address_a[3]
address_a[4] => altsyncram_ab14:auto_generated.address_a[4]
address_a[5] => altsyncram_ab14:auto_generated.address_a[5]
address_a[6] => altsyncram_ab14:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ab14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ab14:auto_generated.q_a[0]
q_a[1] <= altsyncram_ab14:auto_generated.q_a[1]
q_a[2] <= altsyncram_ab14:auto_generated.q_a[2]
q_a[3] <= altsyncram_ab14:auto_generated.q_a[3]
q_a[4] <= altsyncram_ab14:auto_generated.q_a[4]
q_a[5] <= altsyncram_ab14:auto_generated.q_a[5]
q_a[6] <= altsyncram_ab14:auto_generated.q_a[6]
q_a[7] <= altsyncram_ab14:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|HUCB2P0_TOP|sine_rom:U9_sine_rom|altsyncram:altsyncram_component|altsyncram_ab14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


