// Seed: 1338236206
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input wire id_4,
    output wand id_5,
    input tri0 id_6,
    output wand id_7,
    output tri0 id_8[1 'd0 &  1 : -1]
);
  logic id_10;
endmodule
module module_1 (
    inout tri1 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3,
    input tri id_4,
    output wire id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12
);
  assign id_5 = -1;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_5,
      id_3,
      id_11,
      id_2,
      id_7,
      id_5,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wire id_14 = id_1;
endmodule
