

================================================================
== Vitis HLS Report for 'bicg_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Wed Apr 26 11:19:10 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      902|      902|  4.510 us|  4.510 us|  902|  902|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      900|      900|        30|         30|          1|    30|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 30, depth = 30


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 30
* Pipeline : 1
  Pipeline-0 : II = 30, D = 30, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.83>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%add17_lcssa_phi = alloca i32 1"   --->   Operation 33 'alloca' 'add17_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 34 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_load_29_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_29"   --->   Operation 39 'read' 'p_load_29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_load_28_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_28"   --->   Operation 40 'read' 'p_load_28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_load_27_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_27"   --->   Operation 41 'read' 'p_load_27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_load_26_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_26"   --->   Operation 42 'read' 'p_load_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_load_25_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_25"   --->   Operation 43 'read' 'p_load_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_load_24_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_24"   --->   Operation 44 'read' 'p_load_24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_load_23_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_23"   --->   Operation 45 'read' 'p_load_23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_load_22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_22"   --->   Operation 46 'read' 'p_load_22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_load_21_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_21"   --->   Operation 47 'read' 'p_load_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_load_20_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_20"   --->   Operation 48 'read' 'p_load_20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_19"   --->   Operation 49 'read' 'p_load_19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_18"   --->   Operation 50 'read' 'p_load_18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_17"   --->   Operation 51 'read' 'p_load_17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_16"   --->   Operation 52 'read' 'p_load_16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_15"   --->   Operation 53 'read' 'p_load_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%p_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_14"   --->   Operation 54 'read' 'p_load_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_13"   --->   Operation 55 'read' 'p_load_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_12"   --->   Operation 56 'read' 'p_load_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_11"   --->   Operation 57 'read' 'p_load_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_10"   --->   Operation 58 'read' 'p_load_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_9"   --->   Operation 59 'read' 'p_load_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_8"   --->   Operation 60 'read' 'p_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_7"   --->   Operation 61 'read' 'p_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_6"   --->   Operation 62 'read' 'p_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_5"   --->   Operation 63 'read' 'p_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_4"   --->   Operation 64 'read' 'p_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_3"   --->   Operation 65 'read' 'p_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_2"   --->   Operation 66 'read' 'p_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load_1"   --->   Operation 67 'read' 'p_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%p_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_load"   --->   Operation 68 'read' 'p_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.02ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_19_2"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 71 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%s_addr = getelementptr i32 %s, i64 0, i64 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 72 'getelementptr' 's_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%s_addr_1 = getelementptr i32 %s, i64 0, i64 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 73 'getelementptr' 's_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%s_addr_2 = getelementptr i32 %s, i64 0, i64 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 74 'getelementptr' 's_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%s_addr_3 = getelementptr i32 %s, i64 0, i64 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 75 'getelementptr' 's_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%s_addr_4 = getelementptr i32 %s, i64 0, i64 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 76 'getelementptr' 's_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%s_addr_5 = getelementptr i32 %s, i64 0, i64 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 77 'getelementptr' 's_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%s_addr_6 = getelementptr i32 %s, i64 0, i64 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 78 'getelementptr' 's_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%s_addr_7 = getelementptr i32 %s, i64 0, i64 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 79 'getelementptr' 's_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%s_addr_8 = getelementptr i32 %s, i64 0, i64 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 80 'getelementptr' 's_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%s_addr_9 = getelementptr i32 %s, i64 0, i64 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 81 'getelementptr' 's_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%s_addr_10 = getelementptr i32 %s, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 82 'getelementptr' 's_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%s_addr_11 = getelementptr i32 %s, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 83 'getelementptr' 's_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%s_addr_12 = getelementptr i32 %s, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 84 'getelementptr' 's_addr_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%s_addr_13 = getelementptr i32 %s, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 85 'getelementptr' 's_addr_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%s_addr_14 = getelementptr i32 %s, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 86 'getelementptr' 's_addr_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%s_addr_15 = getelementptr i32 %s, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 87 'getelementptr' 's_addr_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%s_addr_16 = getelementptr i32 %s, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 88 'getelementptr' 's_addr_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%s_addr_17 = getelementptr i32 %s, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 89 'getelementptr' 's_addr_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%s_addr_18 = getelementptr i32 %s, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 90 'getelementptr' 's_addr_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%s_addr_19 = getelementptr i32 %s, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 91 'getelementptr' 's_addr_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%s_addr_20 = getelementptr i32 %s, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 92 'getelementptr' 's_addr_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%s_addr_21 = getelementptr i32 %s, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 93 'getelementptr' 's_addr_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%s_addr_22 = getelementptr i32 %s, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 94 'getelementptr' 's_addr_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%s_addr_23 = getelementptr i32 %s, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 95 'getelementptr' 's_addr_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%s_addr_24 = getelementptr i32 %s, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 96 'getelementptr' 's_addr_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%s_addr_25 = getelementptr i32 %s, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 97 'getelementptr' 's_addr_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%s_addr_26 = getelementptr i32 %s, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 98 'getelementptr' 's_addr_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%s_addr_27 = getelementptr i32 %s, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 99 'getelementptr' 's_addr_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%s_addr_28 = getelementptr i32 %s, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 100 'getelementptr' 's_addr_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%s_addr_29 = getelementptr i32 %s, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 101 'getelementptr' 's_addr_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (1.11ns)   --->   "%icmp_ln16 = icmp_eq  i5 %i_1, i5 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 103 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 30, i64 30, i64 30"   --->   Operation 104 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (1.33ns)   --->   "%add_ln16 = add i5 %i_1, i5 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 105 'add' 'add_ln16' <Predicate = true> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %VITIS_LOOP_19_2.split, void %for.end22.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 106 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 107 'zext' 'i_cast' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 108 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 109 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i6 %tmp_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 110 'zext' 'zext_ln21' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.41ns)   --->   "%sub_ln21 = sub i10 %tmp, i10 %zext_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 111 'sub' 'sub_ln21' <Predicate = (!icmp_ln16)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (1.41ns)   --->   "%add_ln21_10 = add i10 %sub_ln21, i10 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 112 'add' 'add_ln21_10' <Predicate = (!icmp_ln16)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (1.41ns)   --->   "%add_ln21_27 = add i10 %sub_ln21, i10 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 113 'add' 'add_ln21_27' <Predicate = (!icmp_ln16)> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%q_addr = getelementptr i32 %q, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:18]   --->   Operation 114 'getelementptr' 'q_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 115 [2/2] (1.42ns)   --->   "%tmp_q = load i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:18]   --->   Operation 115 'load' 'tmp_q' <Predicate = (!icmp_ln16)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%r_addr = getelementptr i32 %r, i64 0, i64 %i_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 116 'getelementptr' 'r_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 117 [2/2] (1.42ns)   --->   "%r_load = load i5 %r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 117 'load' 'r_load' <Predicate = (!icmp_ln16)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 118 [2/2] (1.42ns)   --->   "%s_load = load i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 118 'load' 's_load' <Predicate = (!icmp_ln16)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 119 [2/2] (1.42ns)   --->   "%s_load_1 = load i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 119 'load' 's_load_1' <Predicate = (!icmp_ln16)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 120 [1/1] (1.02ns)   --->   "%store_ln16 = store i5 %add_ln16, i5 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 120 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.02>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%add17_lcssa_phi_load = load i32 %add17_lcssa_phi"   --->   Operation 722 'load' 'add17_lcssa_phi_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add17_lcssa_phi_out, i32 %add17_lcssa_phi_load"   --->   Operation 723 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 724 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 121 [1/1] (1.41ns)   --->   "%add_ln21_1 = add i10 %sub_ln21, i10 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 121 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i10 %add_ln21_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 122 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln21_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 123 'getelementptr' 'A_addr_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln21_30 = zext i10 %add_ln21_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 124 'zext' 'zext_ln21_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%A_addr_29 = getelementptr i32 %A, i64 0, i64 %zext_ln21_30" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 125 'getelementptr' 'A_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/2] (1.42ns)   --->   "%tmp_q = load i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:18]   --->   Operation 126 'load' 'tmp_q' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 127 [1/2] (1.42ns)   --->   "%r_load = load i5 %r_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 127 'load' 'r_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 128 [1/2] (1.42ns)   --->   "%s_load = load i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 128 'load' 's_load' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 129 [1/2] (1.42ns)   --->   "%s_load_1 = load i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 129 'load' 's_load_1' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 130 [2/2] (1.42ns)   --->   "%s_load_2 = load i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 130 'load' 's_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 131 [2/2] (1.42ns)   --->   "%s_load_3 = load i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 131 'load' 's_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 132 [2/2] (2.66ns)   --->   "%A_load_12 = load i10 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 132 'load' 'A_load_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 133 [2/2] (2.66ns)   --->   "%A_load_29 = load i10 %A_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 133 'load' 'A_load_29' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i10 %sub_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 134 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln21_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 135 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i10 %add_ln21_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 136 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln21_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 137 'getelementptr' 'A_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.41ns)   --->   "%add_ln21_2 = add i10 %sub_ln21, i10 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 138 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.41ns)   --->   "%add_ln21_4 = add i10 %sub_ln21, i10 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 139 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [2/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 140 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 141 [1/2] (1.42ns)   --->   "%s_load_2 = load i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 141 'load' 's_load_2' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 142 [2/2] (2.66ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 142 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 143 [1/2] (1.42ns)   --->   "%s_load_3 = load i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 143 'load' 's_load_3' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 144 [2/2] (1.42ns)   --->   "%s_load_4 = load i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 144 'load' 's_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 145 [2/2] (1.42ns)   --->   "%s_load_5 = load i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 145 'load' 's_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 146 [1/2] (2.66ns)   --->   "%A_load_12 = load i10 %A_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 146 'load' 'A_load_12' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 147 [1/2] (2.66ns)   --->   "%A_load_29 = load i10 %A_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 147 'load' 'A_load_29' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 3.34>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i10 %add_ln21_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 148 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln21_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 149 'getelementptr' 'A_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i10 %add_ln21_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 150 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln21_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 151 'getelementptr' 'A_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (1.41ns)   --->   "%add_ln21_5 = add i10 %sub_ln21, i10 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 152 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 153 [1/1] (1.41ns)   --->   "%add_ln21_6 = add i10 %sub_ln21, i10 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 153 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 154 [1/2] (2.66ns)   --->   "%A_load = load i10 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 154 'load' 'A_load' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 155 [1/2] (2.66ns)   --->   "%A_load_3 = load i10 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 155 'load' 'A_load_3' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 156 [2/2] (2.66ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 156 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 157 [1/2] (1.42ns)   --->   "%s_load_4 = load i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 157 'load' 's_load_4' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 158 [1/2] (1.42ns)   --->   "%s_load_5 = load i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 158 'load' 's_load_5' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 159 [2/2] (2.66ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 159 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 160 [2/2] (1.42ns)   --->   "%s_load_6 = load i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 160 'load' 's_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 161 [2/2] (1.42ns)   --->   "%s_load_7 = load i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 161 'load' 's_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 162 [5/5] (3.34ns)   --->   "%mul_ln22_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 162 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [5/5] (3.34ns)   --->   "%mul_ln23_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 163 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [5/5] (3.34ns)   --->   "%mul_ln22_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 164 'mul' 'mul_ln22_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [5/5] (3.34ns)   --->   "%mul_ln23_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 165 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.34>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i10 %add_ln21_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 166 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln21_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 167 'getelementptr' 'A_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i10 %add_ln21_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 168 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln21_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 169 'getelementptr' 'A_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (1.41ns)   --->   "%add_ln21_7 = add i10 %sub_ln21, i10 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 170 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (1.41ns)   --->   "%add_ln21_8 = add i10 %sub_ln21, i10 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 171 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [5/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 172 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [5/5] (3.34ns)   --->   "%mul_ln23 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 173 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [5/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 174 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [5/5] (3.34ns)   --->   "%mul_ln23_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 175 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/2] (2.66ns)   --->   "%A_load_4 = load i10 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 176 'load' 'A_load_4' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 177 [1/2] (2.66ns)   --->   "%A_load_6 = load i10 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 177 'load' 'A_load_6' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 178 [1/2] (1.42ns)   --->   "%s_load_6 = load i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 178 'load' 's_load_6' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 179 [2/2] (2.66ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 179 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 180 [1/2] (1.42ns)   --->   "%s_load_7 = load i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 180 'load' 's_load_7' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 181 [2/2] (2.66ns)   --->   "%A_load_8 = load i10 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 181 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 182 [2/2] (1.42ns)   --->   "%s_load_8 = load i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 182 'load' 's_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 183 [2/2] (1.42ns)   --->   "%s_load_9 = load i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 183 'load' 's_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 184 [4/5] (3.34ns)   --->   "%mul_ln22_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 184 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [4/5] (3.34ns)   --->   "%mul_ln23_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 185 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [4/5] (3.34ns)   --->   "%mul_ln22_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 186 'mul' 'mul_ln22_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [4/5] (3.34ns)   --->   "%mul_ln23_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 187 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.34>
ST_6 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i10 %add_ln21_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 188 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 189 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln21_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 189 'getelementptr' 'A_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i10 %add_ln21_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 190 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln21_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 191 'getelementptr' 'A_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (1.41ns)   --->   "%add_ln21_9 = add i10 %sub_ln21, i10 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 192 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 193 [1/1] (1.41ns)   --->   "%add_ln21_11 = add i10 %sub_ln21, i10 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 193 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [4/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 194 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 195 [4/5] (3.34ns)   --->   "%mul_ln23 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 195 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 196 [4/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 196 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 197 [4/5] (3.34ns)   --->   "%mul_ln23_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 197 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 198 [5/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 198 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [5/5] (3.34ns)   --->   "%mul_ln23_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 199 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [5/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 200 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 201 [5/5] (3.34ns)   --->   "%mul_ln23_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 201 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 202 [1/2] (2.66ns)   --->   "%A_load_7 = load i10 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 202 'load' 'A_load_7' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 203 [1/2] (2.66ns)   --->   "%A_load_8 = load i10 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 203 'load' 'A_load_8' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 204 [1/2] (1.42ns)   --->   "%s_load_8 = load i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 204 'load' 's_load_8' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 205 [2/2] (2.66ns)   --->   "%A_load_9 = load i10 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 205 'load' 'A_load_9' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 206 [1/2] (1.42ns)   --->   "%s_load_9 = load i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 206 'load' 's_load_9' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 207 [2/2] (2.66ns)   --->   "%A_load_10 = load i10 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 207 'load' 'A_load_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 208 [2/2] (1.42ns)   --->   "%s_load_10 = load i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 208 'load' 's_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 209 [2/2] (1.42ns)   --->   "%s_load_11 = load i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 209 'load' 's_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 210 [3/5] (3.34ns)   --->   "%mul_ln22_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 210 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 211 [3/5] (3.34ns)   --->   "%mul_ln23_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 211 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 212 [3/5] (3.34ns)   --->   "%mul_ln22_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 212 'mul' 'mul_ln22_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 213 [3/5] (3.34ns)   --->   "%mul_ln23_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 213 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.34>
ST_7 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i10 %add_ln21_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 214 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 215 [1/1] (0.00ns)   --->   "%A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln21_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 215 'getelementptr' 'A_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i10 %add_ln21_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 216 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 217 [1/1] (0.00ns)   --->   "%A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln21_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 217 'getelementptr' 'A_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 218 [1/1] (1.41ns)   --->   "%add_ln21_15 = add i10 %sub_ln21, i10 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 218 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 219 [1/1] (1.41ns)   --->   "%add_ln21_18 = add i10 %sub_ln21, i10 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 219 'add' 'add_ln21_18' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 220 [3/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 220 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 221 [3/5] (3.34ns)   --->   "%mul_ln23 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 221 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 222 [3/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 222 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 223 [3/5] (3.34ns)   --->   "%mul_ln23_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 223 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 224 [4/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 224 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 225 [4/5] (3.34ns)   --->   "%mul_ln23_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 225 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 226 [4/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 226 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 227 [4/5] (3.34ns)   --->   "%mul_ln23_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 227 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 228 [5/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 228 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 229 [5/5] (3.34ns)   --->   "%mul_ln23_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 229 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 230 [5/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 230 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 231 [5/5] (3.34ns)   --->   "%mul_ln23_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 231 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 232 [1/2] (2.66ns)   --->   "%A_load_9 = load i10 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 232 'load' 'A_load_9' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 233 [1/2] (2.66ns)   --->   "%A_load_10 = load i10 %A_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 233 'load' 'A_load_10' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 234 [1/2] (1.42ns)   --->   "%s_load_10 = load i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 234 'load' 's_load_10' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 235 [2/2] (2.66ns)   --->   "%A_load_11 = load i10 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 235 'load' 'A_load_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 236 [1/2] (1.42ns)   --->   "%s_load_11 = load i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 236 'load' 's_load_11' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 237 [2/2] (1.42ns)   --->   "%s_load_12 = load i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 237 'load' 's_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 238 [2/5] (3.34ns)   --->   "%mul_ln22_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 238 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 239 [2/5] (3.34ns)   --->   "%mul_ln23_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 239 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 240 [2/2] (2.66ns)   --->   "%A_load_13 = load i10 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 240 'load' 'A_load_13' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 241 [2/2] (1.42ns)   --->   "%s_load_13 = load i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 241 'load' 's_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 242 [2/5] (3.34ns)   --->   "%mul_ln22_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 242 'mul' 'mul_ln22_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 243 [2/5] (3.34ns)   --->   "%mul_ln23_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 243 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.34>
ST_8 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln21_18 = zext i10 %add_ln21_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 244 'zext' 'zext_ln21_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 245 [1/1] (0.00ns)   --->   "%A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln21_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 245 'getelementptr' 'A_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln21_21 = zext i10 %add_ln21_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 246 'zext' 'zext_ln21_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 247 [1/1] (0.00ns)   --->   "%A_addr_20 = getelementptr i32 %A, i64 0, i64 %zext_ln21_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 247 'getelementptr' 'A_addr_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 248 [1/1] (1.41ns)   --->   "%add_ln21_19 = add i10 %sub_ln21, i10 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 248 'add' 'add_ln21_19' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 249 [1/1] (1.41ns)   --->   "%add_ln21_20 = add i10 %sub_ln21, i10 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 249 'add' 'add_ln21_20' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 250 [2/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 250 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 251 [2/5] (3.34ns)   --->   "%mul_ln23 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 251 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 252 [2/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 252 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 253 [2/5] (3.34ns)   --->   "%mul_ln23_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 253 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 254 [3/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 254 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 255 [3/5] (3.34ns)   --->   "%mul_ln23_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 255 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 256 [3/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 256 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 257 [3/5] (3.34ns)   --->   "%mul_ln23_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 257 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 258 [4/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 258 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 259 [4/5] (3.34ns)   --->   "%mul_ln23_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 259 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 260 [4/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 260 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 261 [4/5] (3.34ns)   --->   "%mul_ln23_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 261 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 262 [5/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 262 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 263 [5/5] (3.34ns)   --->   "%mul_ln23_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 263 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 264 [5/5] (3.34ns)   --->   "%mul_ln22_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 264 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 265 [5/5] (3.34ns)   --->   "%mul_ln23_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 265 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 266 [1/2] (2.66ns)   --->   "%A_load_11 = load i10 %A_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 266 'load' 'A_load_11' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 267 [1/2] (1.42ns)   --->   "%s_load_12 = load i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 267 'load' 's_load_12' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 268 [1/5] (3.34ns)   --->   "%mul_ln22_12 = mul i32 %A_load_12, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 268 'mul' 'mul_ln22_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 269 [1/5] (3.34ns)   --->   "%mul_ln23_12 = mul i32 %p_load_12_read, i32 %A_load_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 269 'mul' 'mul_ln23_12' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 270 [1/2] (2.66ns)   --->   "%A_load_13 = load i10 %A_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 270 'load' 'A_load_13' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 271 [1/2] (1.42ns)   --->   "%s_load_13 = load i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 271 'load' 's_load_13' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 272 [2/2] (1.42ns)   --->   "%s_load_14 = load i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 272 'load' 's_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 273 [2/2] (1.42ns)   --->   "%s_load_15 = load i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 273 'load' 's_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 274 [2/2] (2.66ns)   --->   "%A_load_17 = load i10 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 274 'load' 'A_load_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 275 [2/2] (2.66ns)   --->   "%A_load_20 = load i10 %A_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 275 'load' 'A_load_20' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_8 : Operation 276 [1/5] (3.34ns)   --->   "%mul_ln22_29 = mul i32 %A_load_29, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 276 'mul' 'mul_ln22_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/5] (3.34ns)   --->   "%mul_ln23_29 = mul i32 %p_load_29_read, i32 %A_load_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 277 'mul' 'mul_ln23_29' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.34>
ST_9 : Operation 278 [1/1] (1.41ns)   --->   "%add_ln21 = add i10 %sub_ln21, i10 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 278 'add' 'add_ln21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln21_22 = zext i10 %add_ln21_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 279 'zext' 'zext_ln21_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (0.00ns)   --->   "%A_addr_21 = getelementptr i32 %A, i64 0, i64 %zext_ln21_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 280 'getelementptr' 'A_addr_21' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln21_23 = zext i10 %add_ln21_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 281 'zext' 'zext_ln21_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%A_addr_22 = getelementptr i32 %A, i64 0, i64 %zext_ln21_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 282 'getelementptr' 'A_addr_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/5] (3.34ns)   --->   "%mul_ln22 = mul i32 %A_load, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 283 'mul' 'mul_ln22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 284 [1/5] (3.34ns)   --->   "%mul_ln23 = mul i32 %p_load_read, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 284 'mul' 'mul_ln23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/5] (3.34ns)   --->   "%mul_ln22_3 = mul i32 %A_load_3, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 285 'mul' 'mul_ln22_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 286 [1/5] (3.34ns)   --->   "%mul_ln23_3 = mul i32 %p_load_3_read, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 286 'mul' 'mul_ln23_3' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 287 [2/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 287 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 288 [2/5] (3.34ns)   --->   "%mul_ln23_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 288 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 289 [2/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 289 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 290 [2/5] (3.34ns)   --->   "%mul_ln23_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 290 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 291 [3/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 291 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 292 [3/5] (3.34ns)   --->   "%mul_ln23_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 292 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 293 [3/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 293 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 294 [3/5] (3.34ns)   --->   "%mul_ln23_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 294 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 295 [4/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 295 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 296 [4/5] (3.34ns)   --->   "%mul_ln23_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 296 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 297 [4/5] (3.34ns)   --->   "%mul_ln22_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 297 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 298 [4/5] (3.34ns)   --->   "%mul_ln23_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 298 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 299 [5/5] (3.34ns)   --->   "%mul_ln22_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 299 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 300 [5/5] (3.34ns)   --->   "%mul_ln23_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 300 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 301 [1/1] (1.78ns)   --->   "%add_ln22_12 = add i32 %s_load_12, i32 %mul_ln22_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 301 'add' 'add_ln22_12' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 302 [5/5] (3.34ns)   --->   "%mul_ln22_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 302 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 303 [5/5] (3.34ns)   --->   "%mul_ln23_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 303 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 304 [1/2] (1.42ns)   --->   "%s_load_14 = load i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 304 'load' 's_load_14' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 305 [1/2] (1.42ns)   --->   "%s_load_15 = load i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 305 'load' 's_load_15' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 306 [2/2] (1.42ns)   --->   "%s_load_16 = load i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 306 'load' 's_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 307 [1/2] (2.66ns)   --->   "%A_load_17 = load i10 %A_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 307 'load' 'A_load_17' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 308 [2/2] (1.42ns)   --->   "%s_load_17 = load i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 308 'load' 's_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 309 [1/2] (2.66ns)   --->   "%A_load_20 = load i10 %A_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 309 'load' 'A_load_20' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 310 [2/2] (2.66ns)   --->   "%A_load_21 = load i10 %A_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 310 'load' 'A_load_21' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 311 [2/2] (2.66ns)   --->   "%A_load_22 = load i10 %A_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 311 'load' 'A_load_22' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_9 : Operation 312 [1/1] (1.78ns)   --->   "%add_ln23_25 = add i32 %mul_ln23_12, i32 %mul_ln23_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 312 'add' 'add_ln23_25' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.34>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%or_ln21 = or i10 %sub_ln21, i10 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 313 'or' 'or_ln21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i10 %or_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 314 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 315 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln21_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 315 'getelementptr' 'A_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i10 %add_ln21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 316 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 317 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (1.41ns)   --->   "%add_ln21_3 = add i10 %sub_ln21, i10 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 318 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 319 [1/1] (1.41ns)   --->   "%add_ln21_12 = add i10 %sub_ln21, i10 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 319 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 320 [1/1] (1.78ns)   --->   "%add_ln22 = add i32 %s_load, i32 %mul_ln22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 320 'add' 'add_ln22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 321 [2/2] (2.66ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 321 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 322 [2/2] (2.66ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 322 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 323 [1/1] (1.78ns)   --->   "%add_ln22_3 = add i32 %s_load_3, i32 %mul_ln22_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 323 'add' 'add_ln22_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/5] (3.34ns)   --->   "%mul_ln22_4 = mul i32 %A_load_4, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 324 'mul' 'mul_ln22_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 325 [1/5] (3.34ns)   --->   "%mul_ln23_4 = mul i32 %p_load_4_read, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 325 'mul' 'mul_ln23_4' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 326 [1/5] (3.34ns)   --->   "%mul_ln22_6 = mul i32 %A_load_6, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 326 'mul' 'mul_ln22_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 327 [1/5] (3.34ns)   --->   "%mul_ln23_6 = mul i32 %p_load_6_read, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 327 'mul' 'mul_ln23_6' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 328 [2/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 328 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 329 [2/5] (3.34ns)   --->   "%mul_ln23_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 329 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 330 [2/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 330 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 331 [2/5] (3.34ns)   --->   "%mul_ln23_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 331 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 332 [3/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 332 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 333 [3/5] (3.34ns)   --->   "%mul_ln23_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 333 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 334 [3/5] (3.34ns)   --->   "%mul_ln22_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 334 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 335 [3/5] (3.34ns)   --->   "%mul_ln23_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 335 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 336 [4/5] (3.34ns)   --->   "%mul_ln22_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 336 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 337 [4/5] (3.34ns)   --->   "%mul_ln23_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 337 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 338 [4/5] (3.34ns)   --->   "%mul_ln22_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 338 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 339 [4/5] (3.34ns)   --->   "%mul_ln23_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 339 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 340 [1/2] (1.42ns)   --->   "%s_load_16 = load i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 340 'load' 's_load_16' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 341 [1/2] (1.42ns)   --->   "%s_load_17 = load i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 341 'load' 's_load_17' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 342 [5/5] (3.34ns)   --->   "%mul_ln22_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 342 'mul' 'mul_ln22_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 343 [5/5] (3.34ns)   --->   "%mul_ln23_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 343 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 344 [2/2] (1.42ns)   --->   "%s_load_18 = load i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 344 'load' 's_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 345 [2/2] (1.42ns)   --->   "%s_load_19 = load i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 345 'load' 's_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 346 [5/5] (3.34ns)   --->   "%mul_ln22_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 346 'mul' 'mul_ln22_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 347 [5/5] (3.34ns)   --->   "%mul_ln23_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 347 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 348 [1/2] (2.66ns)   --->   "%A_load_21 = load i10 %A_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 348 'load' 'A_load_21' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 349 [1/2] (2.66ns)   --->   "%A_load_22 = load i10 %A_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 349 'load' 'A_load_22' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_10 : Operation 350 [1/1] (1.78ns)   --->   "%add_ln23_15 = add i32 %mul_ln23, i32 %mul_ln23_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 350 'add' 'add_ln23_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.34>
ST_11 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i10 %add_ln21_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 351 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 352 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln21_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 352 'getelementptr' 'A_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i10 %add_ln21_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 353 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 354 [1/1] (0.00ns)   --->   "%A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln21_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 354 'getelementptr' 'A_addr_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 355 [1/1] (1.41ns)   --->   "%add_ln21_13 = add i10 %sub_ln21, i10 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 355 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 356 [1/1] (1.41ns)   --->   "%add_ln21_14 = add i10 %sub_ln21, i10 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 356 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 357 [1/2] (2.66ns)   --->   "%A_load_1 = load i10 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 357 'load' 'A_load_1' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 358 [1/2] (2.66ns)   --->   "%A_load_2 = load i10 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 358 'load' 'A_load_2' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 359 [1/1] (1.78ns)   --->   "%add_ln22_4 = add i32 %s_load_4, i32 %mul_ln22_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 359 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 360 [2/2] (2.66ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 360 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 361 [1/1] (1.78ns)   --->   "%add_ln22_6 = add i32 %s_load_6, i32 %mul_ln22_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 361 'add' 'add_ln22_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 362 [1/5] (3.34ns)   --->   "%mul_ln22_7 = mul i32 %A_load_7, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 362 'mul' 'mul_ln22_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 363 [1/5] (3.34ns)   --->   "%mul_ln23_7 = mul i32 %p_load_7_read, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 363 'mul' 'mul_ln23_7' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 364 [1/5] (3.34ns)   --->   "%mul_ln22_8 = mul i32 %A_load_8, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 364 'mul' 'mul_ln22_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 365 [1/5] (3.34ns)   --->   "%mul_ln23_8 = mul i32 %p_load_8_read, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 365 'mul' 'mul_ln23_8' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 366 [2/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 366 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 367 [2/5] (3.34ns)   --->   "%mul_ln23_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 367 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 368 [2/5] (3.34ns)   --->   "%mul_ln22_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 368 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 369 [2/5] (3.34ns)   --->   "%mul_ln23_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 369 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 370 [3/5] (3.34ns)   --->   "%mul_ln22_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 370 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 371 [3/5] (3.34ns)   --->   "%mul_ln23_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 371 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 372 [3/5] (3.34ns)   --->   "%mul_ln22_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 372 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 373 [3/5] (3.34ns)   --->   "%mul_ln23_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 373 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 374 [2/2] (2.66ns)   --->   "%A_load_14 = load i10 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 374 'load' 'A_load_14' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_11 : Operation 375 [4/5] (3.34ns)   --->   "%mul_ln22_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 375 'mul' 'mul_ln22_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 376 [4/5] (3.34ns)   --->   "%mul_ln23_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 376 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 377 [1/2] (1.42ns)   --->   "%s_load_18 = load i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 377 'load' 's_load_18' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 378 [1/2] (1.42ns)   --->   "%s_load_19 = load i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 378 'load' 's_load_19' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 379 [2/2] (1.42ns)   --->   "%s_load_20 = load i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 379 'load' 's_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 380 [4/5] (3.34ns)   --->   "%mul_ln22_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 380 'mul' 'mul_ln22_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 381 [4/5] (3.34ns)   --->   "%mul_ln23_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 381 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 382 [2/2] (1.42ns)   --->   "%s_load_21 = load i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 382 'load' 's_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 383 [5/5] (3.34ns)   --->   "%mul_ln22_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 383 'mul' 'mul_ln22_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 384 [5/5] (3.34ns)   --->   "%mul_ln23_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 384 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 385 [5/5] (3.34ns)   --->   "%mul_ln22_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 385 'mul' 'mul_ln22_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 386 [5/5] (3.34ns)   --->   "%mul_ln23_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 386 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.34>
ST_12 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln21_16 = zext i10 %add_ln21_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 387 'zext' 'zext_ln21_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 388 [1/1] (0.00ns)   --->   "%A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln21_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 388 'getelementptr' 'A_addr_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln21_17 = zext i10 %add_ln21_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 389 'zext' 'zext_ln21_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 390 [1/1] (0.00ns)   --->   "%A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln21_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 390 'getelementptr' 'A_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 391 [1/1] (1.41ns)   --->   "%add_ln21_16 = add i10 %sub_ln21, i10 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 391 'add' 'add_ln21_16' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 392 [1/1] (1.41ns)   --->   "%add_ln21_17 = add i10 %sub_ln21, i10 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 392 'add' 'add_ln21_17' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 393 [5/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 393 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 394 [5/5] (3.34ns)   --->   "%mul_ln23_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 394 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 395 [5/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 395 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 396 [5/5] (3.34ns)   --->   "%mul_ln23_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 396 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 397 [1/2] (2.66ns)   --->   "%A_load_5 = load i10 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 397 'load' 'A_load_5' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 398 [1/1] (1.78ns)   --->   "%add_ln22_7 = add i32 %s_load_7, i32 %mul_ln22_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 398 'add' 'add_ln22_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 399 [1/1] (1.78ns)   --->   "%add_ln22_8 = add i32 %s_load_8, i32 %mul_ln22_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 399 'add' 'add_ln22_8' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 400 [1/5] (3.34ns)   --->   "%mul_ln22_9 = mul i32 %A_load_9, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 400 'mul' 'mul_ln22_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 401 [1/5] (3.34ns)   --->   "%mul_ln23_9 = mul i32 %p_load_9_read, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 401 'mul' 'mul_ln23_9' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 402 [1/5] (3.34ns)   --->   "%mul_ln22_10 = mul i32 %A_load_10, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 402 'mul' 'mul_ln22_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 403 [1/5] (3.34ns)   --->   "%mul_ln23_10 = mul i32 %p_load_10_read, i32 %A_load_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 403 'mul' 'mul_ln23_10' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 404 [2/5] (3.34ns)   --->   "%mul_ln22_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 404 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 405 [2/5] (3.34ns)   --->   "%mul_ln23_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 405 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 406 [2/5] (3.34ns)   --->   "%mul_ln22_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 406 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 407 [2/5] (3.34ns)   --->   "%mul_ln23_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 407 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 408 [1/2] (2.66ns)   --->   "%A_load_14 = load i10 %A_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 408 'load' 'A_load_14' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 409 [2/2] (2.66ns)   --->   "%A_load_15 = load i10 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 409 'load' 'A_load_15' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 410 [2/2] (2.66ns)   --->   "%A_load_16 = load i10 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 410 'load' 'A_load_16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_12 : Operation 411 [3/5] (3.34ns)   --->   "%mul_ln22_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 411 'mul' 'mul_ln22_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 412 [3/5] (3.34ns)   --->   "%mul_ln23_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 412 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 413 [1/2] (1.42ns)   --->   "%s_load_20 = load i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 413 'load' 's_load_20' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 414 [3/5] (3.34ns)   --->   "%mul_ln22_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 414 'mul' 'mul_ln22_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 415 [3/5] (3.34ns)   --->   "%mul_ln23_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 415 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 416 [1/2] (1.42ns)   --->   "%s_load_21 = load i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 416 'load' 's_load_21' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 417 [4/5] (3.34ns)   --->   "%mul_ln22_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 417 'mul' 'mul_ln22_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 418 [4/5] (3.34ns)   --->   "%mul_ln23_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 418 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 419 [2/2] (1.42ns)   --->   "%s_load_22 = load i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 419 'load' 's_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 420 [4/5] (3.34ns)   --->   "%mul_ln22_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 420 'mul' 'mul_ln22_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 421 [4/5] (3.34ns)   --->   "%mul_ln23_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 421 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 422 [2/2] (1.42ns)   --->   "%s_load_23 = load i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 422 'load' 's_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 423 [1/1] (1.78ns)   --->   "%add_ln23_18 = add i32 %mul_ln23_4, i32 %mul_ln23_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 423 'add' 'add_ln23_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.34>
ST_13 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln21_19 = zext i10 %add_ln21_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 424 'zext' 'zext_ln21_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 425 [1/1] (0.00ns)   --->   "%A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln21_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 425 'getelementptr' 'A_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln21_20 = zext i10 %add_ln21_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 426 'zext' 'zext_ln21_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 427 [1/1] (0.00ns)   --->   "%A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln21_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 427 'getelementptr' 'A_addr_19' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 428 [1/1] (1.41ns)   --->   "%add_ln21_21 = add i10 %sub_ln21, i10 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 428 'add' 'add_ln21_21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 429 [1/1] (1.41ns)   --->   "%add_ln21_22 = add i10 %sub_ln21, i10 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 429 'add' 'add_ln21_22' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 430 [4/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 430 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 431 [4/5] (3.34ns)   --->   "%mul_ln23_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 431 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 432 [4/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 432 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 433 [4/5] (3.34ns)   --->   "%mul_ln23_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 433 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 434 [5/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 434 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 435 [5/5] (3.34ns)   --->   "%mul_ln23_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 435 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 436 [1/1] (1.78ns)   --->   "%add_ln22_9 = add i32 %s_load_9, i32 %mul_ln22_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 436 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 437 [1/1] (1.78ns)   --->   "%add_ln22_10 = add i32 %s_load_10, i32 %mul_ln22_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 437 'add' 'add_ln22_10' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 438 [1/5] (3.34ns)   --->   "%mul_ln22_11 = mul i32 %A_load_11, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 438 'mul' 'mul_ln22_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 439 [1/5] (3.34ns)   --->   "%mul_ln23_11 = mul i32 %p_load_11_read, i32 %A_load_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 439 'mul' 'mul_ln23_11' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 440 [1/5] (3.34ns)   --->   "%mul_ln22_13 = mul i32 %A_load_13, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 440 'mul' 'mul_ln22_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 441 [1/5] (3.34ns)   --->   "%mul_ln23_13 = mul i32 %p_load_13_read, i32 %A_load_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 441 'mul' 'mul_ln23_13' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 442 [5/5] (3.34ns)   --->   "%mul_ln22_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 442 'mul' 'mul_ln22_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 443 [5/5] (3.34ns)   --->   "%mul_ln23_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 443 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 444 [1/2] (2.66ns)   --->   "%A_load_15 = load i10 %A_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 444 'load' 'A_load_15' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 445 [1/2] (2.66ns)   --->   "%A_load_16 = load i10 %A_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 445 'load' 'A_load_16' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 446 [2/5] (3.34ns)   --->   "%mul_ln22_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 446 'mul' 'mul_ln22_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 447 [2/5] (3.34ns)   --->   "%mul_ln23_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 447 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 448 [2/2] (2.66ns)   --->   "%A_load_18 = load i10 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 448 'load' 'A_load_18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 449 [2/2] (2.66ns)   --->   "%A_load_19 = load i10 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 449 'load' 'A_load_19' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_13 : Operation 450 [2/5] (3.34ns)   --->   "%mul_ln22_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 450 'mul' 'mul_ln22_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 451 [2/5] (3.34ns)   --->   "%mul_ln23_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 451 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 452 [3/5] (3.34ns)   --->   "%mul_ln22_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 452 'mul' 'mul_ln22_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 453 [3/5] (3.34ns)   --->   "%mul_ln23_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 453 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 454 [1/2] (1.42ns)   --->   "%s_load_22 = load i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 454 'load' 's_load_22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 455 [3/5] (3.34ns)   --->   "%mul_ln22_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 455 'mul' 'mul_ln22_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 456 [3/5] (3.34ns)   --->   "%mul_ln23_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 456 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 457 [1/2] (1.42ns)   --->   "%s_load_23 = load i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 457 'load' 's_load_23' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 458 [2/2] (1.42ns)   --->   "%s_load_24 = load i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 458 'load' 's_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 459 [2/2] (1.42ns)   --->   "%s_load_25 = load i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 459 'load' 's_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 460 [1/1] (1.78ns)   --->   "%add_ln23_21 = add i32 %mul_ln23_6, i32 %mul_ln23_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 460 'add' 'add_ln23_21' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.34>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%zext_ln21_24 = zext i10 %add_ln21_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 461 'zext' 'zext_ln21_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%A_addr_23 = getelementptr i32 %A, i64 0, i64 %zext_ln21_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 462 'getelementptr' 'A_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln21_25 = zext i10 %add_ln21_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 463 'zext' 'zext_ln21_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%A_addr_24 = getelementptr i32 %A, i64 0, i64 %zext_ln21_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 464 'getelementptr' 'A_addr_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (1.41ns)   --->   "%add_ln21_23 = add i10 %sub_ln21, i10 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 465 'add' 'add_ln21_23' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (1.41ns)   --->   "%add_ln21_24 = add i10 %sub_ln21, i10 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 466 'add' 'add_ln21_24' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 467 [3/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 467 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [3/5] (3.34ns)   --->   "%mul_ln23_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 468 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 469 [3/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 469 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [3/5] (3.34ns)   --->   "%mul_ln23_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 470 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 471 [4/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 471 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 472 [4/5] (3.34ns)   --->   "%mul_ln23_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 472 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 473 [1/1] (1.78ns)   --->   "%add_ln22_11 = add i32 %s_load_11, i32 %mul_ln22_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 473 'add' 'add_ln22_11' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 474 [1/1] (1.78ns)   --->   "%add_ln22_13 = add i32 %s_load_13, i32 %mul_ln22_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 474 'add' 'add_ln22_13' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 475 [4/5] (3.34ns)   --->   "%mul_ln22_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 475 'mul' 'mul_ln22_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 476 [4/5] (3.34ns)   --->   "%mul_ln23_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 476 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 477 [5/5] (3.34ns)   --->   "%mul_ln22_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 477 'mul' 'mul_ln22_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 478 [5/5] (3.34ns)   --->   "%mul_ln23_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 478 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 479 [5/5] (3.34ns)   --->   "%mul_ln22_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 479 'mul' 'mul_ln22_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 480 [5/5] (3.34ns)   --->   "%mul_ln23_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 480 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 481 [1/5] (3.34ns)   --->   "%mul_ln22_17 = mul i32 %A_load_17, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 481 'mul' 'mul_ln22_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 482 [1/5] (3.34ns)   --->   "%mul_ln23_17 = mul i32 %p_load_17_read, i32 %A_load_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 482 'mul' 'mul_ln23_17' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 483 [1/2] (2.66ns)   --->   "%A_load_18 = load i10 %A_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 483 'load' 'A_load_18' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 484 [1/2] (2.66ns)   --->   "%A_load_19 = load i10 %A_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 484 'load' 'A_load_19' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 485 [1/5] (3.34ns)   --->   "%mul_ln22_20 = mul i32 %A_load_20, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 485 'mul' 'mul_ln22_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 486 [1/5] (3.34ns)   --->   "%mul_ln23_20 = mul i32 %p_load_20_read, i32 %A_load_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 486 'mul' 'mul_ln23_20' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 487 [2/5] (3.34ns)   --->   "%mul_ln22_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 487 'mul' 'mul_ln22_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 488 [2/5] (3.34ns)   --->   "%mul_ln23_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 488 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 489 [2/5] (3.34ns)   --->   "%mul_ln22_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 489 'mul' 'mul_ln22_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 490 [2/5] (3.34ns)   --->   "%mul_ln23_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 490 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 491 [2/2] (2.66ns)   --->   "%A_load_23 = load i10 %A_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 491 'load' 'A_load_23' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 492 [2/2] (2.66ns)   --->   "%A_load_24 = load i10 %A_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 492 'load' 'A_load_24' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_14 : Operation 493 [1/2] (1.42ns)   --->   "%s_load_24 = load i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 493 'load' 's_load_24' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 494 [1/2] (1.42ns)   --->   "%s_load_25 = load i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 494 'load' 's_load_25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 495 [2/2] (1.42ns)   --->   "%s_load_26 = load i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 495 'load' 's_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 496 [2/2] (1.42ns)   --->   "%s_load_27 = load i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 496 'load' 's_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 497 [1/1] (1.78ns)   --->   "%add_ln23_22 = add i32 %mul_ln23_8, i32 %mul_ln23_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 497 'add' 'add_ln23_22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_24 = add i32 %mul_ln23_10, i32 %mul_ln23_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 498 'add' 'add_ln23_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 499 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_26 = add i32 %add_ln23_25, i32 %add_ln23_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 499 'add' 'add_ln23_26' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.34>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln21_26 = zext i10 %add_ln21_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 500 'zext' 'zext_ln21_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%A_addr_25 = getelementptr i32 %A, i64 0, i64 %zext_ln21_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 501 'getelementptr' 'A_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln21_27 = zext i10 %add_ln21_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 502 'zext' 'zext_ln21_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (0.00ns)   --->   "%A_addr_26 = getelementptr i32 %A, i64 0, i64 %zext_ln21_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 503 'getelementptr' 'A_addr_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 504 [1/1] (1.41ns)   --->   "%add_ln21_25 = add i10 %sub_ln21, i10 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 504 'add' 'add_ln21_25' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (1.41ns)   --->   "%add_ln21_26 = add i10 %sub_ln21, i10 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 505 'add' 'add_ln21_26' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [2/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 506 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [2/5] (3.34ns)   --->   "%mul_ln23_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 507 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [2/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 508 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [2/5] (3.34ns)   --->   "%mul_ln23_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 509 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [3/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 510 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [3/5] (3.34ns)   --->   "%mul_ln23_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 511 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [3/5] (3.34ns)   --->   "%mul_ln22_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 512 'mul' 'mul_ln22_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [3/5] (3.34ns)   --->   "%mul_ln23_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 513 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [4/5] (3.34ns)   --->   "%mul_ln22_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 514 'mul' 'mul_ln22_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [4/5] (3.34ns)   --->   "%mul_ln23_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 515 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [4/5] (3.34ns)   --->   "%mul_ln22_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 516 'mul' 'mul_ln22_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [4/5] (3.34ns)   --->   "%mul_ln23_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 517 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [1/1] (1.78ns)   --->   "%add_ln22_17 = add i32 %s_load_17, i32 %mul_ln22_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 518 'add' 'add_ln22_17' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [5/5] (3.34ns)   --->   "%mul_ln22_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 519 'mul' 'mul_ln22_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [5/5] (3.34ns)   --->   "%mul_ln23_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 520 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 521 [5/5] (3.34ns)   --->   "%mul_ln22_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 521 'mul' 'mul_ln22_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 522 [5/5] (3.34ns)   --->   "%mul_ln23_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 522 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 523 [1/1] (1.78ns)   --->   "%add_ln22_20 = add i32 %s_load_20, i32 %mul_ln22_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 523 'add' 'add_ln22_20' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 524 [1/5] (3.34ns)   --->   "%mul_ln22_21 = mul i32 %A_load_21, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 524 'mul' 'mul_ln22_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 525 [1/5] (3.34ns)   --->   "%mul_ln23_21 = mul i32 %p_load_21_read, i32 %A_load_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 525 'mul' 'mul_ln23_21' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 526 [1/5] (3.34ns)   --->   "%mul_ln22_22 = mul i32 %A_load_22, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 526 'mul' 'mul_ln22_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 527 [1/5] (3.34ns)   --->   "%mul_ln23_22 = mul i32 %p_load_22_read, i32 %A_load_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 527 'mul' 'mul_ln23_22' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 528 [1/2] (2.66ns)   --->   "%A_load_23 = load i10 %A_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 528 'load' 'A_load_23' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 529 [1/2] (2.66ns)   --->   "%A_load_24 = load i10 %A_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 529 'load' 'A_load_24' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 530 [2/2] (2.66ns)   --->   "%A_load_25 = load i10 %A_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 530 'load' 'A_load_25' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 531 [2/2] (2.66ns)   --->   "%A_load_26 = load i10 %A_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 531 'load' 'A_load_26' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_15 : Operation 532 [1/2] (1.42ns)   --->   "%s_load_26 = load i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 532 'load' 's_load_26' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 533 [1/2] (1.42ns)   --->   "%s_load_27 = load i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 533 'load' 's_load_27' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 534 [2/2] (1.42ns)   --->   "%s_load_28 = load i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 534 'load' 's_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 535 [2/2] (1.42ns)   --->   "%s_load_29 = load i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 535 'load' 's_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 536 [1/1] (1.78ns)   --->   "%add_ln23_10 = add i32 %mul_ln23_17, i32 %mul_ln23_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 536 'add' 'add_ln23_10' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_23 = add i32 %add_ln23_22, i32 %add_ln23_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 537 'add' 'add_ln23_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 538 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_27 = add i32 %add_ln23_26, i32 %add_ln23_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 538 'add' 'add_ln23_27' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 3.34>
ST_16 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln21_28 = zext i10 %add_ln21_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 539 'zext' 'zext_ln21_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%A_addr_27 = getelementptr i32 %A, i64 0, i64 %zext_ln21_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 540 'getelementptr' 'A_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [1/1] (0.00ns)   --->   "%zext_ln21_29 = zext i10 %add_ln21_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 541 'zext' 'zext_ln21_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%A_addr_28 = getelementptr i32 %A, i64 0, i64 %zext_ln21_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 542 'getelementptr' 'A_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22, i5 %s_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 543 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 544 [1/5] (3.34ns)   --->   "%mul_ln22_1 = mul i32 %A_load_1, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 544 'mul' 'mul_ln22_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 545 [1/5] (3.34ns)   --->   "%mul_ln23_1 = mul i32 %p_load_1_read, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 545 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/5] (3.34ns)   --->   "%mul_ln22_2 = mul i32 %A_load_2, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 546 'mul' 'mul_ln22_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 547 [1/5] (3.34ns)   --->   "%mul_ln23_2 = mul i32 %p_load_2_read, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 547 'mul' 'mul_ln23_2' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_3, i5 %s_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 548 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 549 [2/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 549 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 550 [2/5] (3.34ns)   --->   "%mul_ln23_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 550 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [2/5] (3.34ns)   --->   "%mul_ln22_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 551 'mul' 'mul_ln22_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [2/5] (3.34ns)   --->   "%mul_ln23_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 552 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [3/5] (3.34ns)   --->   "%mul_ln22_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 553 'mul' 'mul_ln22_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [3/5] (3.34ns)   --->   "%mul_ln23_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 554 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [3/5] (3.34ns)   --->   "%mul_ln22_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 555 'mul' 'mul_ln22_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [3/5] (3.34ns)   --->   "%mul_ln23_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 556 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [4/5] (3.34ns)   --->   "%mul_ln22_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 557 'mul' 'mul_ln22_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [4/5] (3.34ns)   --->   "%mul_ln23_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 558 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [4/5] (3.34ns)   --->   "%mul_ln22_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 559 'mul' 'mul_ln22_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [4/5] (3.34ns)   --->   "%mul_ln23_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 560 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/1] (1.78ns)   --->   "%add_ln22_21 = add i32 %s_load_21, i32 %mul_ln22_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 561 'add' 'add_ln22_21' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 562 [1/1] (1.78ns)   --->   "%add_ln22_22 = add i32 %s_load_22, i32 %mul_ln22_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 562 'add' 'add_ln22_22' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [5/5] (3.34ns)   --->   "%mul_ln22_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 563 'mul' 'mul_ln22_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 564 [5/5] (3.34ns)   --->   "%mul_ln23_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 564 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 565 [5/5] (3.34ns)   --->   "%mul_ln22_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 565 'mul' 'mul_ln22_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [5/5] (3.34ns)   --->   "%mul_ln23_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 566 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 567 [1/2] (2.66ns)   --->   "%A_load_25 = load i10 %A_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 567 'load' 'A_load_25' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 568 [1/2] (2.66ns)   --->   "%A_load_26 = load i10 %A_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 568 'load' 'A_load_26' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 569 [2/2] (2.66ns)   --->   "%A_load_27 = load i10 %A_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 569 'load' 'A_load_27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 570 [2/2] (2.66ns)   --->   "%A_load_28 = load i10 %A_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 570 'load' 'A_load_28' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_16 : Operation 571 [1/2] (1.42ns)   --->   "%s_load_28 = load i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 571 'load' 's_load_28' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 572 [1/2] (1.42ns)   --->   "%s_load_29 = load i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 572 'load' 's_load_29' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 573 [1/1] (1.78ns)   --->   "%add_ln22_29 = add i32 %s_load_29, i32 %mul_ln22_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 573 'add' 'add_ln22_29' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i32 %mul_ln23_22, i32 %mul_ln23_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 574 'add' 'add_ln23_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.34>
ST_17 : Operation 575 [1/1] (1.78ns)   --->   "%add_ln22_1 = add i32 %s_load_1, i32 %mul_ln22_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 575 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 576 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_1, i5 %s_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 576 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 577 [1/1] (1.78ns)   --->   "%add_ln22_2 = add i32 %s_load_2, i32 %mul_ln22_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 577 'add' 'add_ln22_2' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 578 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_2, i5 %s_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 578 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_17 : Operation 579 [1/5] (3.34ns)   --->   "%mul_ln22_5 = mul i32 %A_load_5, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 579 'mul' 'mul_ln22_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 580 [1/5] (3.34ns)   --->   "%mul_ln23_5 = mul i32 %p_load_5_read, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 580 'mul' 'mul_ln23_5' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 581 [1/5] (3.34ns)   --->   "%mul_ln22_14 = mul i32 %A_load_14, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 581 'mul' 'mul_ln22_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 582 [1/5] (3.34ns)   --->   "%mul_ln23_14 = mul i32 %p_load_14_read, i32 %A_load_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 582 'mul' 'mul_ln23_14' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 583 [2/5] (3.34ns)   --->   "%mul_ln22_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 583 'mul' 'mul_ln22_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [2/5] (3.34ns)   --->   "%mul_ln23_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 584 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [2/5] (3.34ns)   --->   "%mul_ln22_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 585 'mul' 'mul_ln22_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 586 [2/5] (3.34ns)   --->   "%mul_ln23_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 586 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [3/5] (3.34ns)   --->   "%mul_ln22_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 587 'mul' 'mul_ln22_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [3/5] (3.34ns)   --->   "%mul_ln23_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 588 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [3/5] (3.34ns)   --->   "%mul_ln22_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 589 'mul' 'mul_ln22_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 590 [3/5] (3.34ns)   --->   "%mul_ln23_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 590 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [4/5] (3.34ns)   --->   "%mul_ln22_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 591 'mul' 'mul_ln22_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [4/5] (3.34ns)   --->   "%mul_ln23_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 592 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [4/5] (3.34ns)   --->   "%mul_ln22_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 593 'mul' 'mul_ln22_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [4/5] (3.34ns)   --->   "%mul_ln23_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 594 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [5/5] (3.34ns)   --->   "%mul_ln22_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 595 'mul' 'mul_ln22_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [5/5] (3.34ns)   --->   "%mul_ln23_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 596 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [5/5] (3.34ns)   --->   "%mul_ln22_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 597 'mul' 'mul_ln22_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [5/5] (3.34ns)   --->   "%mul_ln23_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 598 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [1/2] (2.66ns)   --->   "%A_load_27 = load i10 %A_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 599 'load' 'A_load_27' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_17 : Operation 600 [1/2] (2.66ns)   --->   "%A_load_28 = load i10 %A_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21]   --->   Operation 600 'load' 'A_load_28' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 18 <SV = 17> <Delay = 3.34>
ST_18 : Operation 601 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_4, i5 %s_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 601 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_18 : Operation 602 [1/1] (1.78ns)   --->   "%add_ln22_5 = add i32 %s_load_5, i32 %mul_ln22_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 602 'add' 'add_ln22_5' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 603 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_5, i5 %s_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 603 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_18 : Operation 604 [1/1] (1.78ns)   --->   "%add_ln22_14 = add i32 %s_load_14, i32 %mul_ln22_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 604 'add' 'add_ln22_14' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 605 [1/5] (3.34ns)   --->   "%mul_ln22_15 = mul i32 %A_load_15, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 605 'mul' 'mul_ln22_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 606 [1/5] (3.34ns)   --->   "%mul_ln23_15 = mul i32 %p_load_15_read, i32 %A_load_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 606 'mul' 'mul_ln23_15' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 607 [1/5] (3.34ns)   --->   "%mul_ln22_16 = mul i32 %A_load_16, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 607 'mul' 'mul_ln22_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 608 [1/5] (3.34ns)   --->   "%mul_ln23_16 = mul i32 %p_load_16_read, i32 %A_load_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 608 'mul' 'mul_ln23_16' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 609 [2/5] (3.34ns)   --->   "%mul_ln22_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 609 'mul' 'mul_ln22_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 610 [2/5] (3.34ns)   --->   "%mul_ln23_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 610 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 611 [2/5] (3.34ns)   --->   "%mul_ln22_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 611 'mul' 'mul_ln22_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 612 [2/5] (3.34ns)   --->   "%mul_ln23_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 612 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 613 [3/5] (3.34ns)   --->   "%mul_ln22_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 613 'mul' 'mul_ln22_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 614 [3/5] (3.34ns)   --->   "%mul_ln23_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 614 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 615 [3/5] (3.34ns)   --->   "%mul_ln22_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 615 'mul' 'mul_ln22_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 616 [3/5] (3.34ns)   --->   "%mul_ln23_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 616 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 617 [4/5] (3.34ns)   --->   "%mul_ln22_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 617 'mul' 'mul_ln22_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 618 [4/5] (3.34ns)   --->   "%mul_ln23_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 618 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 619 [4/5] (3.34ns)   --->   "%mul_ln22_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 619 'mul' 'mul_ln22_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 620 [4/5] (3.34ns)   --->   "%mul_ln23_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 620 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 621 [5/5] (3.34ns)   --->   "%mul_ln22_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 621 'mul' 'mul_ln22_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 622 [5/5] (3.34ns)   --->   "%mul_ln23_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 622 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 623 [5/5] (3.34ns)   --->   "%mul_ln22_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 623 'mul' 'mul_ln22_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 624 [5/5] (3.34ns)   --->   "%mul_ln23_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 624 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_17 = add i32 %mul_ln23_2, i32 %mul_ln23_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 625 'add' 'add_ln23_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 626 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_19 = add i32 %add_ln23_18, i32 %add_ln23_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 626 'add' 'add_ln23_19' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 19 <SV = 18> <Delay = 3.34>
ST_19 : Operation 627 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_6, i5 %s_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 627 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_19 : Operation 628 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_7, i5 %s_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 628 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_19 : Operation 629 [1/1] (1.78ns)   --->   "%add_ln22_15 = add i32 %s_load_15, i32 %mul_ln22_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 629 'add' 'add_ln22_15' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 630 [1/1] (1.78ns)   --->   "%add_ln22_16 = add i32 %s_load_16, i32 %mul_ln22_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 630 'add' 'add_ln22_16' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 631 [1/5] (3.34ns)   --->   "%mul_ln22_18 = mul i32 %A_load_18, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 631 'mul' 'mul_ln22_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 632 [1/5] (3.34ns)   --->   "%mul_ln23_18 = mul i32 %p_load_18_read, i32 %A_load_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 632 'mul' 'mul_ln23_18' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 633 [1/5] (3.34ns)   --->   "%mul_ln22_19 = mul i32 %A_load_19, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 633 'mul' 'mul_ln22_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 634 [1/5] (3.34ns)   --->   "%mul_ln23_19 = mul i32 %p_load_19_read, i32 %A_load_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 634 'mul' 'mul_ln23_19' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 635 [2/5] (3.34ns)   --->   "%mul_ln22_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 635 'mul' 'mul_ln22_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 636 [2/5] (3.34ns)   --->   "%mul_ln23_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 636 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 637 [2/5] (3.34ns)   --->   "%mul_ln22_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 637 'mul' 'mul_ln22_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 638 [2/5] (3.34ns)   --->   "%mul_ln23_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 638 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 639 [3/5] (3.34ns)   --->   "%mul_ln22_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 639 'mul' 'mul_ln22_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 640 [3/5] (3.34ns)   --->   "%mul_ln23_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 640 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 641 [3/5] (3.34ns)   --->   "%mul_ln22_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 641 'mul' 'mul_ln22_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 642 [3/5] (3.34ns)   --->   "%mul_ln23_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 642 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 643 [4/5] (3.34ns)   --->   "%mul_ln22_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 643 'mul' 'mul_ln22_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 644 [4/5] (3.34ns)   --->   "%mul_ln23_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 644 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 645 [4/5] (3.34ns)   --->   "%mul_ln22_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 645 'mul' 'mul_ln22_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 646 [4/5] (3.34ns)   --->   "%mul_ln23_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 646 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 647 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i32 %mul_ln23_14, i32 %mul_ln23_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 647 'add' 'add_ln23_7' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.34>
ST_20 : Operation 648 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_8, i5 %s_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 648 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_20 : Operation 649 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_9, i5 %s_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 649 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_20 : Operation 650 [1/1] (1.78ns)   --->   "%add_ln22_18 = add i32 %s_load_18, i32 %mul_ln22_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 650 'add' 'add_ln22_18' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 651 [1/1] (1.78ns)   --->   "%add_ln22_19 = add i32 %s_load_19, i32 %mul_ln22_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 651 'add' 'add_ln22_19' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 652 [1/5] (3.34ns)   --->   "%mul_ln22_23 = mul i32 %A_load_23, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 652 'mul' 'mul_ln22_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 653 [1/5] (3.34ns)   --->   "%mul_ln23_23 = mul i32 %p_load_23_read, i32 %A_load_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 653 'mul' 'mul_ln23_23' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 654 [1/5] (3.34ns)   --->   "%mul_ln22_24 = mul i32 %A_load_24, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 654 'mul' 'mul_ln22_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 655 [1/5] (3.34ns)   --->   "%mul_ln23_24 = mul i32 %p_load_24_read, i32 %A_load_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 655 'mul' 'mul_ln23_24' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 656 [2/5] (3.34ns)   --->   "%mul_ln22_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 656 'mul' 'mul_ln22_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 657 [2/5] (3.34ns)   --->   "%mul_ln23_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 657 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 658 [2/5] (3.34ns)   --->   "%mul_ln22_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 658 'mul' 'mul_ln22_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 659 [2/5] (3.34ns)   --->   "%mul_ln23_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 659 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 660 [3/5] (3.34ns)   --->   "%mul_ln22_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 660 'mul' 'mul_ln22_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 661 [3/5] (3.34ns)   --->   "%mul_ln23_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 661 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 662 [3/5] (3.34ns)   --->   "%mul_ln22_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 662 'mul' 'mul_ln22_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 663 [3/5] (3.34ns)   --->   "%mul_ln23_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 663 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_9 = add i32 %mul_ln23_15, i32 %mul_ln23_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 664 'add' 'add_ln23_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 665 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_11 = add i32 %add_ln23_10, i32 %add_ln23_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 665 'add' 'add_ln23_11' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_14 = add i32 %mul_ln23_19, i32 %mul_ln23_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 666 'add' 'add_ln23_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 667 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_16 = add i32 %add_ln23_15, i32 %add_ln23_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 667 'add' 'add_ln23_16' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 21 <SV = 20> <Delay = 3.34>
ST_21 : Operation 668 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_10, i5 %s_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 668 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_21 : Operation 669 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_11, i5 %s_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 669 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_21 : Operation 670 [1/1] (1.78ns)   --->   "%add_ln22_23 = add i32 %s_load_23, i32 %mul_ln22_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 670 'add' 'add_ln22_23' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 671 [1/1] (1.78ns)   --->   "%add_ln22_24 = add i32 %s_load_24, i32 %mul_ln22_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 671 'add' 'add_ln22_24' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 672 [1/5] (3.34ns)   --->   "%mul_ln22_25 = mul i32 %A_load_25, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 672 'mul' 'mul_ln22_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 673 [1/5] (3.34ns)   --->   "%mul_ln23_25 = mul i32 %p_load_25_read, i32 %A_load_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 673 'mul' 'mul_ln23_25' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 674 [1/5] (3.34ns)   --->   "%mul_ln22_26 = mul i32 %A_load_26, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 674 'mul' 'mul_ln22_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 675 [1/5] (3.34ns)   --->   "%mul_ln23_26 = mul i32 %p_load_26_read, i32 %A_load_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 675 'mul' 'mul_ln23_26' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 676 [2/5] (3.34ns)   --->   "%mul_ln22_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 676 'mul' 'mul_ln22_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 677 [2/5] (3.34ns)   --->   "%mul_ln23_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 677 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 678 [2/5] (3.34ns)   --->   "%mul_ln22_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 678 'mul' 'mul_ln22_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 679 [2/5] (3.34ns)   --->   "%mul_ln23_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 679 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 680 [1/1] (1.78ns)   --->   "%add_ln23_6 = add i32 %mul_ln23_24, i32 %mul_ln23_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 680 'add' 'add_ln23_6' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_20 = add i32 %add_ln23_19, i32 %add_ln23_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 681 'add' 'add_ln23_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 682 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_28 = add i32 %add_ln23_27, i32 %add_ln23_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 682 'add' 'add_ln23_28' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 22 <SV = 21> <Delay = 3.34>
ST_22 : Operation 683 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_12, i5 %s_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 683 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_22 : Operation 684 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_13, i5 %s_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 684 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_22 : Operation 685 [1/1] (1.78ns)   --->   "%add_ln22_25 = add i32 %s_load_25, i32 %mul_ln22_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 685 'add' 'add_ln22_25' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 686 [1/1] (1.78ns)   --->   "%add_ln22_26 = add i32 %s_load_26, i32 %mul_ln22_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 686 'add' 'add_ln22_26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 687 [1/5] (3.34ns)   --->   "%mul_ln22_27 = mul i32 %A_load_27, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 687 'mul' 'mul_ln22_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 688 [1/5] (3.34ns)   --->   "%mul_ln23_27 = mul i32 %p_load_27_read, i32 %A_load_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 688 'mul' 'mul_ln23_27' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 689 [1/5] (3.34ns)   --->   "%mul_ln22_28 = mul i32 %A_load_28, i32 %r_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 689 'mul' 'mul_ln22_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 690 [1/5] (3.34ns)   --->   "%mul_ln23_28 = mul i32 %p_load_28_read, i32 %A_load_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 690 'mul' 'mul_ln23_28' <Predicate = true> <Delay = 3.34> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_2 = add i32 %mul_ln23_26, i32 %mul_ln23_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 691 'add' 'add_ln23_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 692 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_4 = add i32 %add_ln23_3, i32 %add_ln23_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 692 'add' 'add_ln23_4' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_8 = add i32 %add_ln23_7, i32 %add_ln23_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 693 'add' 'add_ln23_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 694 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_12 = add i32 %add_ln23_11, i32 %add_ln23_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 694 'add' 'add_ln23_12' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 23 <SV = 22> <Delay = 1.78>
ST_23 : Operation 695 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_14, i5 %s_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 695 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_23 : Operation 696 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_15, i5 %s_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 696 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_23 : Operation 697 [1/1] (1.78ns)   --->   "%add_ln22_27 = add i32 %s_load_27, i32 %mul_ln22_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 697 'add' 'add_ln22_27' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 698 [1/1] (1.78ns)   --->   "%add_ln22_28 = add i32 %s_load_28, i32 %mul_ln22_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 698 'add' 'add_ln22_28' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 699 [1/1] (1.78ns)   --->   "%add_ln23 = add i32 %mul_ln23_27, i32 %mul_ln23_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 699 'add' 'add_ln23' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.77>
ST_24 : Operation 700 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_16, i5 %s_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 700 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_24 : Operation 701 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_17, i5 %s_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 701 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_24 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_1 = add i32 %add_ln23, i32 %tmp_q" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 702 'add' 'add_ln23_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 703 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_5 = add i32 %add_ln23_4, i32 %add_ln23_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 703 'add' 'add_ln23_5' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 25 <SV = 24> <Delay = 2.77>
ST_25 : Operation 704 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_18, i5 %s_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 704 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_25 : Operation 705 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_19, i5 %s_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 705 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_25 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln23_13 = add i32 %add_ln23_12, i32 %add_ln23_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 706 'add' 'add_ln23_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 707 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln23_29 = add i32 %add_ln23_28, i32 %add_ln23_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23]   --->   Operation 707 'add' 'add_ln23_29' <Predicate = true> <Delay = 2.77> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 708 [1/1] (0.00ns)   --->   "%store_ln16 = store i32 %add_ln23_29, i32 %add17_lcssa_phi" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 708 'store' 'store_ln16' <Predicate = true> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.42>
ST_26 : Operation 709 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_20, i5 %s_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 709 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 710 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_21, i5 %s_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 710 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_26 : Operation 711 [1/1] (1.42ns)   --->   "%store_ln25 = store i32 %add_ln23_29, i5 %q_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:25]   --->   Operation 711 'store' 'store_ln25' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 27 <SV = 26> <Delay = 1.42>
ST_27 : Operation 712 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_22, i5 %s_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 712 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_27 : Operation 713 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_23, i5 %s_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 713 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 28 <SV = 27> <Delay = 1.42>
ST_28 : Operation 714 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_24, i5 %s_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 714 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_28 : Operation 715 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_25, i5 %s_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 715 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 29 <SV = 28> <Delay = 1.42>
ST_29 : Operation 716 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_26, i5 %s_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 716 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_29 : Operation 717 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_27, i5 %s_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 717 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 30 <SV = 29> <Delay = 1.42>
ST_30 : Operation 718 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:12]   --->   Operation 718 'specloopname' 'specloopname_ln12' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 719 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_28, i5 %s_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 719 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_30 : Operation 720 [1/1] (1.42ns)   --->   "%store_ln22 = store i32 %add_ln22_29, i5 %s_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22]   --->   Operation 720 'store' 'store_ln22' <Predicate = true> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_30 : Operation 721 [1/1] (0.00ns)   --->   "%br_ln16 = br void %VITIS_LOOP_19_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16]   --->   Operation 721 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2.83ns
The critical path consists of the following:
	'alloca' operation ('i') [37]  (0 ns)
	'load' operation ('i', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:16) on local variable 'i' [75]  (0 ns)
	'sub' operation ('sub_ln21', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) [116]  (1.42 ns)
	'add' operation ('add_ln21_10', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) [152]  (1.42 ns)

 <State 2>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) [154]  (0 ns)
	'load' operation ('A_load_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) on array 'A' [283]  (2.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('A_addr', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) [118]  (0 ns)
	'load' operation ('A_load', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:21) on array 'A' [211]  (2.66 ns)

 <State 4>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_12', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [285]  (3.35 ns)

 <State 5>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [213]  (3.35 ns)

 <State 6>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [213]  (3.35 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [213]  (3.35 ns)

 <State 8>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [213]  (3.35 ns)

 <State 9>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [213]  (3.35 ns)

 <State 10>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_4', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [237]  (3.35 ns)

 <State 11>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_7', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [255]  (3.35 ns)

 <State 12>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [219]  (3.35 ns)

 <State 13>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [219]  (3.35 ns)

 <State 14>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [219]  (3.35 ns)

 <State 15>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [219]  (3.35 ns)

 <State 16>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [219]  (3.35 ns)

 <State 17>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [243]  (3.35 ns)

 <State 18>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_15', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [303]  (3.35 ns)

 <State 19>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_18', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [321]  (3.35 ns)

 <State 20>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_23', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [351]  (3.35 ns)

 <State 21>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_25', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [363]  (3.35 ns)

 <State 22>: 3.35ns
The critical path consists of the following:
	'mul' operation ('mul_ln22_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [375]  (3.35 ns)

 <State 23>: 1.78ns
The critical path consists of the following:
	'add' operation ('add_ln22_27', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) [376]  (1.78 ns)

 <State 24>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln23_1', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) [392]  (0 ns)
	'add' operation ('add_ln23_5', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) [396]  (2.78 ns)

 <State 25>: 2.78ns
The critical path consists of the following:
	'add' operation ('add_ln23_13', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) [404]  (0 ns)
	'add' operation ('add_ln23_29', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:23) [420]  (2.78 ns)

 <State 26>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) of variable 'add_ln22_20', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22 on array 's' [335]  (1.43 ns)

 <State 27>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) of variable 'add_ln22_22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22 on array 's' [347]  (1.43 ns)

 <State 28>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) of variable 'add_ln22_24', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22 on array 's' [359]  (1.43 ns)

 <State 29>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) of variable 'add_ln22_26', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22 on array 's' [371]  (1.43 ns)

 <State 30>: 1.43ns
The critical path consists of the following:
	'store' operation ('store_ln22', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22) of variable 'add_ln22_28', ../../../../Documents/LAP_hls_benchmarks/Vitis/bicg/src/bicg.cpp:22 on array 's' [383]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
