	component ni2 is
		port (
			clk_clk                        : in  std_logic                    := 'X'; -- clk
			pio_external_connection_export : out std_logic_vector(7 downto 0)         -- export
		);
	end component ni2;

