

================================================================
== Vitis HLS Report for 'filter_kernel_Pipeline_VITIS_LOOP_147_14'
================================================================
* Date:           Wed Feb 26 23:19:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        image_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.208 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_147_14  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     51|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|      9|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      28|    114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |sparsemux_7_2_8_1_1_U51  |sparsemux_7_2_8_1_1  |        0|   0|  0|   9|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   0|  0|   9|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln147_fu_162_p2   |         +|   0|  0|  10|           2|           1|
    |ap_condition_84       |       and|   0|  0|   2|           1|           1|
    |icmp_ln147_fu_156_p2  |      icmp|   0|  0|  39|          32|          32|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  51|          35|          34|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_k  |   9|          2|    2|          4|
    |k_4_fu_50           |   9|          2|    2|          4|
    |window_37_fu_54     |   9|          2|    8|         16|
    |window_38_fu_58     |   9|          2|    8|         16|
    |window_39_fu_62     |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  54|         12|   29|         58|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+---+----+-----+-----------+
    |       Name      | FF| LUT| Bits| Const Bits|
    +-----------------+---+----+-----+-----------+
    |ap_CS_fsm        |  1|   0|    1|          0|
    |ap_done_reg      |  1|   0|    1|          0|
    |k_4_fu_50        |  2|   0|    2|          0|
    |window_37_fu_54  |  8|   0|    8|          0|
    |window_38_fu_58  |  8|   0|    8|          0|
    |window_39_fu_62  |  8|   0|    8|          0|
    +-----------------+---+----+-----+-----------+
    |Total            | 28|   0|   28|          0|
    +-----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  filter_kernel_Pipeline_VITIS_LOOP_147_14|  return value|
|window_14_load_1      |   in|    8|     ap_none|                          window_14_load_1|        scalar|
|window_12_load_1      |   in|    8|     ap_none|                          window_12_load_1|        scalar|
|window_13_load_1      |   in|    8|     ap_none|                          window_13_load_1|        scalar|
|channels              |   in|   32|     ap_none|                                  channels|        scalar|
|line_buffer_3_load_1  |   in|    8|     ap_none|                      line_buffer_3_load_1|        scalar|
|line_buffer_4_load_1  |   in|    8|     ap_none|                      line_buffer_4_load_1|        scalar|
|line_buffer_5_load_1  |   in|    8|     ap_none|                      line_buffer_5_load_1|        scalar|
|window_39_out         |  out|    8|      ap_vld|                             window_39_out|       pointer|
|window_39_out_ap_vld  |  out|    1|      ap_vld|                             window_39_out|       pointer|
|window_38_out         |  out|    8|      ap_vld|                             window_38_out|       pointer|
|window_38_out_ap_vld  |  out|    1|      ap_vld|                             window_38_out|       pointer|
|window_37_out         |  out|    8|      ap_vld|                             window_37_out|       pointer|
|window_37_out_ap_vld  |  out|    1|      ap_vld|                             window_37_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

