digraph "CFG for 'main' function" {
	label="CFG for 'main' function";

	Node0x56519eb71d50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{entry:\l  %m = alloca i32, align 4\l  %call = call nonnull align 8 dereferenceable(16)\l... %\"class.std::basic_istream\"* @_ZNSirsERi(%\"class.std::basic_istream\"* nonnull\l... align 8 dereferenceable(16) @_ZSt3cin, i32* nonnull align 4\l... dereferenceable(4) %m)\l  %i = load i32, i32* %m, align 4\l  switch i32 %i, label %sw.default [\l    i32 2, label %sw.bb\l    i32 4, label %sw.bb1\l    i32 6, label %sw.bb4\l  ]\l|{<s0>def|<s1>2|<s2>4|<s3>6}}"];
	Node0x56519eb71d50:s0 -> Node0x56519eb721c0;
	Node0x56519eb71d50:s1 -> Node0x56519eb722d0;
	Node0x56519eb71d50:s2 -> Node0x56519eb723d0;
	Node0x56519eb71d50:s3 -> Node0x56519eb724d0;
	Node0x56519eb722d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb:                                            \l  %mul = mul nsw i32 2, 1\l  %add = add nsw i32 %mul, 5\l  br label %sw.epilog\l}"];
	Node0x56519eb722d0 -> Node0x56519eb72780;
	Node0x56519eb723d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb1:                                           \l  %mul2 = mul nsw i32 2, 1\l  %add3 = add nsw i32 %mul2, 5\l  %sub = sub nsw i32 %add3, 2\l  br label %sw.epilog\l}"];
	Node0x56519eb723d0 -> Node0x56519eb72780;
	Node0x56519eb724d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb4:                                           \l  %mul5 = mul nsw i32 2, 1\l  %add6 = add nsw i32 %mul5, 1\l  %add7 = add nsw i32 %add6, 2\l  br label %sw.epilog\l}"];
	Node0x56519eb724d0 -> Node0x56519eb72780;
	Node0x56519eb721c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.default:                                       \l  br label %sw.epilog\l}"];
	Node0x56519eb721c0 -> Node0x56519eb72780;
	Node0x56519eb72780 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{sw.epilog:                                        \l  %n.0 = phi i32 [ undef, %sw.default ], [ %add7, %sw.bb4 ], [ %sub, %sw.bb1\l... ], [ 10, %sw.bb ]\l  %x.0 = phi i32 [ 2, %sw.default ], [ %add6, %sw.bb4 ], [ %add3, %sw.bb1 ], [\l... %add, %sw.bb ]\l  %mul8 = mul nsw i32 2, %x.0\l  %add9 = add nsw i32 %mul8, 10\l  %add10 = add nsw i32 9, %x.0\l  %cmp = icmp sle i32 %add9, %add10\l  br i1 %cmp, label %if.end, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x56519eb72780:s0 -> Node0x56519eb73910;
	Node0x56519eb72780:s1 -> Node0x56519eb73980;
	Node0x56519eb73980 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#c5333470",label="{if.else:                                          \l  %mul11 = mul nsw i32 3, %x.0\l  %add12 = add nsw i32 %n.0, %mul11\l  switch i32 %add12, label %if.end [\l    i32 200, label %sw.bb14\l    i32 300, label %sw.bb15\l  ]\l|{<s0>def|<s1>200|<s2>300}}"];
	Node0x56519eb73980:s0 -> Node0x56519eb73910;
	Node0x56519eb73980:s1 -> Node0x56519eb73f80;
	Node0x56519eb73980:s2 -> Node0x56519eb74020;
	Node0x56519eb73f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d24b4070",label="{sw.bb14:                                          \l  br label %end\l}"];
	Node0x56519eb73f80 -> Node0x56519eb741b0;
	Node0x56519eb74020 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#6282ea70",label="{sw.bb15:                                          \l  call void @exit(i32 0) #6\l  unreachable\l}"];
	Node0x56519eb73910 [shape=record,color="#b70d28ff", style=filled, fillcolor="#be242e70",label="{if.end:                                           \l  %add17 = add nsw i32 %n.0, %x.0\l  store i32 %add17, i32* %m, align 4\l  br label %end\l}"];
	Node0x56519eb73910 -> Node0x56519eb741b0;
	Node0x56519eb741b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{end:                                              \l  ret i32 0\l}"];
}
