<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3437" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3437{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3437{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3437{left:712px;bottom:1076px;letter-spacing:0.26px;word-spacing:0.56px;}
#t4_3437{left:564px;bottom:1051px;letter-spacing:0.24px;word-spacing:0.67px;}
#t5_3437{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t6_3437{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_3437{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_3437{left:69px;bottom:894px;letter-spacing:0.15px;}
#t9_3437{left:150px;bottom:894px;letter-spacing:0.19px;word-spacing:0.07px;}
#ta_3437{left:69px;bottom:869px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tb_3437{left:69px;bottom:852px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tc_3437{left:579px;bottom:852px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#td_3437{left:69px;bottom:836px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#te_3437{left:69px;bottom:819px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tf_3437{left:697px;bottom:819px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tg_3437{left:69px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.64px;}
#th_3437{left:823px;bottom:802px;letter-spacing:-0.09px;}
#ti_3437{left:69px;bottom:785px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tj_3437{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3437{left:69px;bottom:752px;letter-spacing:-0.13px;}
#tl_3437{left:101px;bottom:758px;}
#tm_3437{left:116px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_3437{left:209px;bottom:373px;letter-spacing:0.11px;word-spacing:0.03px;}
#to_3437{left:300px;bottom:373px;letter-spacing:0.13px;word-spacing:-0.01px;}
#tp_3437{left:462px;bottom:450px;letter-spacing:0.06px;word-spacing:0.04px;}
#tq_3437{left:308px;bottom:451px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tr_3437{left:384px;bottom:518px;letter-spacing:0.1px;word-spacing:-0.01px;}
#ts_3437{left:205px;bottom:636px;letter-spacing:0.11px;}
#tt_3437{left:642px;bottom:610px;letter-spacing:0.12px;word-spacing:-0.01px;}
#tu_3437{left:649px;bottom:597px;letter-spacing:0.08px;}
#tv_3437{left:217px;bottom:623px;letter-spacing:0.09px;}
#tw_3437{left:308px;bottom:697px;letter-spacing:0.11px;}
#tx_3437{left:309px;bottom:683px;letter-spacing:0.14px;}
#ty_3437{left:641px;bottom:445px;letter-spacing:0.07px;word-spacing:0.02px;}
#tz_3437{left:645px;bottom:498px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t10_3437{left:404px;bottom:595px;letter-spacing:0.11px;}
#t11_3437{left:644px;bottom:558px;letter-spacing:0.08px;}
#t12_3437{left:657px;bottom:546px;letter-spacing:0.12px;}
#t13_3437{left:497px;bottom:596px;letter-spacing:0.11px;}
#t14_3437{left:549px;bottom:602px;}
#t15_3437{left:298px;bottom:408px;letter-spacing:0.1px;}

.s1_3437{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3437{font-size:24px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s3_3437{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3437{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3437{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3437{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3437{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3437{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3437{font-size:10px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3437" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3437Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3437" style="-webkit-user-select: none;"><object width="935" height="1210" data="3437/3437.svg" type="image/svg+xml" id="pdf3437" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3437" class="t s1_3437">Vol. 3A </span><span id="t2_3437" class="t s1_3437">12-1 </span>
<span id="t3_3437" class="t s2_3437">CHAPTER 12 </span>
<span id="t4_3437" class="t s2_3437">MEMORY CACHE CONTROL </span>
<span id="t5_3437" class="t s3_3437">This chapter describes the memory cache and cache control mechanisms, the TLBs, and the store buffer in Intel 64 </span>
<span id="t6_3437" class="t s3_3437">and IA-32 processors. It also describes the memory type range registers (MTRRs) introduced in the P6 family </span>
<span id="t7_3437" class="t s3_3437">processors and how they are used to control caching of physical memory locations. </span>
<span id="t8_3437" class="t s4_3437">12.1 </span><span id="t9_3437" class="t s4_3437">INTERNAL CACHES, TLBS, AND BUFFERS </span>
<span id="ta_3437" class="t s3_3437">The Intel 64 and IA-32 architectures support cache, translation look aside buffers (TLBs), and a store buffer for </span>
<span id="tb_3437" class="t s3_3437">temporary on-chip (and external) storage of instructions and data. (Figure </span><span id="tc_3437" class="t s3_3437">12-1 shows the arrangement of caches, </span>
<span id="td_3437" class="t s3_3437">TLBs, and the store buffer for the Pentium 4 and Intel Xeon processors.) Table 12-1 shows the characteristics of </span>
<span id="te_3437" class="t s3_3437">these caches and buffers for the Pentium 4, Intel Xeon, P6 family, and Pentium processors. </span><span id="tf_3437" class="t s5_3437">The sizes and char- </span>
<span id="tg_3437" class="t s5_3437">acteristics of these units are machine specific and may change in future versions of the processor. </span><span id="th_3437" class="t s3_3437">The </span>
<span id="ti_3437" class="t s3_3437">CPUID instruction returns the sizes and characteristics of the caches and buffers for the processor on which the </span>
<span id="tj_3437" class="t s3_3437">instruction is executed. See “CPUID—CPU Identification” in Chapter 3, “Instruction Set Reference, A-L,” of the </span>
<span id="tk_3437" class="t s3_3437">Intel </span>
<span id="tl_3437" class="t s6_3437">® </span>
<span id="tm_3437" class="t s3_3437">64 and IA-32 Architectures Software Developer’s Manual, Volume 2A. </span>
<span id="tn_3437" class="t s7_3437">Figure 12-1. </span><span id="to_3437" class="t s7_3437">Cache Structure of the Pentium 4 and Intel Xeon Processors </span>
<span id="tp_3437" class="t s8_3437">Trace Cache </span><span id="tq_3437" class="t s8_3437">Instruction Decoder </span>
<span id="tr_3437" class="t s8_3437">Bus Interface Unit </span>
<span id="ts_3437" class="t s8_3437">System Bus </span>
<span id="tt_3437" class="t s8_3437">Data Cache </span>
<span id="tu_3437" class="t s8_3437">Unit (L1) </span>
<span id="tv_3437" class="t s8_3437">(External) </span>
<span id="tw_3437" class="t s8_3437">Physical </span>
<span id="tx_3437" class="t s8_3437">Memory </span>
<span id="ty_3437" class="t s8_3437">Store Buffer </span>
<span id="tz_3437" class="t s8_3437">Data TLBs </span>
<span id="t10_3437" class="t s8_3437">L2 Cache </span>
<span id="t11_3437" class="t s8_3437">Instruction </span>
<span id="t12_3437" class="t s8_3437">TLBs </span>
<span id="t13_3437" class="t s8_3437">L3 Cache </span>
<span id="t14_3437" class="t s9_3437">† </span>
<span id="t15_3437" class="t s8_3437">† Intel Xeon processors only </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
