--Tanish Shah
library IEEE;
use IEEE.std_logic_1164.all;

entity or_gate is
  Port( x : in std_logic;
	y : in std_logic;
        z : in std_logic;
  	a : out std_logic
  );
  end or_gate;

architecture Behavioral of or_gate is
	begin
		a<= x or y or z;
	end Behavioral;