// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_pp0_stage0 = 24'd16;
parameter    ap_ST_fsm_state9 = 24'd32;
parameter    ap_ST_fsm_state10 = 24'd64;
parameter    ap_ST_fsm_state11 = 24'd128;
parameter    ap_ST_fsm_state12 = 24'd256;
parameter    ap_ST_fsm_state13 = 24'd512;
parameter    ap_ST_fsm_state14 = 24'd1024;
parameter    ap_ST_fsm_state15 = 24'd2048;
parameter    ap_ST_fsm_state16 = 24'd4096;
parameter    ap_ST_fsm_state17 = 24'd8192;
parameter    ap_ST_fsm_state18 = 24'd16384;
parameter    ap_ST_fsm_state19 = 24'd32768;
parameter    ap_ST_fsm_state20 = 24'd65536;
parameter    ap_ST_fsm_state21 = 24'd131072;
parameter    ap_ST_fsm_state22 = 24'd262144;
parameter    ap_ST_fsm_state23 = 24'd524288;
parameter    ap_ST_fsm_state24 = 24'd1048576;
parameter    ap_ST_fsm_state25 = 24'd2097152;
parameter    ap_ST_fsm_state26 = 24'd4194304;
parameter    ap_ST_fsm_state27 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] sX_3;
reg   [31:0] sY_3;
reg   [31:0] pY_3;
reg   [31:0] pX_3;
reg   [8:0] layer_in_V_8_address0;
reg    layer_in_V_8_ce0;
reg    layer_in_V_8_we0;
wire   [15:0] layer_in_V_8_q0;
wire   [8:0] w5_V_address0;
reg    w5_V_ce0;
wire   [190:0] w5_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln208_fu_1640_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state26;
reg   [15:0] acc_V_31_0_reg_815;
reg   [15:0] acc_V_30_0_reg_828;
reg   [15:0] acc_V_29_0_reg_841;
reg   [15:0] acc_V_28_0_reg_854;
reg   [15:0] acc_V_27_0_reg_867;
reg   [15:0] acc_V_26_0_reg_880;
reg   [15:0] acc_V_25_0_reg_893;
reg   [15:0] acc_V_24_0_reg_906;
reg   [15:0] acc_V_23_0_reg_919;
reg   [15:0] acc_V_22_0_reg_932;
reg   [15:0] acc_V_21_0_reg_945;
reg   [15:0] acc_V_20_0_reg_958;
reg   [15:0] acc_V_19_0_reg_971;
reg   [15:0] acc_V_18_0_reg_984;
reg   [15:0] acc_V_17_0_reg_997;
reg   [15:0] acc_V_16_0_reg_1010;
reg   [15:0] acc_V_15_0_reg_1023;
reg   [15:0] acc_V_14_0_reg_1036;
reg   [15:0] acc_V_13_0_reg_1049;
reg   [15:0] acc_V_12_0_reg_1062;
reg   [15:0] acc_V_11_0_reg_1075;
reg   [15:0] acc_V_10_0_reg_1088;
reg   [15:0] acc_V_9_0_reg_1101;
reg   [15:0] acc_V_8_0_reg_1114;
reg   [15:0] acc_V_7_0_reg_1127;
reg   [15:0] acc_V_6_0_reg_1140;
reg   [15:0] acc_V_5_0_reg_1153;
reg   [15:0] acc_V_4_0_reg_1166;
reg   [15:0] acc_V_3_0_reg_1179;
reg   [15:0] acc_V_2_0_reg_1192;
reg   [15:0] acc_V_1_0_reg_1205;
reg   [15:0] acc_V_0_0_reg_1218;
reg   [8:0] in_index_reg_1231;
reg    ap_block_state1;
wire   [10:0] i_fu_1634_p2;
reg   [10:0] i_reg_2591;
wire    ap_CS_fsm_state2;
wire   [5:0] i1_fu_1646_p2;
reg    ap_block_state3;
wire   [0:0] icmp_ln215_fu_1657_p2;
reg   [0:0] icmp_ln215_reg_2604;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done;
wire   [0:0] icmp_ln215_4_fu_1663_p2;
reg   [0:0] icmp_ln215_4_reg_2609;
wire   [0:0] and_ln215_4_fu_1713_p2;
reg   [0:0] and_ln215_4_reg_2614;
wire   [0:0] icmp_ln336_fu_1719_p2;
reg   [0:0] icmp_ln336_reg_2618;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_2618_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_2618_pp0_iter2_reg;
wire   [8:0] ir_fu_1725_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_8_load_reg_2637;
wire   [5:0] trunc_ln344_fu_1737_p1;
reg   [5:0] trunc_ln344_reg_2673;
reg   [5:0] tmp_65_reg_2678;
reg   [5:0] tmp_66_reg_2683;
reg   [5:0] tmp_67_reg_2688;
reg   [5:0] tmp_68_reg_2693;
reg   [5:0] tmp_69_reg_2698;
reg   [5:0] tmp_70_reg_2703;
reg   [5:0] tmp_71_reg_2708;
reg   [5:0] tmp_72_reg_2713;
reg   [5:0] tmp_73_reg_2718;
reg   [5:0] tmp_74_reg_2723;
reg   [5:0] tmp_75_reg_2728;
reg   [5:0] tmp_76_reg_2733;
reg   [5:0] tmp_77_reg_2738;
reg   [5:0] tmp_78_reg_2743;
reg   [5:0] tmp_79_reg_2748;
reg   [5:0] tmp_80_reg_2753;
reg   [5:0] tmp_81_reg_2758;
reg   [5:0] tmp_82_reg_2763;
reg   [5:0] tmp_83_reg_2768;
reg   [5:0] tmp_84_reg_2773;
reg   [5:0] tmp_85_reg_2778;
reg   [5:0] tmp_86_reg_2783;
reg   [5:0] tmp_87_reg_2788;
reg   [5:0] tmp_88_reg_2793;
reg   [5:0] tmp_89_reg_2798;
reg   [5:0] tmp_90_reg_2803;
reg   [5:0] tmp_91_reg_2808;
reg   [5:0] tmp_92_reg_2813;
reg   [5:0] tmp_93_reg_2818;
reg   [5:0] tmp_94_reg_2823;
reg   [4:0] tmp_95_reg_2828;
wire   [15:0] acc_0_V_fu_2055_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_fu_2061_p2;
wire   [15:0] acc_2_V_fu_2067_p2;
wire   [15:0] acc_3_V_fu_2073_p2;
wire   [15:0] acc_4_V_fu_2079_p2;
wire   [15:0] acc_5_V_fu_2085_p2;
wire   [15:0] acc_6_V_fu_2091_p2;
wire   [15:0] acc_7_V_fu_2097_p2;
wire   [15:0] acc_8_V_fu_2103_p2;
wire   [15:0] acc_9_V_fu_2109_p2;
wire   [15:0] acc_10_V_fu_2115_p2;
wire   [15:0] acc_11_V_fu_2121_p2;
wire   [15:0] acc_12_V_fu_2127_p2;
wire   [15:0] acc_13_V_fu_2133_p2;
wire   [15:0] acc_14_V_fu_2139_p2;
wire   [15:0] acc_15_V_fu_2145_p2;
wire   [15:0] acc_16_V_fu_2151_p2;
wire   [15:0] acc_17_V_fu_2157_p2;
wire   [15:0] acc_18_V_fu_2163_p2;
wire   [15:0] acc_19_V_fu_2169_p2;
wire   [15:0] acc_20_V_fu_2175_p2;
wire   [15:0] acc_21_V_fu_2181_p2;
wire   [15:0] acc_22_V_fu_2187_p2;
wire   [15:0] acc_23_V_fu_2193_p2;
wire   [15:0] acc_24_V_fu_2199_p2;
wire   [15:0] acc_25_V_fu_2205_p2;
wire   [15:0] acc_26_V_fu_2211_p2;
wire   [15:0] acc_27_V_fu_2217_p2;
wire   [15:0] acc_28_V_fu_2223_p2;
wire   [15:0] acc_29_V_fu_2229_p2;
wire   [15:0] acc_30_V_fu_2235_p2;
wire   [15:0] acc_31_V_fu_2241_p2;
wire   [5:0] i_ic_fu_2253_p2;
reg   [5:0] i_ic_reg_2996;
wire    ap_CS_fsm_state25;
wire   [0:0] icmp_ln226_fu_2247_p2;
wire   [0:0] icmp_ln237_fu_2264_p2;
reg   [0:0] icmp_ln237_reg_3006;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [4:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [4:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [4:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_idle;
wire   [4:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_ce0;
wire   [8:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_d0;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp189;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp190;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp191;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp192;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp193;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp194;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp195;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call22;
wire    ap_block_pp0_stage0_11001_ignoreCallOp196;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call24;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call24;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call24;
wire    ap_block_pp0_stage0_11001_ignoreCallOp197;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call26;
wire    ap_block_pp0_stage0_11001_ignoreCallOp198;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp199;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp200;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp201;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call34;
wire    ap_block_pp0_stage0_11001_ignoreCallOp202;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call36;
wire    ap_block_pp0_stage0_11001_ignoreCallOp203;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call38;
wire    ap_block_pp0_stage0_11001_ignoreCallOp204;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call40;
wire    ap_block_pp0_stage0_11001_ignoreCallOp205;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call42;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call42;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call42;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call42;
wire    ap_block_pp0_stage0_11001_ignoreCallOp206;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call44;
wire    ap_block_pp0_stage0_11001_ignoreCallOp207;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call46;
wire    ap_block_pp0_stage0_11001_ignoreCallOp208;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call48;
wire    ap_block_pp0_stage0_11001_ignoreCallOp209;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call50;
wire    ap_block_pp0_stage0_11001_ignoreCallOp210;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call52;
wire    ap_block_pp0_stage0_11001_ignoreCallOp211;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call54;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call54;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call54;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call54;
wire    ap_block_pp0_stage0_11001_ignoreCallOp212;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call56;
wire    ap_block_pp0_stage0_11001_ignoreCallOp213;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call58;
wire    ap_block_pp0_stage0_11001_ignoreCallOp214;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call60;
wire    ap_block_pp0_stage0_11001_ignoreCallOp215;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call62;
wire    ap_block_pp0_stage0_11001_ignoreCallOp216;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call64;
wire    ap_block_pp0_stage0_11001_ignoreCallOp217;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call66;
wire    ap_block_pp0_stage0_11001_ignoreCallOp218;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call68;
wire    ap_block_pp0_stage0_11001_ignoreCallOp219;
wire   [5:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_w_V;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call71;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call71;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call71;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call71;
wire    ap_block_pp0_stage0_11001_ignoreCallOp221;
reg   [10:0] i_0_i_reg_793;
wire    ap_CS_fsm_state27;
reg   [5:0] i1_0_i_reg_804;
wire   [0:0] icmp_ln206_fu_1628_p2;
reg   [5:0] i_ic_0_i_reg_1242;
wire    ap_CS_fsm_state24;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg;
reg    ap_block_state3_ignore_call4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln210_fu_1652_p1;
wire   [63:0] zext_ln344_fu_1731_p1;
wire   [63:0] zext_ln228_fu_2259_p1;
wire   [31:0] select_ln252_fu_2288_p3;
wire   [31:0] add_ln245_fu_2329_p2;
wire   [0:0] icmp_ln241_fu_2323_p2;
wire   [31:0] add_ln250_fu_2270_p2;
reg   [31:0] pX_7_loc_0_fu_444;
reg   [31:0] sX_7_loc_0_fu_448;
reg   [31:0] pY_7_loc_0_fu_452;
reg   [31:0] sY_7_loc_0_fu_456;
wire   [31:0] select_ln247_fu_2347_p3;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire   [30:0] tmp_96_fu_1669_p4;
wire   [30:0] tmp_97_fu_1685_p4;
wire   [0:0] icmp_ln215_5_fu_1679_p2;
wire   [0:0] icmp_ln215_6_fu_1695_p2;
wire   [0:0] and_ln215_3_fu_1707_p2;
wire   [0:0] and_ln215_fu_1701_p2;
wire   [31:0] add_ln252_fu_2282_p2;
wire   [31:0] add_ln247_fu_2341_p2;
reg   [23:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1817;
reg    ap_condition_1822;
reg    ap_condition_1836;
reg    ap_condition_1841;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 sX_3 = 32'd0;
#0 sY_3 = 32'd0;
#0 pY_3 = 32'd0;
#0 pX_3 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_layebom #(
    .DataWidth( 16 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
layer_in_V_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_8_address0),
    .ce0(layer_in_V_8_ce0),
    .we0(layer_in_V_8_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_d0),
    .q0(layer_in_V_8_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_w5_V #(
    .DataWidth( 191 ),
    .AddressRange( 288 ),
    .AddressWidth( 9 ))
w5_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w5_V_address0),
    .ce0(w5_V_ce0),
    .q0(w5_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_tmpdbpm #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config2_s_layekbM #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_d0),
    .output_V_q0(layer_in_V_8_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(trunc_ln344_reg_2673),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_65_reg_2678),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_66_reg_2683),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_67_reg_2688),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_68_reg_2693),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_69_reg_2698),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_70_reg_2703),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_71_reg_2708),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_72_reg_2713),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_73_reg_2718),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_74_reg_2723),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_75_reg_2728),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_76_reg_2733),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_77_reg_2738),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_78_reg_2743),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_79_reg_2748),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_80_reg_2753),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_81_reg_2758),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_82_reg_2763),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_83_reg_2768),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_84_reg_2773),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_85_reg_2778),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_86_reg_2783),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_87_reg_2788),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_88_reg_2793),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_89_reg_2798),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_90_reg_2803),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_91_reg_2808),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_92_reg_2813),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_93_reg_2818),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(tmp_94_reg_2823),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_8_load_reg_2637),
    .w_V(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_w_V),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln206_fu_1628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_0_0_reg_1218 <= acc_0_V_fu_2055_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_1218 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_10_0_reg_1088 <= acc_10_V_fu_2115_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_1088 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_11_0_reg_1075 <= acc_11_V_fu_2121_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_1075 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_12_0_reg_1062 <= acc_12_V_fu_2127_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_1062 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_13_0_reg_1049 <= acc_13_V_fu_2133_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_1049 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_14_0_reg_1036 <= acc_14_V_fu_2139_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_1036 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_15_0_reg_1023 <= acc_15_V_fu_2145_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_1023 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_16_0_reg_1010 <= acc_16_V_fu_2151_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_1010 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_17_0_reg_997 <= acc_17_V_fu_2157_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_997 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_18_0_reg_984 <= acc_18_V_fu_2163_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_984 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_19_0_reg_971 <= acc_19_V_fu_2169_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_971 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_1_0_reg_1205 <= acc_1_V_fu_2061_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_1205 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_20_0_reg_958 <= acc_20_V_fu_2175_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_958 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_21_0_reg_945 <= acc_21_V_fu_2181_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_945 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_22_0_reg_932 <= acc_22_V_fu_2187_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_932 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_23_0_reg_919 <= acc_23_V_fu_2193_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_919 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_24_0_reg_906 <= acc_24_V_fu_2199_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_906 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_25_0_reg_893 <= acc_25_V_fu_2205_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_893 <= 16'd65152;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_26_0_reg_880 <= acc_26_V_fu_2211_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_880 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_27_0_reg_867 <= acc_27_V_fu_2217_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_867 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_28_0_reg_854 <= acc_28_V_fu_2223_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_854 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_29_0_reg_841 <= acc_29_V_fu_2229_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_841 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_2_0_reg_1192 <= acc_2_V_fu_2067_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_1192 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_30_0_reg_828 <= acc_30_V_fu_2235_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_828 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_31_0_reg_815 <= acc_31_V_fu_2241_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_815 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_3_0_reg_1179 <= acc_3_V_fu_2073_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_1179 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_4_0_reg_1166 <= acc_4_V_fu_2079_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_1166 <= 16'd65280;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_5_0_reg_1153 <= acc_5_V_fu_2085_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_1153 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_6_0_reg_1140 <= acc_6_V_fu_2091_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_1140 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_7_0_reg_1127 <= acc_7_V_fu_2097_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_1127 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_8_0_reg_1114 <= acc_8_V_fu_2103_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_1114 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        acc_V_9_0_reg_1101 <= acc_9_V_fu_2109_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_1101 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln206_fu_1628_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_0_i_reg_804 <= 6'd0;
    end else if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        i1_0_i_reg_804 <= i1_fu_1646_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_0_i_reg_793 <= i_reg_2591;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_793 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        i_ic_0_i_reg_1242 <= i_ic_reg_2996;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_ic_0_i_reg_1242 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_fu_1719_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_index_reg_1231 <= ir_fu_1725_p2;
    end else if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_1231 <= 9'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1822)) begin
            pX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1817)) begin
            pX_3 <= add_ln250_fu_2270_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3006 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        pX_7_loc_0_fu_444 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((icmp_ln237_fu_2264_p2 == 1'd0) & (1'd0 == and_ln215_4_reg_2614)) | ((icmp_ln237_fu_2264_p2 == 1'd0) & (icmp_ln226_fu_2247_p2 == 1'd1))))) begin
        pX_7_loc_0_fu_444 <= add_ln250_fu_2270_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_7_loc_0_fu_444 <= pX_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1841)) begin
            pY_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1836)) begin
            pY_3 <= add_ln245_fu_2329_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1)) | ((icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1))))) begin
        pY_7_loc_0_fu_452 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1)) | ((icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1))))) begin
        pY_7_loc_0_fu_452 <= add_ln245_fu_2329_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_7_loc_0_fu_452 <= pY_3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        if ((1'b1 == ap_condition_1822)) begin
            sX_3 <= 32'd0;
        end else if ((1'b1 == ap_condition_1817)) begin
            sX_3 <= select_ln252_fu_2288_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3006 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        sX_7_loc_0_fu_448 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((icmp_ln237_fu_2264_p2 == 1'd0) & (1'd0 == and_ln215_4_reg_2614)) | ((icmp_ln237_fu_2264_p2 == 1'd0) & (icmp_ln226_fu_2247_p2 == 1'd1))))) begin
        sX_7_loc_0_fu_448 <= select_ln252_fu_2288_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_7_loc_0_fu_448 <= sX_3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1)) | ((icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1))))) begin
        sY_7_loc_0_fu_456 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state25) & (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1)) | ((icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1))))) begin
        sY_7_loc_0_fu_456 <= select_ln247_fu_2347_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_7_loc_0_fu_456 <= sY_3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln215_4_reg_2614 <= and_ln215_4_fu_1713_p2;
        icmp_ln215_4_reg_2609 <= icmp_ln215_4_fu_1663_p2;
        icmp_ln215_reg_2604 <= icmp_ln215_fu_1657_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln215_4_reg_2614) & (1'b1 == ap_CS_fsm_state25))) begin
        i_ic_reg_2996 <= i_ic_fu_2253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_2591 <= i_fu_1634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & ((1'd0 == and_ln215_4_reg_2614) | (icmp_ln226_fu_2247_p2 == 1'd1)))) begin
        icmp_ln237_reg_3006 <= icmp_ln237_fu_2264_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_2618 <= icmp_ln336_fu_1719_p2;
        icmp_ln336_reg_2618_pp0_iter1_reg <= icmp_ln336_reg_2618;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_2618_pp0_iter2_reg <= icmp_ln336_reg_2618_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln336_reg_2618 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_load_reg_2637 <= layer_in_V_8_q0;
        tmp_65_reg_2678 <= {{w5_V_q0[11:6]}};
        tmp_66_reg_2683 <= {{w5_V_q0[17:12]}};
        tmp_67_reg_2688 <= {{w5_V_q0[23:18]}};
        tmp_68_reg_2693 <= {{w5_V_q0[29:24]}};
        tmp_69_reg_2698 <= {{w5_V_q0[35:30]}};
        tmp_70_reg_2703 <= {{w5_V_q0[41:36]}};
        tmp_71_reg_2708 <= {{w5_V_q0[47:42]}};
        tmp_72_reg_2713 <= {{w5_V_q0[53:48]}};
        tmp_73_reg_2718 <= {{w5_V_q0[59:54]}};
        tmp_74_reg_2723 <= {{w5_V_q0[65:60]}};
        tmp_75_reg_2728 <= {{w5_V_q0[71:66]}};
        tmp_76_reg_2733 <= {{w5_V_q0[77:72]}};
        tmp_77_reg_2738 <= {{w5_V_q0[83:78]}};
        tmp_78_reg_2743 <= {{w5_V_q0[89:84]}};
        tmp_79_reg_2748 <= {{w5_V_q0[95:90]}};
        tmp_80_reg_2753 <= {{w5_V_q0[101:96]}};
        tmp_81_reg_2758 <= {{w5_V_q0[107:102]}};
        tmp_82_reg_2763 <= {{w5_V_q0[113:108]}};
        tmp_83_reg_2768 <= {{w5_V_q0[119:114]}};
        tmp_84_reg_2773 <= {{w5_V_q0[125:120]}};
        tmp_85_reg_2778 <= {{w5_V_q0[131:126]}};
        tmp_86_reg_2783 <= {{w5_V_q0[137:132]}};
        tmp_87_reg_2788 <= {{w5_V_q0[143:138]}};
        tmp_88_reg_2793 <= {{w5_V_q0[149:144]}};
        tmp_89_reg_2798 <= {{w5_V_q0[155:150]}};
        tmp_90_reg_2803 <= {{w5_V_q0[161:156]}};
        tmp_91_reg_2808 <= {{w5_V_q0[167:162]}};
        tmp_92_reg_2813 <= {{w5_V_q0[173:168]}};
        tmp_93_reg_2818 <= {{w5_V_q0[179:174]}};
        tmp_94_reg_2823 <= {{w5_V_q0[185:180]}};
        tmp_95_reg_2828 <= {{w5_V_q0[190:186]}};
        trunc_ln344_reg_2673 <= trunc_ln344_fu_1737_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_3006 == 1'd1) & (1'b1 == ap_CS_fsm_state27))) begin
        sY_3 <= sY_7_loc_0_fu_456;
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_1719_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_1628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp189) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp190) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp191) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp192) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp193) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp194) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp195) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp196) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp197) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp198) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp200) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp201) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp202) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp203) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp204) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp205) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp206) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp207) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp208) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp209) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp210) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp211) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp212) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp213) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp214) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp215) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp216) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp217) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp218) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp219) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp221) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_1628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        layer_in_V_8_address0 = zext_ln344_fu_1731_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_address0;
    end else begin
        layer_in_V_8_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_8_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_ce0;
    end else begin
        layer_in_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_8_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_output_V_we0;
    end else begin
        layer_in_V_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = zext_ln228_fu_2259_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_30_0_reg_828;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_28_0_reg_854;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_26_0_reg_880;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_24_0_reg_906;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_22_0_reg_932;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_20_0_reg_958;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_18_0_reg_984;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_16_0_reg_1010;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_14_0_reg_1036;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_12_0_reg_1062;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_10_0_reg_1088;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_8_0_reg_1114;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_6_0_reg_1140;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_4_0_reg_1166;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_2_0_reg_1192;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_0_0_reg_1218;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_31_0_reg_815;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_29_0_reg_841;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_27_0_reg_867;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_25_0_reg_893;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_23_0_reg_919;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_21_0_reg_945;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_19_0_reg_971;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_17_0_reg_997;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_15_0_reg_1023;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_13_0_reg_1049;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_11_0_reg_1075;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_9_0_reg_1101;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_7_0_reg_1127;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_5_0_reg_1153;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_3_0_reg_1179;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_1_0_reg_1205;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_address0 = zext_ln210_fu_1652_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w5_V_ce0 = 1'b1;
    end else begin
        w5_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln206_fu_1628_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0)) & (icmp_ln208_fu_1640_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'd0 == and_ln215_4_fu_1713_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1719_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_1719_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & ((1'd0 == and_ln215_4_reg_2614) | (icmp_ln226_fu_2247_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_2055_p2 = (acc_V_0_0_reg_1218 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1388_ap_return);

assign acc_10_V_fu_2115_p2 = (acc_V_10_0_reg_1088 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1448_ap_return);

assign acc_11_V_fu_2121_p2 = (acc_V_11_0_reg_1075 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1454_ap_return);

assign acc_12_V_fu_2127_p2 = (acc_V_12_0_reg_1062 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1460_ap_return);

assign acc_13_V_fu_2133_p2 = (acc_V_13_0_reg_1049 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1466_ap_return);

assign acc_14_V_fu_2139_p2 = (acc_V_14_0_reg_1036 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1472_ap_return);

assign acc_15_V_fu_2145_p2 = (acc_V_15_0_reg_1023 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1478_ap_return);

assign acc_16_V_fu_2151_p2 = (acc_V_16_0_reg_1010 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1484_ap_return);

assign acc_17_V_fu_2157_p2 = (acc_V_17_0_reg_997 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1490_ap_return);

assign acc_18_V_fu_2163_p2 = (acc_V_18_0_reg_984 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1496_ap_return);

assign acc_19_V_fu_2169_p2 = (acc_V_19_0_reg_971 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1502_ap_return);

assign acc_1_V_fu_2061_p2 = (acc_V_1_0_reg_1205 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1394_ap_return);

assign acc_20_V_fu_2175_p2 = (acc_V_20_0_reg_958 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1508_ap_return);

assign acc_21_V_fu_2181_p2 = (acc_V_21_0_reg_945 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1514_ap_return);

assign acc_22_V_fu_2187_p2 = (acc_V_22_0_reg_932 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1520_ap_return);

assign acc_23_V_fu_2193_p2 = (acc_V_23_0_reg_919 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1526_ap_return);

assign acc_24_V_fu_2199_p2 = (acc_V_24_0_reg_906 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1532_ap_return);

assign acc_25_V_fu_2205_p2 = (acc_V_25_0_reg_893 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1538_ap_return);

assign acc_26_V_fu_2211_p2 = (acc_V_26_0_reg_880 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1544_ap_return);

assign acc_27_V_fu_2217_p2 = (acc_V_27_0_reg_867 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1550_ap_return);

assign acc_28_V_fu_2223_p2 = (acc_V_28_0_reg_854 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1556_ap_return);

assign acc_29_V_fu_2229_p2 = (acc_V_29_0_reg_841 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1562_ap_return);

assign acc_2_V_fu_2067_p2 = (acc_V_2_0_reg_1192 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1400_ap_return);

assign acc_30_V_fu_2235_p2 = (acc_V_30_0_reg_828 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1568_ap_return);

assign acc_31_V_fu_2241_p2 = (acc_V_31_0_reg_815 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_ap_return);

assign acc_3_V_fu_2073_p2 = (acc_V_3_0_reg_1179 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1406_ap_return);

assign acc_4_V_fu_2079_p2 = (acc_V_4_0_reg_1166 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1412_ap_return);

assign acc_5_V_fu_2085_p2 = (acc_V_5_0_reg_1153 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1418_ap_return);

assign acc_6_V_fu_2091_p2 = (acc_V_6_0_reg_1140 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1424_ap_return);

assign acc_7_V_fu_2097_p2 = (acc_V_7_0_reg_1127 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1430_ap_return);

assign acc_8_V_fu_2103_p2 = (acc_V_8_0_reg_1114 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1436_ap_return);

assign acc_9_V_fu_2109_p2 = (acc_V_9_0_reg_1101 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1442_ap_return);

assign add_ln245_fu_2329_p2 = (pY_7_loc_0_fu_452 + 32'd1);

assign add_ln247_fu_2341_p2 = (sY_7_loc_0_fu_456 + 32'd1);

assign add_ln250_fu_2270_p2 = (pX_7_loc_0_fu_444 + 32'd1);

assign add_ln252_fu_2282_p2 = (sX_7_loc_0_fu_448 + 32'd1);

assign and_ln215_3_fu_1707_p2 = (icmp_ln215_6_fu_1695_p2 & icmp_ln215_5_fu_1679_p2);

assign and_ln215_4_fu_1713_p2 = (and_ln215_fu_1701_p2 & and_ln215_3_fu_1707_p2);

assign and_ln215_fu_1701_p2 = (icmp_ln215_fu_1657_p2 & icmp_ln215_4_fu_1663_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp189 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp190 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp191 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp192 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp193 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp194 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp195 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp196 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp197 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp198 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp199 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp200 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp201 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp202 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp203 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp204 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp205 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp206 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp207 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp208 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp209 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp210 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp211 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp212 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp213 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp214 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp215 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp216 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp217 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp218 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp219 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp221 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_ignore_call4 = ((icmp_ln208_fu_1640_p2 == 1'd0) & (data_V_V_empty_n == 1'b0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call71 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_1817 = (((icmp_ln237_fu_2264_p2 == 1'd0) & (1'd0 == and_ln215_4_reg_2614)) | ((icmp_ln237_fu_2264_p2 == 1'd0) & (icmp_ln226_fu_2247_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1822 = (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln237_fu_2264_p2 == 1'd1)) | ((icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1836 = (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1)) | ((icmp_ln241_fu_2323_p2 == 1'd0) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_1841 = (((1'd0 == and_ln215_4_reg_2614) & (icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1)) | ((icmp_ln237_fu_2264_p2 == 1'd1) & (icmp_ln226_fu_2247_p2 == 1'd1) & (icmp_ln241_fu_2323_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config5_s_fu_1253_ap_start_reg;

assign grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_1574_w_V = $signed(tmp_95_reg_2828);

assign i1_fu_1646_p2 = (i1_0_i_reg_804 + 6'd1);

assign i_fu_1634_p2 = (i_0_i_reg_793 + 11'd1);

assign i_ic_fu_2253_p2 = (i_ic_0_i_reg_1242 + 6'd1);

assign icmp_ln206_fu_1628_p2 = ((i_0_i_reg_793 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_1640_p2 = ((i1_0_i_reg_804 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln215_4_fu_1663_p2 = ((sY_7_loc_0_fu_456 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_5_fu_1679_p2 = (($signed(tmp_96_fu_1669_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_6_fu_1695_p2 = (($signed(tmp_97_fu_1685_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_1657_p2 = ((sX_7_loc_0_fu_448 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_2247_p2 = ((i_ic_0_i_reg_1242 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_2264_p2 = ((pX_7_loc_0_fu_444 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_2323_p2 = ((pY_7_loc_0_fu_452 == 32'd31) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_1719_p2 = ((in_index_reg_1231 == 9'd288) ? 1'b1 : 1'b0);

assign ir_fu_1725_p2 = (in_index_reg_1231 + 9'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln247_fu_2347_p3 = ((icmp_ln215_4_reg_2609[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_2341_p2);

assign select_ln252_fu_2288_p3 = ((icmp_ln215_reg_2604[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_2282_p2);

assign start_out = real_start;

assign tmp_96_fu_1669_p4 = {{pY_7_loc_0_fu_452[31:1]}};

assign tmp_97_fu_1685_p4 = {{pX_7_loc_0_fu_444[31:1]}};

assign trunc_ln344_fu_1737_p1 = w5_V_q0[5:0];

assign w5_V_address0 = zext_ln344_fu_1731_p1;

assign zext_ln210_fu_1652_p1 = i1_0_i_reg_804;

assign zext_ln228_fu_2259_p1 = i_ic_0_i_reg_1242;

assign zext_ln344_fu_1731_p1 = in_index_reg_1231;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config5_s
