//this file is generated by python script mkurom.py.
//Do not edit under pain of losing your edits!
parameter BIT_WIDTH=32,ADDR_WIDTH=32,UCODE_WIDTH=30+1,UIP_WIDTH=5+1; 


  logic     halt;
  logic     finish;
  logic     branch_eq;
  logic     branch_neq;
  logic     branch_lt;
  logic     branch_gte;
  logic     jump_en;
  logic     reg_file_wr_en;
  logic     dbus_sel_alu;
  logic     dbus_sel_data_mem;
  logic     dbus_sel_pc_plus_4;
  logic     data_mem_wr_en;
  logic     addr_byte;
  logic     addr_half;
  logic     zero_extend_mem;
  logic     alu_use_im;
  logic     alu_sel_add;
  logic     alu_sel_sub;
  logic     alu_sel_mul;
  logic     alu_sel_mulh;
  logic     alu_sel_mulhsu;
  logic     alu_sel_mulhu;
  logic     alu_sel_and;
  logic     alu_sel_or;
  logic     alu_sel_xor;
  logic     alu_sel_sll;
  logic     alu_sel_srl;
  logic     alu_sel_sra;
  logic     alu_sel_slt;
  logic     alu_sel_sltu;
  logic     rs1_2_pc;
  logic [UCODE_WIDTH-1:0] sig;
  assign {halt,finish,branch_eq,branch_neq,branch_lt,branch_gte,jump_en,reg_file_wr_en,dbus_sel_alu,dbus_sel_data_mem,dbus_sel_pc_plus_4,data_mem_wr_en,addr_byte,addr_half,zero_extend_mem,alu_use_im,alu_sel_add,alu_sel_sub,alu_sel_mul,alu_sel_mulh,alu_sel_mulhsu,alu_sel_mulhu,alu_sel_and,alu_sel_or,alu_sel_xor,alu_sel_sll,alu_sel_srl,alu_sel_sra,alu_sel_slt,alu_sel_sltu,rs1_2_pc} = sig;
