<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.13.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6800/ip/hpm_pixelmux_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.13.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('hpm__pixelmux__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_pixelmux_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hpm__pixelmux__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2025 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_PIXELMUX_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_PIXELMUX_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a151e7814dadd03e953d4b71fc3bc15ef">   13</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a151e7814dadd03e953d4b71fc3bc15ef">PIXMUX</a>;                      <span class="comment">/* 0x0: pixel path mux register */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#af9b2857710e18af3be1d32a7eaff09cf">   14</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#af9b2857710e18af3be1d32a7eaff09cf">DSI_SETTING</a>[2];              <span class="comment">/* 0x4 - 0x8: DSI0 config register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a6f3d1a7bf80f10e593c1c0d9434d8a29">   15</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a6f3d1a7bf80f10e593c1c0d9434d8a29">MISC</a>;                        <span class="comment">/* 0xC: common register */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#ab1d100c3f0227db40d242d65aff37078">   16</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#ab1d100c3f0227db40d242d65aff37078">GPR_WR_D0</a>;                   <span class="comment">/* 0x10: gpr write-read register 0 */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a62f761bc582bb39ffbc376711ae373df">   17</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a62f761bc582bb39ffbc376711ae373df">GPR_WR_D1</a>;                   <span class="comment">/* 0x14: gpr write-read register 1 */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#aeae3d5162f6d4c6632f5f3b4360a8677">   18</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#aeae3d5162f6d4c6632f5f3b4360a8677">GPR_WR_D2</a>;                   <span class="comment">/* 0x18: gpr write-read register 2 */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#aafdd33890dc9115cde32cc31bfc926db">   19</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#aafdd33890dc9115cde32cc31bfc926db">GPR_WR_D3</a>;                   <span class="comment">/* 0x1C: gpr write-read register 3 */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a3b07dc4f2ac1dce2716ddfe55bcd86bb">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a3b07dc4f2ac1dce2716ddfe55bcd86bb">GPR_WR_D4</a>;                   <span class="comment">/* 0x20: gpr write-read register 4 */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#abb6f3d760df329556bb4504360ddf06d">   21</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#abb6f3d760df329556bb4504360ddf06d">GPR_WR_D5</a>;                   <span class="comment">/* 0x24: gpr write-read register 5 */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a38a17ce83c79532c29461192f2d7be07">   22</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a38a17ce83c79532c29461192f2d7be07">GPR_WR_D6</a>;                   <span class="comment">/* 0x28: gpr write-read register 6 */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a30484ba777ff0a7a1791d36b2e589df1">   23</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a30484ba777ff0a7a1791d36b2e589df1">GPR_WR_D7</a>;                   <span class="comment">/* 0x2C: gpr write-read register 7 */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a8b580a7bee27247c22006ed0c811a7d5">   24</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a8b580a7bee27247c22006ed0c811a7d5">GPR_WR_D8</a>;                   <span class="comment">/* 0x30: gpr write-read register 8 */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a4c68491cdb67811f1b1753acf0a05105">   25</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a4c68491cdb67811f1b1753acf0a05105">GPR_WR_D9</a>;                   <span class="comment">/* 0x34: gpr write-read register 9 */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#af6f499db8f8a34be0e38d9f5f7c40db2">   26</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#af6f499db8f8a34be0e38d9f5f7c40db2">GPR_RO_D0</a>;                   <span class="comment">/* 0x38: gpr read-only register 0 */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a8ef324d38869a0a026bcdf1c0aeb79b6">   27</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a8ef324d38869a0a026bcdf1c0aeb79b6">GPR_RO_D1</a>;                   <span class="comment">/* 0x3C: gpr read-only register 1 */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#afd8835fcf61f103942648c496100a327">   28</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#afd8835fcf61f103942648c496100a327">GPR_RO_D2</a>;                   <span class="comment">/* 0x40: gpr read-only register 2 */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#abc45cb1296c732a4eb687634b928234d">   29</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#abc45cb1296c732a4eb687634b928234d">GPR_RO_D3</a>;                   <span class="comment">/* 0x44: gpr read-only register 3 */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a7f53ffc2b06850dae2b1ee2280ba7261">   30</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a7f53ffc2b06850dae2b1ee2280ba7261">GPR_RO_D4</a>;                   <span class="comment">/* 0x48: gpr read-only register 4 */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a4c8e3f75b462b7dd9e1673bd5f312419">   31</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a4c8e3f75b462b7dd9e1673bd5f312419">GPR_RO_D5</a>;                   <span class="comment">/* 0x4C: gpr read-only register 5 */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a309acc695cba2515817e5412d7d07b5c">   32</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a309acc695cba2515817e5412d7d07b5c">GPR_RO_D6</a>;                   <span class="comment">/* 0x50: gpr read-only register 6 */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#af90bf7bcb18d99abf7b3c29acebc325c">   33</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#af90bf7bcb18d99abf7b3c29acebc325c">GPR_RO_D7</a>;                   <span class="comment">/* 0x54: gpr read-only register 7 */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a77e68b90fab8b9c4bc2f8b8eab11703d">   34</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a77e68b90fab8b9c4bc2f8b8eab11703d">GPR_RO_D8</a>;                   <span class="comment">/* 0x58: gpr read-only register 8 */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a978ddabc729b36955540eba1d1813fb9">   35</a></span>    __R  uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a978ddabc729b36955540eba1d1813fb9">GPR_RO_D9</a>;                   <span class="comment">/* 0x5C: gpr read-only register 9 */</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structPIXELMUX__Type.html#a95373d261b0571340870887687b60a5f">   36</a></span>    __RW uint32_t <a class="code hl_variable" href="structPIXELMUX__Type.html#a95373d261b0571340870887687b60a5f">GPR_WR1_CLR_D0</a>;              <span class="comment">/* 0x60: gpr write1 set/no-write clr register */</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span>} <a class="code hl_struct" href="structPIXELMUX__Type.html">PIXELMUX_Type</a>;</div>
</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/* Bitfield definition for register: PIXMUX */</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/*</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> * RGB_EN (RW)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> *</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * RGB pixel bus enable</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5f05aa47c19a193d3916ad7d93941a0e">   46</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a55a475d24f65af9e12c7651670c95994">   47</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a585c6e22d9c7d06d2f4c63cac6b70bd5">   48</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_RGB_EN_SHIFT) &amp; PIXELMUX_PIXMUX_RGB_EN_MASK)</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad31c1f651cc9819261eb9f29f9f025fa">   49</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_RGB_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_RGB_EN_SHIFT)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/*</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> * RGB_SEL (RW)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment"> *</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment"> * RGB pixel bus selection</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> */</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acd4be24aa5bb9d857febbbbbfa14ff0d">   58</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_SEL_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acd24474aeb02b1655d6c499c266a947b">   59</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_SEL_SHIFT (28U)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aea510fcf925e95e6786fc8000a4751d5">   60</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_RGB_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_RGB_SEL_MASK)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a72b052597bef69b17e94e3570d51459d">   61</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_RGB_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_RGB_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_RGB_SEL_SHIFT)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/*</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment"> * GWC1_EN (RW)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment"> *</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment"> * GWC1 pixel bus enable</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment"> */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a44275b1a296de41ab2fec0f8af38777a">   68</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_EN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa157929e17375445df25345933265f1c">   69</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_EN_SHIFT (27U)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5656b2c3cd9be0a5d695480bbb6542ee">   70</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_GWC1_EN_SHIFT) &amp; PIXELMUX_PIXMUX_GWC1_EN_MASK)</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad93a7d336a10f5c8c326d6226078c116">   71</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_GWC1_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_GWC1_EN_SHIFT)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span> </div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/*</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment"> * GWC1_SEL (RW)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment"> *</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment"> * GWC1 pixel bus selection</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> */</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a729ab3c3d783bc7e53ac592e43642115">   80</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_SEL_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a120d541aa9ca4b286f3e45971e660edc">   81</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_SEL_SHIFT (26U)</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1663b9ef7a5a2fa733356c56da9bb909">   82</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_GWC1_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_GWC1_SEL_MASK)</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4da7d5d2ff5bb47fdda159c1beb6cf99">   83</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC1_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_GWC1_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_GWC1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span> </div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">/*</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * GWC0_EN (RW)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> *</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"> * GWC0 pixel bus enable</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"> */</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaa62c9c2481dd52257e248f794679b91">   90</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a61b104330023631d14b05164e131dab6">   91</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1129b3b530314465f65ba2a8f95596ae">   92</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_GWC0_EN_SHIFT) &amp; PIXELMUX_PIXMUX_GWC0_EN_MASK)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7572fc3bd5a3adc1b1de5a8240678c43">   93</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_GWC0_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_GWC0_EN_SHIFT)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span> </div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">/*</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * GWC0_SEL (RW)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> *</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * GWC0 pixel bus selection</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1e49108329672eaff70fa0aa65243382">  102</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_SEL_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac4741da1d77114807538c198fe4d5b56">  103</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_SEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a55833b5c9d5b208a97c21e133f35a3d2">  104</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_GWC0_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_GWC0_SEL_MASK)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aed33b07743068c54934181ae40b4065b">  105</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_GWC0_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_GWC0_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_GWC0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">/*</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * LVB_DI1_EN (RW)</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> *</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * LVB DI1 pixel bus enable</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> */</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae524b7ae36f23527daa1596c00571808">  112</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a56024b972809a086e0b88007c3d9c94d">  113</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a50dc4dc69e4e97ccf9fd672c3e4f4179">  114</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_LVB_DI1_EN_SHIFT) &amp; PIXELMUX_PIXMUX_LVB_DI1_EN_MASK)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5244d3df13a2378ca4d5bd8fbd10be3a">  115</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_LVB_DI1_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_LVB_DI1_EN_SHIFT)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">/*</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> * LVB_DI1_SEL (RW)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> *</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> * LVB DI1 pixel bus selection</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> */</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaeff9e5783f83f388b677af0f1c887bf">  124</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_SEL_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8d9c7a7539a809c4ead7660ee61c64fb">  125</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_SEL_SHIFT (22U)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4455695c126de977fef87a0d79dc9641">  126</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_LVB_DI1_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_LVB_DI1_SEL_MASK)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a39ffafc9a2865a8eb9e1e1dfc0981fd3">  127</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI1_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_LVB_DI1_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_LVB_DI1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/*</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * LVB_DI0_EN (RW)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> *</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * LVB DI0 pixel bus enable</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> */</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab50e51775702abfa3527cd3eae7afdce">  134</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a44d66f06e17565599877420449673687">  135</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae487bf03570bd33ab9c0da33e579050e">  136</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_LVB_DI0_EN_SHIFT) &amp; PIXELMUX_PIXMUX_LVB_DI0_EN_MASK)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a161f05d7e93f68f5f19d23d7ae4bd5d3">  137</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_LVB_DI0_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_LVB_DI0_EN_SHIFT)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">/*</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment"> * LVB_DI0_SEL (RW)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> *</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> * LVB DI0 pixel bus selection</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> */</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acede5f48515b2a1c395c9efaa91bb052">  146</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_SEL_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a835eb3a1a406625c4c0921d209635f29">  147</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a09dc6e5c7351926fc359b06bd7ae4950">  148</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_LVB_DI0_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_LVB_DI0_SEL_MASK)</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acf10d424b1708ad404e557eba2964752">  149</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_LVB_DI0_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_LVB_DI0_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_LVB_DI0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span> </div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">/*</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment"> * DSI1_EN (RW)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"> *</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"> * DSI0 pixel bus enable</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> */</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8a82d234cd0f28ade08f8fec46e84283">  156</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae4d8f36dbae7c9bfa1b738295cb20b0d">  157</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa0942121b04ca81c430a3e4b43e8066c">  158</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_DSI1_EN_SHIFT) &amp; PIXELMUX_PIXMUX_DSI1_EN_MASK)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a729b6bfd282e86f9d15bde38aad5a52a">  159</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_DSI1_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_DSI1_EN_SHIFT)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">/*</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * DSI1_SEL (RW)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> *</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"> * DSI0 pixel bus selection</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment"> */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9c1bad703d946968b8671233379bc9fa">  168</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_SEL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab3d7c2904200069085b94c60edbcdcc5">  169</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_SEL_SHIFT (18U)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae924b626cbc32a708f082b93194c2730">  170</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_DSI1_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_DSI1_SEL_MASK)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aed00792ed46fffa7fbf83a27f544e505">  171</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI1_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_DSI1_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_DSI1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span> </div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">/*</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * DSI0_EN (RW)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> *</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * DSI1 pixel bus enable</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a72b82935092f6813c499c46f3c22d080">  178</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_EN_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7c94f3c8a6f1eb50c9ea4ff7ab467378">  179</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_EN_SHIFT (17U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a30ca6457e1265970f7662248e82e09fe">  180</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_DSI0_EN_SHIFT) &amp; PIXELMUX_PIXMUX_DSI0_EN_MASK)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a02ae697ccfedd059a2cfb6ac10e331ed">  181</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_DSI0_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_DSI0_EN_SHIFT)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span> </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * DSI0_SEL (RW)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * DSI1 pixel bus selection</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * 1: LCDC1</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> * 0: LCDC0</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"> */</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a50efb8d97f701441d3bef07edee286a3">  190</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_SEL_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa293abecf7be24099cdf6fd6bd32dcc8">  191</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a872e302f9f56152e91ce5aa4390766e5">  192</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_DSI0_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_DSI0_SEL_MASK)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad836ab60b01508e9c1b80e3501452c1d">  193</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_DSI0_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_DSI0_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_DSI0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * CAM1_EN (RW)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> *</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * CAM1 pixel bus enable</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> */</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afd90d6cdd5297933354b6b6d55474c6a">  200</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7e3879e0b85b98087acc5da4b7fd5261">  201</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aefade087855aa30db718d0bcada27d47">  202</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_CAM1_EN_SHIFT) &amp; PIXELMUX_PIXMUX_CAM1_EN_MASK)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2c1104a9f8de2792fb1503bba3c489d5">  203</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_CAM1_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_CAM1_EN_SHIFT)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">/*</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment"> * CAM1_SEL (RW)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment"> *</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * CAM1 pixel bus selection</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> * 111: Reserved</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * 110: LCB1</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> * 101: LCB0</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * 100: LCDC1</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> * 011: LCDC0</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * 010: CSI1</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 001: CSI0</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 000: DVP</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5f189d95dee4ec9829706af75f766427">  218</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_SEL_MASK (0x70U)</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a75b0d139d8442eab441fb94bcdc72885">  219</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_SEL_SHIFT (4U)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af283f625913ef89d45444b4c577705ff">  220</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_CAM1_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_CAM1_SEL_MASK)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a52f9073bcb297f65ad76442c79cd625e">  221</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM1_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_CAM1_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_CAM1_SEL_SHIFT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span> </div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">/*</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> * CAM0_EN (RW)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> *</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * CAM0 pixel bus enable</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af7a7db761cf31cba78877f71d1ecc9de">  228</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7cfb1a8c71562b6d27771e29b245a04b">  229</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3f8020a86568b3a5a78482f5f05d2d6b">  230</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_CAM0_EN_SHIFT) &amp; PIXELMUX_PIXMUX_CAM0_EN_MASK)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a66e29c7b7b755534a8c0b52934d47eb4">  231</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_CAM0_EN_MASK) &gt;&gt; PIXELMUX_PIXMUX_CAM0_EN_SHIFT)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/*</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * CAM0_SEL (RW)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> *</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * CAM0 pixel bus selection</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> * 111: Reserved</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment"> * 110: LCB1</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * 101: LCB0</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> * 100: LCDC1</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * 011: LCDC0</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> * 010: CSI1</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment"> * 001: CSI0</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * 000: DVP</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2bb0757c29306713aaa44c310e443c5f">  246</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_SEL_MASK (0x7U)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7a77f204a52b656af86016265b4c6049">  247</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_SEL_SHIFT (0U)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a71798ce808413078266a13c13e901e0a">  248</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_PIXMUX_CAM0_SEL_SHIFT) &amp; PIXELMUX_PIXMUX_CAM0_SEL_MASK)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a28306b6bab25e8010a2354ad2be5d85d">  249</a></span><span class="preprocessor">#define PIXELMUX_PIXMUX_CAM0_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_PIXMUX_CAM0_SEL_MASK) &gt;&gt; PIXELMUX_PIXMUX_CAM0_SEL_SHIFT)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span> </div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">/* Bitfield definition for register array: DSI_SETTING */</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">/*</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * DSI_DATA_ENABLE (RW)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> *</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> * DSI pixel data type enable:</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment"> * Bit0: RGB565_CFG1</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment"> * Bit1: RGB565_CFG2</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"> * Bit2: RGB565_CFG3</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment"> * Bit3: RGB666_CFG1</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment"> * Bit4: RGB666_CFG2</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * Bit5: RGB888</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * Bit6: RGB_10BIT</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * Bit7: RGB_12BIT, no support</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * Bit8: YUV422_12BIT, no support</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> * Bit9: YUV422_10BIT, no support</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> * Bit10: YUV422_8BIT, no support</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> * Bit11:YUV420_8BIT,no support</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> * others: Reserved</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2aa7907bdc7440f591444e038ab7f4ec">  270</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa3b5f741a06cd478d9ead55848017993">  271</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_SHIFT (16U)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a65fdf8efc54bb2b684606516b266f3c8">  272</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_SHIFT) &amp; PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_MASK)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae6c11f3d53ea725c36dbc486d2b42aeb">  273</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_MASK) &gt;&gt; PIXELMUX_DSI_SETTING_DSI_DATA_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span> </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">/*</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * DSI_DATA_TYPE (RW)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> * DSI input pixel data type:</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> * ‘h0: RGB565_CFG1</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment"> * ‘h1: RGB565_CFG2</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * ‘h2: RGB565_CFG3</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * ‘h3: RGB666_CFG1</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * ‘h4: RGB666_CFG2</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * ‘h5: RGB888</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * ‘h6: RGB_10BIT</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> * ‘h7: RGB_12BIT, no support</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment"> * ‘h8:YUV422_12BIT,no support</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment"> * ‘h9: YUV422_10BIT, no support</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment"> * ‘ha: YUV422_8BIT, no support</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"> * ‘hb: YUV420_8BIT,no support</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * ‘hc~’hf: Reserved</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> */</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a75353991c0b59f8af7b92aa6681ebae7">  293</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_MASK (0xFU)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a27b90333d845e867939de659a151f82f">  294</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_SHIFT (0U)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ada0a6ddd05f322bb177b118882c8061c">  295</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_SHIFT) &amp; PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_MASK)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a681dd7e1f052aff6e7a79855d22f6d4d">  296</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_MASK) &gt;&gt; PIXELMUX_DSI_SETTING_DSI_DATA_TYPE_SHIFT)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span> </div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">/* Bitfield definition for register: MISC */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/*</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment"> * LVB_DI1_CTL (RW)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> *</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> * LVB DI1 optional general purpose control which is usually unused by display</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> */</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a01fff8e41eefab971846ecc3c64919f3">  304</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI1_CTL_MASK (0x2U)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a544f038d574300c6f9db54397e2653ed">  305</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI1_CTL_SHIFT (1U)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a86844333d71edd6f948322e411ff5555">  306</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI1_CTL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_MISC_LVB_DI1_CTL_SHIFT) &amp; PIXELMUX_MISC_LVB_DI1_CTL_MASK)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a59ca3db5dd8c5c3b3f7ffe19aeb23aa2">  307</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI1_CTL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_MISC_LVB_DI1_CTL_MASK) &gt;&gt; PIXELMUX_MISC_LVB_DI1_CTL_SHIFT)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/*</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"> * LVB_DI0_CTL (RW)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> *</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> * LVB DI0 optional general purpose control which is usually unused by display</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4d81ee6a87289ffbca0ec495190ca617">  314</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI0_CTL_MASK (0x1U)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a46d39c6d741c3d2effbd500e056af14a">  315</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI0_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab0fff87b636e0a7226c421c2f8417ae0">  316</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI0_CTL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_MISC_LVB_DI0_CTL_SHIFT) &amp; PIXELMUX_MISC_LVB_DI0_CTL_MASK)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a92807782ef7143e09b555c692b112efc">  317</a></span><span class="preprocessor">#define PIXELMUX_MISC_LVB_DI0_CTL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_MISC_LVB_DI0_CTL_MASK) &gt;&gt; PIXELMUX_MISC_LVB_DI0_CTL_SHIFT)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span> </div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment">/* Bitfield definition for register: GPR_WR_D0 */</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * CSI1_CFG_AP_IF_CHECK_EN (RW)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> *</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * csi1 apb interface parity check enable</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a380582e59af9ae70c17c0d261e42f832">  325</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_MASK (0x7C00000UL)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4cb44c236f7309d70b8aaaff695ea99b">  326</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0f496a1c3ec6d28962b2880d1ccbfb4c">  327</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_MASK)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a935b40fe11a45562ff52383cf39ae36a">  328</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_CHECK_EN_SHIFT)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * CSI1_CFG_AP_IF_INT_EN (RW)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * csi1 apb interface error interrupt enable</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a65324f55a1b97857c552b1efbad3f93c">  335</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_MASK (0x200000UL)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afd8f8b173bb6e3c6284a7d51d539fd83">  336</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_SHIFT (21U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aba917e513a3b5df3a57c78e25e777c73">  337</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0a43785a62d8fc6aba4f02b6cf9f2495">  338</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI1_CFG_AP_IF_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * CSI1_CFG_APB_SLVERROR_EN (RW)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * csi1 apb interface error check enable</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af6c1926c09f0a4bc0957a549dd241849">  345</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_MASK (0x100000UL)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abef0a26ac72d787743b430829bd9eeef">  346</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_SHIFT (20U)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a592adc910476270ee0d3da624bdcf0de">  347</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_MASK)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae6431a39e928529a8b766bda023a0514">  348</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI1_CFG_APB_SLVERROR_EN_SHIFT)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * CSI0_CFG_AP_IF_CHECK_EN (RW)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> *</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * csi0 apb interface parity check enable</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5314a769c48579393998d5394d3f9180">  355</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_MASK (0x7C000UL)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7e5b1ee263687870be131d7d559cab9d">  356</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_SHIFT (14U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2dbcfbed3639d8e4bda21590ce570ea3">  357</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_MASK)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5c412855c948122e2b917f0868b3da24">  358</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_CHECK_EN_SHIFT)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/*</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * CSI0_CFG_AP_IF_INT_EN (RW)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> *</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * csi0 apb interface error interrupt enable</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7cca5b01b74d82e1c2b1434b9d5dfeab">  365</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_MASK (0x2000U)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a83e55b8dc8ea06f6610ff43ea465f11b">  366</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_SHIFT (13U)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a807c64edb9af0defc1511bfa10854b52">  367</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_MASK)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a930ccb64a902b5c0ef874e3ec8896aa4">  368</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI0_CFG_AP_IF_INT_EN_SHIFT)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/*</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * CSI0_CFG_APB_SLVERROR_EN (RW)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> *</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * csi0 apb interface error check enable</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae1ed96bf15fab73f0f054dd535626bdb">  375</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a86b619e02442fdfe7dbceb5817bcbb93">  376</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_SHIFT (12U)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac96534f26ffb96f5b3a9a4bd50b1e91e">  377</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_MASK)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aeb2009c6a5043c167cb2b29d90478620">  378</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI0_CFG_APB_SLVERROR_EN_SHIFT)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/*</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * DSI1_DPIUPDATECFG (RW)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> *</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * dsi1 dpi update configure</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2395a2b2f49e205bad416b53449209da">  385</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_MASK (0x200U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a23f05225713ebdffdf9d41b3b7f1b671">  386</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_SHIFT (9U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a08e175901be7d6cd240fe9ea48c44da2">  387</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_MASK)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abe8ffc5e07096abdcc9b6bae46625bb6">  388</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI1_DPIUPDATECFG_SHIFT)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">/*</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * DSI1_DPICOLORM (RW)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> *</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * dsi1 dpi cholor mode control</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a53bb8b0c696e32b16f69d27ef9c7f586">  395</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_MASK (0x100U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad4d737300fd97145c308819c3baf45fd">  396</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_SHIFT (8U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a038ee29cff4d417af9e892ffd293d167">  397</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8e417d5454a8f166dff731fba3e5c0a2">  398</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI1_DPICOLORM_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * DSI1_DPISHUTDN (RW)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * dsi1 dpi shuntdown control</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a614c617e552daec8168e6e62a6f86523">  405</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_MASK (0x80U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a25ecb289e464559d47403fb54c4f0e6a">  406</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_SHIFT (7U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abcb6430b8bf93f216d0ea2b47bb9bcb1">  407</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a91e569c98d9778e49a3f5391ec28ac56">  408</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI1_DPISHUTDN_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * DSI0_DPIUPDATECFG (RW)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * dsi0 dpi update configure</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4d74b5a12648bd8a2237be838725b951">  415</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK (0x40U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab5937c8f670eec0d45a8e3d686c317a5">  416</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_SHIFT (6U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab8560360a82275b35c9f51641d81be26">  417</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2e6d95508930bfd57e5c7a69ac0c94e5">  418</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI0_DPIUPDATECFG_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * DSI0_DPICOLORM (RW)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * dsi0 dpi cholor mode control</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9249855e19d884fc4ab5601ebd621fcc">  425</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_MASK (0x20U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a62af937a7c2a543269681f56a08bb392">  426</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_SHIFT (5U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9bfe84d15f3a23519575479e29856fae">  427</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a04e97f9f7845df08e02e0615771b87d7">  428</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI0_DPICOLORM_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * DSI0_DPISHUTDN (RW)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * dsi0 dpi shuntdown control</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae155c47d5d669a9ffceccd0224b2e10a">  435</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_MASK (0x10U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a99c40dc4700988e185504f34d4284822">  436</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_SHIFT (4U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa94e5a21472ab10b4f99df4b8d0e7463">  437</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a11b8802a31244a7df4a5acc9cdbbb2b1">  438</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI0_DPISHUTDN_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * CSI1_SOFT_RESET_N (RW)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * csi controller 1 reset, active low</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aad57d0ed4a3bef244431f09676095dd2">  445</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_MASK (0x8U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a22d7e9313135ce8e221ad0a237042e66">  446</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_SHIFT (3U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac08b204d1bb9b4752e4781bb9b84d584">  447</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad849abff917a5db04d0d7d1e4e9cf7a3">  448</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI1_SOFT_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * CSI0_SOFT_RESET_N (RW)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * csi controller 0 reset, active low</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a964bece70355d0f28ffdff5d263b2891">  455</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_MASK (0x4U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a109337236f7335117258f5952278989f">  456</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_SHIFT (2U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac6fe9a54c2ba0903c49da6b6716ffb34">  457</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_MASK)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af99f302d5661e6726f5e4247132318a2">  458</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_CSI0_SOFT_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/*</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * DSI1_SOFT_RESET_N (RW)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> *</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * dsi controller 1 reset, active low</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2f1a17eaa2f5447769016c74ee95580b">  465</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_MASK (0x2U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a004fbab0b103c499a91b33b52e889b37">  466</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_SHIFT (1U)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a93407a6fb93cfdf3622046184b43ff73">  467</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_MASK)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a912dc4294cff09c8890ae3b8e789d33e">  468</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI1_SOFT_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/*</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> * DSI0_SOFT_RESET_N (RW)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> *</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * dsi controller 0 reset, active low</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> */</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a28921f3944b0c1bc42800260487c99f4">  475</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_MASK (0x1U)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0880183c2843dc8497d05bcb7f8ad5ea">  476</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_SHIFT (0U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a01b773a78052022ebc3ebfe0bdf7c159">  477</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_MASK)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a48bfc8367bf6fd35d67b63b55392fe8f">  478</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D0_DSI0_SOFT_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span> </div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">/* Bitfield definition for register: GPR_WR_D1 */</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * JPEG_CTRL (RW)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment"> */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab20a97694ec5f8efe0bdfe0156818778">  489</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_JPEG_CTRL_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab2df7daf4157ca55891b62240304fcb1">  490</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_JPEG_CTRL_SHIFT (24U)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac3e9d1a4be7178d87ff527ce51f390bc">  491</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_JPEG_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_JPEG_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_JPEG_CTRL_MASK)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a81ef4ce1125771513959383239e42a56">  492</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_JPEG_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_JPEG_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_JPEG_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span> </div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * PDMA_P1_CTRL (RW)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment"> */</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac9feaa9310185b1ca151011298a30f38">  502</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a12507470c34f4d11619e64ebda91b551">  503</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_SHIFT (20U)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2aa782e944ccad144ec2cbd349a83b9d">  504</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_MASK)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a55e60f40eca898a7b84632927a5d25f8">  505</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_PDMA_P1_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span> </div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">/*</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> * PDMA_P0_CTRL (RW)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> *</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> */</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2681991667182888c1b948218a98171a">  515</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_MASK (0xF0000UL)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afdb23973486a38be07c8c480660fb734">  516</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_SHIFT (16U)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a334cb5246ce902d8f6f31bc2d38179f7">  517</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_MASK)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a83006e9b57033d7c8663003fe6b61574">  518</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_PDMA_P0_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span> </div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment">/*</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * LCDC1_P1_CTRL (RW)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> *</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment"> */</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af48f643ea66743d5fcd81ce7f68c9cce">  528</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_MASK (0xF000U)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab4e0964f66b45ae9e1c04b63bdb1e3fd">  529</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_SHIFT (12U)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a197730c381e2e19c2060bcc99714df1a">  530</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_MASK)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3b4d01600f82b9a521fb5b7fe39da97e">  531</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_LCDC1_P1_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span> </div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment">/*</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * LCDC1_P0_CTRL (RW)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> *</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> */</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8baa59900878be3fbcc4402d7f31988c">  541</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_MASK (0xF00U)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2bd8ebc2dc9e06ef55cee984a7185230">  542</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_SHIFT (8U)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8a3efa735d50146746e2a0e1dacf1f23">  543</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_MASK)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a54e0bbbc331977dd71ed19927c4d00c7">  544</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_LCDC1_P0_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span> </div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">/*</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"> * LCDC0_P1_CTRL (RW)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment"> *</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> */</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad7b354c2b42dd0c3060bf26460730351">  554</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_MASK (0xF0U)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a524fc6e0c12ecb08649eaf27f7e286c7">  555</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_SHIFT (4U)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8429abf3730bfede3a6eab9248409325">  556</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_MASK)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7e0f2daaa1c86f421fcaeed9c2061765">  557</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_LCDC0_P1_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span> </div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">/*</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment"> * LCDC0_P0_CTRL (RW)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment"> *</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * bit0: select cam0;</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> * bit1: select cam1;</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * bit2: select jpeg;</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> * bit3: select pdma</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment"> */</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae6cdf9b2104824e294999ba791159974">  567</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_MASK (0xFU)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8632e70d002407b6c8a82a731ad40133">  568</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aff97c03dd1913cb0d8a3f4bc93024fb7">  569</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_MASK)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acece42e080c4553a218e52417e7350f1">  570</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D1_LCDC0_P0_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span> </div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">/* Bitfield definition for register: GPR_WR_D2 */</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">/*</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * TX_PHY0_PORT_PLL_RDY_SEL (RW)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> *</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment"> * tx phy0 port_pll_rdy_sel</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment"> */</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1dc69ee5d765e8f3e6678ecb00843680">  578</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abc7ee1008f1c901afc4b06c5990830f3">  579</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_SHIFT (29U)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a67dc8da9273a1b8f8e402614218cb55e">  580</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_MASK)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab676dd1693903fa663f64bd3d3b031a1">  581</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_PORT_PLL_RDY_SEL_SHIFT)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span> </div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">/*</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * TX_PHY0_RATE_LVDS (RW)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> *</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment"> * tx phy0 rate_lvds</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment"> */</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a66ebed0ff1fcd1fe2f798287a31f29f3">  588</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_MASK (0x18000000UL)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a79b24217fdf23603fb7004db2107c9ba">  589</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_SHIFT (27U)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa0f04eab30dfad2c2c44815489e68b69">  590</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_MASK)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a98d1d06a0fd09e0af8223fe3ecb659e5">  591</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_RATE_LVDS_SHIFT)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span> </div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment">/*</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * TX_PHY0_PHY_MODE (RW)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> *</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment"> * tx phy0 phy_mode</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment"> */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3c65b77a852d71766d8a6089b4a294b3">  598</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_MASK (0x6000000UL)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aad96d64fa3dc85d5695456384ef43eea">  599</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2658dd6823ef94a042cfabc2492061f0">  600</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_MASK)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a623f2b3e3d8e972c7f3623113ee7aa26">  601</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_PHY_MODE_SHIFT)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span> </div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">/*</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * TX_PHY0_REFCLK_DIV (RW)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> *</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment"> * tx phy0 refclk_div</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment"> */</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aacc8b1ed5f979da0b89e83bf2e14e8de">  608</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aeb9d4f17c87d13534b3ba26496416844">  609</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_SHIFT (20U)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa2a2526f6b546554d5bc568c3200b9a8">  610</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_MASK)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adcee499efc461e3cefd36c57f477df3a">  611</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_REFCLK_DIV_SHIFT)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span> </div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">/*</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * TX_PHY0_IDDQ_EN (RW)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> *</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment"> * tx phy0 iddq_en</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment"> */</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3897e77f7f66782b85eb77dbd7b69406">  618</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9c34245029c696f3b40ef22e170e33a7">  619</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adb67316315fc7e30c843825b5d4cabd2">  620</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_MASK)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2b09cc119e72df55d35431461542aa81">  621</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_IDDQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">/*</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * TX_PHY0_RESET_N (RW)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> *</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment"> * tx phy0 reset, active low</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment"> */</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3d90195c4c3bec3775119d80dc705950">  628</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a250357d1239d5416547265a314774cd2">  629</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_SHIFT (18U)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abbc8fced88a183c6abf99f0cd3b6e887">  630</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_MASK)</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a056da13389fc78882cb5e1d0135f0133">  631</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">/*</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> * TX_PHY0_SHUTDOWNZ (RW)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> *</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> * tx phy0 shutdownz, active low</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment"> */</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac2146ff82f1e05dd6ca61362ee9ed669">  638</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a112198000f9cbae9571b52b8b94f87b3">  639</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_SHIFT (17U)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa57c2c3de3d1bf90de1fcbeb4255eddb">  640</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_MASK)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a93b03ac8c316bf2c55a8812aae8d959c">  641</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_SHUTDOWNZ_SHIFT)</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">/*</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment"> * TX_PHY0_BYPS_CKDET (RW)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment"> *</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment"> * tx phy0 byps_ckdet</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment"> */</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a09b8e6f924b67424399012dbe2382e6c">  648</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad3f04de6d0c14592c1125f0379517a1c">  649</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_SHIFT (16U)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2f0be3139e21265ec65729628ceaf50d">  650</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_MASK)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2f9ebc7b5447a61bdc97ff01d904b1e3">  651</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_BYPS_CKDET_SHIFT)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span> </div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">/*</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment"> * TX_PHY0_PLL_DIV (RW)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment"> *</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment"> * tx phy0 pll_div</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment"> */</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1d01b0e02642b34f3866452d9e608349">  658</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa5a9856c1c0c9d84c61ef1532c925b6b">  659</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3fb919acd06999cdd6a906b3afffcc97">  660</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_SHIFT) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_MASK)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad4da66281bfd138785d1199fb22a0d86">  661</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_MASK) &gt;&gt; PIXELMUX_GPR_WR_D2_TX_PHY0_PLL_DIV_SHIFT)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span> </div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">/* Bitfield definition for register: GPR_WR_D3 */</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">/*</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment"> * TX_PHY0_PLL_CTRL (RW)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment"> *</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment"> * tx phy0 pll_ctrl</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment"> */</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4fcf7760b3e09a7464b83d16fe876105">  669</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8154e40a9592e1f4fd90859dca763f2f">  670</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a42da8aba13c47097ea2b946c3389e292">  671</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_MASK)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a69853fa000f7e9b5b5f3bdef393e19a4">  672</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D3_TX_PHY0_PLL_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span> </div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">/* Bitfield definition for register: GPR_WR_D4 */</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">/*</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment"> * TX_PHY0_TXCK_BIST_EN (RW)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment"> *</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment"> * tx phy0 txck_bist_en</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment"> */</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa524bf834cd95c510a0238e4b52e8715">  680</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1a51d17ec1e155abb229c37bc284ace5">  681</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a92b332171800bbc807717f3f0de57c30">  682</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaf7d9b76ec4faaf5244e9d3a7c67b32f">  683</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span> </div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">/*</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment"> * TX_PHY0_TX3_BIST_EN (RW)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"> *</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment"> * tx phy0 tx3_bist_en</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment"> */</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a04253962738c6f424257b6f9b12c6fb0">  690</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aec8e1596b97e16e144471398097180a0">  691</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_SHIFT (30U)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac65e7e6b54427a8ce8d96c433971a966">  692</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab22839234e441c34a1cf523a8d39435d">  693</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span> </div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">/*</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment"> * TX_PHY0_TX2_BIST_EN (RW)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment"> *</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment"> * tx phy0 tx2_bist_en</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment"> */</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a09ba205fd8d6bb01ac8e0aaeab32d630">  700</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5f1565a230136ed66759b5461e318713">  701</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6811e2a246620c4620fd6bb28b63d1d9">  702</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aabbfa0aeead895ada1a73f071066014d">  703</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span> </div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">/*</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"> * TX_PHY0_TX1_BIST_EN (RW)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment"> *</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment"> * tx phy0 tx1_bist_en</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment"> */</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae273f416d1c48eb4504c0046e590513f">  710</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab9c6e04dda776c7ce1afc3519cff7d84">  711</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7c1b4e5feba39ad1c1e618a77e1af3d8">  712</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac1963ecbc4fb5502b066ada8f3be5dbc">  713</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span> </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span><span class="comment">/*</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span><span class="comment"> * TX_PHY0_TX0_BIST_EN (RW)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span><span class="comment"> *</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span><span class="comment"> * tx phy0 tx0_bist_en</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment"> */</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae4d56dd54f38b50c90d2f0aaa0cb925c">  720</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a842d7d4b7cbc8d1a1cfeffd6f492f3e4">  721</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_SHIFT (27U)</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5cbf74860a5dbf3a1ef4326ef13145fa">  722</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a97c9ac07f9f99be3551aaafd579ee134">  723</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span> </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">/*</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment"> * TX_PHY0_TXCK_LPBK_EN (RW)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment"> *</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment"> * tx_phy0 txck_lpbk_en</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment"> */</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a129f8688a9f61b31967dc3bcc7045477">  730</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3a989a90553a5d3b763b4c0d3ecd3787">  731</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_SHIFT (26U)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1a0bd7c471f6780ef69b6b3325ccb827">  732</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a845895574f9f73826f0c149de0d3d12b">  733</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span> </div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">/*</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment"> * TX_PHY0_TX3_LPBK_EN (RW)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment"> *</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment"> * tx_phy0 tx3_lpbk_en</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment"> */</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a55cd6271cf91cfb924654adbd27fa9ae">  740</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9e93247caf695060655ef9042d5d18f6">  741</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a64092fe5f514473a27ea34ddb348c64c">  742</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1a678766858e2a655da0414c74708c61">  743</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span> </div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span><span class="comment">/*</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment"> * TX_PHY0_TX2_LPBK_EN (RW)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment"> *</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"> * tx_phy0 tx2_lpbk_en</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment"> */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8a40e78ebf852e0cd49ad3bcc254fc7d">  750</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae3e569abb774faf30b4105e1a7f25d92">  751</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a38a243fe484be4f7fa2cfa442e4db0a4">  752</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9e88882646893154a9540cb8292cd5d6">  753</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span> </div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">/*</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment"> * TX_PHY0_TX1_LPBK_EN (RW)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment"> *</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment"> * tx_phy0 tx1_lpbk_en</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment"> */</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adb18eeee335529c1d11464023f0e8a9d">  760</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0f8eab788c5a7aaf0ede4c3e52225672">  761</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abf574a12dbf6fb898553e0652345eaec">  762</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a38923526f0e544abb96f386c5cf90850">  763</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span> </div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">/*</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment"> * TX_PHY0_TX0_LPBK_EN (RW)</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment"> *</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span><span class="comment"> * tx_phy0 tx0_lpbk_en</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span><span class="comment"> */</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7ab7941ad792b694340eae1f333dee1e">  770</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6beb34a41a032c6568d5c762ddaa59c9">  771</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad4485ae9331a2c6ebc8dacb69ce51d01">  772</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a41b2640e86cdbc7de3421bde86e1fc9b">  773</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span> </div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">/*</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment"> * TX_PHY0_TXCK_PAT_SEL (RW)</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment"> *</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment"> * tx phy0 txck_pat_sel</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment"> */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adf5391ed661ca508aac7f8af3983e581">  780</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac6ad8dcf79ffa72fd7c0d94522d30206">  781</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a965371551ee7da34e6914977becfead4">  782</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abff0d6713d63be2e76418eee1c40f839">  783</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TXCK_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span> </div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">/*</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment"> * TX_PHY0_TX3_PAT_SEL (RW)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment"> *</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment"> * tx phy0 tx3_pat_sel</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment"> */</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac320293d03240cf51a956421dc4476f0">  790</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a12ae87b4d4bfbad7493c7faeeff5582b">  791</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_SHIFT (18U)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4e01ad53b9d042f5ec96f79968a96cb9">  792</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a75a7866c897c424fbf05cfa3b6cf21d2">  793</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX3_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">/*</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment"> * TX_PHY0_TX2_PAT_SEL (RW)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment"> *</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment"> * tx phy0 tx2_pat_sel</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment"> */</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a482ad6dae40dbcb4c57c2db38037a118">  800</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af9b15ee2f851c06405170df8585edaef">  801</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a24b9b114c5d4ed5786a08f8f872d08b5">  802</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa333a7a72dbec6681732d12cbcc29117">  803</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX2_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span> </div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">/*</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment"> * TX_PHY0_TX1_PAT_SEL (RW)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment"> *</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment"> * tx phy0 tx1_pat_sel</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment"> */</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a472ec6ca827800d1cd669bb01aca533d">  810</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_MASK (0xC000U)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae2cba9f720745965e677067b0b735c95">  811</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_SHIFT (14U)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac3b13948aa1d105570c0ada2b5049c89">  812</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0cf6ecafe683de65ada3cc52420b5638">  813</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX1_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span> </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span><span class="comment">/*</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment"> * TX_PHY0_TX0_PAT_SEL (RW)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment"> *</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment"> * tx phy0 tx0_pat_sel</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment"> */</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a622b8129a1d69bf412956bde883694b8">  820</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_MASK (0x3000U)</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0aa5d57d3e51cea3cf16f488895f400f">  821</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0e11df49a779f03328868242ae438433">  822</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ade03c4c0e600b9d5939b38b09e22ceda">  823</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_TX0_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span> </div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">/*</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment"> * TX_PHY0_DSI0_PRBS_DISABLE (RW)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment"> *</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment"> * tx phy0 dsi0_prbs_disable</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment"> */</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a382ef45f4a5d6bff8be3101236c7ed23">  830</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_MASK (0x800U)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af74d143fef9427416cd3b8f3cd0cda15">  831</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_SHIFT (11U)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a14c35a58a1421b86bb97370d9998d8e8">  832</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_MASK)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a71d9a5c539b9ba232fc21ddee714bc19">  833</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span> </div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">/*</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment"> * TX_PHY0_DSI0_PRBS_START (RW)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment"> *</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment"> * tx phy0 dsi0_prbs_start</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment"> */</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aea92fb3a20e7b2ed733b236ca7c454e2">  840</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_MASK (0x400U)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae2b5aab9cbb41d4092faf4a0af7e6882">  841</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_SHIFT (10U)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1f137867b9d4116f47467836a653cf95">  842</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_MASK)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1e41910f5226b673c6fb672628ca13c5">  843</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_DSI0_PRBS_START_SHIFT)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span> </div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">/*</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment"> * TX_PHY0_CKPHY_CTL (RW)</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment"> *</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment"> * tx phy0 ckphy_ctl</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment"> */</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a34100865ca1e50d5c241080b0986f773">  850</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_MASK (0x1FFU)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab33287d9c2e4e52a47bbc449c8e84dd9">  851</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a588ba4ac1345a2b98fe0ea746b273856">  852</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_SHIFT) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_MASK)</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af38e315f83ca91f73ceb050d6c065c1d">  853</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D4_TX_PHY0_CKPHY_CTL_SHIFT)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span> </div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span><span class="comment">/* Bitfield definition for register: GPR_WR_D5 */</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">/*</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment"> * TX_PHY1_PORT_PLL_RDY_SEL (RW)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment"> *</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment"> * tx phy1 port_pll_rdy_sel</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment"> */</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a81fcaa914d2ffdda66f3ae310017c2b9">  861</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae0446625a33e86670614b8b7064bee96">  862</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_SHIFT (29U)</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad5c21ce45f7a652d247c85a82367d8c2">  863</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_MASK)</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2c28fe0f0fc81171752cf2cab020d04e">  864</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_PORT_PLL_RDY_SEL_SHIFT)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span> </div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">/*</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment"> * TX_PHY1_RATE_LVDS (RW)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment"> *</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment"> * tx phy1 rate_lvds</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment"> */</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a07d68394597c520fef206e6409c13fb7">  871</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_MASK (0x18000000UL)</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aba79eee682f8ae579848a46c4fb733b4">  872</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_SHIFT (27U)</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac269d8f510e01471bf9b4780bb49ff97">  873</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_MASK)</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5d111208739270e6c396cd978d40cdbb">  874</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_RATE_LVDS_SHIFT)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno">  875</span> </div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span><span class="comment">/*</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span><span class="comment"> * TX_PHY1_PHY_MODE (RW)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span><span class="comment"> *</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span><span class="comment"> * tx phy1 phy_mode</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment"> */</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a62a99a5c17a73764bacfdd8cbec74145">  881</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_MASK (0x6000000UL)</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae9f3007ff248e83a9dde0f6a0f6def36">  882</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_SHIFT (25U)</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a779d75a391149d5bb43c7b36fe07d757">  883</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_MASK)</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaecb1d54b7c4e59a0c198c33e47e16e0">  884</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_PHY_MODE_SHIFT)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span> </div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">/*</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment"> * TX_PHY1_REFCLK_DIV (RW)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment"> *</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment"> * tx phy1 refclk_div</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment"> */</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa181da2ffc2e2306d1b5c4be8c0761d4">  891</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_MASK (0xF00000UL)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a89315f5adbe44e83a4a87c40263b55fc">  892</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_SHIFT (20U)</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aeeae2089782716b2606507b50006a41d">  893</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_MASK)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aac6e01c2c315aa08ccd0ecbcf76ce33d">  894</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_REFCLK_DIV_SHIFT)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span> </div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">/*</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"> * TX_PHY1_IDDQ_EN (RW)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment"> *</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment"> * tx phy1 iddq_en</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment"> */</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa3f5603794b074dbb0c56eea52f595d4">  901</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afc21eeb5a5b5b74fcb0d2bcc10bb6275">  902</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3ef155611673a722a56ce1eff55cbe0b">  903</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_MASK)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac41cf154ca8e2625bef057c0dec995b1">  904</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_IDDQ_EN_SHIFT)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span> </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">/*</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment"> * TX_PHY1_RESET_N (RW)</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment"> *</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"> * tx phy1 reset, active low</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment"> */</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aced6455e0f9d1639d51f9fb842d309a6">  911</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4043def6f9633a0c097f285a52532fd6">  912</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_SHIFT (18U)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a87696c4425835c6e3d9e3f138763b1ca">  913</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_MASK)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5e44c210784f52e89432de787a30e4fb">  914</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_RESET_N_SHIFT)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span> </div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">/*</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"> * TX_PHY1_SHUTDOWNZ (RW)</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment"> *</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment"> * tx phy1 shutdownz, active low</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment"> */</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a67d04eac04ae59998afbaa398eb58c18">  921</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a818ee5c7be111c3c06ed6fa3abb2932b">  922</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_SHIFT (17U)</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7f7006e3bf6deb9fa50a881fde33e26c">  923</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_MASK)</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a93bf31f9f44cb091dea85695dc12eb5c">  924</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_SHUTDOWNZ_SHIFT)</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span> </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">/*</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment"> * TX_PHY1_BYPS_CKDET (RW)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment"> *</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment"> * tx phy1 byps_ckdet</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span><span class="comment"> */</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adf8a816b6b29dbe8f8bce64bffb4c0b7">  931</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aea88b283c89e25861eabc8aa422913a9">  932</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_SHIFT (16U)</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aadbc41e4ef86060d797ccb907f08078f">  933</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_MASK)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a75ce5267bd8a412d5cbca31c2d164af2">  934</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_BYPS_CKDET_SHIFT)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span> </div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">/*</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment"> * TX_PHY1_PLL_DIV (RW)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment"> *</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment"> * tx phy1 pll_div</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"> */</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a774a0135da0ddd95eba8966f3b17e33d">  941</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_MASK (0x7FFFU)</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acfb4dbc3ca8d60432aa32816df9b5506">  942</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_SHIFT (0U)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa9045ce30534631155b26495c1ed7d28">  943</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_SHIFT) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_MASK)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a59734a10a2b6915f2a2f9bfe161dadc4">  944</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_MASK) &gt;&gt; PIXELMUX_GPR_WR_D5_TX_PHY1_PLL_DIV_SHIFT)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span> </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">/* Bitfield definition for register: GPR_WR_D6 */</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">/*</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment"> * TX_PHY1_PLL_CTRL (RW)</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment"> *</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"> * tx phy1 pll_ctrl</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment"> */</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad24229d5d4fd3418361c65adb81036e0">  952</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aef7a6025e05ec248567a480c5bfb297a">  953</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1c54df11eda15dee0157b1dd4f66be1b">  954</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_SHIFT) &amp; PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_MASK)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac951719b40701b76a9567847e0888f6d">  955</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D6_TX_PHY1_PLL_CTRL_SHIFT)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span> </div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">/* Bitfield definition for register: GPR_WR_D7 */</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment">/*</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span><span class="comment"> * TX_PHY1_TXCK_BIST_EN (RW)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span><span class="comment"> *</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"> * tx phy1 txck_bist_en</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment"> */</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8e6eb342e01cbbad8a2af714fbf2e9c6">  963</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a28ae1fcc558340faaad0839699801466">  964</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_SHIFT (31U)</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a40a8cd310efe7217c96c6b4a4dc274d9">  965</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abd1da809192da6de4036a110c3c1c842">  966</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span> </div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">/*</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment"> * TX_PHY1_TX3_BIST_EN (RW)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment"> *</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment"> * tx phy1 tx3_bist_en</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"> */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac460823f67a84afb1aa703f909a63f74">  973</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9ca2351d5bcf1ad7455c7e228fded31d">  974</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_SHIFT (30U)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af182dca2ab8dcb554b423315be7c7662">  975</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a464fd1f0238b4d01c5a02d10794c3b98">  976</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span> </div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">/*</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment"> * TX_PHY1_TX2_BIST_EN (RW)</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"> *</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment"> * tx phy1 tx2_bist_en</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"> */</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af5a257dbc83c4a6fc4a3466e39cd1850">  983</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4cbb46c2b763900b5f9abe527eb916d6">  984</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_SHIFT (29U)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5299aab6b5388edbebe57e737a106fde">  985</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8330214f6425f8a99fe733c2727763f7">  986</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span> </div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">/*</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment"> * TX_PHY1_TX1_BIST_EN (RW)</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment"> *</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment"> * tx phy1 tx1_bist_en</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment"> */</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af3a8f1954bd45c9b32b00c3c0f4a54a4">  993</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0e51e641885ae9d69a95f8891150a14c">  994</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_SHIFT (28U)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa2071c42e1b3b8fab12b30d0a2c63492">  995</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_MASK)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af02ee22416171c1e6bd76ec8f7be75f5">  996</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">/*</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment"> * TX_PHY1_TX0_BIST_EN (RW)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment"> *</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"> * tx phy1 tx0_bist_en</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment"> */</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adb164af593dab0c4d9e8bda2a97d61da"> 1003</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_MASK (0x8000000UL)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a63c1c049128a403f82c429c69210f87c"> 1004</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_SHIFT (27U)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1f7f65c68d82340a30bab8997a629e1e"> 1005</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_MASK)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af3a6c331e6ff66c528defa801ac86228"> 1006</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span> </div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">/*</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"> * TX_PHY1_TXCK_LPBK_EN (RW)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment"> *</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment"> * tx_phy1 txck_lpbk_en</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment"> */</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4aef2a2d879be00f7c6ecd384454f9e8"> 1013</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_MASK (0x4000000UL)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8001f3d11b3de1c86f67f2b17c1903ea"> 1014</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_SHIFT (26U)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acefb6fd4dbca5db25d547a2f099083bd"> 1015</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac6d5aeb6fe733e1e80a8349d1ca84226"> 1016</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">/*</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment"> * TX_PHY1_TX3_LPBK_EN (RW)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment"> *</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment"> * tx_phy1 tx3_lpbk_en</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment"> */</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adb8926617f2e1081614ebdad3f1dff40"> 1023</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_MASK (0x2000000UL)</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2e584badb1032e5546206a2dd476062c"> 1024</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_SHIFT (25U)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a93b66de38359ed5e8cf4d49fe89e01b9"> 1025</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8aa98e7d8f70b4ea53c53373dc996d5b"> 1026</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span> </div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">/*</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"> * TX_PHY1_TX2_LPBK_EN (RW)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment"> *</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment"> * tx_phy1 tx2_lpbk_en</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment"> */</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae83b9ab85399874faf8777afa62f581d"> 1033</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_MASK (0x1000000UL)</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad00e2e044e02de7dd832d3bf711e7ee8"> 1034</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_SHIFT (24U)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5193e592898a43a5b9a35cb669c960e0"> 1035</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad46d8e49b0655d6a5b003919baa46ed2"> 1036</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">/*</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment"> * TX_PHY1_TX1_LPBK_EN (RW)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment"> *</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment"> * tx_phy1 tx1_lpbk_en</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment"> */</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac67f78a32f74f29c5ec541a99cac900d"> 1043</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_MASK (0x800000UL)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2e6cf78bc9a079e7a22bb0e578469290"> 1044</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_SHIFT (23U)</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a673d037319c2fbc5b82d7e6cd297d74b"> 1045</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5231b4862e6e87ad4a8b9cbdcc116515"> 1046</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span> </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span><span class="comment">/*</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"> * TX_PHY1_TX0_LPBK_EN (RW)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment"> *</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment"> * tx_phy1 tx0_lpbk_en</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment"> */</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a34ae448be81188623d6c38f5f287100e"> 1053</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afa64559936f5fbe883f82b217cbd4dcc"> 1054</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae47d0febeb10dc0d5fb4119e07955710"> 1055</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_MASK)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a668015be7f6e10d4eeaa5a47f6339fe3"> 1056</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_LPBK_EN_SHIFT)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">/*</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment"> * TX_PHY1_TXCK_PAT_SEL (RW)</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment"> *</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment"> * tx phy1 txck_pat_sel</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment"> */</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a67dbcaad19ff14cfd2d94b9dbd1dfd29"> 1063</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_MASK (0x300000UL)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac66d6039fe80bc58a6aa82ff4c187aa5"> 1064</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_SHIFT (20U)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab1408dad3df03453ddc0ba161bf3f432"> 1065</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a816cc910affd0c4c6ad7954f17e4e22c"> 1066</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TXCK_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span> </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">/*</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment"> * TX_PHY1_TX3_PAT_SEL (RW)</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment"> *</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment"> * tx phy1 tx3_pat_sel</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment"> */</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7452936616326fb4cf4e405848c3e05e"> 1073</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_MASK (0xC0000UL)</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0f13cfdef91da851b9a46113a73ba225"> 1074</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_SHIFT (18U)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaddd65e1fdaedbfafdb9545668e50622"> 1075</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aba06a6951950b57dae3e918e8f143efc"> 1076</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX3_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">/*</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment"> * TX_PHY1_TX2_PAT_SEL (RW)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment"> *</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment"> * tx phy1 tx2_pat_sel</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment"> */</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1c4566e3d31078dab4fd2a4208260616"> 1083</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_MASK (0x30000UL)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a02ae31af9ae0020d9538fbdfa422a067"> 1084</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4b9aa1842e6d457517615106cbff12bd"> 1085</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a66f92d98979e80dad01962a4b29987c2"> 1086</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX2_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span> </div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">/*</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment"> * TX_PHY1_TX1_PAT_SEL (RW)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment"> *</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment"> * tx phy1 tx1_pat_sel</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment"> */</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad2a991caf8675f40234ff2b369c758a8"> 1093</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_MASK (0xC000U)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9f313bb5d7b0eec0cf073baf65613e63"> 1094</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_SHIFT (14U)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad6ff3a75612b48d7502e65d83fdd1745"> 1095</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae34d01b50d8ded9ea5b1805bcfaad599"> 1096</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX1_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span> </div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">/*</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment"> * TX_PHY1_TX0_PAT_SEL (RW)</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"> *</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment"> * tx phy1 tx0_pat_sel</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment"> */</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9cdc487e471279ac8ef7bf857e962ca4"> 1103</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_MASK (0x3000U)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a004e221a743418a11ee37bb7c3abf934"> 1104</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_SHIFT (12U)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad32fe490bc87386c67658db6974c5d04"> 1105</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_MASK)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8058f842362d90268b6bc9b6afe178fb"> 1106</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_TX0_PAT_SEL_SHIFT)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span> </div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">/*</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment"> * TX_PHY1_DSI0_PRBS_DISABLE (RW)</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment"> *</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment"> * tx phy1 dsi0_prbs_disable</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment"> */</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac099a41349aa707c386b0b372c3f5927"> 1113</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_MASK (0x800U)</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5d830320ff0aabb09487cf5ffa8fb40d"> 1114</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_SHIFT (11U)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aae964d9b6322e7caab6e179820351fff"> 1115</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_MASK)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9ea0bb4155ebd459a80882841e41e7cf"> 1116</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_DISABLE_SHIFT)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span> </div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">/*</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment"> * TX_PHY1_DSI0_PRBS_START (RW)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment"> *</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment"> * tx phy1 dsi0_prbs_start</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"> */</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad78c95366fdabde5e11924f7bd298726"> 1123</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_MASK (0x400U)</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8d1c510dcb7a02ba291faa0e5ba31a90"> 1124</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_SHIFT (10U)</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a68a144f00c8d330dd92d4b53db107b64"> 1125</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_MASK)</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4b973cb5b353b816435b2e193c419676"> 1126</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_DSI0_PRBS_START_SHIFT)</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">/*</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment"> * TX_PHY1_CKPHY_CTL (RW)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment"> *</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment"> * tx phy1 ckphy_ctl</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment"> */</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a11f36bc063e4895bb824a743801f261c"> 1133</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_MASK (0x1FFU)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afe7868e86ec69b54957c88a24d583051"> 1134</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_SHIFT (0U)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ade7925f646b1a1dd4f3f975bc532e624"> 1135</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_SHIFT) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_MASK)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a51f02000b99675dc347b65d984f5eb27"> 1136</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D7_TX_PHY1_CKPHY_CTL_SHIFT)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">/* Bitfield definition for register: GPR_WR_D8 */</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">/*</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment"> * RX_PHY0_BRUN_IN_MODE (RW)</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment"> *</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment"> * rx phy0 burn_in_mode</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment"> */</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae146198b24483bf5a4c57e0722e4b597"> 1144</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acc695600a94dd98da80075ad91385e05"> 1145</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_SHIFT (31U)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6c9527e759789defed38532965cfc906"> 1146</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_MASK)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a40bbb1539b8cb668665bce6c33e610b4"> 1147</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BRUN_IN_MODE_SHIFT)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span> </div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">/*</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment"> * RX_PHY0_BURN_IN_EN_PAD (RW)</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"> *</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment"> * rx phy0 burn_in_en_pad</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment"> */</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6ef66ecf6449c11f0cfbec2672bd6b8b"> 1154</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9861ba6d2f95ba4a22ede23b3a0db5a8"> 1155</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_SHIFT (30U)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a23b4c88767ac9e6caf2cac54426e60eb"> 1156</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_MASK)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2f604548e14ff03e9356dd3bea53c1da"> 1157</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BURN_IN_EN_PAD_SHIFT)</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span> </div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span><span class="comment">/*</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"> * RX_PHY0_LPBK_MODE (RW)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment"> *</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment"> * rx phy0 lpbk_mode</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment"> */</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aac1cc48b49da774966005f0eb30c8959"> 1164</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae4546cfc4041255fcaec6d59b02da0e6"> 1165</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_SHIFT (28U)</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af0df5a4c80721a708e1fac7300e51a91"> 1166</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_MASK)</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1180348b28590aeaa5bb9bb010072f52"> 1167</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_LPBK_MODE_SHIFT)</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span> </div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment">/*</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment"> * RX_PHY0_BIST_FREQ_TRIM (RW)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span><span class="comment"> *</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span><span class="comment"> * rx phy0 bist_freq_trim</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span><span class="comment"> */</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6bd4b7604481446a42fdb43fbf6a891b"> 1174</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9aefef8a2c705a96b49d620b3157eb1c"> 1175</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_SHIFT (24U)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1290a9f972b7848350bc1a891baaa8b2"> 1176</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_MASK)</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aca51aff348e4da4fa8ca09f60d64c35d"> 1177</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_FREQ_TRIM_SHIFT)</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span> </div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">/*</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment"> * RX_PHY0_RX0_BIST_EN (RW)</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment"> *</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment"> * rx phy0 rx0_bist_en rx1_bist_en</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment"> */</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2ccbcd56609fcc3704d45615fee5a4eb"> 1184</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4d688dfff0ad9aeb588ad7d4642a2071"> 1185</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af231e504b5a5f88311b3ca2cf0082e79"> 1186</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_MASK)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0ddcaed9a65c73d24be7fa6038ef624a"> 1187</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_RX0_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span> </div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">/*</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment"> * RX_PHY0_BIST_MODE (RW)</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment"> *</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment"> * rx phy0 bist_mode</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"> */</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a31e10db629851683c1dddf9effe3fcf2"> 1194</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab0cede4d8ddbfbf72fe1f40868ca87cb"> 1195</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_SHIFT (21U)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab280305844b1a3fab068b1c03903f4e4"> 1196</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_MASK)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a65e2284ca40901850cf04cc6bb313623"> 1197</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_MODE_SHIFT)</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span> </div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment">/*</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"> * RX_PHY0_BIST_EN_PAD (RW)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment"> *</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment"> * rx phy0 bist_en_pad</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"> */</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af30fb70dc5d9e6c70b6a490fbf947e1a"> 1204</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab981c925c15239a99ec1afb45a837367"> 1205</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_SHIFT (20U)</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ace7c853b810c75ccaa2972282ce036ae"> 1206</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_MASK)</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad494b2ef46b73abc7227795e79ff33c4"> 1207</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_PAD_SHIFT)</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span> </div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment">/*</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"> * RX_PHY0_BIST_EN (RW)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment"> *</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span><span class="comment"> * rx phy0 bist_en</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span><span class="comment"> */</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2d30929b06a6b9e0d7bcfab0b9611b44"> 1214</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a02ab58a22439e97ec760d19ce64e931a"> 1215</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3bb0e82eadb5af1503c928d1cfe73acb"> 1216</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_MASK)</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a70044fbd63fb08142e290d203d6b7a72"> 1217</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span> </div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">/*</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment"> * RX_PHY0_BIST_CKIN_SEL (RW)</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"> *</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment"> * rx phy0 bist_ckin_sel</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment"> */</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aec2a39b8d7d20e9cfec4f2969ad51e81"> 1224</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7bbafdded078acdd53c8a534c20bf812"> 1225</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_SHIFT (18U)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3e0c34296e89223d8cb5658102de09cd"> 1226</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_MASK)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af7980f585bad67aef2e48074efbce029"> 1227</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_BIST_CKIN_SEL_SHIFT)</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">/*</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment"> * RX_PHY0_PHY_MODE (RW)</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"> *</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment"> * rx phy0 phy_mode</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"> */</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaf232ff48ff000f33b5afbc751b409b7"> 1234</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a00531633cac2c8e4f74944546c1f8f6f"> 1235</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a38874667d6f6327988ec33c6b1499257"> 1236</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_MASK)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1bad8bc1bc00b225c625932515b86643"> 1237</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D8_RX_PHY0_PHY_MODE_SHIFT)</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span> </div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span><span class="comment">/* Bitfield definition for register: GPR_WR_D9 */</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment">/*</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment"> * RX_PHY1_BRUN_IN_MODE (RW)</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment"> *</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment"> * rx phy1 burn_in_mode</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment"> */</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1aac49b2c3e308fff25851f0ba9b241a"> 1245</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aff47497481b49405e68fd91bff875ac8"> 1246</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_SHIFT (31U)</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a500f724b5e995886c5fea83e22df94f3"> 1247</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_MASK)</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad53ddf2160cfb3785f1d79b3cfd269c8"> 1248</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BRUN_IN_MODE_SHIFT)</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span> </div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">/*</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment"> * RX_PHY1_BURN_IN_EN_PAD (RW)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span><span class="comment"> *</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span><span class="comment"> * rx phy1 burn_in_en_pad</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span><span class="comment"> */</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#affc3c92e4b458b1a0187987939260be6"> 1255</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abc296c5d4fe60df1b603c64fd6a0a7a5"> 1256</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_SHIFT (30U)</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a99986bb2977973323e5014ed7be7001e"> 1257</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_MASK)</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae9c20171fece4d320d4d6626cd3a234f"> 1258</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BURN_IN_EN_PAD_SHIFT)</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span> </div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">/*</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"> * RX_PHY1_LPBK_MODE (RW)</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment"> *</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment"> * rx phy1 lpbk_mode</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"> */</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af7cdb8ad6c4e7d505029b991d22d20bb"> 1265</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_MASK (0x30000000UL)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7ad0b8939aaeb8ba0cb52ff7c213202f"> 1266</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_SHIFT (28U)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a54c659109823bbd30cde44163971ce04"> 1267</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_MASK)</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4f9b56e9d4074790576cf6d06c3b6fd0"> 1268</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_LPBK_MODE_SHIFT)</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span> </div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">/*</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment"> * RX_PHY1_BIST_FREQ_TRIM (RW)</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment"> *</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"> * rx phy1 bist_freq_trim</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment"> */</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a762ad16add36747af465715dd7d3ad44"> 1275</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4580c4c8976e464bc40c220b7dcd8a59"> 1276</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_SHIFT (24U)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acdc15ba6bd3fd74d9efe78437e710d3f"> 1277</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_MASK)</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6f13c824901c64822540a48179aaef4a"> 1278</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_FREQ_TRIM_SHIFT)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">/*</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment"> * RX_PHY1_RX0_BIST_EN (RW)</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"> *</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment"> * rx phy1 rx0_bist_en rx1_bist_en</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment"> */</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a18c8d1f71052aaa39781b33de9e2973a"> 1285</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_MASK (0x400000UL)</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa4f099f067588044f095de461987ef77"> 1286</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_SHIFT (22U)</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa77d503928b5cd2e70e60b739ce68d7c"> 1287</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_MASK)</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a94bfda2a9e6bfc633c1aa83a5128ad14"> 1288</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_RX0_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span> </div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span><span class="comment">/*</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"> * RX_PHY1_BIST_MODE (RW)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment"> *</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment"> * rx phy1 bist_mode</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"> */</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afb62be0622472b2265f73fb094cc9296"> 1295</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_MASK (0x200000UL)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6c43290e42b67e9066b0f4f4b3247559"> 1296</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_SHIFT (21U)</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a96624f7eced68dfa2684a06fc6c04aaa"> 1297</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_MASK)</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2b262273c61870845cfd4fa1b311e643"> 1298</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_MODE_SHIFT)</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span> </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">/*</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"> * RX_PHY1_BIST_EN_PAD (RW)</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"> *</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment"> * rx phy1 bist_en_pad</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment"> */</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aadd15a399decb799f27cc2e913119026"> 1305</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_MASK (0x100000UL)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a28ed160577569d7bd8671201a9160f5e"> 1306</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_SHIFT (20U)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9eecda6b2de0f15d22d3a41d3979ac8a"> 1307</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_MASK)</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a68ce1428d62509298c299a46749f8ac0"> 1308</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_PAD_SHIFT)</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span> </div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">/*</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"> * RX_PHY1_BIST_EN (RW)</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment"> *</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment"> * rx phy1 bist_en</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment"> */</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af39ed4902439c7eb0f866ac4d068fb52"> 1315</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_MASK (0x80000UL)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a73c316855918a27d0c64c7b655c19548"> 1316</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_SHIFT (19U)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abe9843cfbc73bf19b969c31c0dbe543b"> 1317</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_MASK)</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a084f685aac77d6fb3cf7116c565f14f9"> 1318</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_EN_SHIFT)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span> </div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span><span class="comment">/*</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"> * RX_PHY1_BIST_CKIN_SEL (RW)</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment"> *</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment"> * rx phy1 bist_ckin_sel</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment"> */</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae56e5ce1380425b4df76943558b753d1"> 1325</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_MASK (0x40000UL)</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a970eb18269ff2bd557551fbb0beb4056"> 1326</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_SHIFT (18U)</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a132c2f5b1718784c2fab6b2524a7fdb6"> 1327</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_MASK)</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a631acc5593918d8d3764163dcf87adfa"> 1328</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_BIST_CKIN_SEL_SHIFT)</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"> 1329</span> </div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span><span class="comment">/*</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span><span class="comment"> * RX_PHY1_PHY_MODE (RW)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span><span class="comment"> *</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span><span class="comment"> * rx phy1 phy_mode</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span><span class="comment"> */</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aef2a5075d589d8099afa71f75c528c39"> 1335</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_MASK (0x3U)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a297c84498298b088bacddbbc971bac74"> 1336</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_SHIFT (0U)</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a80a00a9bfb4870208dd199a1d3db2d45"> 1337</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_SHIFT) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_MASK)</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a96a786b519c944d48e5641b4fc7b0c4c"> 1338</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_MASK) &gt;&gt; PIXELMUX_GPR_WR_D9_RX_PHY1_PHY_MODE_SHIFT)</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span> </div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">/* Bitfield definition for register: GPR_RO_D0 */</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">/*</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment"> * TX_PHY1_CTL_O (RO)</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment"> *</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span><span class="comment"> * {2&#39;b0,</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span><span class="comment"> * tx_phy1_tx3_ctl_o,tx_phy1_tx2_ctl_o,</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"> * tx_phy1_tx1_ctl_o,tx_phy1_tx0_ctl_o,</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment"> * tx_phy1_txck_ctl_o,tx_phy1_pll_dtest_o}</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment"> */</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aaf29a7fd64ac2d456fcf0fe3e614a900"> 1349</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY1_CTL_O_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1e2ecc27d557c20154b9a30a0a0c1733"> 1350</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY1_CTL_O_SHIFT (8U)</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad3b3456d251d8e08a3e6346db3124fe2"> 1351</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY1_CTL_O_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D0_TX_PHY1_CTL_O_MASK) &gt;&gt; PIXELMUX_GPR_RO_D0_TX_PHY1_CTL_O_SHIFT)</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span> </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment">/*</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment"> * TX_PHY0_CTL_O (RO)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment"> *</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment"> * {2&#39;b0,</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment"> * tx_phy0_tx3_ctl_o,tx_phy0_tx2_ctl_o,</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span><span class="comment"> * tx_phy0_tx1_ctl_o,tx_phy0_tx0_ctl_o,</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span><span class="comment"> * tx_phy0_txck_ctl_o,tx_phy0_pll_dtest_o}</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span><span class="comment"> */</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#acb75944db44a8c867afe30ba171ad7df"> 1361</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY0_CTL_O_MASK (0xFFU)</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab767d4ce51c7d99bc3c62827c0b47c29"> 1362</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY0_CTL_O_SHIFT (0U)</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9b6aadb168d5de0e72e493620f62c957"> 1363</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D0_TX_PHY0_CTL_O_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D0_TX_PHY0_CTL_O_MASK) &gt;&gt; PIXELMUX_GPR_RO_D0_TX_PHY0_CTL_O_SHIFT)</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span> </div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">/* Bitfield definition for register: GPR_RO_D1 */</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">/*</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment"> * IRQ_CSI0_AP (RO)</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment"> *</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment"> * interrupt of csi0 ap</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment"> */</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac947c602aa6439d19b35761cba485670"> 1371</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_IRQ_CSI0_AP_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab9d6346eb754cd93f594eecb1834f102"> 1372</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_IRQ_CSI0_AP_SHIFT (17U)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5c3805e511c685cd9a741a0594e29b6d"> 1373</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_IRQ_CSI0_AP_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D1_IRQ_CSI0_AP_MASK) &gt;&gt; PIXELMUX_GPR_RO_D1_IRQ_CSI0_AP_SHIFT)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span> </div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span><span class="comment">/*</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment"> * CSI0_CFG_CSI_AP_DIAG_FAULTS (RO)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment"> *</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment"> * csi0 ap diag faults</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment"> */</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abcca6c4f204a0760c0588e268ec62edc"> 1380</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_CFG_CSI_AP_DIAG_FAULTS_MASK (0x1FFE0UL)</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a575865fa4c4f610ba406cc03f15a3223"> 1381</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_CFG_CSI_AP_DIAG_FAULTS_SHIFT (5U)</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4ab029614da9f675962328951f14d612"> 1382</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_CFG_CSI_AP_DIAG_FAULTS_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D1_CSI0_CFG_CSI_AP_DIAG_FAULTS_MASK) &gt;&gt; PIXELMUX_GPR_RO_D1_CSI0_CFG_CSI_AP_DIAG_FAULTS_SHIFT)</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span> </div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span><span class="comment">/*</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span><span class="comment"> * CSI0_STA_AP_IF_INT_STA (RO)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span><span class="comment"> *</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment"> * csi0 apb parity check interrupt satus</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment"> */</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8af693b917f2b5cacb296b5ad99f300f"> 1389</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_STA_AP_IF_INT_STA_MASK (0x1FU)</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6ac20645fade40f6a3fc59a5b6b67641"> 1390</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_STA_AP_IF_INT_STA_SHIFT (0U)</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9201737d35f79ed9c10ed2a8b4b06cf0"> 1391</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D1_CSI0_STA_AP_IF_INT_STA_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D1_CSI0_STA_AP_IF_INT_STA_MASK) &gt;&gt; PIXELMUX_GPR_RO_D1_CSI0_STA_AP_IF_INT_STA_SHIFT)</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span> </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span><span class="comment">/* Bitfield definition for register: GPR_RO_D2 */</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span><span class="comment">/*</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span><span class="comment"> * IRQ_CSI1_AP (RO)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span><span class="comment"> *</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"> * interrupt of csi1 ap</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment"> */</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7d4f250ca6d75d70a0408db1b7889ac5"> 1399</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_IRQ_CSI1_AP_MASK (0x20000UL)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0ca402722d40f25dcbee18993c85a042"> 1400</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_IRQ_CSI1_AP_SHIFT (17U)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abdcee2e3bad197b78fe407db37bf6c2a"> 1401</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_IRQ_CSI1_AP_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D2_IRQ_CSI1_AP_MASK) &gt;&gt; PIXELMUX_GPR_RO_D2_IRQ_CSI1_AP_SHIFT)</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span> </div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">/*</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment"> * CSI1_CFG_CSI_AP_DIAG_FAULTS (RO)</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment"> *</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment"> * csi1 ap diag faults</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment"> */</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a33486f211800aaa7a2848b86017d1ed2"> 1408</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_CFG_CSI_AP_DIAG_FAULTS_MASK (0x1FFE0UL)</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2feb159ccbb9c8539b9fc79e19480f78"> 1409</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_CFG_CSI_AP_DIAG_FAULTS_SHIFT (5U)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2eb31b77834f466e035426edaa0386ce"> 1410</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_CFG_CSI_AP_DIAG_FAULTS_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D2_CSI1_CFG_CSI_AP_DIAG_FAULTS_MASK) &gt;&gt; PIXELMUX_GPR_RO_D2_CSI1_CFG_CSI_AP_DIAG_FAULTS_SHIFT)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">/*</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"> * CSI1_STA_AP_IF_INT_STA (RO)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment"> *</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment"> * csi1 apb parity check interrupt satus</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"> */</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4e00b2c755778207e6d64e843ac13a80"> 1417</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_STA_AP_IF_INT_STA_MASK (0x1FU)</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3bebfd84151e2a0d3ddbec5e01726b92"> 1418</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_STA_AP_IF_INT_STA_SHIFT (0U)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9250725db2460c007c31584825e5b612"> 1419</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D2_CSI1_STA_AP_IF_INT_STA_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D2_CSI1_STA_AP_IF_INT_STA_MASK) &gt;&gt; PIXELMUX_GPR_RO_D2_CSI1_STA_AP_IF_INT_STA_SHIFT)</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span> </div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">/* Bitfield definition for register: GPR_RO_D3 */</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">/*</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment"> * RX_PHY0_RXCK_CTLO (RO)</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span><span class="comment"> *</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"> * rx phy0 rxck_ctlo</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment"> */</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1fa2b0b875e7cbde59eb11b7548ab66a"> 1427</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RXCK_CTLO_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac344707b70abea8deea2c36a851a970d"> 1428</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RXCK_CTLO_SHIFT (8U)</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aee8d2cb253274c75b2c9d65a8922f15f"> 1429</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RXCK_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D3_RX_PHY0_RXCK_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D3_RX_PHY0_RXCK_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span> </div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">/*</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment"> * RX_PHY0_RX1_CTLO (RO)</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment"> *</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment"> * rx phy0 rx1_ctlo</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment"> */</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afecd00d08a6d2916110380ad92daaa5c"> 1436</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX1_CTLO_MASK (0xF0U)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af144dcb0e50e4370df0a580fa7c86fcb"> 1437</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX1_CTLO_SHIFT (4U)</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af0e76e9c842e0432576409fb69c91121"> 1438</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX1_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D3_RX_PHY0_RX1_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D3_RX_PHY0_RX1_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span> </div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">/*</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment"> * RX_PHY0_RX0_CTLO (RO)</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment"> *</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment"> * rx phy0 rx0_ctlo</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment"> */</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a86f9293bd3d4c0221d2d9e74be6365d6"> 1445</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX0_CTLO_MASK (0xFU)</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8d6310da29840d90762638e40381a3f0"> 1446</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX0_CTLO_SHIFT (0U)</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2d865ebe4cb169387a5bee5f4e963150"> 1447</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D3_RX_PHY0_RX0_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D3_RX_PHY0_RX0_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D3_RX_PHY0_RX0_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span> </div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment">/* Bitfield definition for register: GPR_RO_D4 */</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">/*</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment"> * RX_PHY1_RXCK_CTLO (RO)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment"> *</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment"> * rx phy1 rxck_ctlo</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment"> */</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8129d9eeb7d30d7071b63accde12323e"> 1455</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RXCK_CTLO_MASK (0xFF00U)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a82e85d453c94d5b36236e7c72fe0e673"> 1456</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RXCK_CTLO_SHIFT (8U)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5fa89929666433f8ebc5032df82c0080"> 1457</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RXCK_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D4_RX_PHY1_RXCK_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D4_RX_PHY1_RXCK_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span> </div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">/*</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment"> * RX_PHY1_RX1_CTLO (RO)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment"> *</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment"> * rx phy1 rx1_ctlo</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment"> */</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2b39fbfe07c803f9deebb5de2cad8906"> 1464</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX1_CTLO_MASK (0xF0U)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a75dad035e75af9ca79a019466be8734f"> 1465</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX1_CTLO_SHIFT (4U)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9e9a1400bc58c4a095a73962ab36eeca"> 1466</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX1_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D4_RX_PHY1_RX1_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D4_RX_PHY1_RX1_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span> </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">/*</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment"> * RX_PHY1_RX0_CTLO (RO)</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment"> *</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment"> * rx phy1 rx0_ctlo</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment"> */</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a79375d319ce9c8c42bf92c37d89342f0"> 1473</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX0_CTLO_MASK (0xFU)</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6e6b1410d31de55dedabd972c5f85386"> 1474</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX0_CTLO_SHIFT (0U)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a093b1fafb7d177b0729a0cbcb7e77b1b"> 1475</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D4_RX_PHY1_RX0_CTLO_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D4_RX_PHY1_RX0_CTLO_MASK) &gt;&gt; PIXELMUX_GPR_RO_D4_RX_PHY1_RX0_CTLO_SHIFT)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span> </div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">/* Bitfield definition for register: GPR_RO_D5 */</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">/*</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment"> * DSI0_PRBS_STATE (RO)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment"> *</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment"> * dsi0_prbs_state for debug only</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment"> */</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a33b6269706f6b2acdf4858bf52ad2c33"> 1483</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_DSI0_PRBS_STATE_MASK (0xF000U)</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0812c49dde9cfce35fe82b9ffefb09be"> 1484</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_DSI0_PRBS_STATE_SHIFT (12U)</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8b76e558372885d2fc2c796aa63dd2d4"> 1485</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_DSI0_PRBS_STATE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_DSI0_PRBS_STATE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_DSI0_PRBS_STATE_SHIFT)</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span> </div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">/*</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment"> * TX_PHY0_TXCK_BIST_DONE_PAD (RO)</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment"> *</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment"> * tx phy0 txck_done_pad</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment"> */</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7940a6bb4ff416b35b09db7a60336dcb"> 1492</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_PAD_MASK (0x800U)</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a33ad30970e81a398d043213d983464f6"> 1493</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_PAD_SHIFT (11U)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8a355d173ecede2a973e7da5ebb03da7"> 1494</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_PAD_SHIFT)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">/*</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment"> * TX_PHY0_TXCK_BIST_OK_PAD (RO)</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment"> *</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment"> * tx phy0 txck_ok_pad</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment"> */</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9788174b12aa4e6083590deefd0f33a1"> 1501</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OK_PAD_MASK (0x400U)</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af4b5c6f5fc1c2e701cfd06991cff6e21"> 1502</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OK_PAD_SHIFT (10U)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6bbdb98429bcca1303a26056f3253410"> 1503</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span> </div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">/*</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment"> * TX_PHY0_TXCK_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment"> *</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment"> * tx phy0 txck_bist_done</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment"> */</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9b7e0d244a0b12470cc070a4b02b6246"> 1510</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_MASK (0x200U)</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab2b4ec3079b03a0e2c656e9a513e1594"> 1511</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_SHIFT (9U)</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab7293271a2f3d5025e8c3e56c1273d2a"> 1512</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span> </div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">/*</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment"> * TX_PHY0_TX3_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"> 1516</span><span class="comment"> *</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span><span class="comment"> * tx phy0 tx3_bist_done</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span><span class="comment"> */</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af94209ab6d69d917468bd161a317bcd0"> 1519</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_DONE_MASK (0x100U)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a109b81a68ce01e134944dcf1d9334977"> 1520</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_DONE_SHIFT (8U)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a38a4857711b9dc57347896ad1953915b"> 1521</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span> </div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">/*</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment"> * TX_PHY0_TX2_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment"> *</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment"> * tx phy0 tx2_bist_done</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment"> */</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab2040a74e908fd6303394ef9cc739dd3"> 1528</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_DONE_MASK (0x80U)</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abce9ac90359e4f6cc29c4182f99935b0"> 1529</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_DONE_SHIFT (7U)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a70318b09191cf5753bb7e36bdd8b6cf4"> 1530</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span> </div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">/*</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment"> * TX_PHY0_TX1_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment"> *</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment"> * tx phy0 tx1_bist_done</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment"> */</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3f4d55700d92e0b158bb9d8cf7eb7a6a"> 1537</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_DONE_MASK (0x40U)</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad0daf76e5825b881f2165a5c9a3e6d8a"> 1538</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_DONE_SHIFT (6U)</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5ce6a458c1fd1312f5b6e3e2027b7d3a"> 1539</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span> </div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">/*</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment"> * TX_PHY0_TX0_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment"> *</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="comment"> * tx phy0 tx0_bist_done</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span><span class="comment"> */</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a520b2297c833af33e49a40db3c34cee5"> 1546</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_DONE_MASK (0x20U)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0cb6d56df934ee0160269da96b4d5b11"> 1547</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_DONE_SHIFT (5U)</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad5a820da961067e963052a7fcf355d84"> 1548</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span> </div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">/*</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment"> * TX_PHY0_TXCK_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment"> *</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment"> * tx phy0 txck_bist_out</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment"> */</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a27d25ddc3ac20bfcb5a3d40b898d9a9a"> 1555</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OUT_MASK (0x10U)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4147aed0bf28085534b49d4ba75317ef"> 1556</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OUT_SHIFT (4U)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3e67d7487073d9e77a31308b713dcca0"> 1557</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TXCK_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span> </div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment">/*</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"> 1560</span><span class="comment"> * TX_PHY0_TX3_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment"> *</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment"> * tx phy0 tx3_bist_out</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment"> */</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8efa88323f462e008a70053711265611"> 1564</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_OUT_MASK (0x8U)</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a077a9e65169dce7c8d44819d9a18f8b6"> 1565</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_OUT_SHIFT (3U)</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1936462832a31b894e1adcf281a9e24a"> 1566</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX3_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span> </div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span><span class="comment">/*</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"> * TX_PHY0_TX2_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment"> *</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment"> * tx phy0 tx2_bist_out</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="comment"> */</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af345fdeca5756b9821c39cf976885a76"> 1573</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_OUT_MASK (0x4U)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3df60f457117e72fbf65e056f254a54e"> 1574</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_OUT_SHIFT (2U)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a507467dcce3390045716033a931b8ef6"> 1575</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX2_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span> </div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">/*</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment"> * TX_PHY0_TX1_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment"> *</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment"> * tx phy0 tx1_bist_out</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment"> */</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9b83a7467feef2c4a5bfea2c6e8e2142"> 1582</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_OUT_MASK (0x2U)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab47cd4f44992ec25cf2f58e94f4bccc6"> 1583</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_OUT_SHIFT (1U)</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5b236cb88752a097bfe3330e25074dc4"> 1584</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX1_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span> </div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="comment">/*</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"> * TX_PHY0_TX0_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment"> *</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment"> * tx phy0 tx0_bist_out</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"> */</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac10957e56e09403b08111c4849a36c31"> 1591</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_OUT_MASK (0x1U)</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8b52c84f4a316cf5b75298a7e3d26887"> 1592</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a469a6c86ebadac89ba4f3e59cc59e606"> 1593</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D5_TX_PHY0_TX0_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span> </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">/* Bitfield definition for register: GPR_RO_D6 */</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">/*</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment"> * DSI1_PRBS_STATE (RO)</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment"> *</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment"> * dsi1_prbs_state for debug only</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"> */</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1b5e907603da4e55d2a5e6317660b182"> 1601</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_DSI1_PRBS_STATE_MASK (0xF000U)</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af797a5d7c41f73b52371c7d9c93c1f11"> 1602</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_DSI1_PRBS_STATE_SHIFT (12U)</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa4677c8d9717aab4584b3966a9619652"> 1603</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_DSI1_PRBS_STATE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_DSI1_PRBS_STATE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_DSI1_PRBS_STATE_SHIFT)</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">/*</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment"> * TX_PHY1_TXCK_BIST_DONE_PAD (RO)</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment"> *</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment"> * tx phy1 txck_done_pad</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment"> */</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af9499ef399dea564cf6e3b1e675d3ed1"> 1610</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_PAD_MASK (0x800U)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0850068f58e0ece4ee07c90e5cbe6978"> 1611</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_PAD_SHIFT (11U)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae207bc0f979bbcec1bd70efc9940a713"> 1612</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_PAD_SHIFT)</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span> </div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment">/*</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment"> * TX_PHY1_TXCK_BIST_OK_PAD (RO)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment"> *</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment"> * tx phy1 txck_ok_pad</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment"> */</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9a22b71218baddfbac260cf02d8a1666"> 1619</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OK_PAD_MASK (0x400U)</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af351aa7c1072079838cca7988d7597a5"> 1620</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OK_PAD_SHIFT (10U)</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1e0ff1224c8d1488f51dcb38d83c62f4"> 1621</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span> </div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">/*</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"> * TX_PHY1_TXCK_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment"> *</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment"> * tx phy1 txck_bist_done</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment"> */</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7ebd43d12bf8dbe87c82b4229e97aa5c"> 1628</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_MASK (0x200U)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae46ff33585fb92699712eceba6fc78b2"> 1629</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_SHIFT (9U)</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a11933dc26156e330504163eef1a4ac31"> 1630</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">/*</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment"> * TX_PHY1_TX3_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment"> *</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"> 1635</span><span class="comment"> * tx phy1 tx3_bist_done</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span><span class="comment"> */</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1ed32e0912c850acd1025a0bf5cd03a0"> 1637</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_DONE_MASK (0x100U)</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aab7c4c3592d5c2d81d3608a8eb886483"> 1638</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_DONE_SHIFT (8U)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9d9df161006cdb292124a1ffa1b0ea04"> 1639</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span> </div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">/*</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment"> * TX_PHY1_TX2_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment"> *</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment"> * tx phy1 tx2_bist_done</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment"> */</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac6a824f691365a7788f19c50dfb0bda8"> 1646</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_DONE_MASK (0x80U)</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4fc98ae19794d31071802c6742fdb04e"> 1647</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_DONE_SHIFT (7U)</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a662468ffb77f7bab4209742c001e3d34"> 1648</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"> 1649</span> </div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span><span class="comment">/*</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span><span class="comment"> * TX_PHY1_TX1_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span><span class="comment"> *</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment"> * tx phy1 tx1_bist_done</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment"> */</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a098d05ab4e8fc27ee19226e5b21860f4"> 1655</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_DONE_MASK (0x40U)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa48048362f9b69fdb0c67344539f211f"> 1656</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_DONE_SHIFT (6U)</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#addcaebd0217161d94cd6b5b721500fa8"> 1657</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span> </div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">/*</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"> * TX_PHY1_TX0_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment"> *</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment"> * tx phy1 tx0_bist_done</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment"> */</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab9ecff802b6b78f1e8d06ef08f1e6b2f"> 1664</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_DONE_MASK (0x20U)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a317ee7f8fe389723c31c9f7dd7b9bd51"> 1665</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_DONE_SHIFT (5U)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad881ebfcf6ad909985887b59a368ab58"> 1666</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">/*</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment"> * TX_PHY1_TXCK_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment"> *</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"> * tx phy1 txck_bist_out</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment"> */</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a87ac472c8e6f9d94d67ba12769f6f2ef"> 1673</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OUT_MASK (0x10U)</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9831b938b2d0e8702d5831ced30f5604"> 1674</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OUT_SHIFT (4U)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aeac5a2efd33f86a36f08fdb3a5d97c21"> 1675</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TXCK_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span> </div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span><span class="comment">/*</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"> * TX_PHY1_TX3_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment"> *</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment"> * tx phy1 tx3_bist_out</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment"> */</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a485d0607986b2fe8d1610fd797ae05ce"> 1682</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_OUT_MASK (0x8U)</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4b5c2b9fcc2a2ad27d04939fa184f4d0"> 1683</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_OUT_SHIFT (3U)</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a868036dff0b1467f5cb9bc1ce635c093"> 1684</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX3_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span> </div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">/*</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment"> * TX_PHY1_TX2_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"> *</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment"> * tx phy1 tx2_bist_out</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"> 1690</span><span class="comment"> */</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aac461a67798ff9d3c647e91df38f7a99"> 1691</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_OUT_MASK (0x4U)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af758e6c6f80575917d4a5c123251efa7"> 1692</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_OUT_SHIFT (2U)</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a9e5db4b9767540c3b09bad5390f82336"> 1693</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX2_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span> </div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span><span class="comment">/*</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment"> * TX_PHY1_TX1_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment"> *</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment"> * tx phy1 tx1_bist_out</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment"> */</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a5d4788e3ff286cb88ac072f03f08ad9b"> 1700</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_OUT_MASK (0x2U)</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac384177a79172db8a1ea044f914455d5"> 1701</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_OUT_SHIFT (1U)</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab96ddc053fac2ba07c45082772591f17"> 1702</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX1_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"> 1704</span><span class="comment">/*</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span><span class="comment"> * TX_PHY1_TX0_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment"> *</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment"> * tx phy1 tx0_bist_out</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment"> */</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac00f4952c2f7d811b99e405133f9c80c"> 1709</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_OUT_MASK (0x1U)</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a640ddd270515b1cac6e7c950fc948ef3"> 1710</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_OUT_SHIFT (0U)</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a434264c2343ef046f85a2892c37a6a27"> 1711</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D6_TX_PHY1_TX0_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span> </div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment">/* Bitfield definition for register: GPR_RO_D7 */</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">/*</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment"> * RX_PHY0_BURN_IN_OK_PAD (RO)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"> 1716</span><span class="comment"> *</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span><span class="comment"> * rx_phy0_burn_in_ok_pad</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span><span class="comment"> */</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aee39e4261a85f1fa9a127e3cc2ac74d8"> 1719</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BURN_IN_OK_PAD_MASK (0x40U)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0c4f3233d61fed13dba1d9258ba21842"> 1720</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BURN_IN_OK_PAD_SHIFT (6U)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab21b0ec908fec50819be3af7dd2eccd4"> 1721</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BURN_IN_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_BURN_IN_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_BURN_IN_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span> </div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">/*</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment"> * RX_PHY0_RX1_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment"> *</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment"> * rx phy0 rx1_bist_done</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment"> */</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a3e80881d2d013c4d12b3346ff5e85914"> 1728</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_DONE_MASK (0x20U)</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adb6e1da4f60844fdb3359037b9d67c91"> 1729</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_DONE_SHIFT (5U)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac27a408455ed0b328e2d4a6db55da7d9"> 1730</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"> 1731</span> </div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"> 1732</span><span class="comment">/*</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"> 1733</span><span class="comment"> * RX_PHY0_RX0_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"> 1734</span><span class="comment"> *</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"> 1735</span><span class="comment"> * rx phy0 rx0_bist_done</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment"> */</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a1ec1926c28cb30054cbbb464e0fd48da"> 1737</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_DONE_MASK (0x10U)</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a90cf333370f4af048af35ab02f9daa90"> 1738</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_DONE_SHIFT (4U)</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#adfb17c7f4d6b2449e7be7d65a9636bd6"> 1739</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span> </div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">/*</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment"> * RX_PHY0_RX1_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment"> *</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="comment"> * rx phy0 rx1_bist_out</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"> 1745</span><span class="comment"> */</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#abcf5c6bde5a06edb2e7f2a3d33485ac3"> 1746</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_OUT_MASK (0x8U)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a7db71cae81ed03022ccef7b6d98e42ef"> 1747</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_OUT_SHIFT (3U)</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af0f8dd737dd74ccf5d1d8b9a3c80a67e"> 1748</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_RX1_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span> </div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">/*</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment"> * RX_PHY0_RX0_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment"> *</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"> 1753</span><span class="comment"> * rx phy0 rx0_bist_out</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"> 1754</span><span class="comment"> */</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a06714666552851a0093c8b58d08b0696"> 1755</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_OUT_MASK (0x4U)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6d613b0529a0aeb64f38bd7dd0864848"> 1756</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_OUT_SHIFT (2U)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a324fbca2b6c89eb72561a66048f961d1"> 1757</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_RX0_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"> 1758</span> </div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"> 1759</span><span class="comment">/*</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"> 1760</span><span class="comment"> * RX_PHY0_BIST_OK_PAD (RO)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment"> *</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment"> * rx phy0 bist_ok_pad</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment"> */</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a62112e8e9524e88987be10cb11be8143"> 1764</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_OK_PAD_MASK (0x2U)</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a56574eae16ca4e8efec28d8e4484952f"> 1765</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_OK_PAD_SHIFT (1U)</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a314f6febdee4d8c073f1952a32a69035"> 1766</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span> </div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"> 1768</span><span class="comment">/*</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"> 1769</span><span class="comment"> * RX_PHY0_BIST_DONE_PAD (RO)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"> 1770</span><span class="comment"> *</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"> 1771</span><span class="comment"> * rx phy0 bist_done_pad</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"> 1772</span><span class="comment"> */</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a4db1e8adfa17e31ceb42343a4a8b5451"> 1773</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_DONE_PAD_MASK (0x1U)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0676920614df3eba6854f92e9f73f018"> 1774</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_DONE_PAD_SHIFT (0U)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a104a918e7cd48eea175af8482e197fd8"> 1775</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_DONE_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_DONE_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D7_RX_PHY0_BIST_DONE_PAD_SHIFT)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span> </div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment">/* Bitfield definition for register: GPR_RO_D8 */</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">/*</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment"> * RX_PHY1_BURN_IN_OK_PAD (RO)</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment"> *</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment"> * rx_phy1_burn_in_ok_pad</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment"> */</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aad104ee68fa771a320ea42dc75e1578a"> 1783</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BURN_IN_OK_PAD_MASK (0x40U)</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ab3d41d5ed5d17ab51d3d14e4b2c28783"> 1784</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BURN_IN_OK_PAD_SHIFT (6U)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6ce3ded7abf36985c0de2b84b3333a02"> 1785</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BURN_IN_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_BURN_IN_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_BURN_IN_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span> </div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">/*</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment"> * RX_PHY1_RX1_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment"> *</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment"> * rx phy1 rx1_bist_done</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment"> */</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a21de270314f611ba2b45f3483da3a7ff"> 1792</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_DONE_MASK (0x20U)</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a79e69cb45b1c54c4be3c3f0ab920c4f4"> 1793</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_DONE_SHIFT (5U)</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a59a82a3b5628666572636ea095899fa0"> 1794</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"> 1795</span> </div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"> 1796</span><span class="comment">/*</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"> 1797</span><span class="comment"> * RX_PHY1_RX0_BIST_DONE (RO)</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"> 1798</span><span class="comment"> *</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"> 1799</span><span class="comment"> * rx phy1 rx0_bist_done</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"> 1800</span><span class="comment"> */</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6567c12bd790c6bfa53bb0460445f14e"> 1801</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_DONE_MASK (0x10U)</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a8e0ca861b9ce186ec680f9c4af5f886c"> 1802</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_DONE_SHIFT (4U)</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a77cb2a397d072a339a21a655e1a2feee"> 1803</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_DONE_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_DONE_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_DONE_SHIFT)</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span> </div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">/*</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment"> * RX_PHY1_RX1_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment"> *</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"> 1808</span><span class="comment"> * rx phy1 rx1_bist_out</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"> 1809</span><span class="comment"> */</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa71460b2e08741026298a2a5274bac35"> 1810</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_OUT_MASK (0x8U)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ad091bfe1527460586beb3721ba917114"> 1811</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_OUT_SHIFT (3U)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a0305bb4e7d55c5ccb2a7502c68313ac9"> 1812</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_RX1_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"> 1813</span> </div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"> 1814</span><span class="comment">/*</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"> 1815</span><span class="comment"> * RX_PHY1_RX0_BIST_OUT (RO)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment"> *</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment"> * rx phy1 rx0_bist_out</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment"> */</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a2ade5776ba010c86105d8eabdbf86b1b"> 1819</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_OUT_MASK (0x4U)</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a95ce273321228fa1c09c4c4a8be07091"> 1820</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_OUT_SHIFT (2U)</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ac41904827b13ba3167b41653df15cd1c"> 1821</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_OUT_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_OUT_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_RX0_BIST_OUT_SHIFT)</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span> </div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">/*</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment"> * RX_PHY1_BIST_OK_PAD (RO)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment"> *</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment"> * rx phy1 bist_ok_pad</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment"> */</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a12f75cc4a35a722fe88eb43f789d838a"> 1828</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_OK_PAD_MASK (0x2U)</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a705574153aa92496ef45f32fdc2a09bf"> 1829</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_OK_PAD_SHIFT (1U)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a6bebfe4a5e84158928a023013fc7bc80"> 1830</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_OK_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_OK_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_OK_PAD_SHIFT)</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span> </div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">/*</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"> 1833</span><span class="comment"> * RX_PHY1_BIST_DONE_PAD (RO)</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"> 1834</span><span class="comment"> *</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"> 1835</span><span class="comment"> * rx phy1 bist_done_pad</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"> 1836</span><span class="comment"> */</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#ae9825d8565e907c451c685aac7e3dfef"> 1837</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_DONE_PAD_MASK (0x1U)</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af95fbdfee156f4d3cc87e48c8ccac4bf"> 1838</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_DONE_PAD_SHIFT (0U)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a80ebb3bbd1a6514a0ad35e9756229373"> 1839</a></span><span class="preprocessor">#define PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_DONE_PAD_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_DONE_PAD_MASK) &gt;&gt; PIXELMUX_GPR_RO_D8_RX_PHY1_BIST_DONE_PAD_SHIFT)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"> 1840</span> </div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">/* Bitfield definition for register: GPR_RO_D9 */</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">/* Bitfield definition for register: GPR_WR1_CLR_D0 */</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">/*</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment"> * GPR_WR1_CLR_DATA (RW)</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment"> *</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment"> * gpr register, write 1 /no-write  set/clr matching bit</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment"> */</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a45d89566f3c1bb5a98a55b142c9fa5b9"> 1848</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#af23d2e825837497d8cdcc8f086d1be05"> 1849</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_SHIFT (0U)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a209829e247e53344ed812a0eca8b3df4"> 1850</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_SET(x) (((uint32_t)(x) &lt;&lt; PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_SHIFT) &amp; PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_MASK)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#aa554f9f833cfbad925df31697cd6f0d9"> 1851</a></span><span class="preprocessor">#define PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_GET(x) (((uint32_t)(x) &amp; PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_MASK) &gt;&gt; PIXELMUX_GPR_WR1_CLR_D0_GPR_WR1_CLR_DATA_SHIFT)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"> 1852</span> </div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"> 1853</span> </div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"> 1854</span> </div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"> 1855</span><span class="comment">/* DSI_SETTING register group index macro definition */</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#a17548cffc5e02b98e355d82982b2963d"> 1856</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI0_CFG (0UL)</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="hpm__pixelmux__regs_8h.html#afb8fc67cdfb90ef794c6d1244fe2a697"> 1857</a></span><span class="preprocessor">#define PIXELMUX_DSI_SETTING_DSI1_CFG (1UL)</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span> </div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span> </div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_PIXELMUX_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructPIXELMUX__Type_html"><div class="ttname"><a href="structPIXELMUX__Type.html">PIXELMUX_Type</a></div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:12</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a151e7814dadd03e953d4b71fc3bc15ef"><div class="ttname"><a href="structPIXELMUX__Type.html#a151e7814dadd03e953d4b71fc3bc15ef">PIXELMUX_Type::PIXMUX</a></div><div class="ttdeci">__RW uint32_t PIXMUX</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:13</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a30484ba777ff0a7a1791d36b2e589df1"><div class="ttname"><a href="structPIXELMUX__Type.html#a30484ba777ff0a7a1791d36b2e589df1">PIXELMUX_Type::GPR_WR_D7</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D7</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:23</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a309acc695cba2515817e5412d7d07b5c"><div class="ttname"><a href="structPIXELMUX__Type.html#a309acc695cba2515817e5412d7d07b5c">PIXELMUX_Type::GPR_RO_D6</a></div><div class="ttdeci">__R uint32_t GPR_RO_D6</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:32</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a38a17ce83c79532c29461192f2d7be07"><div class="ttname"><a href="structPIXELMUX__Type.html#a38a17ce83c79532c29461192f2d7be07">PIXELMUX_Type::GPR_WR_D6</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D6</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:22</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a3b07dc4f2ac1dce2716ddfe55bcd86bb"><div class="ttname"><a href="structPIXELMUX__Type.html#a3b07dc4f2ac1dce2716ddfe55bcd86bb">PIXELMUX_Type::GPR_WR_D4</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D4</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:20</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a4c68491cdb67811f1b1753acf0a05105"><div class="ttname"><a href="structPIXELMUX__Type.html#a4c68491cdb67811f1b1753acf0a05105">PIXELMUX_Type::GPR_WR_D9</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D9</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:25</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a4c8e3f75b462b7dd9e1673bd5f312419"><div class="ttname"><a href="structPIXELMUX__Type.html#a4c8e3f75b462b7dd9e1673bd5f312419">PIXELMUX_Type::GPR_RO_D5</a></div><div class="ttdeci">__R uint32_t GPR_RO_D5</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:31</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a62f761bc582bb39ffbc376711ae373df"><div class="ttname"><a href="structPIXELMUX__Type.html#a62f761bc582bb39ffbc376711ae373df">PIXELMUX_Type::GPR_WR_D1</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D1</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:17</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a6f3d1a7bf80f10e593c1c0d9434d8a29"><div class="ttname"><a href="structPIXELMUX__Type.html#a6f3d1a7bf80f10e593c1c0d9434d8a29">PIXELMUX_Type::MISC</a></div><div class="ttdeci">__RW uint32_t MISC</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:15</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a77e68b90fab8b9c4bc2f8b8eab11703d"><div class="ttname"><a href="structPIXELMUX__Type.html#a77e68b90fab8b9c4bc2f8b8eab11703d">PIXELMUX_Type::GPR_RO_D8</a></div><div class="ttdeci">__R uint32_t GPR_RO_D8</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:34</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a7f53ffc2b06850dae2b1ee2280ba7261"><div class="ttname"><a href="structPIXELMUX__Type.html#a7f53ffc2b06850dae2b1ee2280ba7261">PIXELMUX_Type::GPR_RO_D4</a></div><div class="ttdeci">__R uint32_t GPR_RO_D4</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:30</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a8b580a7bee27247c22006ed0c811a7d5"><div class="ttname"><a href="structPIXELMUX__Type.html#a8b580a7bee27247c22006ed0c811a7d5">PIXELMUX_Type::GPR_WR_D8</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D8</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:24</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a8ef324d38869a0a026bcdf1c0aeb79b6"><div class="ttname"><a href="structPIXELMUX__Type.html#a8ef324d38869a0a026bcdf1c0aeb79b6">PIXELMUX_Type::GPR_RO_D1</a></div><div class="ttdeci">__R uint32_t GPR_RO_D1</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:27</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a95373d261b0571340870887687b60a5f"><div class="ttname"><a href="structPIXELMUX__Type.html#a95373d261b0571340870887687b60a5f">PIXELMUX_Type::GPR_WR1_CLR_D0</a></div><div class="ttdeci">__RW uint32_t GPR_WR1_CLR_D0</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:36</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_a978ddabc729b36955540eba1d1813fb9"><div class="ttname"><a href="structPIXELMUX__Type.html#a978ddabc729b36955540eba1d1813fb9">PIXELMUX_Type::GPR_RO_D9</a></div><div class="ttdeci">__R uint32_t GPR_RO_D9</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:35</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_aafdd33890dc9115cde32cc31bfc926db"><div class="ttname"><a href="structPIXELMUX__Type.html#aafdd33890dc9115cde32cc31bfc926db">PIXELMUX_Type::GPR_WR_D3</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D3</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:19</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_ab1d100c3f0227db40d242d65aff37078"><div class="ttname"><a href="structPIXELMUX__Type.html#ab1d100c3f0227db40d242d65aff37078">PIXELMUX_Type::GPR_WR_D0</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D0</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:16</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_abb6f3d760df329556bb4504360ddf06d"><div class="ttname"><a href="structPIXELMUX__Type.html#abb6f3d760df329556bb4504360ddf06d">PIXELMUX_Type::GPR_WR_D5</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D5</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:21</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_abc45cb1296c732a4eb687634b928234d"><div class="ttname"><a href="structPIXELMUX__Type.html#abc45cb1296c732a4eb687634b928234d">PIXELMUX_Type::GPR_RO_D3</a></div><div class="ttdeci">__R uint32_t GPR_RO_D3</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:29</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_aeae3d5162f6d4c6632f5f3b4360a8677"><div class="ttname"><a href="structPIXELMUX__Type.html#aeae3d5162f6d4c6632f5f3b4360a8677">PIXELMUX_Type::GPR_WR_D2</a></div><div class="ttdeci">__RW uint32_t GPR_WR_D2</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:18</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_af6f499db8f8a34be0e38d9f5f7c40db2"><div class="ttname"><a href="structPIXELMUX__Type.html#af6f499db8f8a34be0e38d9f5f7c40db2">PIXELMUX_Type::GPR_RO_D0</a></div><div class="ttdeci">__R uint32_t GPR_RO_D0</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:26</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_af90bf7bcb18d99abf7b3c29acebc325c"><div class="ttname"><a href="structPIXELMUX__Type.html#af90bf7bcb18d99abf7b3c29acebc325c">PIXELMUX_Type::GPR_RO_D7</a></div><div class="ttdeci">__R uint32_t GPR_RO_D7</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:33</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_af9b2857710e18af3be1d32a7eaff09cf"><div class="ttname"><a href="structPIXELMUX__Type.html#af9b2857710e18af3be1d32a7eaff09cf">PIXELMUX_Type::DSI_SETTING</a></div><div class="ttdeci">__RW uint32_t DSI_SETTING[2]</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:14</div></div>
<div class="ttc" id="astructPIXELMUX__Type_html_afd8835fcf61f103942648c496100a327"><div class="ttname"><a href="structPIXELMUX__Type.html#afd8835fcf61f103942648c496100a327">PIXELMUX_Type::GPR_RO_D2</a></div><div class="ttdeci">__R uint32_t GPR_RO_D2</div><div class="ttdef"><b>Definition</b> hpm_pixelmux_regs.h:28</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_167cfdde21eabf48398f9683f9505c8f.html">HPM6800</a></li><li class="navelem"><a class="el" href="dir_7e7cf4a74d6064280ca5f49b65fc101b.html">ip</a></li><li class="navelem"><a class="el" href="hpm__pixelmux__regs_8h.html">hpm_pixelmux_regs.h</a></li>
    <li class="footer">Generated on Mon Mar 31 2025 13:16:01 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.13.2 </li>
  </ul>
</div>
</body>
</html>
