Analysis & Synthesis report for memory_game
Wed Dec 02 16:43:04 2015
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |memory_game|controlPath:c1|currState
 11. State Machine - |memory_game|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated
 20. Source assignments for dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated
 21. Source assignments for dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated
 22. Source assignments for dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated
 23. Source assignments for dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated
 24. Parameter Settings for User Entity Instance: PS2_Controller:PS2
 25. Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 26. Parameter Settings for User Entity Instance: vga_adapter:VGA
 27. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 28. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 29. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 30. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 32. Parameter Settings for User Entity Instance: controlPath:c1
 33. Parameter Settings for User Entity Instance: dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: dataPath:d1|win:mif3|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: dataPath:d1|lose:mif4|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: dataPath:d1|inputDecoder:colorDecoder
 38. Parameter Settings for User Entity Instance: dataPath:d1|mux5to1_3Bit:mux1
 39. Parameter Settings for User Entity Instance: dataPath:d1|multiStorage8Bit:regx
 40. Parameter Settings for User Entity Instance: dataPath:d1|multiStorage7Bit:regy
 41. Parameter Settings for User Entity Instance: dataPath:d1|counter15Bit:counter1
 42. Parameter Settings for User Entity Instance: dataPath:d1|aluAddress:alu1
 43. Parameter Settings for User Entity Instance: dataPath:d1|mux6to1_3Bit:mux2
 44. Parameter Settings for Inferred Entity Instance: dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0
 45. altsyncram Parameter Settings by Entity Instance
 46. altpll Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "dataPath:d1|mux6to1_3Bit:mux2"
 48. Port Connectivity Checks: "dataPath:d1|reg3Bit:regL"
 49. Port Connectivity Checks: "dataPath:d1|counter4Bit_sp:counterInput"
 50. Port Connectivity Checks: "dataPath:d1|inputDecoder:colorDecoder"
 51. Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR4"
 52. Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR2"
 53. Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1"
 54. Port Connectivity Checks: "dataPath:d1|lose:mif4"
 55. Port Connectivity Checks: "dataPath:d1|win:mif3"
 56. Port Connectivity Checks: "dataPath:d1|startscreen:mif2"
 57. Port Connectivity Checks: "dataPath:d1"
 58. Port Connectivity Checks: "hexDisplay:hex5"
 59. Port Connectivity Checks: "hexDisplay:hex4"
 60. Port Connectivity Checks: "hexDisplay:hex3"
 61. Port Connectivity Checks: "hexDisplay:hex2"
 62. Port Connectivity Checks: "hexDisplay:hex1"
 63. Port Connectivity Checks: "randomGenerate:rg|lfsr_6bit:lfsr1"
 64. Port Connectivity Checks: "PS2_Controller:PS2"
 65. Post-Synthesis Netlist Statistics for Top Partition
 66. Elapsed Time Per Partition
 67. Analysis & Synthesis Messages
 68. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Dec 02 16:43:04 2015       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; memory_game                                 ;
; Top-level Entity Name           ; memory_game                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 257                                         ;
; Total pins                      ; 104                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 187,650                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; memory_game        ; memory_game        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+--------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+--------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; PS2_Controller/PS2_Controller.v            ; yes             ; User Verilog HDL File                  ; W:/project/PS2_Controller/PS2_Controller.v                           ;         ;
; PS2_Controller/Altera_UP_PS2_Data_In.v     ; yes             ; User Verilog HDL File                  ; W:/project/PS2_Controller/Altera_UP_PS2_Data_In.v                    ;         ;
; PS2_Controller/Altera_UP_PS2_Command_Out.v ; yes             ; User Verilog HDL File                  ; W:/project/PS2_Controller/Altera_UP_PS2_Command_Out.v                ;         ;
; sequence_datapath.v                        ; yes             ; User Verilog HDL File                  ; W:/project/sequence_datapath.v                                       ;         ;
; counter15Bit.v                             ; yes             ; User Verilog HDL File                  ; W:/project/counter15Bit.v                                            ;         ;
; dataPath.v                                 ; yes             ; User Verilog HDL File                  ; W:/project/dataPath.v                                                ;         ;
; controlPath.v                              ; yes             ; User Verilog HDL File                  ; W:/project/controlPath.v                                             ;         ;
; vga_adapter/vga_pll.v                      ; yes             ; User Wizard-Generated File             ; W:/project/vga_adapter/vga_pll.v                                     ;         ;
; vga_adapter/vga_controller.v               ; yes             ; User Verilog HDL File                  ; W:/project/vga_adapter/vga_controller.v                              ;         ;
; vga_adapter/vga_address_translator.v       ; yes             ; User Verilog HDL File                  ; W:/project/vga_adapter/vga_address_translator.v                      ;         ;
; vga_adapter/vga_adapter.v                  ; yes             ; User Verilog HDL File                  ; W:/project/vga_adapter/vga_adapter.v                                 ;         ;
; fill.v                                     ; yes             ; User Verilog HDL File                  ; W:/project/fill.v                                                    ;         ;
; gamescreen.v                               ; yes             ; User Wizard-Generated File             ; W:/project/gamescreen.v                                              ;         ;
; pixelratedivider.v                         ; yes             ; User Verilog HDL File                  ; W:/project/pixelratedivider.v                                        ;         ;
; aluAddress.v                               ; yes             ; User Verilog HDL File                  ; W:/project/aluAddress.v                                              ;         ;
; startscreen.v                              ; yes             ; User Wizard-Generated File             ; W:/project/startscreen.v                                             ;         ;
; win.v                                      ; yes             ; User Wizard-Generated File             ; W:/project/win.v                                                     ;         ;
; lose.v                                     ; yes             ; User Wizard-Generated File             ; W:/project/lose.v                                                    ;         ;
; inputDecoder.v                             ; yes             ; User Verilog HDL File                  ; W:/project/inputDecoder.v                                            ;         ;
; verifyAns.v                                ; yes             ; User Verilog HDL File                  ; W:/project/verifyAns.v                                               ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                             ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_j3m1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altsyncram_j3m1.tdf                                    ;         ;
; game.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; W:/project/game.mif                                                  ;         ;
; db/decode_7la.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/project/db/decode_7la.tdf                                         ;         ;
; db/decode_01a.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/project/db/decode_01a.tdf                                         ;         ;
; db/mux_ifb.tdf                             ; yes             ; Auto-Generated Megafunction            ; W:/project/db/mux_ifb.tdf                                            ;         ;
; altpll.tdf                                 ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                          ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_80u.tdf                          ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altpll_80u.tdf                                         ;         ;
; db/altsyncram_don1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altsyncram_don1.tdf                                    ;         ;
; db/altsyncram_5nn1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altsyncram_5nn1.tdf                                    ;         ;
; start.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; W:/project/start.mif                                                 ;         ;
; db/altsyncram_5gn1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altsyncram_5gn1.tdf                                    ;         ;
; win.mif                                    ; yes             ; Auto-Found Memory Initialization File  ; W:/project/win.mif                                                   ;         ;
; db/altsyncram_ajn1.tdf                     ; yes             ; Auto-Generated Megafunction            ; W:/project/db/altsyncram_ajn1.tdf                                    ;         ;
; lose.mif                                   ; yes             ; Auto-Found Memory Initialization File  ; W:/project/lose.mif                                                  ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_q3m.tdf                      ; yes             ; Auto-Generated Megafunction            ; W:/project/db/lpm_divide_q3m.tdf                                     ;         ;
; db/sign_div_unsign_tlh.tdf                 ; yes             ; Auto-Generated Megafunction            ; W:/project/db/sign_div_unsign_tlh.tdf                                ;         ;
; db/alt_u_div_00f.tdf                       ; yes             ; Auto-Generated Megafunction            ; W:/project/db/alt_u_div_00f.tdf                                      ;         ;
+--------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 366            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 664            ;
;     -- 7 input functions                    ; 1              ;
;     -- 6 input functions                    ; 50             ;
;     -- 5 input functions                    ; 107            ;
;     -- 4 input functions                    ; 112            ;
;     -- <=3 input functions                  ; 394            ;
;                                             ;                ;
; Dedicated logic registers                   ; 257            ;
;                                             ;                ;
; I/O pins                                    ; 104            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 187650         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 250            ;
; Total fan-out                               ; 3797           ;
; Average fan-out                             ; 3.28           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                            ; Library Name ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |memory_game                                            ; 664 (1)           ; 257 (0)      ; 187650            ; 0          ; 104  ; 0            ; |memory_game                                                                                                                                   ; work         ;
;    |PS2_Controller:PS2|                                 ; 87 (3)            ; 62 (2)       ; 0                 ; 0          ; 0    ; 0            ; |memory_game|PS2_Controller:PS2                                                                                                                ; work         ;
;       |Altera_UP_PS2_Command_Out:PS2_Command_Out|       ; 84 (84)           ; 60 (60)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                      ; work         ;
;    |controlPath:c1|                                     ; 60 (60)           ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|controlPath:c1                                                                                                                    ; work         ;
;    |counterToFive:ctf|                                  ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|counterToFive:ctf                                                                                                                 ; work         ;
;    |dataPath:d1|                                        ; 281 (0)           ; 90 (0)       ; 130050            ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1                                                                                                                       ; work         ;
;       |aluAddress:alu1|                                 ; 28 (28)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|aluAddress:alu1                                                                                                       ; work         ;
;       |counter15Bit:counter1|                           ; 222 (25)          ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter15Bit:counter1                                                                                                 ; work         ;
;          |lpm_divide:Mod0|                              ; 197 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0                                                                                 ; work         ;
;             |lpm_divide_q3m:auto_generated|             ; 197 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0|lpm_divide_q3m:auto_generated                                                   ; work         ;
;                |sign_div_unsign_tlh:divider|            ; 197 (0)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider                       ; work         ;
;                   |alt_u_div_00f:divider|               ; 197 (197)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0|lpm_divide_q3m:auto_generated|sign_div_unsign_tlh:divider|alt_u_div_00f:divider ; work         ;
;       |counter4Bit:counterRG|                           ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter4Bit:counterRG                                                                                                 ; work         ;
;       |counter4Bit_sp:counterInput|                     ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|counter4Bit_sp:counterInput                                                                                           ; work         ;
;       |gamescreen:mif1|                                 ; 2 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|gamescreen:mif1                                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|              ; 2 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component                                                                       ; work         ;
;             |altsyncram_don1:auto_generated|            ; 2 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated                                        ; work         ;
;                |decode_01a:rden_decode|                 ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|decode_01a:rden_decode                 ; work         ;
;       |lose:mif4|                                       ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|lose:mif4                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|lose:mif4|altsyncram:altsyncram_component                                                                             ; work         ;
;             |altsyncram_ajn1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated                                              ; work         ;
;       |multiStorage7Bit:regy|                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|multiStorage7Bit:regy                                                                                                 ; work         ;
;       |reg3Bit:regAns1|                                 ; 4 (4)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|reg3Bit:regAns1                                                                                                       ; work         ;
;       |reg3Bit:regAns2|                                 ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|reg3Bit:regAns2                                                                                                       ; work         ;
;       |reg3Bit:regAns3|                                 ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|reg3Bit:regAns3                                                                                                       ; work         ;
;       |reg3Bit:regAns4|                                 ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|reg3Bit:regAns4                                                                                                       ; work         ;
;       |reg3Bit:regAns5|                                 ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|reg3Bit:regAns5                                                                                                       ; work         ;
;       |sequence_datapath:dataRG|                        ; 5 (0)             ; 33 (0)       ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|sequence_datapath:dataRG                                                                                              ; work         ;
;          |generateRandoms:randoms|                      ; 0 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms                                                                      ; work         ;
;             |shiftReg:SR4|                              ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR4                                                         ; work         ;
;          |readOut3bit:read1|                            ; 5 (5)             ; 18 (18)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|sequence_datapath:dataRG|readOut3bit:read1                                                                            ; work         ;
;          |sequenceReg:sequenceReg1|                     ; 0 (0)             ; 14 (14)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|sequence_datapath:dataRG|sequenceReg:sequenceReg1                                                                     ; work         ;
;       |startscreen:mif2|                                ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|startscreen:mif2                                                                                                      ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component                                                                      ; work         ;
;             |altsyncram_5nn1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated                                       ; work         ;
;       |verifyAns:v1|                                    ; 6 (6)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|verifyAns:v1                                                                                                          ; work         ;
;       |win:mif3|                                        ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|win:mif3                                                                                                              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|win:mif3|altsyncram:altsyncram_component                                                                              ; work         ;
;             |altsyncram_5gn1:auto_generated|            ; 0 (0)             ; 0 (0)        ; 24150             ; 0          ; 0    ; 0            ; |memory_game|dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated                                               ; work         ;
;    |hexDisplay:hex0|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex0                                                                                                                   ; work         ;
;    |hexDisplay:hex1|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex1                                                                                                                   ; work         ;
;    |hexDisplay:hex2|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex2                                                                                                                   ; work         ;
;    |hexDisplay:hex3|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex3                                                                                                                   ; work         ;
;    |hexDisplay:hex4|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex4                                                                                                                   ; work         ;
;    |hexDisplay:hex5|                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|hexDisplay:hex5                                                                                                                   ; work         ;
;    |mux2to1:muxColor1|                                  ; 31 (31)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|mux2to1:muxColor1                                                                                                                 ; work         ;
;    |pixelRateDivider:prd1|                              ; 58 (0)            ; 31 (0)       ; 0                 ; 0          ; 0    ; 0            ; |memory_game|pixelRateDivider:prd1                                                                                                             ; work         ;
;       |checkLight:cL|                                   ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|pixelRateDivider:prd1|checkLight:cL                                                                                               ; work         ;
;       |clkCounter:cC|                                   ; 57 (57)           ; 30 (30)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|pixelRateDivider:prd1|clkCounter:cC                                                                                               ; work         ;
;    |randomGenerate:rg|                                  ; 26 (21)           ; 22 (17)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|randomGenerate:rg                                                                                                                 ; work         ;
;       |lfsr_6bit:lfsr1|                                 ; 5 (5)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|randomGenerate:rg|lfsr_6bit:lfsr1                                                                                                 ; work         ;
;    |vga_adapter:VGA|                                    ; 72 (3)            ; 30 (0)       ; 57600             ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA                                                                                                                   ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)             ; 4 (0)        ; 57600             ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory                                                                                            ; work         ;
;          |altsyncram_j3m1:auto_generated|               ; 9 (0)             ; 4 (4)        ; 57600             ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated                                                             ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_01a:rden_decode_b                                    ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_7la:decode2                                          ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|mux_ifb:mux3                                                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                      ; work         ;
;       |vga_controller:controller|                       ; 42 (32)           ; 26 (26)      ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_controller:controller                                                                                         ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                            ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_pll:mypll                                                                                                     ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                             ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |memory_game|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                   ; work         ;
+---------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF         ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+
; dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port      ; 19200        ; 3            ; --           ; --           ; 57600 ; ../game.mif ;
; dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated|ALTSYNCRAM        ; AUTO ; Single Port      ; 8050         ; 3            ; --           ; --           ; 24150 ; lose.mif    ;
; dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 8050         ; 3            ; --           ; --           ; 24150 ; start.mif   ;
; dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated|ALTSYNCRAM         ; AUTO ; Single Port      ; 8050         ; 3            ; --           ; --           ; 24150 ; win.mif     ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; game.mif    ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |memory_game|dataPath:d1|gamescreen:mif1  ; gamescreen.v    ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |memory_game|dataPath:d1|startscreen:mif2 ; startscreen.v   ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |memory_game|dataPath:d1|win:mif3         ; win.v           ;
; Altera ; RAM: 1-PORT  ; 15.0    ; N/A          ; N/A          ; |memory_game|dataPath:d1|lose:mif4        ; lose.v          ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memory_game|controlPath:c1|currState                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------+----------------------+-----------------+----------------+-----------------------+-------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------------+------------------------+-----------------------+--------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+------------------+
; Name                   ; currState.SnextLevel ; currState.Slose ; currState.Swin ; currState.SdrawResult ; currState.Sverify ; currState.SdrawInput ; currState.SstoreInput ; currState.SpauseInput ; currState.SdrawBlack ; currState.SdrawRandom ; currState.SpauseRandom ; currState.SreadRandom ; currState.SpreRead ; currState.Sgenerate ; currState.SdrawStart ; currState.ScheckLevel ; currState.SgetLevel ; currState.SresetDraw ; currState.Sreset ;
+------------------------+----------------------+-----------------+----------------+-----------------------+-------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------------+------------------------+-----------------------+--------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+------------------+
; currState.Sreset       ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 0                ;
; currState.SresetDraw   ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 1                    ; 1                ;
; currState.SgetLevel    ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 1                   ; 0                    ; 1                ;
; currState.ScheckLevel  ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 1                     ; 0                   ; 0                    ; 1                ;
; currState.SdrawStart   ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 1                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.Sgenerate    ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 1                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SpreRead     ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 1                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SreadRandom  ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 1                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SpauseRandom ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 1                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SdrawRandom  ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 1                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SdrawBlack   ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 1                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SpauseInput  ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 1                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SstoreInput  ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 1                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SdrawInput   ; 0                    ; 0               ; 0              ; 0                     ; 0                 ; 1                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.Sverify      ; 0                    ; 0               ; 0              ; 0                     ; 1                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SdrawResult  ; 0                    ; 0               ; 0              ; 1                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.Swin         ; 0                    ; 0               ; 1              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.Slose        ; 0                    ; 1               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
; currState.SnextLevel   ; 1                    ; 0               ; 0              ; 0                     ; 0                 ; 0                    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                      ; 0                     ; 0                  ; 0                   ; 0                    ; 0                     ; 0                   ; 0                    ; 1                ;
+------------------------+----------------------+-----------------+----------------+-----------------------+-------------------+----------------------+-----------------------+-----------------------+----------------------+-----------------------+------------------------+-----------------------+--------------------+---------------------+----------------------+-----------------------+---------------------+----------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memory_game|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                                            ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                                       ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; Register name                                                                                                 ; Reason for Removal                                                                      ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+
; dataPath:d1|sequence_datapath:dataRG|sequenceReg:sequenceReg1|sequenceIn[14]                                  ; Stuck at GND due to stuck port data_in                                                  ;
; dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR2|out                                 ; Lost fanout                                                                             ;
; dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1|out                                 ; Lost fanout                                                                             ;
; dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR3|out                                 ; Stuck at VCC due to stuck port data_in                                                  ;
; PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0] ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                  ;
; controlPath:c1|currState~2                                                                                    ; Lost fanout                                                                             ;
; controlPath:c1|currState~3                                                                                    ; Lost fanout                                                                             ;
; controlPath:c1|currState~4                                                                                    ; Lost fanout                                                                             ;
; controlPath:c1|currState~5                                                                                    ; Lost fanout                                                                             ;
; controlPath:c1|currState~6                                                                                    ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                             ;
; controlPath:c1|currState.SnextLevel                                                                           ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|ps2_data_reg                                                                               ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0..3]                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_0_IDLE                                                         ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN                                                      ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Lost fanout                                                                             ;
; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN                       ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE                          ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN                       ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                     ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                  ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                             ;
; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                             ;
; randomGenerate:rg|counter[2,3]                                                                                ; Stuck at GND due to stuck port data_in                                                  ;
; Total Number of Removed Registers = 56                                                                        ;                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                               ;
+-------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; Register name                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                        ;
+-------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+
; PS2_Controller:PS2|s_ps2_transceiver~2                                        ; Lost Fanouts              ; PS2_Controller:PS2|ps2_data_reg,                                                                              ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data_en,                                        ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                               ;                           ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN,                                                     ;
;                                                                               ;                           ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT,                                                 ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN,                      ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2         ; Lost Fanouts              ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0],                                           ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[1],                                           ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2],                                           ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3],                                           ;
;                                                                               ;                           ; PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA,                ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN,                      ;
;                                                                               ;                           ; PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN                     ;
; PS2_Controller:PS2|idle_counter[3]                                            ; Lost Fanouts              ; PS2_Controller:PS2|idle_counter[4], PS2_Controller:PS2|idle_counter[5],                                       ;
;                                                                               ;                           ; PS2_Controller:PS2|idle_counter[6], PS2_Controller:PS2|idle_counter[7]                                        ;
; controlPath:c1|currState.SnextLevel                                           ; Stuck at GND              ; randomGenerate:rg|counter[2], randomGenerate:rg|counter[3]                                                    ;
;                                                                               ; due to stuck port data_in ;                                                                                                               ;
; dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR2|out ; Lost Fanouts              ; dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1|out                                 ;
+-------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 257   ;
; Number of registers using Synchronous Clear  ; 138   ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 121   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Inverted Register Statistics                        ;
+-------------------------------------------+---------+
; Inverted Register                         ; Fan out ;
+-------------------------------------------+---------+
; randomGenerate:rg|lfsr_6bit:lfsr1|data[2] ; 5       ;
; randomGenerate:rg|lfsr_6bit:lfsr1|data[3] ; 5       ;
; randomGenerate:rg|lfsr_6bit:lfsr1|data[4] ; 6       ;
; randomGenerate:rg|lfsr_6bit:lfsr1|data[0] ; 6       ;
; randomGenerate:rg|lfsr_6bit:lfsr1|data[1] ; 7       ;
; Total number of inverted registers = 5    ;         ;
+-------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memory_game|counterToFive:ctf|Q[0]                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memory_game|dataPath:d1|reg3Bit:regAns1|Q[2]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memory_game|dataPath:d1|reg3Bit:regAns2|Q[0]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memory_game|dataPath:d1|reg3Bit:regAns3|Q[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memory_game|dataPath:d1|reg3Bit:regAns4|Q[2]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memory_game|dataPath:d1|reg3Bit:regAns5|Q[2]                                                                  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |memory_game|dataPath:d1|counter15Bit:counter1|Qy[4]                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |memory_game|vga_adapter:VGA|vga_controller:controller|yCounter[4]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |memory_game|randomGenerate:rg|counter[3]                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[3]          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[1]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[0]                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |memory_game|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[10]                 ;
; 7:1                ; 30 bits   ; 120 LEs       ; 0 LEs                ; 120 LEs                ; Yes        ; |memory_game|pixelRateDivider:prd1|clkCounter:cC|counter[11]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |memory_game|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|mux_ifb:mux3|result_node[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |memory_game|controlPath:c1|selAns[1]                                                                          ;
; 33:1               ; 3 bits    ; 66 LEs        ; 45 LEs               ; 21 LEs                 ; No         ; |memory_game|mux2to1:muxColor1|colour[1]                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2 ;
+------------------+-------+--------------------------------------+
; Parameter Name   ; Value ; Type                                 ;
+------------------+-------+--------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                       ;
+------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                               ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                               ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                               ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                               ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                               ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                               ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                               ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                               ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                               ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                               ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+----------+-------------------------+
; Parameter Name          ; Value    ; Type                    ;
+-------------------------+----------+-------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1        ; Signed Integer          ;
; MONOCHROME              ; FALSE    ; String                  ;
; RESOLUTION              ; 160x120  ; String                  ;
; BACKGROUND_IMAGE        ; game.mif ; String                  ;
+-------------------------+----------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; game.mif             ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_j3m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlPath:c1 ;
+-----------------+-----------------+-------------------------+
; Parameter Name  ; Value           ; Type                    ;
+-----------------+-----------------+-------------------------+
; Sreset          ; 00000           ; Unsigned Binary         ;
; SresetDraw      ; 00001           ; Unsigned Binary         ;
; SgetLevel       ; 00010           ; Unsigned Binary         ;
; ScheckLevel     ; 00011           ; Unsigned Binary         ;
; SdrawStart      ; 00100           ; Unsigned Binary         ;
; Sgenerate       ; 00101           ; Unsigned Binary         ;
; SpreRead        ; 00110           ; Unsigned Binary         ;
; SreadRandom     ; 00111           ; Unsigned Binary         ;
; SpauseRandom    ; 01000           ; Unsigned Binary         ;
; SdrawRandom     ; 01001           ; Unsigned Binary         ;
; SdrawBlack      ; 01010           ; Unsigned Binary         ;
; SpauseInput     ; 01011           ; Unsigned Binary         ;
; SstoreInput     ; 01100           ; Unsigned Binary         ;
; SdrawInput      ; 01101           ; Unsigned Binary         ;
; Sverify         ; 01110           ; Unsigned Binary         ;
; SdrawResult     ; 01111           ; Unsigned Binary         ;
; Swin            ; 10000           ; Unsigned Binary         ;
; Slose           ; 10001           ; Unsigned Binary         ;
; SnextLevel      ; 10010           ; Unsigned Binary         ;
; fullscreen      ; 00              ; Unsigned Binary         ;
; canvas          ; 01              ; Unsigned Binary         ;
; answer          ; 10              ; Unsigned Binary         ;
; fsValue         ; 100101100000000 ; Unsigned Binary         ;
; csValue         ; 001111101110010 ; Unsigned Binary         ;
; asValue         ; 000000101100101 ; Unsigned Binary         ;
; Black           ; 001             ; Unsigned Binary         ;
; GameScreen      ; 010             ; Unsigned Binary         ;
; StartScreen     ; 011             ; Unsigned Binary         ;
; RandomGenerator ; 100             ; Unsigned Binary         ;
; WinScreen       ; 101             ; Unsigned Binary         ;
; LoseScreen      ; 110             ; Unsigned Binary         ;
; AnswerColor     ; 111             ; Unsigned Binary         ;
; startM          ; 000             ; Unsigned Binary         ;
; startC          ; 001             ; Unsigned Binary         ;
; startA1         ; 010             ; Unsigned Binary         ;
; startA2         ; 011             ; Unsigned Binary         ;
; startA3         ; 100             ; Unsigned Binary         ;
; startA4         ; 101             ; Unsigned Binary         ;
; startA5         ; 110             ; Unsigned Binary         ;
+-----------------+-----------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ../game.mif          ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_don1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                       ;
; WIDTH_A                            ; 3                    ; Signed Integer                                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                ;
; NUMWORDS_A                         ; 8050                 ; Signed Integer                                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 1                    ; Untyped                                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; start.mif            ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_5nn1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|win:mif3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 8050                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; win.mif              ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_5gn1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|lose:mif4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 8050                 ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; lose.mif             ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_ajn1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|inputDecoder:colorDecoder ;
+----------------+----------+--------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                   ;
+----------------+----------+--------------------------------------------------------+
; val1           ; 00010110 ; Unsigned Binary                                        ;
; val2           ; 00011110 ; Unsigned Binary                                        ;
; val3           ; 00100110 ; Unsigned Binary                                        ;
; val4           ; 00100101 ; Unsigned Binary                                        ;
; val5           ; 00101110 ; Unsigned Binary                                        ;
; val6           ; 00110110 ; Unsigned Binary                                        ;
; val7           ; 00111101 ; Unsigned Binary                                        ;
; val8           ; 00111110 ; Unsigned Binary                                        ;
; black          ; 000      ; Unsigned Binary                                        ;
; blue           ; 001      ; Unsigned Binary                                        ;
; green          ; 010      ; Unsigned Binary                                        ;
; cyan           ; 011      ; Unsigned Binary                                        ;
; red            ; 100      ; Unsigned Binary                                        ;
; pink           ; 101      ; Unsigned Binary                                        ;
; yellow         ; 110      ; Unsigned Binary                                        ;
; white          ; 111      ; Unsigned Binary                                        ;
+----------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|mux5to1_3Bit:mux1 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; Ans1           ; 001   ; Unsigned Binary                                   ;
; Ans2           ; 010   ; Unsigned Binary                                   ;
; Ans3           ; 011   ; Unsigned Binary                                   ;
; Ans4           ; 100   ; Unsigned Binary                                   ;
; Ans5           ; 101   ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|multiStorage8Bit:regx ;
+----------------+----------+----------------------------------------------------+
; Parameter Name ; Value    ; Type                                               ;
+----------------+----------+----------------------------------------------------+
; startC         ; 001      ; Unsigned Binary                                    ;
; startA1        ; 010      ; Unsigned Binary                                    ;
; startA2        ; 011      ; Unsigned Binary                                    ;
; startA3        ; 100      ; Unsigned Binary                                    ;
; startA4        ; 101      ; Unsigned Binary                                    ;
; startA5        ; 110      ; Unsigned Binary                                    ;
; ans1x          ; 00101000 ; Unsigned Binary                                    ;
; ans2x          ; 01000000 ; Unsigned Binary                                    ;
; ans3x          ; 01011000 ; Unsigned Binary                                    ;
; ans4x          ; 01110000 ; Unsigned Binary                                    ;
; ans5x          ; 10001000 ; Unsigned Binary                                    ;
; fullscreenX    ; 00000000 ; Unsigned Binary                                    ;
; canvasX        ; 00000010 ; Unsigned Binary                                    ;
+----------------+----------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|multiStorage7Bit:regy ;
+----------------+---------+-----------------------------------------------------+
; Parameter Name ; Value   ; Type                                                ;
+----------------+---------+-----------------------------------------------------+
; startC         ; 001     ; Unsigned Binary                                     ;
; startA1        ; 010     ; Unsigned Binary                                     ;
; startA2        ; 011     ; Unsigned Binary                                     ;
; startA3        ; 100     ; Unsigned Binary                                     ;
; startA4        ; 101     ; Unsigned Binary                                     ;
; startA5        ; 110     ; Unsigned Binary                                     ;
; ans1y          ; 1100001 ; Unsigned Binary                                     ;
; ans2y          ; 1100001 ; Unsigned Binary                                     ;
; ans3y          ; 1100001 ; Unsigned Binary                                     ;
; ans4y          ; 1100001 ; Unsigned Binary                                     ;
; ans5y          ; 1100001 ; Unsigned Binary                                     ;
; fullscreenY    ; 0000000 ; Unsigned Binary                                     ;
; canvasY        ; 0010100 ; Unsigned Binary                                     ;
+----------------+---------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|counter15Bit:counter1 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; fullscreen     ; 00    ; Unsigned Binary                                       ;
; canvas         ; 01    ; Unsigned Binary                                       ;
; answer         ; 10    ; Unsigned Binary                                       ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|aluAddress:alu1 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; fullscreen     ; 00    ; Unsigned Binary                                 ;
; canvas         ; 01    ; Unsigned Binary                                 ;
; answer         ; 10    ; Unsigned Binary                                 ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dataPath:d1|mux6to1_3Bit:mux2 ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; Black           ; 001   ; Unsigned Binary                                  ;
; GameScreen      ; 010   ; Unsigned Binary                                  ;
; StartScreen     ; 011   ; Unsigned Binary                                  ;
; RandomGenerator ; 100   ; Unsigned Binary                                  ;
; WinScreen       ; 101   ; Unsigned Binary                                  ;
; LoseScreen      ; 110   ; Unsigned Binary                                  ;
; AnswerColor     ; 111   ; Unsigned Binary                                  ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                     ;
+------------------------+----------------+----------------------------------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                                                  ;
; LPM_WIDTHD             ; 8              ; Untyped                                                  ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                                  ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                  ;
; CBXI_PARAMETER         ; lpm_divide_q3m ; Untyped                                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                           ;
+------------------------+----------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                         ;
+-------------------------------------------+--------------------------------------------------------------+
; Name                                      ; Value                                                        ;
+-------------------------------------------+--------------------------------------------------------------+
; Number of entity instances                ; 5                                                            ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                    ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 19200                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                 ;
;     -- WIDTH_B                            ; 3                                                            ;
;     -- NUMWORDS_B                         ; 19200                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 19200                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 8050                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; dataPath:d1|win:mif3|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 8050                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
; Entity Instance                           ; dataPath:d1|lose:mif4|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                  ;
;     -- WIDTH_A                            ; 3                                                            ;
;     -- NUMWORDS_A                         ; 8050                                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                       ;
;     -- WIDTH_B                            ; 1                                                            ;
;     -- NUMWORDS_B                         ; 1                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                    ;
+-------------------------------------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|mux6to1_3Bit:mux2" ;
+-------+-------+----------+--------------------------------+
; Port  ; Type  ; Severity ; Details                        ;
+-------+-------+----------+--------------------------------+
; black ; Input ; Info     ; Stuck at GND                   ;
+-------+-------+----------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|reg3Bit:regL"                                                           ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|counter4Bit_sp:counterInput" ;
+--------+-------+----------+-----------------------------------------+
; Port   ; Type  ; Severity ; Details                                 ;
+--------+-------+----------+-----------------------------------------+
; Enable ; Input ; Info     ; Stuck at VCC                            ;
+--------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|inputDecoder:colorDecoder"                                                                                                               ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                          ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; usrInput ; Input  ; Warning  ; Input port expression (3 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "usrInput[7..3]" will be connected to GND. ;
; value    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR4"                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR2"                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1"                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; load ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|lose:mif4"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (13 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|win:mif3"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (13 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1|startscreen:mif2"                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (15 bits) is wider than the input port (13 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dataPath:d1"                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; toCompare      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; counterForRead ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexDisplay:hex5" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; c[3] ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexDisplay:hex4" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; c[3] ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexDisplay:hex3" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; c[3] ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexDisplay:hex2" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; c[3] ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "hexDisplay:hex1" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; c[3] ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "randomGenerate:rg|lfsr_6bit:lfsr1"                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; data[5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Controller:PS2"                                                                                                                                                   ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; received_data                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; received_data_en              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 257                         ;
;     CLR               ; 4                           ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 54                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 57                          ;
;     SCLR              ; 61                          ;
;     SLD               ; 12                          ;
;     plain             ; 49                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 667                         ;
;     arith             ; 274                         ;
;         0 data inputs ; 24                          ;
;         1 data inputs ; 143                         ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 36                          ;
;         5 data inputs ; 41                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 382                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 63                          ;
;         3 data inputs ; 105                         ;
;         4 data inputs ; 76                          ;
;         5 data inputs ; 66                          ;
;         6 data inputs ; 50                          ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 104                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 27                          ;
;                       ;                             ;
; Max LUT depth         ; 21.80                       ;
; Average LUT depth     ; 7.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Wed Dec 02 16:42:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memory_game -c memory_game
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out
Info (12021): Found 10 design units, including 10 entities, in source file sequence_datapath.v
    Info (12023): Found entity 1: sequence_datapath
    Info (12023): Found entity 2: sequenceReg
    Info (12023): Found entity 3: readOut3bit
    Info (12023): Found entity 4: generateRandoms
    Info (12023): Found entity 5: shiftReg
    Info (12023): Found entity 6: decoder7segment
    Info (12023): Found entity 7: lfsr_6bit
    Info (12023): Found entity 8: randomGenerate
    Info (12023): Found entity 9: mux2to1
    Info (12023): Found entity 10: mux5to1
Info (12021): Found 1 design units, including 1 entities, in source file counter15bit.v
    Info (12023): Found entity 1: counter15Bit
Info (12021): Found 10 design units, including 10 entities, in source file datapath.v
    Info (12023): Found entity 1: dataPath
    Info (12023): Found entity 2: multiStorage8Bit
    Info (12023): Found entity 3: multiStorage7Bit
    Info (12023): Found entity 4: counter4Bit
    Info (12023): Found entity 5: counter4Bit_sp
    Info (12023): Found entity 6: reg8Bit
    Info (12023): Found entity 7: reg7Bit
    Info (12023): Found entity 8: reg3Bit
    Info (12023): Found entity 9: mux5to1_3Bit
    Info (12023): Found entity 10: mux6to1_3Bit
Info (12021): Found 1 design units, including 1 entities, in source file controlpath.v
    Info (12023): Found entity 1: controlPath
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter
Info (12021): Found 1 design units, including 1 entities, in source file fill.v
    Info (12023): Found entity 1: memory_game
Info (12021): Found 1 design units, including 1 entities, in source file gamescreen.v
    Info (12023): Found entity 1: gamescreen
Info (12021): Found 5 design units, including 5 entities, in source file pixelratedivider.v
    Info (12023): Found entity 1: pixelRateDivider
    Info (12023): Found entity 2: clkCounter
    Info (12023): Found entity 3: counterToFive
    Info (12023): Found entity 4: checkLight
    Info (12023): Found entity 5: hexDisplay
Info (12021): Found 1 design units, including 1 entities, in source file aluaddress.v
    Info (12023): Found entity 1: aluAddress
Info (12021): Found 1 design units, including 1 entities, in source file startscreen.v
    Info (12023): Found entity 1: startscreen
Info (12021): Found 1 design units, including 1 entities, in source file win.v
    Info (12023): Found entity 1: win
Info (12021): Found 1 design units, including 1 entities, in source file lose.v
    Info (12023): Found entity 1: lose
Info (12021): Found 1 design units, including 1 entities, in source file inputdecoder.v
    Info (12023): Found entity 1: inputDecoder
Info (12021): Found 1 design units, including 1 entities, in source file verifyans.v
    Info (12023): Found entity 1: verifyAns
Warning (10236): Verilog HDL Implicit Net warning at fill.v(106): created implicit net for "sel2color"
Info (12127): Elaborating entity "memory_game" for the top level hierarchy
Warning (10034): Output port "LEDR[8..5]" at fill.v(28) has no driver
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Controller:PS2"
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In"
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out"
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA"
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator"
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory"
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter:
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "game.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j3m1.tdf
    Info (12023): Found entity 1: altsyncram_j3m1
Info (12128): Elaborating entity "altsyncram_j3m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_7la:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|decode_01a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_j3m1:auto_generated|mux_ifb:mux3"
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll"
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component"
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller"
Info (12128): Elaborating entity "pixelRateDivider" for hierarchy "pixelRateDivider:prd1"
Info (12128): Elaborating entity "clkCounter" for hierarchy "pixelRateDivider:prd1|clkCounter:cC"
Warning (10230): Verilog HDL assignment warning at pixelratedivider.v(33): truncated value with size 32 to match size of target (30)
Info (12128): Elaborating entity "checkLight" for hierarchy "pixelRateDivider:prd1|checkLight:cL"
Info (12128): Elaborating entity "counterToFive" for hierarchy "counterToFive:ctf"
Warning (10230): Verilog HDL assignment warning at pixelratedivider.v(60): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "randomGenerate" for hierarchy "randomGenerate:rg"
Warning (10230): Verilog HDL assignment warning at sequence_datapath.v(158): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "lfsr_6bit" for hierarchy "randomGenerate:rg|lfsr_6bit:lfsr1"
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:muxColor1"
Info (12128): Elaborating entity "mux5to1" for hierarchy "mux5to1:muxColor2"
Info (12128): Elaborating entity "hexDisplay" for hierarchy "hexDisplay:hex0"
Info (12128): Elaborating entity "controlPath" for hierarchy "controlPath:c1"
Info (10264): Verilog HDL Case Statement information at controlPath.v(200): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "dataPath" for hierarchy "dataPath:d1"
Info (12128): Elaborating entity "gamescreen" for hierarchy "dataPath:d1|gamescreen:mif1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../game.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_don1.tdf
    Info (12023): Found entity 1: altsyncram_don1
Info (12128): Elaborating entity "altsyncram_don1" for hierarchy "dataPath:d1|gamescreen:mif1|altsyncram:altsyncram_component|altsyncram_don1:auto_generated"
Info (12128): Elaborating entity "startscreen" for hierarchy "dataPath:d1|startscreen:mif2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "start.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8050"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf
    Info (12023): Found entity 1: altsyncram_5nn1
Info (12128): Elaborating entity "altsyncram_5nn1" for hierarchy "dataPath:d1|startscreen:mif2|altsyncram:altsyncram_component|altsyncram_5nn1:auto_generated"
Info (12128): Elaborating entity "win" for hierarchy "dataPath:d1|win:mif3"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataPath:d1|win:mif3|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataPath:d1|win:mif3|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataPath:d1|win:mif3|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "win.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8050"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5gn1.tdf
    Info (12023): Found entity 1: altsyncram_5gn1
Info (12128): Elaborating entity "altsyncram_5gn1" for hierarchy "dataPath:d1|win:mif3|altsyncram:altsyncram_component|altsyncram_5gn1:auto_generated"
Warning (113031): 8050 out of 8050 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8050 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 7935 is reinitialized
    Warning (113030): Memory Initialization File address 7936 is reinitialized
    Warning (113030): Memory Initialization File address 7937 is reinitialized
    Warning (113030): Memory Initialization File address 7938 is reinitialized
    Warning (113030): Memory Initialization File address 7939 is reinitialized
    Warning (113030): Memory Initialization File address 7940 is reinitialized
    Warning (113030): Memory Initialization File address 7941 is reinitialized
    Warning (113030): Memory Initialization File address 7942 is reinitialized
    Warning (113030): Memory Initialization File address 7943 is reinitialized
    Warning (113030): Memory Initialization File address 7944 is reinitialized
Info (12128): Elaborating entity "lose" for hierarchy "dataPath:d1|lose:mif4"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dataPath:d1|lose:mif4|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dataPath:d1|lose:mif4|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dataPath:d1|lose:mif4|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "lose.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8050"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajn1.tdf
    Info (12023): Found entity 1: altsyncram_ajn1
Info (12128): Elaborating entity "altsyncram_ajn1" for hierarchy "dataPath:d1|lose:mif4|altsyncram:altsyncram_component|altsyncram_ajn1:auto_generated"
Warning (113031): 8050 out of 8050 addresses are reinitialized. The latest initialized data will replace the existing data. There are 8050 warnings found, and 10 warnings are reported.
    Warning (113030): Memory Initialization File address 7935 is reinitialized
    Warning (113030): Memory Initialization File address 7936 is reinitialized
    Warning (113030): Memory Initialization File address 7937 is reinitialized
    Warning (113030): Memory Initialization File address 7938 is reinitialized
    Warning (113030): Memory Initialization File address 7939 is reinitialized
    Warning (113030): Memory Initialization File address 7940 is reinitialized
    Warning (113030): Memory Initialization File address 7941 is reinitialized
    Warning (113030): Memory Initialization File address 7942 is reinitialized
    Warning (113030): Memory Initialization File address 7943 is reinitialized
    Warning (113030): Memory Initialization File address 7944 is reinitialized
Info (12128): Elaborating entity "sequence_datapath" for hierarchy "dataPath:d1|sequence_datapath:dataRG"
Info (12128): Elaborating entity "generateRandoms" for hierarchy "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms"
Info (12128): Elaborating entity "shiftReg" for hierarchy "dataPath:d1|sequence_datapath:dataRG|generateRandoms:randoms|shiftReg:SR1"
Info (12128): Elaborating entity "sequenceReg" for hierarchy "dataPath:d1|sequence_datapath:dataRG|sequenceReg:sequenceReg1"
Info (12128): Elaborating entity "readOut3bit" for hierarchy "dataPath:d1|sequence_datapath:dataRG|readOut3bit:read1"
Info (12128): Elaborating entity "counter4Bit" for hierarchy "dataPath:d1|counter4Bit:counterRG"
Warning (10230): Verilog HDL assignment warning at dataPath.v(137): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "inputDecoder" for hierarchy "dataPath:d1|inputDecoder:colorDecoder"
Info (12128): Elaborating entity "reg3Bit" for hierarchy "dataPath:d1|reg3Bit:regAns1"
Info (12128): Elaborating entity "mux5to1_3Bit" for hierarchy "dataPath:d1|mux5to1_3Bit:mux1"
Info (12128): Elaborating entity "verifyAns" for hierarchy "dataPath:d1|verifyAns:v1"
Warning (10230): Verilog HDL assignment warning at verifyAns.v(4): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "counter4Bit_sp" for hierarchy "dataPath:d1|counter4Bit_sp:counterReadRandom"
Warning (10230): Verilog HDL assignment warning at dataPath.v(150): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "multiStorage8Bit" for hierarchy "dataPath:d1|multiStorage8Bit:regx"
Info (12128): Elaborating entity "multiStorage7Bit" for hierarchy "dataPath:d1|multiStorage7Bit:regy"
Info (12128): Elaborating entity "counter15Bit" for hierarchy "dataPath:d1|counter15Bit:counter1"
Warning (10270): Verilog HDL Case Statement warning at counter15Bit.v(14): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at counter15Bit.v(14): inferring latch(es) for variable "xLimit", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at counter15Bit.v(14): inferring latch(es) for variable "xmLimit", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at counter15Bit.v(35): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at counter15Bit.v(42): truncated value with size 15 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at counter15Bit.v(51): truncated value with size 32 to match size of target (7)
Info (10041): Inferred latch for "xmLimit[0]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[1]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[2]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[3]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[4]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[5]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[6]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xmLimit[7]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[0]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[1]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[2]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[3]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[4]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[5]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[6]" at counter15Bit.v(14)
Info (10041): Inferred latch for "xLimit[7]" at counter15Bit.v(14)
Info (12128): Elaborating entity "aluAddress" for hierarchy "dataPath:d1|aluAddress:alu1"
Info (12128): Elaborating entity "mux6to1_3Bit" for hierarchy "dataPath:d1|mux6to1_3Bit:mux2"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer pixelRateDivider:prd1|clkCounter:cC|Mux0
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[7]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[6]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[5]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[4]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[2]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[1]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xLimit[0]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[7]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[6]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[5]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[3]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[2]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[1]" is permanently enabled
Warning (14026): LATCH primitive "dataPath:d1|counter15Bit:counter1|xmLimit[0]" is permanently enabled
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "dataPath:d1|counter15Bit:counter1|Mod0"
Info (12130): Elaborated megafunction instantiation "dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "dataPath:d1|counter15Bit:counter1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "15"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_q3m.tdf
    Info (12023): Found entity 1: lpm_divide_q3m
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_tlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_00f.tdf
    Info (12023): Found entity 1: alt_u_div_00f
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file W:/project/output_files/memory_game.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
Info (21057): Implemented 851 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 87 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 719 logic cells
    Info (21064): Implemented 27 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 753 megabytes
    Info: Processing ended: Wed Dec 02 16:43:04 2015
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in W:/project/output_files/memory_game.map.smsg.


