Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Tue Feb 19 16:58:27 2019
| Host         : indus running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |   120 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           43 |
| No           | No                    | Yes                    |               3 |            3 |
| No           | Yes                   | No                     |              28 |           13 |
| Yes          | No                    | No                     |             481 |          262 |
| Yes          | No                    | Yes                    |              34 |           31 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-------------------------------+------------------------------------+------------------+----------------+
|             Clock Signal            |         Enable Signal         |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+-------------------------------------+-------------------------------+------------------------------------+------------------+----------------+
|  temp_CPU/i_decoded_reg[3]_i_2_n_1  |                               | temp_CPU/i_decoded_reg[3]_i_3_n_1  |                1 |              1 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1               | temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 |                1 |              1 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1               | temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 |                1 |              1 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1               | temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 |                1 |              1 |
|  clk_IBUF_BUFG                      |                               | temp_CPU/rf_reg[15][7]_LDC_i_2_n_1 |                1 |              1 |
|  clk_IBUF_BUFG                      |                               | temp_CPU/rf_reg[15][8]_LDC_i_2_n_1 |                1 |              1 |
|  clk_IBUF_BUFG                      |                               | temp_CPU/rf_reg[15][9]_LDC_i_2_n_1 |                1 |              1 |
|  div/I23                            | debouncer_step/eqOp__0        |                                    |                1 |              1 |
|  temp_CPU/rf_reg[15][7]_LDC_i_1_n_1 |                               | temp_CPU/rf_reg[15][7]_LDC_i_2_n_1 |                1 |              1 |
|  temp_CPU/rf_reg[15][8]_LDC_i_1_n_1 |                               | temp_CPU/rf_reg[15][8]_LDC_i_2_n_1 |                1 |              1 |
|  temp_CPU/rf_reg[15][9]_LDC_i_1_n_1 |                               | temp_CPU/rf_reg[15][9]_LDC_i_2_n_1 |                1 |              1 |
|  temp_CPU/i_decoded_reg[0]_i_2_n_1  |                               | temp_CPU/i_decoded_reg[0]_i_3_n_1  |                1 |              1 |
|  temp_CPU/i_decoded_reg[1]_i_2_n_1  |                               | temp_CPU/i_decoded_reg[1]_i_3_n_1  |                1 |              1 |
|  temp_CPU/i_decoded_reg[2]_i_2_n_1  |                               | temp_CPU/i_decoded_reg[2]_i_3_n_1  |                1 |              1 |
|  clk_IBUF_BUFG                      |                               |                                    |                2 |              2 |
|  clk_IBUF_BUFG                      | temp_CPU/fsm_state[1]_i_1_n_1 | reset_IBUF                         |                1 |              2 |
|  div/I23                            |                               |                                    |                1 |              4 |
|  clk_IBUF_BUFG                      |                               | div/clear                          |                6 |             21 |
|  clk_IBUF_BUFG                      | temp_CPU/rf[0]1               | reset_IBUF                         |               27 |             29 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[9]0           |                                    |               21 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[2]0           |                                    |               14 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[8]0           |                                    |               17 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[7]0           |                                    |               18 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[6]0           |                                    |               19 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[5]0           |                                    |               17 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[4]0           |                                    |               17 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[3]0           |                                    |               20 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[0]0           |                                    |               19 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[10]0          |                                    |               17 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[11]0          |                                    |               19 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[12]0          |                                    |               14 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[13]0          |                                    |               17 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[14]0          |                                    |               18 |             32 |
|  clk_IBUF_BUFG                      | temp_CPU/rf_reg[1]0           |                                    |               14 |             32 |
|  n_0_1437_BUFG                      |                               |                                    |               40 |             64 |
|  clk_IBUF_BUFG                      | temp_CPU/we                   |                                    |               32 |            128 |
+-------------------------------------+-------------------------------+------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    14 |
| 2      |                     2 |
| 4      |                     1 |
| 16+    |                    19 |
+--------+-----------------------+


