//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_6 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_6
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_6
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_6_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_6_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<123>;
	.reg .f32 	%f<61>;
	.reg .b64 	%rd<20>;
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_0];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_1];
$L__tmp0:
	.loc	1 22 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:22:33
	shl.b32 	%r63, %r1, 5;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_2];
	.loc	1 23 44                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:44
	mov.u32 	%r64, %tid.x;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_3];
	shl.b32 	%r66, %r64, 2;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_4];
	and.b32  	%r67, %r66, 28;
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_6_param_5];
	bfe.u32 	%r68, %r64, 3, 4;
	or.b32  	%r69, %r68, 16;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r70, %r63, %r67;
	.loc	1 25 28                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:25:33
	shl.b32 	%r71, %r2, 5;
	.loc	1 26 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:23
	or.b32  	%r72, %r71, %r68;
	or.b32  	%r73, %r71, %r69;
	.loc	1 30 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:30:19
	bfe.s32 	%r74, %r1, 26, 1;
	shr.u32 	%r75, %r74, 21;
	add.s32 	%r76, %r70, %r75;
	.loc	1 29 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:29:19
	and.b32  	%r77, %r76, -2048;
	sub.s32 	%r78, %r70, %r77;
	.loc	1 32 40                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:40
	shl.b32 	%r79, %r72, 11;
	shl.b32 	%r80, %r73, 11;
	.loc	1 32 53                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:53
	shl.b32 	%r81, %r76, 12;
	and.b32  	%r82, %r81, -8388608;
	.loc	1 32 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:35
	add.s32 	%r83, %r82, %r78;
	.loc	1 32 45                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:45
	add.s32 	%r84, %r83, %r79;
	add.s32 	%r85, %r83, %r80;
	.loc	1 32 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:30
	mul.wide.s32 	%rd15, %r84, 4;
	add.s64 	%rd1, %rd9, %rd15;
	mul.wide.s32 	%rd16, %r85, 4;
	add.s64 	%rd2, %rd9, %rd16;
	mov.pred 	%p1, -1;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r3, %r4, %r5, %r6 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r7, %r8, %r9, %r10 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:30
	mul.wide.s32 	%rd17, %r78, 4;
	add.s64 	%rd3, %rd10, %rd17;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r11, %r12, %r13, %r14 }, [ %rd3 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:30
	add.s64 	%rd4, %rd11, %rd17;
	.loc	1 34 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:34:35
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r15, %r16, %r17, %r18 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r15;
	mov.b32 	%f2, %r16;
	mov.b32 	%f3, %r17;
	mov.b32 	%f4, %r18;
	.loc	1 35 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:31
	add.s64 	%rd5, %rd12, %rd17;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	// begin inline asm
	mov.u32 %r19, 0x0;
	mov.u32 %r20, 0x0;
	mov.u32 %r21, 0x0;
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r19, %r20, %r21, %r22 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:31
	add.s64 	%rd6, %rd13, %rd17;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	// begin inline asm
	mov.u32 %r23, 0x0;
	mov.u32 %r24, 0x0;
	mov.u32 %r25, 0x0;
	mov.u32 %r26, 0x0;
	@%p1 ld.global.L1::evict_last.v4.b32 { %r23, %r24, %r25, %r26 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:39:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 40 26                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:40:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f13, %r10;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f14, %r14;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f15, %f13, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f16, %r9;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f17, %r13;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f18, %f16, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f19, %r8;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f20, %r12;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f21, %f19, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f22, %r7;
	.loc	1 33 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:33:35
	mov.b32 	%f23, %r11;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f24, %f22, %f23;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f25, %r6;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f26, %f25, %f14;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f27, %r5;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f28, %f27, %f17;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f29, %r4;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f30, %f29, %f20;
	.loc	1 32 58                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:32:58
	mov.b32 	%f31, %r3;
	.loc	1 37 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:37:18
	sub.f32 	%f32, %f31, %f23;
	.loc	1 36 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:36:36
	mov.b32 	%f33, %r26;
	mov.b32 	%f34, %r25;
	mov.b32 	%f35, %r24;
	mov.b32 	%f36, %r23;
	.loc	1 35 36                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:35:36
	mov.b32 	%f37, %r22;
	mov.b32 	%f38, %r21;
	mov.b32 	%f39, %r20;
	mov.b32 	%f40, %r19;
	.loc	1 26 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:26:23
	or.b32  	%r86, %r71, %r67;
	.loc	1 23 23                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:23:23
	or.b32  	%r87, %r63, %r69;
	or.b32  	%r88, %r63, %r68;
	.loc	1 42 18                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:42:18
	mov.b32 	%r29, %f9;
	mov.b32 	%r28, 1065353216;
	// begin inline asm
	div.full.f32 %r27, %r28, %r29;
	// end inline asm
	mov.b32 	%f41, %r27;
	mov.b32 	%r32, %f10;
	// begin inline asm
	div.full.f32 %r30, %r28, %r32;
	// end inline asm
	mov.b32 	%f42, %r30;
	mov.b32 	%r35, %f11;
	// begin inline asm
	div.full.f32 %r33, %r28, %r35;
	// end inline asm
	mov.b32 	%f43, %r33;
	mov.b32 	%r38, %f12;
	// begin inline asm
	div.full.f32 %r36, %r28, %r38;
	// end inline asm
	mov.b32 	%f44, %r36;
	.loc	1 45 19                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:45:19
	mul.f32 	%f45, %f32, %f41;
	mul.f32 	%f46, %f30, %f42;
	mul.f32 	%f47, %f28, %f43;
	mul.f32 	%f48, %f26, %f44;
	mul.f32 	%f49, %f24, %f41;
	mul.f32 	%f50, %f21, %f42;
	mul.f32 	%f51, %f18, %f43;
	mul.f32 	%f52, %f15, %f44;
	.loc	1 47 20                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:47:20
	fma.rn.f32 	%f53, %f45, %f40, %f36;
	fma.rn.f32 	%f54, %f46, %f39, %f35;
	fma.rn.f32 	%f55, %f47, %f38, %f34;
	fma.rn.f32 	%f56, %f48, %f37, %f33;
	fma.rn.f32 	%f57, %f49, %f40, %f36;
	fma.rn.f32 	%f58, %f50, %f39, %f35;
	fma.rn.f32 	%f59, %f51, %f38, %f34;
	fma.rn.f32 	%f60, %f52, %f37, %f33;
	.loc	1 48 35                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:35
	shl.b32 	%r89, %r88, 12;
	shl.b32 	%r90, %r87, 12;
	.loc	1 48 30                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:30
	add.s32 	%r91, %r86, %r89;
	add.s32 	%r92, %r86, %r90;
	.loc	1 48 25                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:25
	mul.wide.s32 	%rd18, %r91, 4;
	add.s64 	%rd7, %rd14, %rd18;
	mul.wide.s32 	%rd19, %r92, 4;
	add.s64 	%rd8, %rd14, %rd19;
	.loc	1 48 47                         // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:47
	shl.b32 	%r93, %r64, 7;
	and.b32  	%r94, %r93, 896;
	or.b32  	%r95, %r94, %r68;
	and.b32  	%r96, %r66, 508;
	shr.u32 	%r97, %r94, 3;
	mov.u32 	%r98, global_smem;
	add.s32 	%r99, %r98, %r97;
	shl.b32 	%r100, %r95, 2;
	add.s32 	%r39, %r99, %r100;
	mov.b32 	%r40, %f53;
	// begin inline asm
	@%p1 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	or.b32  	%r101, %r94, 32;
	shr.u32 	%r102, %r101, 3;
	add.s32 	%r103, %r98, %r102;
	add.s32 	%r104, %r103, %r100;
	add.s32 	%r41, %r104, 128;
	mov.b32 	%r42, %f54;
	// begin inline asm
	@%p1 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	or.b32  	%r105, %r94, 64;
	shr.u32 	%r106, %r105, 3;
	add.s32 	%r107, %r98, %r106;
	add.s32 	%r108, %r107, %r100;
	add.s32 	%r43, %r108, 256;
	mov.b32 	%r44, %f55;
	// begin inline asm
	@%p1 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	or.b32  	%r109, %r94, 96;
	shr.u32 	%r110, %r109, 3;
	add.s32 	%r111, %r98, %r110;
	add.s32 	%r112, %r111, %r100;
	add.s32 	%r45, %r112, 384;
	mov.b32 	%r46, %f56;
	// begin inline asm
	@%p1 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r39, 64;
	mov.b32 	%r48, %f57;
	// begin inline asm
	@%p1 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r104, 192;
	mov.b32 	%r50, %f58;
	// begin inline asm
	@%p1 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r108, 320;
	mov.b32 	%r52, %f59;
	// begin inline asm
	@%p1 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r112, 448;
	mov.b32 	%r54, %f60;
	// begin inline asm
	@%p1 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r113, %r64, 1;
	and.b32  	%r114, %r113, 60;
	add.s32 	%r115, %r98, %r114;
	shl.b32 	%r116, %r96, 2;
	add.s32 	%r117, %r115, %r116;
	ld.shared.u32 	%r55, [%r117];
	ld.shared.u32 	%r56, [%r117+4];
	ld.shared.u32 	%r57, [%r117+8];
	ld.shared.u32 	%r58, [%r117+12];
	or.b32  	%r118, %r96, 512;
	shr.u32 	%r119, %r118, 3;
	and.b32  	%r120, %r119, 124;
	add.s32 	%r121, %r98, %r120;
	add.s32 	%r122, %r121, %r116;
	ld.shared.u32 	%r59, [%r122+2048];
	ld.shared.u32 	%r60, [%r122+2052];
	ld.shared.u32 	%r61, [%r122+2056];
	ld.shared.u32 	%r62, [%r122+2060];
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd7 + 0 ], { %r55, %r56, %r57, %r58 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd8 + 0 ], { %r59, %r60, %r61, %r62 };
	// end inline asm
	.loc	1 48 4                          // cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py:48:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/el/cel75zlhimsif776biquuf3vyj4cb6tbzv372mew66xel7upupkh.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 108
.b8 55
.b8 53
.b8 122
.b8 108
.b8 104
.b8 105
.b8 109
.b8 115
.b8 105
.b8 102
.b8 55
.b8 55
.b8 54
.b8 98
.b8 105
.b8 113
.b8 117
.b8 117
.b8 102
.b8 51
.b8 118
.b8 121
.b8 106
.b8 52
.b8 99
.b8 98
.b8 54
.b8 116
.b8 98
.b8 122
.b8 118
.b8 51
.b8 55
.b8 50
.b8 109
.b8 101
.b8 119
.b8 54
.b8 54
.b8 120
.b8 101
.b8 108
.b8 55
.b8 117
.b8 112
.b8 117
.b8 112
.b8 107
.b8 104
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 108
.b8 0
	}
	.section	.debug_macinfo	{	}
