calc {MEM_USED HBM_MEM00 CTRL_USED HBM_CTRL00 MC_USED USER_MC_ENABLE_00 kernel_connections {all {2 0 1} max 2 0 2 1 0 2 1}} config {total_hbm_num_mi 32 total_hbm_num_mc 16 total_hbm_num_pc 32 total_hbm_num_mi_1stack 16 total_hbm_num_stack 2 hbm_single_stack_size 8GB hbm_dual_stack_size 16GB hbm_axi_port_append _8HI hbm_range 0x020000000 hbm_pc_awidth 29 total_hbm_awidth 34 slrs 3 CTRL_RANGE_OFFSET {HBM_CTRL00 {4M 0x000000} HBM_CTRL01 {4M 0x400000}} RANGE_OFFSET {HBM_MEM00 {512M 0x000000000} HBM_MEM01 {512M 0x020000000} HBM_MEM02 {512M 0x040000000} HBM_MEM03 {512M 0x060000000} HBM_MEM04 {512M 0x080000000} HBM_MEM05 {512M 0x0a0000000} HBM_MEM06 {512M 0x0c0000000} HBM_MEM07 {512M 0x0e0000000} HBM_MEM08 {512M 0x100000000} HBM_MEM09 {512M 0x120000000} HBM_MEM10 {512M 0x140000000} HBM_MEM11 {512M 0x160000000} HBM_MEM12 {512M 0x180000000} HBM_MEM13 {512M 0x1a0000000} HBM_MEM14 {512M 0x1c0000000} HBM_MEM15 {512M 0x1e0000000} HBM_MEM16 {512M 0x200000000} HBM_MEM17 {512M 0x220000000} HBM_MEM18 {512M 0x240000000} HBM_MEM19 {512M 0x260000000} HBM_MEM20 {512M 0x280000000} HBM_MEM21 {512M 0x2a0000000} HBM_MEM22 {512M 0x2c0000000} HBM_MEM23 {512M 0x2e0000000} HBM_MEM24 {512M 0x300000000} HBM_MEM25 {512M 0x320000000} HBM_MEM26 {512M 0x340000000} HBM_MEM27 {512M 0x360000000} HBM_MEM28 {512M 0x380000000} HBM_MEM29 {512M 0x3a0000000} HBM_MEM30 {512M 0x3c0000000} HBM_MEM31 {512M 0x3e0000000}} MEM_CTRL_MAP {HBM_MEM00 HBM_CTRL00 HBM_MEM01 HBM_CTRL00 HBM_MEM02 HBM_CTRL00 HBM_MEM03 HBM_CTRL00 HBM_MEM04 HBM_CTRL00 HBM_MEM05 HBM_CTRL00 HBM_MEM06 HBM_CTRL00 HBM_MEM07 HBM_CTRL00 HBM_MEM08 HBM_CTRL00 HBM_MEM09 HBM_CTRL00 HBM_MEM10 HBM_CTRL00 HBM_MEM11 HBM_CTRL00 HBM_MEM12 HBM_CTRL00 HBM_MEM13 HBM_CTRL00 HBM_MEM14 HBM_CTRL00 HBM_MEM15 HBM_CTRL00 HBM_MEM16 HBM_CTRL01 HBM_MEM17 HBM_CTRL01 HBM_MEM18 HBM_CTRL01 HBM_MEM19 HBM_CTRL01 HBM_MEM20 HBM_CTRL01 HBM_MEM21 HBM_CTRL01 HBM_MEM22 HBM_CTRL01 HBM_MEM23 HBM_CTRL01 HBM_MEM24 HBM_CTRL01 HBM_MEM25 HBM_CTRL01 HBM_MEM26 HBM_CTRL01 HBM_MEM27 HBM_CTRL01 HBM_MEM28 HBM_CTRL01 HBM_MEM29 HBM_CTRL01 HBM_MEM30 HBM_CTRL01 HBM_MEM31 HBM_CTRL01} MC_CTRL_MAP {HBM_MEM00 USER_MC_ENABLE_00 HBM_MEM01 USER_MC_ENABLE_00 HBM_MEM02 USER_MC_ENABLE_01 HBM_MEM03 USER_MC_ENABLE_01 HBM_MEM04 USER_MC_ENABLE_02 HBM_MEM05 USER_MC_ENABLE_02 HBM_MEM06 USER_MC_ENABLE_03 HBM_MEM07 USER_MC_ENABLE_03 HBM_MEM08 USER_MC_ENABLE_04 HBM_MEM09 USER_MC_ENABLE_04 HBM_MEM10 USER_MC_ENABLE_05 HBM_MEM11 USER_MC_ENABLE_05 HBM_MEM12 USER_MC_ENABLE_06 HBM_MEM13 USER_MC_ENABLE_06 HBM_MEM14 USER_MC_ENABLE_07 HBM_MEM15 USER_MC_ENABLE_07 HBM_MEM16 USER_MC_ENABLE_08 HBM_MEM17 USER_MC_ENABLE_08 HBM_MEM18 USER_MC_ENABLE_09 HBM_MEM19 USER_MC_ENABLE_09 HBM_MEM20 USER_MC_ENABLE_10 HBM_MEM21 USER_MC_ENABLE_10 HBM_MEM22 USER_MC_ENABLE_11 HBM_MEM23 USER_MC_ENABLE_11 HBM_MEM24 USER_MC_ENABLE_12 HBM_MEM25 USER_MC_ENABLE_12 HBM_MEM26 USER_MC_ENABLE_13 HBM_MEM27 USER_MC_ENABLE_13 HBM_MEM28 USER_MC_ENABLE_14 HBM_MEM29 USER_MC_ENABLE_14 HBM_MEM30 USER_MC_ENABLE_15 HBM_MEM31 USER_MC_ENABLE_15} total_hmss_num_mi 33 ADVANCED_PROPERTIES {IP_OVERRIDE {hbm_inst {CONFIG.USER_XSDB_INTF_EN {false}}}} CLK.ACLK1.INSERT_VIP 0 CLK.ACLK.INSERT_VIP 0 CLK.CTRL_ACLK.INSERT_VIP 0 CLK.HBM_ACLK.INSERT_VIP 0 CLK.HBM_REF_CLK.INSERT_VIP 0 Component_Name pfm_dynamic_hmss_0_0 DISABLE_HBM_REF_CLK_BUFG true ECC_EN true ECC_SCRUB_EN true NUM_SI 3 NUM_SI_ARESETN 2 NUM_SI_CLKS 2 RST.ARESETN1.INSERT_VIP 0 RST.ARESETN.INSERT_VIP 0 RST.CTRL_ARESETN.INSERT_VIP 0 RST.HBM_ARESETN.INSERT_VIP 0 S00_AXI.INSERT_VIP 0 S00_DATA_WIDTH 512 S00_MEM HBM_MEM00 S00_RA 0 S00_SLR SLR2 S00_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S01_AXI.INSERT_VIP 0 S01_MEM HBM_MEM00 S01_RA 0 S01_SLR SLR0 S01_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S02_AXI.INSERT_VIP 0 S02_MEM HBM_MEM00 S02_RA 0 S02_SLR SLR0 S02_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S03_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S03_RA 0 S03_SLR SLR0 S03_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S04_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S04_RA 0 S04_SLR SLR0 S04_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S05_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S05_RA 0 S05_SLR SLR0 S05_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S06_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S06_RA 0 S06_SLR SLR0 S06_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S07_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S07_RA 0 S07_SLR SLR0 S07_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S08_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S08_RA 0 S08_SLR SLR0 S08_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S09_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S09_RA 0 S09_SLR SLR0 S09_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S10_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S10_RA 0 S10_SLR SLR0 S10_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S11_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S11_RA 0 S11_SLR SLR0 S11_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S12_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S12_RA 0 S12_SLR SLR0 S12_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S13_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S13_RA 0 S13_SLR SLR0 S13_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S14_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S14_RA 0 S14_SLR SLR0 S14_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S15_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S15_RA 0 S15_SLR SLR0 S15_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S16_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S16_RA 0 S16_SLR SLR0 S16_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S17_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S17_RA 0 S17_SLR SLR0 S17_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S18_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S18_RA 0 S18_SLR SLR0 S18_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S19_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S19_RA 0 S19_SLR SLR0 S19_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S20_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S20_RA 0 S20_SLR SLR0 S20_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S21_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S21_RA 0 S21_SLR SLR0 S21_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S22_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S22_RA 0 S22_SLR SLR0 S22_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S23_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S23_RA 0 S23_SLR SLR0 S23_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S24_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S24_RA 0 S24_SLR SLR0 S24_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S25_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S25_RA 0 S25_SLR SLR0 S25_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S26_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S26_RA 0 S26_SLR SLR0 S26_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S27_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S27_RA 0 S27_SLR SLR0 S27_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S28_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S28_RA 0 S28_SLR SLR0 S28_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S29_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S29_RA 0 S29_SLR SLR0 S29_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S30_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S30_RA 0 S30_SLR SLR0 S30_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S31_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S31_RA 0 S31_SLR SLR0 S31_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S32_MEM {HBM_MEM00 HBM_MEM01 HBM_MEM02 HBM_MEM03 HBM_MEM04 HBM_MEM05 HBM_MEM06 HBM_MEM07 HBM_MEM08 HBM_MEM09 HBM_MEM10 HBM_MEM11 HBM_MEM12 HBM_MEM13 HBM_MEM14 HBM_MEM15 HBM_MEM16 HBM_MEM17 HBM_MEM18 HBM_MEM19 HBM_MEM20 HBM_MEM21 HBM_MEM22 HBM_MEM23 HBM_MEM24 HBM_MEM25 HBM_MEM26 HBM_MEM27 HBM_MEM28 HBM_MEM29 HBM_MEM30 HBM_MEM31} S32_RA 0 S32_SLR SLR0 S32_WT {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1} S_AXI_CTRL.INSERT_VIP 0 S00_ACLK aclk S00_ARESETN aresetn S00_KERNEL PCIE_HOST_MASTER S00_KERNEL_MASTER_PORT HOST S01_ACLK aclk1 S01_KERNEL Filter2DKernel_1 S01_KERNEL_MASTER_PORT /Filter2DKernel_1/m_axi_gmem1 S01_ARESETN aresetn1 S02_ACLK aclk1 S02_KERNEL Filter2DKernel_1 S02_KERNEL_MASTER_PORT /Filter2DKernel_1/m_axi_gmem0 S02_ARESETN aresetn1 intf_metadata {S00_AXI {CONFIG.ADDR_WIDTH 34 CONFIG.ARUSER_WIDTH 0 CONFIG.AWUSER_WIDTH 0 CONFIG.BUSER_WIDTH 0 CONFIG.CLK_DOMAIN pfm_dynamic_dma_pcie_aclk CONFIG.DATA_WIDTH 512 CONFIG.FREQ_HZ 300000000 CONFIG.HAS_BRESP 1 CONFIG.HAS_BURST 1 CONFIG.HAS_CACHE 1 CONFIG.HAS_LOCK 1 CONFIG.HAS_PROT 1 CONFIG.HAS_QOS 1 CONFIG.HAS_REGION 1 CONFIG.HAS_RRESP 1 CONFIG.HAS_WSTRB 1 CONFIG.ID_WIDTH 0 CONFIG.INSERT_VIP 0 CONFIG.MAX_BURST_LENGTH 256 CONFIG.NUM_READ_OUTSTANDING 1 CONFIG.NUM_READ_THREADS 1 CONFIG.NUM_WRITE_OUTSTANDING 1 CONFIG.NUM_WRITE_THREADS 1 CONFIG.PHASE 0.0 CONFIG.PROTOCOL AXI4 CONFIG.READ_WRITE_MODE READ_WRITE CONFIG.RUSER_BITS_PER_BYTE 0 CONFIG.RUSER_WIDTH 0 CONFIG.SLR_ASSIGNMENT {} CONFIG.SUPPORTS_NARROW_BURST 0 CONFIG.WUSER_BITS_PER_BYTE 0 CONFIG.WUSER_WIDTH 0} S01_AXI {CONFIG.ADDR_WIDTH 64 CONFIG.ARUSER_WIDTH 0 CONFIG.AWUSER_WIDTH 0 CONFIG.BUSER_WIDTH 0 CONFIG.CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk CONFIG.DATA_WIDTH 256 CONFIG.FREQ_HZ 300000000 CONFIG.HAS_BRESP 1 CONFIG.HAS_BURST 0 CONFIG.HAS_CACHE 1 CONFIG.HAS_LOCK 1 CONFIG.HAS_PROT 1 CONFIG.HAS_QOS 1 CONFIG.HAS_REGION 1 CONFIG.HAS_RRESP 1 CONFIG.HAS_WSTRB 1 CONFIG.ID_WIDTH 1 CONFIG.INSERT_VIP 0 CONFIG.MAX_BURST_LENGTH 256 CONFIG.MAX_READ_BURST_LENGTH 16 CONFIG.MAX_WRITE_BURST_LENGTH 16 CONFIG.NUM_READ_OUTSTANDING 16 CONFIG.NUM_READ_THREADS 1 CONFIG.NUM_WRITE_OUTSTANDING 16 CONFIG.NUM_WRITE_THREADS 1 CONFIG.PHASE 0.0 CONFIG.PROTOCOL AXI4 CONFIG.READ_WRITE_MODE READ_WRITE CONFIG.RUSER_BITS_PER_BYTE 0 CONFIG.RUSER_WIDTH 0 CONFIG.SLR_ASSIGNMENT {} CONFIG.SUPPORTS_NARROW_BURST 0 CONFIG.WUSER_BITS_PER_BYTE 0 CONFIG.WUSER_WIDTH 0} S02_AXI {CONFIG.ADDR_WIDTH 64 CONFIG.ARUSER_WIDTH 0 CONFIG.AWUSER_WIDTH 0 CONFIG.BUSER_WIDTH 0 CONFIG.CLK_DOMAIN pfm_dynamic_kernel_clk_0_clk CONFIG.DATA_WIDTH 256 CONFIG.FREQ_HZ 300000000 CONFIG.HAS_BRESP 1 CONFIG.HAS_BURST 0 CONFIG.HAS_CACHE 1 CONFIG.HAS_LOCK 1 CONFIG.HAS_PROT 1 CONFIG.HAS_QOS 1 CONFIG.HAS_REGION 1 CONFIG.HAS_RRESP 1 CONFIG.HAS_WSTRB 1 CONFIG.ID_WIDTH 1 CONFIG.INSERT_VIP 0 CONFIG.MAX_BURST_LENGTH 256 CONFIG.MAX_READ_BURST_LENGTH 16 CONFIG.MAX_WRITE_BURST_LENGTH 16 CONFIG.NUM_READ_OUTSTANDING 16 CONFIG.NUM_READ_THREADS 1 CONFIG.NUM_WRITE_OUTSTANDING 16 CONFIG.NUM_WRITE_THREADS 1 CONFIG.PHASE 0.0 CONFIG.PROTOCOL AXI4 CONFIG.READ_WRITE_MODE READ_ONLY CONFIG.RUSER_BITS_PER_BYTE 0 CONFIG.RUSER_WIDTH 0 CONFIG.SLR_ASSIGNMENT {} CONFIG.SUPPORTS_NARROW_BURST 0 CONFIG.WUSER_BITS_PER_BYTE 0 CONFIG.WUSER_WIDTH 0}}}
