 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : alu
Version: U-2022.12
Date   : Sat Mar  9 01:23:18 2024
****************************************

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: reg_data_a_reg[0]
              (rising edge-triggered flip-flop clocked by clk_p_i)
  Endpoint: ALU_d2_r_reg[14]
            (rising edge-triggered flip-flop clocked by clk_p_i)
  Path Group: clk_p_i
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  alu                G200K                 fsa0m_a_generic_core_tt1p8v25c
  alu_DW_mult_uns_0  enG5K                 fsa0m_a_generic_core_tt1p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_p_i (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  reg_data_a_reg[0]/CK (QDFFRBN)                          0.00       0.50 r
  reg_data_a_reg[0]/Q (QDFFRBN)                           0.51       1.01 r
  U88/O (INV1S)                                           0.34       1.35 f
  U89/O (INV1S)                                           0.22       1.58 r
  mult_43/a[0] (alu_DW_mult_uns_0)                        0.00       1.58 r
  mult_43/U140/O (INV1S)                                  0.24       1.82 f
  mult_43/U175/O (NR2)                                    0.19       2.00 r
  mult_43/U57/S (HA1)                                     0.27       2.27 f
  mult_43/U14/CO (FA1S)                                   0.39       2.67 f
  mult_43/U13/CO (FA1S)                                   0.43       3.10 f
  mult_43/U12/CO (FA1S)                                   0.40       3.49 f
  mult_43/U11/CO (FA1S)                                   0.40       3.89 f
  mult_43/U10/CO (FA1S)                                   0.40       4.29 f
  mult_43/U9/CO (FA1S)                                    0.40       4.69 f
  mult_43/U8/CO (FA1S)                                    0.40       5.09 f
  mult_43/U7/CO (FA1S)                                    0.40       5.49 f
  mult_43/U6/CO (FA1S)                                    0.40       5.88 f
  mult_43/U5/CO (FA1S)                                    0.40       6.28 f
  mult_43/U4/CO (FA1S)                                    0.40       6.68 f
  mult_43/U3/CO (FA1S)                                    0.40       7.08 f
  mult_43/U2/S (FA1S)                                     0.51       7.59 r
  mult_43/product[14] (alu_DW_mult_uns_0)                 0.00       7.59 r
  U77/O (AO12)                                            0.17       7.76 r
  ALU_d2_r_reg[14]/D (QDFFRBS)                            0.00       7.76 r
  data arrival time                                                  7.76

  clock clk_p_i (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.50      10.50
  clock uncertainty                                      -0.10      10.40
  ALU_d2_r_reg[14]/CK (QDFFRBS)                           0.00      10.40 r
  library setup time                                     -0.10      10.30
  data required time                                                10.30
  --------------------------------------------------------------------------
  data required time                                                10.30
  data arrival time                                                 -7.76
  --------------------------------------------------------------------------
  slack (MET)                                                        2.54


1
