
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v
# synth_design -part xc7z020clg484-3 -top v_fltr_226x7 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top v_fltr_226x7 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 160801 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.535 ; gain = 26.895 ; free physical = 244128 ; free virtual = 312782
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'v_fltr_226x7' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:68]
	Parameter horiz_length bound to: 8'b11100010 
	Parameter vert_length bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'fifo226' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:341]
INFO: [Synth 8-6155] done synthesizing module 'fifo226' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:341]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:311]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:337]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f1' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:311]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:281]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:307]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f2' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:281]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_f3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:250]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:276]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_f3' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:250]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:220]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:246]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h1' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:220]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:216]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h2' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:189]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:185]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h3' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:158]
INFO: [Synth 8-6157] synthesizing module 'fltr_compute_h4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:127]
WARNING: [Synth 8-3936] Found unconnected internal register 'd_out_tmp_reg' and it is trimmed from '20' to '19' bits. [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:154]
INFO: [Synth 8-6155] done synthesizing module 'fltr_compute_h4' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:127]
INFO: [Synth 8-6155] done synthesizing module 'v_fltr_226x7' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:68]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_h3 has unconnected port din[24]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_h1 has unconnected port din[24]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[31]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[30]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[29]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[28]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[27]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[26]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[25]
WARNING: [Synth 8-3331] design fltr_compute_f3 has unconnected port din[24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 244106 ; free virtual = 312760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.301 ; gain = 72.660 ; free physical = 244110 ; free virtual = 312765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 80.660 ; free physical = 244112 ; free virtual = 312766
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.312 ; gain = 104.672 ; free physical = 244036 ; free virtual = 312690
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 7     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 7     
	                8 Bit    Registers := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo226 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
Module fltr_compute_f1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_f2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_f3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
Module fltr_compute_h4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h3/q4_reg[16:0]' into 'inst_fltr_compute_h1/q4_reg[16:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:180]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q1_reg[10:0]' into 'inst_fltr_compute_f2/q1_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:208]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q7_reg[10:0]' into 'inst_fltr_compute_f2/q7_reg[10:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:214]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q6_reg[13:0]' into 'inst_fltr_compute_f2/q6_reg[13:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:213]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q5_reg[15:0]' into 'inst_fltr_compute_f2/q5_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:212]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q4_reg[15:0]' into 'inst_fltr_compute_f2/q4_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:211]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q3_reg[15:0]' into 'inst_fltr_compute_f2/q3_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:210]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/q2_reg[13:0]' into 'inst_fltr_compute_f2/q2_reg[13:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:209]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/d_out_tmp_reg[18:0]' into 'inst_fltr_compute_f2/d_out_tmp_reg[18:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:216]
INFO: [Synth 8-4471] merging register 'inst_fltr_compute_h2/dout_reg[15:0]' into 'inst_fltr_compute_f2/dout_reg[15:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7.v:217]
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q4_reg[0]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[15]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[14]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[13]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[12]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[11]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[10]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[9]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[8]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[7]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[6]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[5]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[4]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[3]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[2]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[1]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[0]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[0]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[1]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[2]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[3]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[4]' (FD) to 'inst_fltr_compute_h1/q3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[0]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[1]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[2]' (FD) to 'inst_fltr_compute_h4/q5_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[3]' (FD) to 'inst_fltr_compute_h4/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[4]' (FD) to 'inst_fltr_compute_h1/q5_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q7_reg[0]' (FD) to 'inst_fltr_compute_h3/q2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q1_reg[0]' (FD) to 'inst_fltr_compute_h3/q2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q2_reg[0]' (FD) to 'inst_fltr_compute_h3/q2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q2_reg[1]' (FD) to 'inst_fltr_compute_h3/q2_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q2_reg[2]' (FD) to 'inst_fltr_compute_h1/q4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q2_reg[3]' (FD) to 'inst_fltr_compute_h1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q2_reg[4]' (FD) to 'inst_fltr_compute_h1/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q6_reg[0]' (FD) to 'inst_fltr_compute_h1/q4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q6_reg[1]' (FD) to 'inst_fltr_compute_h1/q4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q6_reg[2]' (FD) to 'inst_fltr_compute_h1/q4_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q6_reg[3]' (FD) to 'inst_fltr_compute_h1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h3/q6_reg[4]' (FD) to 'inst_fltr_compute_h1/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q4_reg[16]' (FD) to 'inst_fltr_compute_f3/q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q2_reg[0]' (FD) to 'inst_fltr_compute_f2/q2_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q3_reg[0]' (FD) to 'inst_fltr_compute_f3/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q3_reg[1]' (FD) to 'inst_fltr_compute_f1/q3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q3_reg[2]' (FD) to 'inst_fltr_compute_f1/q3_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q5_reg[0]' (FD) to 'inst_fltr_compute_f3/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q5_reg[1]' (FD) to 'inst_fltr_compute_f1/q5_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q5_reg[2]' (FD) to 'inst_fltr_compute_f1/q5_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q6_reg[0]' (FD) to 'inst_fltr_compute_f2/q6_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q7_reg[0]' (FD) to 'inst_fltr_compute_f3/q7_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q1_reg[0]' (FD) to 'inst_fltr_compute_f3/q1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q7_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q1_reg[1]' (FD) to 'inst_fltr_compute_f2/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q7_reg[2]' (FD) to 'inst_fltr_compute_f2/q7_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q1_reg[2]' (FD) to 'inst_fltr_compute_f2/q1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q3_reg[1]' (FD) to 'inst_fltr_compute_f3/q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q3_reg[2]' (FD) to 'inst_fltr_compute_f1/q3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q5_reg[1]' (FD) to 'inst_fltr_compute_f3/q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q5_reg[2]' (FD) to 'inst_fltr_compute_f1/q5_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q7_reg[0]' (FD) to 'inst_fltr_compute_f3/q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q1_reg[0]' (FD) to 'inst_fltr_compute_f3/q7_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q7_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q1_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q7_reg[2]' (FD) to 'inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q1_reg[2]' (FD) to 'inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q2_reg[0]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q2_reg[1]' (FD) to 'inst_fltr_compute_f1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q6_reg[0]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q6_reg[1]' (FD) to 'inst_fltr_compute_f1/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q7_reg[0]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q1_reg[0]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q7_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q1_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q7_reg[2]' (FD) to 'inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q1_reg[2]' (FD) to 'inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q7_reg[10]' (FD) to 'inst_fltr_compute_f2/q1_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_fltr_compute_f2/q1_reg[10] )
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q4_reg[1]' (FD) to 'inst_fltr_compute_f3/q5_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q3_reg[0]' (FD) to 'inst_fltr_compute_f3/q5_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_fltr_compute_f3/q5_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 245040 ; free virtual = 313696
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 245030 ; free virtual = 313686
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f1/q1_reg[1]' (FD) to 'inst_fltr_compute_f2/q1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f1/q7_reg[1]' (FD) to 'inst_fltr_compute_f2/q7_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q5_reg[5]' (FD) to 'inst_fltr_compute_f1/q5_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q6_reg[1]' (FD) to 'inst_fltr_compute_f2/q6_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q3_reg[5]' (FD) to 'inst_fltr_compute_f1/q3_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q5_reg[0]' (FD) to 'inst_fltr_compute_f1/q5_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q4_reg[0]' (FD) to 'inst_fltr_compute_f1/q4_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q6_reg[0]' (FD) to 'inst_fltr_compute_f3/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q7_reg[1]' (FD) to 'inst_fltr_compute_f1/q7_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q1_reg[1]' (FD) to 'inst_fltr_compute_f1/q1_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h4/q2_reg[0]' (FD) to 'inst_fltr_compute_f3/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f1/q6_reg[0]' (FD) to 'inst_fltr_compute_f3/q6_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f3/q2_reg[0]' (FD) to 'inst_fltr_compute_f1/q2_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_f2/q3_reg[0]' (FD) to 'inst_fltr_compute_f1/q3_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst_fltr_compute_h1/q2_reg[1]' (FD) to 'inst_fltr_compute_f2/q2_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 245026 ; free virtual = 313682
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244946 ; free virtual = 313602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244945 ; free virtual = 313601
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244944 ; free virtual = 313600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244944 ; free virtual = 313600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244944 ; free virtual = 313600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244944 ; free virtual = 313600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|v_fltr_226x7 | fifo1/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_fltr_226x7 | fifo2/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_fltr_226x7 | fifo3/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_fltr_226x7 | fifo4/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_fltr_226x7 | fifo5/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|v_fltr_226x7 | fifo6/dout_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+-------------+-------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   335|
|2     |LUT1   |    64|
|3     |LUT2   |   771|
|4     |LUT3   |   149|
|5     |LUT4   |    97|
|6     |LUT5   |    32|
|7     |LUT6   |    28|
|8     |SRL16E |    48|
|9     |FDRE   |   747|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+----------------+------+
|      |Instance               |Module          |Cells |
+------+-----------------------+----------------+------+
|1     |top                    |                |  2271|
|2     |  fifo0                |fifo226         |    81|
|3     |  fifo1                |fifo226_0       |   123|
|4     |  fifo2                |fifo226_1       |   113|
|5     |  fifo3                |fifo226_2       |    81|
|6     |  fifo4                |fifo226_3       |   113|
|7     |  fifo5                |fifo226_4       |   123|
|8     |  fifo6                |fifo226_5       |    73|
|9     |  inst_fltr_compute_f1 |fltr_compute_f1 |   305|
|10    |  inst_fltr_compute_f2 |fltr_compute_f2 |   261|
|11    |  inst_fltr_compute_f3 |fltr_compute_f3 |   329|
|12    |  inst_fltr_compute_h1 |fltr_compute_h1 |   207|
|13    |  inst_fltr_compute_h3 |fltr_compute_h3 |   239|
|14    |  inst_fltr_compute_h4 |fltr_compute_h4 |   223|
+------+-----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244941 ; free virtual = 313597
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244941 ; free virtual = 313598
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1709.961 ; gain = 236.320 ; free physical = 244951 ; free virtual = 313607
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1850.117 ; gain = 0.000 ; free physical = 244811 ; free virtual = 313467
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1850.117 ; gain = 376.574 ; free physical = 244873 ; free virtual = 313529
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2411.773 ; gain = 561.656 ; free physical = 245329 ; free virtual = 313984
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports tm3_clk_v0]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2411.773 ; gain = 0.000 ; free physical = 245328 ; free virtual = 313983
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2435.785 ; gain = 0.000 ; free physical = 245330 ; free virtual = 313986
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2548.062 ; gain = 0.004 ; free physical = 245157 ; free virtual = 313862

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a27fdbf7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245157 ; free virtual = 313862

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a27fdbf7

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245086 ; free virtual = 313791
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b524ff34

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245104 ; free virtual = 313810
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 121c2f17d

Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245086 ; free virtual = 313791
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 121c2f17d

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245093 ; free virtual = 313798
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: d703dc62

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313799
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d703dc62

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245093 ; free virtual = 313798
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245093 ; free virtual = 313798
Ending Logic Optimization Task | Checksum: d703dc62

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245092 ; free virtual = 313797

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: d703dc62

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245071 ; free virtual = 313776

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d703dc62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245076 ; free virtual = 313782

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245076 ; free virtual = 313782
Ending Netlist Obfuscation Task | Checksum: d703dc62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.062 ; gain = 0.000 ; free physical = 245084 ; free virtual = 313790
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.062 ; gain = 0.004 ; free physical = 245084 ; free virtual = 313789
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: d703dc62
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module v_fltr_226x7 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2591.047 ; gain = 10.988 ; free physical = 245019 ; free virtual = 313724
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.543 | TNS=0.000 |
IDT: Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2595.051 ; gain = 4.004 ; free physical = 245015 ; free virtual = 313720
INFO: [Pwropt 34-10] Applying ODC optimizations ...
PSMgr Creation: Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2595.051 ; gain = 14.992 ; free physical = 245010 ; free virtual = 313715
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2793.238 ; gain = 198.188 ; free physical = 245026 ; free virtual = 313732
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2793.238 ; gain = 213.180 ; free physical = 245016 ; free virtual = 313721

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245043 ; free virtual = 313749


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design v_fltr_226x7 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 747
Number of SRLs augmented: 0  newly gated: 0 Total: 48
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: d703dc62

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245042 ; free virtual = 313748
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: d703dc62
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2793.238 ; gain = 245.176 ; free physical = 245046 ; free virtual = 313752
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27780656 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d703dc62

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: d703dc62

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: d703dc62

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: d703dc62

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: d703dc62

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
Ending Netlist Obfuscation Task | Checksum: d703dc62

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245094 ; free virtual = 313800
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 244980 ; free virtual = 313648
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7fce3a6d

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 244980 ; free virtual = 313648
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 244980 ; free virtual = 313648

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2afcd9f

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245738 ; free virtual = 314404

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a56e9935

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246136 ; free virtual = 314802

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a56e9935

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246136 ; free virtual = 314802
Phase 1 Placer Initialization | Checksum: 1a56e9935

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246135 ; free virtual = 314801

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c6556cee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246125 ; free virtual = 314791

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314691

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 193996bf7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314691
Phase 2 Global Placement | Checksum: e98eb71a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314691

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e98eb71a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246025 ; free virtual = 314691

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1db59e61e

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246064 ; free virtual = 314730

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25a3034b0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246041 ; free virtual = 314707

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 263f5c165

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246030 ; free virtual = 314696

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1fd5cfa8f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246035 ; free virtual = 314700

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1fa3d2d5c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246030 ; free virtual = 314696

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1a64b890e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246028 ; free virtual = 314694
Phase 3 Detail Placement | Checksum: 1a64b890e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246027 ; free virtual = 314693

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b56e0213

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b56e0213

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245991 ; free virtual = 314657
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.393. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2017564aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245993 ; free virtual = 314659
Phase 4.1 Post Commit Optimization | Checksum: 2017564aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245985 ; free virtual = 314651

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2017564aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245972 ; free virtual = 314638

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2017564aa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245960 ; free virtual = 314626

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245958 ; free virtual = 314624
Phase 4.4 Final Placement Cleanup | Checksum: 1889f34de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245949 ; free virtual = 314615
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1889f34de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245941 ; free virtual = 314607
Ending Placer Task | Checksum: a0bb7a54

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245939 ; free virtual = 314605
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245936 ; free virtual = 314602
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245782 ; free virtual = 314448
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245768 ; free virtual = 314434
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 245765 ; free virtual = 314435
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 2d510ef3 ConstDB: 0 ShapeSum: 736a6b61 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "tm3_clk_v0" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "vidin_new_data" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_new_data". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "vidin_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "vidin_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: e99fd819

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 247019 ; free virtual = 315678
Post Restoration Checksum: NetGraph: 25be6e6e NumContArr: c3e169ab Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e99fd819

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 247006 ; free virtual = 315666

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e99fd819

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246972 ; free virtual = 315632

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e99fd819

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246972 ; free virtual = 315632
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11ba33ca0

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246963 ; free virtual = 315623
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.449  | TNS=0.000  | WHS=0.069  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 102239565

Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246962 ; free virtual = 315622

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21d812633

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246954 ; free virtual = 315614

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.989  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14594349d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615
Phase 4 Rip-up And Reroute | Checksum: 14594349d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14594349d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14594349d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615
Phase 5 Delay and Skew Optimization | Checksum: 14594349d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e7cede7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.989  | TNS=0.000  | WHS=0.095  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e7cede7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615
Phase 6 Post Hold Fix | Checksum: e7cede7b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.194885 %
  Global Horizontal Routing Utilization  = 0.24045 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d344ef25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246955 ; free virtual = 315615

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d344ef25

Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246953 ; free virtual = 315613

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 139a317ac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246952 ; free virtual = 315612

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.989  | TNS=0.000  | WHS=0.095  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 139a317ac

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246953 ; free virtual = 315613
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246987 ; free virtual = 315647

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246987 ; free virtual = 315647
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246987 ; free virtual = 315647
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246981 ; free virtual = 315643
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2793.238 ; gain = 0.000 ; free physical = 246975 ; free virtual = 315637
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "tm3_clk_v0" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/stereovision2_submodules/v_fltr_226x7/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2793.270 ; gain = 0.000 ; free physical = 246850 ; free virtual = 315511
INFO: [Common 17-206] Exiting Vivado at Thu Jan 13 17:42:20 2022...
