<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en" lang="en">
<head>
<style>
body { background: #FFFFFF; font-size: 11pt; font-family: Arial, Helvetica, Verdana, sans-serif; padding-left: 15pt; }
h1   { font-size: 18pt; font-weight: bold; margin-top: 20pt; margin-bottom: 5pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #336699; }
h2   { font-size: 14pt; font-weight: bold; margin-top: 20pt; margin-bottom: 3pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #336699; }
h3   { font-size: 12pt; font-weight: bold; margin-top: 15pt; margin-bottom: 3pt; font-family: Arial, Helvetica, Verdana, sans-serif; color: #006666; }
p    { font-size: 11pt; margin-top: 10px; margin-bottom: 10px; font-family: Arial, Helvetica, Verdana, sans-serif; }

table    { width:80%; border-collapse:collapse; padding:0; margin:0; border: 1px solid black; }
table.lr { width:80%; }
td       { font-size: 11pt; font-family: Arial, Helvetica, Verdana, sans-serif; text-indent: 8px; border: 1px solid black; }
th       { font-size: 11pt; font-weight: bold; font-family: Arial, Helvetica, Verdana, sans-serif; background-color: #DDDDFF; border: 1px solid black; }
th.w60   { width: 60% }
th.w40   { width: 40% }
</style> 
<title>Processor Configuration Summary</title>
</head>
<body>
<h1>Processor Configuration Summary</h1>
<h3>Overview</h3>
<table id="t.overview" class="lr">
<thead>
<tr>

<th class="w40">Name</th>
<th class="w60">Value</th>
</tr>
</thead>
<tbody>

<tr>
<td><b>Configuration Name</b></td>
<td><b>xTensa_LX7_HPC_v1_1</b></td>
</tr>
<tr>
<td>Description</td>
<td>configuration with AXI bus 64K iram and 128K dram with HPC</td>
</tr>
<tr>
<td>Built on XPG</td>
<td>2020-04-24 05:24:16 PDT</td>
</tr>
<tr>
<td>XPG Login</td>
<td>eval-IHP_Morfeus/eval</td>
</tr>
<tr>
<td>XPG Release</td>
<td>RI-2019.1</td>
</tr>
<tr>
<td>XPG Build ID</td>
<td>564430</td>
</tr>
<tr>
<td>Target Hardware Version</td>
<td>LX7.1.1</td>
</tr>
<tr>
<td>Platforms Built</td>
<td>linux,win32</td>
</tr>
<tr>
<td>Hardware Build Mode</td>
<td>Emulation</td>
</tr>
<tr>
<td>Generated ISA HTML</td>
<td><a href="html/ISA/NewISAhtml/index.html">Document Index</a></td>
</tr>
</tbody>
</table>

<h3>User TIE</h3>
<table id="t.usertie" class="lr">
<thead>
<tr>

<th class="w60">Name</th>
<th class="w40">Value</th>
</tr>
</thead>
<tbody>

<tr>
<td><b>TIE Name</b></td>
<td>No user TIE</td>
</tr>
</tbody>
</table>

<h3>Software Options</h3>
<table id="t.software" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">C Libraries</td>
<td class="r">Xtensa C Library</td>
</tr>
<tr>
<td class="r">Software ABI</td>
<td class="r">call0</td>
</tr>
<tr>
<td class="r">Use Alternate Reset Base</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">RTOS compatibility</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Target Linux</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Implementation Options</h3>
<table id="t.implementation" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Global Clock Gating</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Functional Unit Clock Gating</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Asynchronous Reset</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Full scan</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Size of L0 Loop Buffer</td>
<td class="r">0</td>
</tr>
<tr>
<td class="r">Semantic Data Gating</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Memory Data Gating</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Power Shut-Off Domains</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Power Shut-Off Core Retention</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Target geometry</td>
<td class="r">28nm HPM process</td>
</tr>
<tr>
<td class="r">Speed Operating Conditions</td>
<td class="r">Worst Case</td>
</tr>
<tr>
<td class="r">Leakage Operating Condition</td>
<td class="r">Typical</td>
</tr>
<tr>
<td class="r">Core Speed Mode</td>
<td class="r">Peg to max speed</td>
</tr>
</tbody>
</table>

<h3>Memory Management Options</h3>
<table id="t.ins.mmu" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Memory management selection</td>
<td class="r">Region protection</td>
</tr>
</tbody>
</table>

<h3>Arithmetic Instruction Options</h3>
<table id="t.ins.arithnetic" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">MUL32</td>
<td class="r">Pipelined</td>
</tr>
<tr>
<td class="r">MUL16</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">MAC16 DSP</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">CLAMPS</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">32 bit integer divider</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Single Precision FP</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Single+Double Precision FP</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Non-IEEE Double Precision Floating Point Accelerator</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>ISA Instruction Options</h3>
<table id="t.ins.isa" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">NSA/NSAU</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">MinMax</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">SEXT</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">DEPBITS</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Density</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Boolean Registers</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Processor ID</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">TIE arbitrary byte enables</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Zero overhead loops</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Synchronize instruction</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Conditional Store Sync</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Number of Coprocessors</td>
<td class="r">0</td>
</tr>
<tr>
<td class="r">Misc Special registers</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">Thread Pointer</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>ISA Configuration Options</h3>
<table id="t.ins.configuration" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">AR registers count</td>
<td class="r">32</td>
</tr>
<tr>
<td class="r">Byte ordering</td>
<td class="r">Little Endian</td>
</tr>
<tr>
<td class="r">Unaligned Load / Store action selection</td>
<td class="r">Take Exception</td>
</tr>
<tr>
<td class="r">Max instruction width</td>
<td class="r">3</td>
</tr>
<tr>
<td class="r">L32R hardware support</td>
<td class="r">Normal L32R</td>
</tr>
<tr>
<td class="r">Pipeline Length</td>
<td class="r">5</td>
</tr>
</tbody>
</table>

<h3>Processor Interface / External Bus Options</h3>
<table id="t.ifc.pifExtBus" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Processor Interface / Bus</td>
<td class="r">AXI4</td>
</tr>
<tr>
<td class="r">&gt; Asynchronous AMBA bridge</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Master Exclusive Access</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>AXI Bridge Options</h3>
<table id="t.ifc.axiBridge" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Request Control Depth</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">Request Data Depth</td>
<td class="r">8</td>
</tr>
<tr>
<td class="r">Response Depth</td>
<td class="r">8</td>
</tr>
<tr>
<td class="r">AXI SEC Interface</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">AXI ECC</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">ACE-Lite</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>PIF Options</h3>
<table id="t.ifc.pif" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Count of PIF write buffer entries</td>
<td class="r">4</td>
</tr>
<tr>
<td class="r">Prioritize Load Before Store</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">Inbound PIF request buffer depth</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">PIF write responses</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">PIF Request Attributes</td>
<td class="r">Not Selected</td>
</tr>
<tr>
<td class="r">PIF Arbitrary Byte Enable</td>
<td class="r">Selected</td>
</tr>
</tbody>
</table>

<h3>PIF/Memory Interface Widths Options</h3>
<table id="t.ifc.pifMemWidths" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Width of Instruction Fetch interface</td>
<td class="r">32</td>
</tr>
<tr>
<td class="r">Width of Data Memory/Cache interface</td>
<td class="r">32</td>
</tr>
<tr>
<td class="r">Width of PIF interface</td>
<td class="r">32</td>
</tr>
</tbody>
</table>

<h3>Port and Queue Interfaces Options</h3>
<table id="t.ifc.portNQueue" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">GPIO32</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">QIF32</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Memory Error Type Options</h3>
<table id="t.ifc.memErrorType" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Instruction Memory Error type</td>
<td class="r">None</td>
</tr>
<tr>
<td class="r">Data Memory Error type</td>
<td class="r">None</td>
</tr>
</tbody>
</table>

<h3>Instruction Cache Options</h3>
<table id="t.ifc.icache" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Instruction Cache size</td>
<td class="r">0</td>
</tr>
</tbody>
</table>

<h3>Data Cache Options</h3>
<table id="t.ifc.dcache" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Data Cache size</td>
<td class="r">0</td>
</tr>
</tbody>
</table>

<h3>Local Memories Control Options</h3>
<table id="t.ifc.localMemControl" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Auto memory location</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Local memory root address</td>
<td class="r">Kernel (0xFE000000)</td>
</tr>
</tbody>
</table>

<h3>Local Memories</h3>
<table id="t.ifc.lmems">
<thead>
<tr>

<th>Memory</th>
<th>Size</th>
<th>Address</th>
<th>Inbound PIF</th>
<th>Busy</th>
</tr>
</thead>
<tbody>

<tr>
<td>Instruction RAM 0</td>
<td>64K</td>
<td>0x40000000</td>
<td>Not Selected</td>
<td>Not Selected</td>
</tr>
<tr>
<td>Data RAM 0</td>
<td>128K</td>
<td>0x3ffe0000</td>
<td>Not Selected</td>
<td>Not Selected</td>
</tr>
</tbody>
</table>

<h3>Load/Store Interface Options</h3>
<table id="t.ifc.loadStore" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">LoadStore units</td>
<td class="r">1</td>
</tr>
</tbody>
</table>

<h3>Data RAM interface options Options</h3>
<table id="t.ifc.dRam" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">iDMA</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Debug Options</h3>
<table id="t.dbg.debugOp" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Debug</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Count of HW instruction traps</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; Count of HW data traps</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; On-chip debug</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Break-in Break-out</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; APB Debug Access</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Performance Monitoring Options</h3>
<table id="t.dbg.perfMon" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Performance Counters</td>
<td class="r">8</td>
</tr>
</tbody>
</table>

<h3>Trace port Options</h3>
<table id="t.dbg.trace" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Trace</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">&gt; Data trace</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>TRAX: Trace Buffer Module Options</h3>
<table id="t.dbg.trax" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Trace memory size</td>
<td class="r">0</td>
</tr>
</tbody>
</table>

<h3>Interrupts Overview</h3>
<table id="t.int.overview" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Count of interrupts</td>
<td class="r">15</td>
</tr>
<tr>
<td class="r">&gt; Count of interrupt levels</td>
<td class="r">2</td>
</tr>
<tr>
<td class="r">&gt; Count of timers</td>
<td class="r">1</td>
</tr>
<tr>
<td class="r">&gt; EXCM level</td>
<td class="r">1</td>
</tr>
<tr>
<td class="r">&gt; Level of debug interrupt</td>
<td class="r">2</td>
</tr>
</tbody>
</table>

<h3>Interrupts Details</h3>
<table id="t.int.ints">
<thead>
<tr>

<th>Interrupt</th>
<th>Type</th>
<th>Level</th>
<th>BInterrupt Pin</th>
</tr>
</thead>
<tbody>

<tr>
<td>0</td>
<td>level</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>level</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>level</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>3</td>
<td>level</td>
<td>1</td>
<td>3</td>
</tr>
<tr>
<td>4</td>
<td>level</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>5</td>
<td>level</td>
<td>1</td>
<td>5</td>
</tr>
<tr>
<td>6</td>
<td>timer.0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>sw</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td>profiling</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>edge</td>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>10</td>
<td>edge</td>
<td>1</td>
<td>7</td>
</tr>
<tr>
<td>11</td>
<td>edge</td>
<td>1</td>
<td>8</td>
</tr>
<tr>
<td>12</td>
<td>edge</td>
<td>1</td>
<td>9</td>
</tr>
<tr>
<td>13</td>
<td>edge</td>
<td>1</td>
<td>10</td>
</tr>
<tr>
<td>14</td>
<td>nmi</td>
<td>nmi</td>
<td>11</td>
</tr>
</tbody>
</table>

<h3>System Memories</h3>
<table id="t.vec.sysmem">
<thead>
<tr>

<th>Memory</th>
<th>Base Address</th>
<th>Size</th>
</tr>
</thead>
<tbody>

<tr>
<td>System RAM</td>
<td>0x60000000</td>
<td>128K</td>
</tr>
</tbody>
</table>

<h3>Vector Options</h3>
<table id="t.vec.opts" class="lr">
<thead>
<tr>

<th class="w60">Option</th>
<th class="w40">Selection</th>
</tr>
</thead>
<tbody>

<tr>
<td class="r">Auto vector positioning</td>
<td class="r">Selected</td>
</tr>
<tr>
<td class="r">Vector Layout</td>
<td class="r">Xtensa LX5/X10 IRAM Layout</td>
</tr>
<tr>
<td class="r">Relocatable Vectors</td>
<td class="r">Not Selected</td>
</tr>
</tbody>
</table>

<h3>Static Vectors</h3>
<table id="t.vec.staticvectors">
<thead>
<tr>

<th>Vector</th>
<th>In Memory</th>
<th>Address</th>
<th>Prefix Bytes</th>
<th>Size Bytes</th>
</tr>
</thead>
<tbody>

<tr>
<td>Reset vector</td>
<td>Instruction RAM 0</td>
<td>0x40000000</td>
<td>0x0</td>
<td>0x300</td>
</tr>
</tbody>
</table>

<h3>Dynamic Vectors</h3>
<table id="t.vec.dynamicvectors">
<thead>
<tr>

<th>Vector</th>
<th>In Memory</th>
<th>Address</th>
<th>Prefix Bytes</th>
<th>Size Bytes</th>
</tr>
</thead>
<tbody>

<tr>
<td>Window vector base</td>
<td>Instruction RAM 0</td>
<td>0x40000400</td>
<td>0x0</td>
<td>0x178</td>
</tr>
<tr>
<td>Level 2 vector (Debug)</td>
<td>Instruction RAM 0</td>
<td>0x40000580</td>
<td>0x8</td>
<td>0x38</td>
</tr>
<tr>
<td>NMI vector</td>
<td>Instruction RAM 0</td>
<td>0x400005c0</td>
<td>0x8</td>
<td>0x38</td>
</tr>
<tr>
<td>Kernel vector</td>
<td>Instruction RAM 0</td>
<td>0x40000600</td>
<td>0x8</td>
<td>0x38</td>
</tr>
<tr>
<td>User vector</td>
<td>Instruction RAM 0</td>
<td>0x40000640</td>
<td>0x8</td>
<td>0x38</td>
</tr>
<tr>
<td>Double vector</td>
<td>Instruction RAM 0</td>
<td>0x400006c0</td>
<td>0x48</td>
<td>0x40</td>
</tr>
</tbody>
</table>

<h3>Messages</h3>
<table id="t.cfg.messages">
<thead>
<tr>

<th>Severity</th>
<th>Message</th>
</tr>
</thead>
<tbody>

<tr>
<td>Warning</td>
<td>The selected value of &lt;Processor Interface / Bus&gt; (AXI4) recommends that &lt;PIF write responses&gt; is selected</td>
</tr>
<tr>
<td>Note</td>
<td>Trace port is configured, but TRAX is not so the TRAX module will not be included with the configuration</td>
</tr>
<tr>
<td>Note</td>
<td>RuleRelocDiamondVectorLayout.msg</td>
</tr>
</tbody>
</table>

</body>
</html>

