// Seed: 3742860455
module module_0 (
    input wire id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply0 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9
);
  wire id_11;
  id_12 :
  assert property (@(posedge 1 - id_5) 1)
  else $display(1, id_4, id_0, id_6, id_8);
endmodule
module module_1 (
    output wire id_0
    , id_15, id_16,
    input supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri id_5,
    input wire id_6,
    output tri id_7,
    output tri id_8,
    input supply0 id_9,
    output uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13
);
  assign id_16[(1'b0)] = id_6;
  module_0(
      id_6, id_10, id_10, id_10, id_1, id_3, id_11, id_0, id_12, id_11
  );
endmodule
