TimeQuest Timing Analyzer report for AP9
Mon Mar 20 16:26:24 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'
 13. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'
 14. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 15. Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 16. Slow 1200mV 85C Model Setup: 'PS2_CLK'
 17. Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Hold: 'PS2_CLK'
 20. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'
 21. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'
 22. Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'
 23. Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 24. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 25. Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 26. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 27. Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 36. Setup Times
 37. Hold Times
 38. Clock to Output Times
 39. Minimum Clock to Output Times
 40. Slow 1200mV 85C Model Metastability Report
 41. Slow 1200mV 0C Model Fmax Summary
 42. Slow 1200mV 0C Model Setup Summary
 43. Slow 1200mV 0C Model Hold Summary
 44. Slow 1200mV 0C Model Recovery Summary
 45. Slow 1200mV 0C Model Removal Summary
 46. Slow 1200mV 0C Model Minimum Pulse Width Summary
 47. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 48. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 49. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 50. Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 51. Slow 1200mV 0C Model Setup: 'PS2_CLK'
 52. Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 53. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 54. Slow 1200mV 0C Model Hold: 'PS2_CLK'
 55. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 56. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 57. Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 58. Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 59. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 60. Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 61. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 62. Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Slow 1200mV 0C Model Metastability Report
 76. Fast 1200mV 0C Model Setup Summary
 77. Fast 1200mV 0C Model Hold Summary
 78. Fast 1200mV 0C Model Recovery Summary
 79. Fast 1200mV 0C Model Removal Summary
 80. Fast 1200mV 0C Model Minimum Pulse Width Summary
 81. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'
 82. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'
 83. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 84. Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 85. Fast 1200mV 0C Model Setup: 'PS2_CLK'
 86. Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'
 87. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 88. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'
 89. Fast 1200mV 0C Model Hold: 'PS2_CLK'
 90. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'
 91. Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'
 92. Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
 93. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 94. Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 95. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'
 96. Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
 97. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'
102. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'
105. Setup Times
106. Hold Times
107. Clock to Output Times
108. Minimum Clock to Output Times
109. Fast 1200mV 0C Model Metastability Report
110. Multicorner Timing Analysis Summary
111. Setup Times
112. Hold Times
113. Clock to Output Times
114. Minimum Clock to Output Times
115. Board Trace Model Assignments
116. Input Transition Times
117. Signal Integrity Metrics (Slow 1200mv 0c Model)
118. Signal Integrity Metrics (Slow 1200mv 85c Model)
119. Signal Integrity Metrics (Fast 1200mv 0c Model)
120. Setup Transfers
121. Hold Transfers
122. Recovery Transfers
123. Removal Transfers
124. Report TCCS
125. Report RSKM
126. Unconstrained Paths
127. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; AP9                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                         ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; Clock Name                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                    ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+
; CLOCK_50                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                               ;
; clock_divider:U5|reg1Khz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Khz }               ;
; clock_divider:U5|reg1Mhz               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg1Mhz }               ;
; clock_divider:U5|reg25Mhz              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_divider:U5|reg25Mhz }              ;
; PS2_CLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { PS2_CLK }                                ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|dec_keyboard:U2|f3 }     ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|ready_set }  ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ps2_keyboard:U3|keyboard:U1|scan_ready } ;
+----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 8.0 MHz    ; 8.0 MHz         ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 110.96 MHz ; 110.96 MHz      ; CLOCK_50                           ;                                                               ;
; 176.09 MHz ; 176.09 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 376.79 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 626.17 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 741.84 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+------------------------------------+----------+---------------+
; Clock                              ; Slack    ; End Point TNS ;
+------------------------------------+----------+---------------+
; clock_divider:U5|reg1Mhz           ; -124.072 ; -9132.533     ;
; clock_divider:U5|reg25Mhz          ; -20.355  ; -1015.918     ;
; CLOCK_50                           ; -8.823   ; -4167.743     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.419   ; -30.018       ;
; PS2_CLK                            ; -1.654   ; -35.087       ;
; clock_divider:U5|reg1Khz           ; -0.597   ; -0.643        ;
+------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                          ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.706 ; -12.795       ;
; PS2_CLK                            ; -0.156 ; -0.156        ;
; clock_divider:U5|reg1Khz           ; -0.021 ; -0.021        ;
; clock_divider:U5|reg25Mhz          ; 0.083  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.209  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.403  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                          ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -4.829 ; -4.829        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.031  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                          ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.135 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 5.266 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary               ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2146.903     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -818.545      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -124.072 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.109     ; 124.961    ;
; -124.058 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.109     ; 124.947    ;
; -124.027 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 125.347    ;
; -124.013 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 125.333    ;
; -123.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.108     ; 124.799    ;
; -123.872 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.109     ; 124.761    ;
; -123.864 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.323      ; 125.185    ;
; -123.827 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 125.147    ;
; -123.551 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 124.846    ;
; -123.537 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 124.832    ;
; -123.483 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.799    ;
; -123.469 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.785    ;
; -123.449 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.317      ; 124.764    ;
; -123.438 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.751    ;
; -123.435 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.317      ; 124.750    ;
; -123.424 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.737    ;
; -123.410 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.723    ;
; -123.406 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.705    ;
; -123.396 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.709    ;
; -123.392 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.691    ;
; -123.388 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.684    ;
; -123.352 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.648    ;
; -123.351 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.297      ; 124.646    ;
; -123.346 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.665    ;
; -123.338 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.634    ;
; -123.332 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.651    ;
; -123.320 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.319      ; 124.637    ;
; -123.286 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.602    ;
; -123.283 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.599    ;
; -123.275 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 124.589    ;
; -123.249 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.317      ; 124.564    ;
; -123.247 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.316      ; 124.561    ;
; -123.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 124.543    ;
; -123.238 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.551    ;
; -123.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.550    ;
; -123.217 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.536    ;
; -123.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.496    ;
; -123.210 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.315      ; 124.523    ;
; -123.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.505    ;
; -123.202 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.482    ;
; -123.189 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.299      ; 124.486    ;
; -123.183 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 124.503    ;
; -123.152 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.448    ;
; -123.146 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.465    ;
; -123.136 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.495     ; 123.639    ;
; -123.091 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.064     ; 124.025    ;
; -123.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.284      ; 124.350    ;
; -123.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 124.388    ;
; -123.054 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.284      ; 124.336    ;
; -123.053 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.283      ; 124.334    ;
; -123.031 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.350    ;
; -123.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.300    ;
; -123.020 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.319    ;
; -123.016 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.296    ;
; -123.006 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.286    ;
; -123.006 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.305    ;
; -122.991 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.310    ;
; -122.977 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.296    ;
; -122.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.199    ;
; -122.907 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.197    ;
; -122.905 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.285      ; 124.188    ;
; -122.904 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.194    ;
; -122.903 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.199    ;
; -122.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.185    ;
; -122.893 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.183    ;
; -122.892 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.495     ; 123.395    ;
; -122.890 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.292      ; 124.180    ;
; -122.889 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.298      ; 124.185    ;
; -122.887 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.186    ;
; -122.883 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.495     ; 123.386    ;
; -122.880 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.104     ; 123.774    ;
; -122.879 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 124.172    ;
; -122.877 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 124.170    ;
; -122.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.172    ;
; -122.872 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.104     ; 123.766    ;
; -122.868 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.284      ; 124.150    ;
; -122.865 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 124.158    ;
; -122.863 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.295      ; 124.156    ;
; -122.857 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.283      ; 124.138    ;
; -122.857 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.302      ; 124.157    ;
; -122.854 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.134    ;
; -122.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.064     ; 123.781    ;
; -122.840 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.120    ;
; -122.838 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.064     ; 123.772    ;
; -122.835 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.327      ; 124.160    ;
; -122.828 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.144    ;
; -122.828 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.322      ; 124.148    ;
; -122.827 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.327      ; 124.152    ;
; -122.820 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 124.100    ;
; -122.820 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.301      ; 124.119    ;
; -122.815 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.287      ; 124.100    ;
; -122.814 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.318      ; 124.130    ;
; -122.801 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.287      ; 124.086    ;
; -122.799 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.320      ; 124.117    ;
; -122.791 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.321      ; 124.110    ;
; -122.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.320      ; 124.103    ;
; -122.778 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[22] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.495     ; 123.281    ;
; -122.746 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.293      ; 124.037    ;
; -122.744 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.293      ; 124.035    ;
; -122.741 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.293      ; 124.032    ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -20.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 21.046     ;
; -20.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 20.983     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.935     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.935     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.935     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.935     ;
; -20.245 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.935     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.933     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.933     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.933     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.933     ;
; -20.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.933     ;
; -20.237 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 20.928     ;
; -20.234 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.305     ; 20.927     ;
; -20.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.872     ;
; -20.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.872     ;
; -20.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.872     ;
; -20.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.872     ;
; -20.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.872     ;
; -20.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.870     ;
; -20.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.870     ;
; -20.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.870     ;
; -20.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.870     ;
; -20.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.870     ;
; -20.174 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 20.865     ;
; -20.124 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.816     ;
; -20.124 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.816     ;
; -20.124 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.816     ;
; -20.124 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.816     ;
; -20.124 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.816     ;
; -20.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.814     ;
; -20.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.814     ;
; -20.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.814     ;
; -20.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.814     ;
; -20.122 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.306     ; 20.814     ;
; -20.116 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.305     ; 20.809     ;
; -19.985 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 20.676     ;
; -19.958 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.671     ;
; -19.958 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.671     ;
; -19.958 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.671     ;
; -19.958 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.671     ;
; -19.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.608     ;
; -19.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.608     ;
; -19.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.608     ;
; -19.895 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.608     ;
; -19.889 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.064      ; 20.951     ;
; -19.889 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.064      ; 20.951     ;
; -19.875 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.565     ;
; -19.875 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.565     ;
; -19.875 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.565     ;
; -19.875 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.565     ;
; -19.875 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.565     ;
; -19.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.563     ;
; -19.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.563     ;
; -19.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.563     ;
; -19.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.563     ;
; -19.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.308     ; 20.563     ;
; -19.867 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.307     ; 20.558     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.572     ;
; -19.848 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.561     ;
; -19.848 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.561     ;
; -19.848 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.561     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.283     ; 20.552     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.283     ; 20.552     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.283     ; 20.552     ;
; -19.837 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.283     ; 20.552     ;
; -19.826 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.064      ; 20.888     ;
; -19.826 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.064      ; 20.888     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.287     ; 20.509     ;
; -19.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.498     ;
; -19.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.498     ;
; -19.785 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.498     ;
; -19.776 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.090      ; 20.864     ;
; -19.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.066      ; 20.832     ;
; -19.768 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.066      ; 20.832     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.745 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.286     ; 20.457     ;
; -19.740 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.285     ; 20.453     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                   ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -8.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 8.170      ;
; -8.823 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 8.170      ;
; -8.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 8.175      ;
; -8.795 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.182     ; 8.141      ;
; -8.795 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.182     ; 8.141      ;
; -8.794 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.176     ; 8.146      ;
; -8.792 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.181      ;
; -8.792 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.181      ;
; -8.791 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.133     ; 8.186      ;
; -8.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.145     ; 8.161      ;
; -8.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.145     ; 8.161      ;
; -8.777 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.166      ;
; -8.764 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.140     ; 8.152      ;
; -8.764 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.140     ; 8.152      ;
; -8.763 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.134     ; 8.157      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.116     ; 8.174      ;
; -8.762 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.116     ; 8.174      ;
; -8.761 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.110     ; 8.179      ;
; -8.750 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 8.132      ;
; -8.750 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.146     ; 8.132      ;
; -8.749 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.140     ; 8.137      ;
; -8.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.111     ; 8.159      ;
; -8.734 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.117     ; 8.145      ;
; -8.734 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.117     ; 8.145      ;
; -8.733 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.111     ; 8.150      ;
; -8.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 8.136      ;
; -8.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 8.136      ;
; -8.720 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 8.141      ;
; -8.715 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.119     ; 8.124      ;
; -8.715 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.119     ; 8.124      ;
; -8.714 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 8.129      ;
; -8.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.158     ; 8.082      ;
; -8.699 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.115     ; 8.112      ;
; -8.697 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.112     ; 8.113      ;
; -8.694 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.129     ; 8.093      ;
; -8.694 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.129     ; 8.093      ;
; -8.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.123     ; 8.098      ;
; -8.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.114     ; 8.107      ;
; -8.693 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.114     ; 8.107      ;
; -8.692 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.108     ; 8.112      ;
; -8.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.124     ; 8.094      ;
; -8.690 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.124     ; 8.094      ;
; -8.689 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.118     ; 8.099      ;
; -8.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.120     ; 8.095      ;
; -8.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.120     ; 8.095      ;
; -8.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.114     ; 8.100      ;
; -8.684 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.159     ; 8.053      ;
; -8.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 8.030      ;
; -8.683 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 8.030      ;
; -8.682 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 8.035      ;
; -8.676 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.111     ; 8.093      ;
; -8.676 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.111     ; 8.093      ;
; -8.675 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.105     ; 8.098      ;
; -8.671 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.116     ; 8.083      ;
; -8.666 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 8.064      ;
; -8.666 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 8.064      ;
; -8.665 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.124     ; 8.069      ;
; -8.662 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 8.065      ;
; -8.662 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.125     ; 8.065      ;
; -8.661 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.119     ; 8.070      ;
; -8.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.041      ;
; -8.652 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.041      ;
; -8.651 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.133     ; 8.046      ;
; -8.650 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.150     ; 8.028      ;
; -8.648 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.112     ; 8.064      ;
; -8.648 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.112     ; 8.064      ;
; -8.647 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.106     ; 8.069      ;
; -8.639 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.129     ; 8.038      ;
; -8.639 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.129     ; 8.038      ;
; -8.638 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.145     ; 8.021      ;
; -8.638 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.145     ; 8.021      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.123     ; 8.042      ;
; -8.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 8.026      ;
; -8.622 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.116     ; 8.034      ;
; -8.622 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.116     ; 8.034      ;
; -8.621 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.110     ; 8.039      ;
; -8.608 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.955      ;
; -8.608 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.181     ; 7.955      ;
; -8.607 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.175     ; 7.960      ;
; -8.605 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.151     ; 7.982      ;
; -8.603 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 8.001      ;
; -8.603 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.130     ; 8.001      ;
; -8.602 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.111     ; 8.019      ;
; -8.602 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.124     ; 8.006      ;
; -8.585 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.158     ; 7.955      ;
; -8.585 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.158     ; 7.955      ;
; -8.584 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.152     ; 7.960      ;
; -8.582 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.152     ; 7.958      ;
; -8.581 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 7.996      ;
; -8.581 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 7.996      ;
; -8.580 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.107     ; 8.001      ;
; -8.577 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 7.966      ;
; -8.577 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.139     ; 7.966      ;
; -8.576 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.133     ; 7.971      ;
; -8.575 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.119     ; 7.984      ;
; -8.575 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.119     ; 7.984      ;
; -8.574 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.113     ; 7.989      ;
; -8.572 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.158     ; 7.942      ;
; -8.571 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.174     ; 7.925      ;
; -8.567 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.161     ; 7.934      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.419 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 5.772      ;
; -4.040 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 5.393      ;
; -3.935 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 5.288      ;
; -3.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 5.245      ;
; -3.668 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 5.021      ;
; -3.609 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.962      ;
; -3.571 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.924      ;
; -3.547 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.900      ;
; -3.234 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.587      ;
; -3.125 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.478      ;
; -3.081 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.435      ;
; -3.009 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.363      ;
; -2.927 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.281      ;
; -2.886 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.239      ;
; -2.875 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.228      ;
; -2.869 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.222      ;
; -2.840 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.193      ;
; -2.830 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.184      ;
; -2.802 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.155      ;
; -2.796 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.149      ;
; -2.775 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.128      ;
; -2.760 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.114      ;
; -2.758 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.111      ;
; -2.744 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.097      ;
; -2.738 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.091      ;
; -2.734 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 4.088      ;
; -2.695 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.048      ;
; -2.674 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.027      ;
; -2.673 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 4.026      ;
; -2.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.976      ;
; -2.617 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.971      ;
; -2.565 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.918      ;
; -2.549 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.902      ;
; -2.547 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.901      ;
; -2.546 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.899      ;
; -2.540 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.894      ;
; -2.539 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.892      ;
; -2.527 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.880      ;
; -2.503 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.856      ;
; -2.477 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.831      ;
; -2.477 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.830      ;
; -2.470 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.824      ;
; -2.414 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.767      ;
; -2.392 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.745      ;
; -2.350 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.703      ;
; -2.345 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.698      ;
; -2.333 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.686      ;
; -2.320 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.674      ;
; -2.312 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.665      ;
; -2.286 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.640      ;
; -2.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.624      ;
; -2.238 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.591      ;
; -2.227 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.580      ;
; -2.165 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.518      ;
; -1.887 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.240      ;
; -1.799 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.152      ;
; -1.787 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.140      ;
; -1.772 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.125      ;
; -1.764 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.117      ;
; -1.762 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.115      ;
; -1.759 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.112      ;
; -1.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 3.094      ;
; -1.712 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.065      ;
; -1.709 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.062      ;
; -1.667 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 3.020      ;
; -1.621 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.974      ;
; -1.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.908      ;
; -1.509 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.862      ;
; -1.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.816      ;
; -1.382 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.735      ;
; -1.368 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.721      ;
; -1.350 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 2.704      ;
; -1.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.630      ;
; -1.197 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.550      ;
; -1.185 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.538      ;
; -1.157 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.366      ; 2.511      ;
; -1.104 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.457      ;
; -0.763 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.116      ;
; -0.743 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.096      ;
; -0.727 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.365      ; 2.080      ;
; -0.348 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.267      ;
; -0.326 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.244      ;
; -0.326 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.244      ;
; -0.324 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.242      ;
; -0.322 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.240      ;
; -0.268 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.186      ;
; -0.250 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.079     ; 1.169      ;
; -0.184 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 1.102      ;
; 0.062  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.856      ;
; 0.067  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.851      ;
; 0.153  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.765      ;
; 0.184  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.080     ; 0.734      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PS2_CLK'                                                                                                                           ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.654 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.648      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.653 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.562      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.649 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.643      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.648 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.557      ;
; -1.462 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.124     ; 2.356      ;
; -1.457 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.124     ; 2.351      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.435 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.429      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.434 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.343      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.320 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.024     ; 2.314      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.228      ;
; -1.243 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.124     ; 2.137      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.235 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.113     ; 2.140      ;
; -1.134 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.143     ; 2.009      ;
; -1.128 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.124     ; 2.022      ;
; -1.113 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.087     ; 2.044      ;
; -1.113 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.087     ; 2.044      ;
; -1.113 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.087     ; 2.044      ;
; -1.113 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.087     ; 2.044      ;
; -1.063 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.080     ; 2.001      ;
; -1.058 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.080     ; 1.996      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -1.047 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.055     ; 2.010      ;
; -0.848 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.820      ;
; -0.844 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.080     ; 1.782      ;
; -0.843 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.046     ; 1.815      ;
; -0.729 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.080     ; 1.667      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.597 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 1.516      ;
; -0.247 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 1.166      ;
; -0.046 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 0.965      ;
; 0.154  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.079     ; 0.765      ;
; 0.171  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.530      ; 3.867      ;
; 0.377  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.530      ; 3.661      ;
; 0.377  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.530      ; 3.661      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.706 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.009      ; 1.751      ;
; -1.455 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.009      ; 2.002      ;
; -1.454 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.009      ; 2.003      ;
; -1.138 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.009      ; 1.819      ;
; -0.923 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.009      ; 2.034      ;
; -0.922 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 3.009      ; 2.035      ;
; -0.652 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.779      ;
; -0.649 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.782      ;
; -0.648 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.783      ;
; -0.646 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.785      ;
; -0.643 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.788      ;
; -0.642 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.789      ;
; -0.640 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.791      ;
; -0.640 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.791      ;
; -0.639 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.792      ;
; -0.639 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.792      ;
; -0.636 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.795      ;
; -0.633 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.983      ; 2.798      ;
; -0.365 ; clock_divider:U5|reg1Mhz                                                                                                                  ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.439      ; 3.522      ;
; -0.134 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.797      ;
; -0.132 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.799      ;
; -0.131 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.800      ;
; -0.131 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.800      ;
; -0.130 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.801      ;
; -0.129 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.802      ;
; -0.127 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.804      ;
; -0.127 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.804      ;
; -0.125 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.806      ;
; -0.125 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.806      ;
; -0.124 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.807      ;
; -0.108 ; clock_divider:U5|reg1Khz                                                                                                                  ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 3.008      ; 3.348      ;
; -0.107 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.983      ; 2.824      ;
; 0.205  ; clock_divider:U5|reg1Mhz                                                                                                                  ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 3.439      ; 3.592      ;
; 0.258  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[11]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.296      ; 4.002      ;
; 0.258  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[12]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.296      ; 4.002      ;
; 0.284  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.396      ; 4.164      ;
; 0.285  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.159      ;
; 0.285  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.390      ; 4.159      ;
; 0.288  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.146      ;
; 0.297  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[13]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.289      ; 4.034      ;
; 0.297  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[16]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.289      ; 4.034      ;
; 0.300  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.164      ;
; 0.302  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.374      ; 4.160      ;
; 0.325  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.361      ; 4.170      ;
; 0.326  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[9]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.286      ; 4.060      ;
; 0.326  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[10]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.286      ; 4.060      ;
; 0.326  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.355      ; 4.165      ;
; 0.326  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.355      ; 4.165      ;
; 0.329  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.386      ; 4.199      ;
; 0.344  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[1]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.292      ; 4.084      ;
; 0.344  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[2]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.292      ; 4.084      ;
; 0.348  ; clock_divider:U5|reg25Mhz                                                                                                                 ; clock_divider:U5|reg25Mhz                                                                                                                                      ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.010      ; 3.806      ;
; 0.355  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[20]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.308      ; 4.111      ;
; 0.356  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.342      ; 4.182      ;
; 0.357  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.336      ; 4.177      ;
; 0.357  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.336      ; 4.177      ;
; 0.371  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[5]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.298      ; 4.117      ;
; 0.371  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[6]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.298      ; 4.117      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[18]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.302      ; 4.127      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[19]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.302      ; 4.127      ;
; 0.388  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.400      ; 4.272      ;
; 0.390  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.394      ; 4.268      ;
; 0.390  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.394      ; 4.268      ;
; 0.392  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.432      ; 1.046      ;
; 0.392  ; clock_divider:U5|counter1Khz[0]                                                                                                           ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.096      ; 0.674      ;
; 0.394  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.432      ; 1.048      ;
; 0.402  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.329      ; 4.215      ;
; 0.402  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.395      ; 4.281      ;
; 0.404  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.389      ; 4.277      ;
; 0.404  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.389      ; 4.277      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.405  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                    ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.669      ;
; 0.407  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.432      ; 1.061      ;
; 0.410  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                          ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                               ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.078      ; 0.674      ;
; 0.411  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.432      ; 1.065      ;
; 0.412  ; clock_divider:U5|reg1Khz                                                                                                                  ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 3.008      ; 3.368      ;
; 0.415  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.432      ; 1.069      ;
; 0.417  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.386      ; 4.287      ;
; 0.418  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.321      ; 4.223      ;
; 0.419  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.283      ;
; 0.419  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.380      ; 4.283      ;
; 0.422  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[7]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.312      ; 4.182      ;
; 0.422  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[8]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.312      ; 4.182      ;
; 0.422  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.997      ; 3.867      ;
; 0.422  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.375      ; 4.281      ;
; 0.424  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.369      ; 4.277      ;
; 0.424  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a0~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.369      ; 4.277      ;
; 0.425  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.372      ; 4.281      ;
; 0.426  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[0]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.307      ; 4.181      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.156 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.664      ; 3.946      ;
; 0.349  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.664      ; 3.951      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.674      ;
; 0.484  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.718      ;
; 0.484  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.718      ;
; 0.610  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.844      ;
; 0.628  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.862      ;
; 0.654  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 0.888      ;
; 0.770  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.081      ;
; 0.770  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.081      ;
; 0.838  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 1.072      ;
; 0.875  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.107      ;
; 0.889  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 1.123      ;
; 0.896  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.128      ;
; 0.897  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.129      ;
; 0.901  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.133      ;
; 0.944  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.255      ;
; 0.946  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.257      ;
; 0.949  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.260      ;
; 0.985  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.296      ;
; 1.010  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.321      ;
; 1.019  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.251      ;
; 1.023  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.255      ;
; 1.035  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.048      ; 1.269      ;
; 1.119  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.012      ; 1.317      ;
; 1.130  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.362      ;
; 1.133  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.365      ;
; 1.150  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.382      ;
; 1.151  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.383      ;
; 1.155  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.387      ;
; 1.157  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.389      ;
; 1.194  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.426      ;
; 1.205  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 1.478      ;
; 1.244  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.046      ; 1.476      ;
; 1.327  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 1.600      ;
; 1.459  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 1.732      ;
; 1.533  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.087      ; 1.806      ;
; 1.615  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 1.841      ;
; 1.618  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.125      ; 1.929      ;
; 1.737  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 1.963      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.749  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.114      ; 2.049      ;
; 1.828  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.080      ; 2.094      ;
; 1.828  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.080      ; 2.094      ;
; 1.828  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.080      ; 2.094      ;
; 1.828  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.080      ; 2.094      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.843  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.154      ; 2.183      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.862  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.205      ;
; 1.869  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 2.095      ;
; 1.943  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 2.169      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 1.984  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.327      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.026  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.302      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.116  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.157      ; 2.459      ;
; 2.148  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.424      ;
; 2.148  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 2.424      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.021 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.791      ; 3.466      ;
; 0.066  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.791      ; 3.553      ;
; 0.066  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.791      ; 3.553      ;
; 0.409  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 0.674      ;
; 0.605  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 0.870      ;
; 0.798  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 1.063      ;
; 1.049  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.079      ; 1.314      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                  ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.083 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 0.906      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.137 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.961      ;
; 0.138 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.962      ;
; 0.139 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.108      ; 0.963      ;
; 0.242 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.065      ;
; 0.245 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.068      ;
; 0.248 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.071      ;
; 0.302 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.132      ;
; 0.303 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.133      ;
; 0.304 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.127      ;
; 0.304 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.127      ;
; 0.304 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.134      ;
; 0.304 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.134      ;
; 0.305 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.128      ;
; 0.306 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.129      ;
; 0.306 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.129      ;
; 0.306 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.136      ;
; 0.307 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.130      ;
; 0.307 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.137      ;
; 0.308 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.131      ;
; 0.308 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.131      ;
; 0.309 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.132      ;
; 0.309 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.139      ;
; 0.310 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.114      ; 1.140      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 0.669      ;
; 0.403 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.406 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.669      ;
; 0.408 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.674      ;
; 0.438 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 1.107      ; 1.261      ;
; 0.603 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.866      ;
; 0.641 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.908      ;
; 0.644 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.910      ;
; 0.659 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 0.925      ;
; 0.665 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.930      ;
; 0.669 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.932      ;
; 0.678 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.941      ;
; 0.681 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 0.945      ;
; 0.686 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.949      ;
; 0.687 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.950      ;
; 0.688 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.951      ;
; 0.696 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.959      ;
; 0.697 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.962      ;
; 0.711 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 0.974      ;
; 0.711 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 0.976      ;
; 0.741 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.006      ;
; 0.742 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|DATA[2]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.007      ;
; 0.743 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.008      ;
; 0.744 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.008      ;
; 0.745 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.009      ;
; 0.745 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.009      ;
; 0.747 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.078      ; 1.011      ;
; 0.758 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.077      ; 1.021      ;
; 0.765 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.094      ; 1.045      ;
; 0.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.076      ; 1.036      ;
; 0.796 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; -0.284     ; 0.698      ;
; 0.809 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.074      ;
; 0.822 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.087      ;
; 0.855 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 1.121      ;
; 0.856 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 1.122      ;
; 0.857 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.149      ; 1.192      ;
; 0.858 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.149      ; 1.193      ;
; 0.879 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.080      ; 1.145      ;
; 0.881 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.079      ; 1.146      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.209 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.619      ; 1.544      ;
; 0.220 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.563      ;
; 0.220 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.563      ;
; 0.268 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.618      ; 1.602      ;
; 0.272 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.615      ;
; 0.310 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.653      ;
; 0.325 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.668      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.078      ; 0.669      ;
; 0.418 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.756      ;
; 0.419 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.757      ;
; 0.421 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.759      ;
; 0.422 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.760      ;
; 0.426 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.693      ;
; 0.430 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.696      ;
; 0.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.697      ;
; 0.448 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.786      ;
; 0.450 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.717      ;
; 0.451 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.718      ;
; 0.491 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][7]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.617      ; 1.824      ;
; 0.558 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.896      ;
; 0.560 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.621      ; 1.897      ;
; 0.568 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.621      ; 1.905      ;
; 0.575 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.842      ;
; 0.577 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.844      ;
; 0.607 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 1.950      ;
; 0.643 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.910      ;
; 0.643 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.646      ; 2.006      ;
; 0.647 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.914      ;
; 0.651 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 1.989      ;
; 0.653 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.919      ;
; 0.654 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.920      ;
; 0.656 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.922      ;
; 0.658 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.925      ;
; 0.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[14]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[4]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 0.928      ;
; 0.670 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[5]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.646      ; 2.034      ;
; 0.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.940      ;
; 0.675 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.645      ; 2.036      ;
; 0.678 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[15]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.645      ; 2.039      ;
; 0.680 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.946      ;
; 0.682 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.948      ;
; 0.683 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.646      ; 2.045      ;
; 0.687 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[12]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.628      ; 2.031      ;
; 0.692 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 0.958      ;
; 0.697 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.964      ;
; 0.697 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 2.035      ;
; 0.700 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.627      ; 2.043      ;
; 0.714 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.644      ; 2.074      ;
; 0.716 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.644      ; 2.076      ;
; 0.717 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.081      ; 0.984      ;
; 0.727 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.621      ; 2.064      ;
; 0.732 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.618      ; 2.066      ;
; 0.734 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.621      ; 2.071      ;
; 0.737 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 2.075      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.738 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.004      ;
; 0.739 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.618      ; 2.073      ;
; 0.747 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.620      ; 2.083      ;
; 0.783 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 2.121      ;
; 0.786 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 2.057      ; 2.559      ;
; 0.791 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 2.129      ;
; 0.802 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[3]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.638      ; 2.156      ;
; 0.807 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.620      ; 2.143      ;
; 0.811 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.620      ; 2.147      ;
; 0.858 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.639      ; 2.213      ;
; 0.875 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[13]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.080      ; 1.141      ;
; 0.880 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[10]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.644      ; 2.240      ;
; 0.885 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[10]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.644      ; 2.245      ;
; 0.887 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a36        ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.294      ; 1.897      ;
; 0.910 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.622      ; 2.248      ;
; 0.912 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[14]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.645      ; 2.273      ;
; 0.916 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][15]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.079      ; 1.181      ;
; 0.916 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.644      ; 2.276      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                   ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.403 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.669      ;
; 0.466 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.732      ;
; 0.478 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.744      ;
; 0.641 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.907      ;
; 0.683 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 0.949      ;
; 0.829 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.081      ; 1.096      ;
; 0.852 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.118      ;
; 0.855 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.121      ;
; 0.856 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.122      ;
; 0.857 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.080      ; 1.123      ;
; 0.909 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.081      ; 1.176      ;
; 1.024 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 1.945      ;
; 1.031 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 1.952      ;
; 1.055 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 1.976      ;
; 1.278 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.200      ;
; 1.365 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.287      ;
; 1.390 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.311      ;
; 1.410 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.331      ;
; 1.411 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.332      ;
; 1.416 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.337      ;
; 1.432 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.354      ;
; 1.462 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.383      ;
; 1.556 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.477      ;
; 1.556 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.478      ;
; 1.584 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.505      ;
; 1.599 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.520      ;
; 1.673 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.594      ;
; 1.676 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.597      ;
; 1.682 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.603      ;
; 1.709 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.630      ;
; 1.778 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.699      ;
; 1.781 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.703      ;
; 1.785 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.706      ;
; 1.786 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.707      ;
; 1.825 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.746      ;
; 1.835 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.756      ;
; 1.850 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.771      ;
; 1.851 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.772      ;
; 1.870 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.792      ;
; 1.871 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.792      ;
; 1.871 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.792      ;
; 1.873 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.794      ;
; 1.876 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.797      ;
; 1.879 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.801      ;
; 1.896 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.817      ;
; 1.946 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.868      ;
; 1.961 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.882      ;
; 1.991 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.912      ;
; 2.001 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.923      ;
; 2.007 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.928      ;
; 2.009 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.930      ;
; 2.010 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.931      ;
; 2.011 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.932      ;
; 2.043 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.964      ;
; 2.044 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.965      ;
; 2.048 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.969      ;
; 2.048 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 2.969      ;
; 2.067 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 2.989      ;
; 2.083 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.004      ;
; 2.083 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.004      ;
; 2.084 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.005      ;
; 2.108 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.029      ;
; 2.113 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.034      ;
; 2.115 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.037      ;
; 2.123 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.044      ;
; 2.126 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.047      ;
; 2.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.053      ;
; 2.135 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.057      ;
; 2.191 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.113      ;
; 2.197 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.118      ;
; 2.208 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.129      ;
; 2.239 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.160      ;
; 2.250 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.171      ;
; 2.259 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.181      ;
; 2.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.198      ;
; 2.277 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.199      ;
; 2.312 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.233      ;
; 2.313 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.234      ;
; 2.332 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.253      ;
; 2.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.256      ;
; 2.379 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.300      ;
; 2.409 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.330      ;
; 2.428 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.349      ;
; 2.429 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.350      ;
; 2.444 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.706      ; 3.366      ;
; 2.459 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.380      ;
; 2.532 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.453      ;
; 2.563 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.484      ;
; 2.572 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.493      ;
; 2.604 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.525      ;
; 2.640 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.705      ; 3.561      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -4.829 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -3.791     ; 1.546      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.031 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.262      ; 1.981      ;
; 0.546 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.262      ; 1.966      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.135 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.335      ; 1.888      ;
; 0.648 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.335      ; 1.901      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                     ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 5.266 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -3.530     ; 1.432      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                 ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PS2_CLK'                                                                        ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.071  ; 0.259        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.074  ; 0.262        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.089  ; 0.277        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.093  ; 0.281        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.105  ; 0.293        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.105  ; 0.293        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.105  ; 0.293        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.105  ; 0.293        ; 0.188          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.224  ; 0.224        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.227  ; 0.227        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.242  ; 0.242        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.246  ; 0.246        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.258  ; 0.258        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.319  ; 0.319        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.484  ; 0.704        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.484  ; 0.704        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.484  ; 0.704        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.484  ; 0.704        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.496  ; 0.716        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.499  ; 0.719        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.514  ; 0.734        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.517  ; 0.737        ; 0.220          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.681  ; 0.681        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.740  ; 0.740        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.740  ; 0.740        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.740  ; 0.740        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                          ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[26]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[27]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[28]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[29]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[30]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[31]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                               ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                            ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.234  ; 0.422        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.235  ; 0.423        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.352  ; 0.572        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.387  ; 0.387        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.388  ; 0.388        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.608  ; 0.608        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.612  ; 0.612        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                     ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.222  ; 0.442        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.222  ; 0.442        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.222  ; 0.442        ; 0.220          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.368  ; 0.556        ; 0.188          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.428  ; 0.428        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.570  ; 0.570        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.576  ; 0.576        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                      ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.266  ; 0.486        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.325  ; 0.513        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.522  ; 0.522        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.263  ; 0.451        ; 0.188          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.580  ; 0.580        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.443 ; 4.486 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 4.148 ; 4.653 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 4.148 ; 4.653 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.520 ; 3.055 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.706 ; 4.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.706 ; 4.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.807 ; -0.922 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -2.383 ; -2.935 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -2.383 ; -2.935 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.449 ; -1.964 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.108 ; -1.530 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.108 ; -1.530 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 12.257 ; 12.160 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.746  ; 9.778  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.624 ; 10.548 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 12.257 ; 12.160 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.620 ; 11.684 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.664 ; 10.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.677 ; 10.682 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.673  ; 9.675  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.249 ; 10.219 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.979  ; 9.967  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.551 ; 11.656 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 10.786 ; 10.721 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 11.254 ; 11.187 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.519 ; 10.629 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.668 ; 10.623 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 11.398 ; 11.456 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.254 ; 11.353 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.419  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.689 ; 10.709 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 10.334 ; 10.263 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 10.059 ; 9.991  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.689 ; 10.709 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.823  ; 9.717  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.883  ; 9.786  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.567  ; 9.438  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.307 ; 10.247 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.511  ; 9.416  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.585  ; 9.455  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.461  ; 9.444  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.340  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.217 ; 11.173 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.651  ; 9.709  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 10.943 ; 10.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.626  ; 9.649  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.177 ; 10.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 10.171 ; 10.152 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.848  ; 9.843  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 11.217 ; 11.173 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.219 ; 10.141 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.342  ; 9.374  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.714  ; 9.624  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.083 ; 10.030 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.420 ; 12.462 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.810 ; 10.820 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.135 ; 10.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.724 ; 10.757 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.555 ; 10.482 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.920  ; 9.844  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.956  ; 9.877  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.420 ; 12.462 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 12.097 ; 12.166 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.421  ; 9.320  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.025  ; 8.931  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.710  ; 9.595  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 9.303  ; 9.303  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.374  ; 9.403  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.214 ; 10.140 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 11.783 ; 11.688 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.170 ; 11.231 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.253 ; 10.195 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.266 ; 10.269 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.303  ; 9.303  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.856  ; 9.825  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.595  ; 9.582  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.159 ; 11.262 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 10.370 ; 10.306 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.820 ; 10.754 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.116 ; 10.220 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.256 ; 10.212 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 10.959 ; 11.013 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.873 ; 10.971 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.227  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.097  ; 9.050  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.936  ; 9.863  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 9.673  ; 9.603  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.276 ; 10.292 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.446  ; 9.339  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.503  ; 9.406  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.199  ; 9.071  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.908  ; 9.847  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.145  ; 9.050  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.215  ; 9.086  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.097  ; 9.077  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.146  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 8.981  ; 9.009  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.278  ; 9.329  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 10.519 ; 10.418 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.255  ; 9.272  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.782  ; 9.696  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.779  ; 9.757  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.469  ; 9.460  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 10.781 ; 10.735 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.825  ; 9.746  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 8.981  ; 9.009  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.338  ; 9.248  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 9.692  ; 9.637  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 8.679  ; 8.585  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.391 ; 10.396 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.743  ; 9.677  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.309 ; 10.336 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.146 ; 10.071 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.536  ; 9.459  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.571  ; 9.491  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.937 ; 11.972 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.626 ; 11.688 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.059  ; 8.957  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.679  ; 8.585  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.337  ; 9.223  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 8.85 MHz   ; 8.85 MHz        ; clock_divider:U5|reg1Mhz           ;                                                               ;
; 116.8 MHz  ; 116.8 MHz       ; CLOCK_50                           ;                                                               ;
; 191.17 MHz ; 191.17 MHz      ; clock_divider:U5|reg25Mhz          ;                                                               ;
; 413.91 MHz ; 250.0 MHz       ; PS2_CLK                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 697.35 MHz ; 437.64 MHz      ; clock_divider:U5|reg1Khz           ; limit due to minimum period restriction (tmin)                ;
; 823.05 MHz ; 437.64 MHz      ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+------------------------------------+----------+---------------+
; Clock                              ; Slack    ; End Point TNS ;
+------------------------------------+----------+---------------+
; clock_divider:U5|reg1Mhz           ; -112.004 ; -8321.909     ;
; clock_divider:U5|reg25Mhz          ; -18.241  ; -906.699      ;
; CLOCK_50                           ; -7.922   ; -3714.921     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -4.052   ; -27.740       ;
; PS2_CLK                            ; -1.416   ; -29.999       ;
; clock_divider:U5|reg1Khz           ; -0.434   ; -0.434        ;
+------------------------------------+----------+---------------+


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.559 ; -11.936       ;
; PS2_CLK                            ; -0.154 ; -0.154        ;
; clock_divider:U5|reg1Khz           ; 0.176  ; 0.000         ;
; clock_divider:U5|reg25Mhz          ; 0.189  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.283  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.354  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -4.253 ; -4.253        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.119  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                           ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.122 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 4.762 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -2114.079     ;
; PS2_CLK                                ; -3.000 ; -32.555       ;
; clock_divider:U5|reg1Mhz               ; -1.285 ; -818.545      ;
; clock_divider:U5|reg25Mhz              ; -1.285 ; -196.605      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.285 ; -12.850       ;
; clock_divider:U5|reg1Khz               ; -1.285 ; -3.855        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.285 ; -1.285        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.285 ; -1.285        ;
+----------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                               ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack    ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -112.004 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 112.905    ;
; -111.992 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.283      ; 113.274    ;
; -111.989 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 112.890    ;
; -111.977 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.283      ; 113.259    ;
; -111.854 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.097     ; 112.756    ;
; -111.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.284      ; 113.125    ;
; -111.833 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.098     ; 112.734    ;
; -111.821 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.283      ; 113.103    ;
; -111.531 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.260      ; 112.790    ;
; -111.516 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.260      ; 112.775    ;
; -111.466 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.744    ;
; -111.451 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.729    ;
; -111.442 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.717    ;
; -111.436 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.278      ; 112.713    ;
; -111.427 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.702    ;
; -111.421 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.278      ; 112.698    ;
; -111.414 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.689    ;
; -111.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.674    ;
; -111.392 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.653    ;
; -111.381 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.261      ; 112.641    ;
; -111.377 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.638    ;
; -111.360 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.260      ; 112.619    ;
; -111.353 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.610    ;
; -111.341 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.621    ;
; -111.338 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.595    ;
; -111.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.606    ;
; -111.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.280      ; 112.595    ;
; -111.295 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.573    ;
; -111.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 112.568    ;
; -111.286 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.564    ;
; -111.271 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.546    ;
; -111.265 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.278      ; 112.542    ;
; -111.264 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.277      ; 112.540    ;
; -111.243 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.276      ; 112.518    ;
; -111.242 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.263      ; 112.504    ;
; -111.238 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.518    ;
; -111.225 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.244      ; 112.468    ;
; -111.223 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.503    ;
; -111.221 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.482    ;
; -111.210 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.244      ; 112.453    ;
; -111.203 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 112.461    ;
; -111.191 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 112.472    ;
; -111.182 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.439    ;
; -111.170 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.450    ;
; -111.111 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.438     ; 111.672    ;
; -111.099 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 112.041    ;
; -111.088 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 112.369    ;
; -111.080 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.249      ; 112.328    ;
; -111.075 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.245      ; 112.319    ;
; -111.067 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.347    ;
; -111.065 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.249      ; 112.313    ;
; -111.054 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.244      ; 112.297    ;
; -111.012 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.292    ;
; -111.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.247      ; 112.246    ;
; -111.000 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.261    ;
; -110.997 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.277    ;
; -110.985 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.247      ; 112.231    ;
; -110.985 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.246    ;
; -110.940 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.194    ;
; -110.939 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.193    ;
; -110.936 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.190    ;
; -110.930 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 112.188    ;
; -110.930 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.250      ; 112.179    ;
; -110.925 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.179    ;
; -110.924 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.178    ;
; -110.921 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.255      ; 112.175    ;
; -110.915 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.259      ; 112.173    ;
; -110.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.249      ; 112.157    ;
; -110.887 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.244      ; 112.130    ;
; -110.878 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 111.784    ;
; -110.874 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.265      ; 112.138    ;
; -110.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.130    ;
; -110.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.438     ; 111.434    ;
; -110.873 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.093     ; 111.779    ;
; -110.872 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.244      ; 112.115    ;
; -110.871 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.128    ;
; -110.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.438     ; 111.427    ;
; -110.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.288      ; 112.153    ;
; -110.862 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.282      ; 112.143    ;
; -110.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 111.803    ;
; -110.861 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.288      ; 112.148    ;
; -110.859 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.265      ; 112.123    ;
; -110.858 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.115    ;
; -110.856 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.258      ; 112.113    ;
; -110.854 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 111.796    ;
; -110.850 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.249      ; 112.098    ;
; -110.850 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.248      ; 112.097    ;
; -110.850 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.263      ; 112.112    ;
; -110.841 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.281      ; 112.121    ;
; -110.835 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.249      ; 112.083    ;
; -110.829 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.107    ;
; -110.829 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.247      ; 112.075    ;
; -110.829 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.262      ; 112.090    ;
; -110.814 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.279      ; 112.092    ;
; -110.810 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.280      ; 112.089    ;
; -110.795 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.280      ; 112.074    ;
; -110.790 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.256      ; 112.045    ;
; -110.789 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.256      ; 112.044    ;
; -110.786 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.256      ; 112.041    ;
; -110.780 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[22] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.438     ; 111.341    ;
+----------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                   ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -18.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.968     ;
; -18.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.958     ;
; -18.163 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.269     ; 18.893     ;
; -18.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.870     ;
; -18.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.870     ;
; -18.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.870     ;
; -18.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.870     ;
; -18.144 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.870     ;
; -18.141 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.867     ;
; -18.141 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.867     ;
; -18.141 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.867     ;
; -18.141 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.867     ;
; -18.141 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.867     ;
; -18.134 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.860     ;
; -18.134 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.860     ;
; -18.134 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.860     ;
; -18.134 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.860     ;
; -18.134 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.860     ;
; -18.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.857     ;
; -18.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.857     ;
; -18.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.857     ;
; -18.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.857     ;
; -18.131 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.857     ;
; -18.130 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.857     ;
; -18.120 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.847     ;
; -18.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.795     ;
; -18.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.795     ;
; -18.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.795     ;
; -18.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.795     ;
; -18.066 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.795     ;
; -18.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.792     ;
; -18.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.792     ;
; -18.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.792     ;
; -18.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.792     ;
; -18.063 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.270     ; 18.792     ;
; -18.052 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.269     ; 18.782     ;
; -17.942 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.669     ;
; -17.876 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.620     ;
; -17.876 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.620     ;
; -17.876 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.620     ;
; -17.876 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.620     ;
; -17.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.610     ;
; -17.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.610     ;
; -17.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.610     ;
; -17.866 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.610     ;
; -17.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.571     ;
; -17.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.571     ;
; -17.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.571     ;
; -17.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.571     ;
; -17.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.571     ;
; -17.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.568     ;
; -17.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.568     ;
; -17.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.568     ;
; -17.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.568     ;
; -17.842 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.273     ; 18.568     ;
; -17.831 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.051      ; 18.881     ;
; -17.831 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.051      ; 18.881     ;
; -17.831 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.272     ; 18.558     ;
; -17.821 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.051      ; 18.871     ;
; -17.821 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.051      ; 18.871     ;
; -17.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.252     ; 18.545     ;
; -17.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.252     ; 18.545     ;
; -17.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.252     ; 18.545     ;
; -17.798 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.252     ; 18.545     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.783 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.526     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.517     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.517     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.517     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.773 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.256     ; 18.516     ;
; -17.763 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.507     ;
; -17.763 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.507     ;
; -17.763 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.255     ; 18.507     ;
; -17.753 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.054      ; 18.806     ;
; -17.753 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.054      ; 18.806     ;
; -17.732 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.077      ; 18.808     ;
; -17.722 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.077      ; 18.798     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
; -17.705 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.253     ; 18.451     ;
+---------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -7.922 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.487      ;
; -7.899 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.464      ;
; -7.896 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.389      ;
; -7.896 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.389      ;
; -7.896 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.022     ; 7.394      ;
; -7.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.366      ;
; -7.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.366      ;
; -7.873 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.022     ; 7.371      ;
; -7.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.393      ;
; -7.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.393      ;
; -7.858 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.980     ; 7.398      ;
; -7.845 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.375      ;
; -7.845 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.375      ;
; -7.845 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.380      ;
; -7.844 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.996     ; 7.368      ;
; -7.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.398      ;
; -7.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.398      ;
; -7.839 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.956     ; 7.403      ;
; -7.835 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.370      ;
; -7.835 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.370      ;
; -7.835 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.980     ; 7.375      ;
; -7.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.352      ;
; -7.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.352      ;
; -7.822 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.357      ;
; -7.821 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.996     ; 7.345      ;
; -7.816 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.375      ;
; -7.816 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.375      ;
; -7.816 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.956     ; 7.380      ;
; -7.807 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.004     ; 7.323      ;
; -7.804 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.369      ;
; -7.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.958     ; 7.361      ;
; -7.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.958     ; 7.361      ;
; -7.799 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.953     ; 7.366      ;
; -7.797 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.021     ; 7.296      ;
; -7.794 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.965     ; 7.349      ;
; -7.794 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.965     ; 7.349      ;
; -7.794 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.960     ; 7.354      ;
; -7.791 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.959     ; 7.352      ;
; -7.789 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.006     ; 7.303      ;
; -7.784 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.004     ; 7.300      ;
; -7.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.271      ;
; -7.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.271      ;
; -7.778 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.022     ; 7.276      ;
; -7.777 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.013     ; 7.284      ;
; -7.776 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.958     ; 7.338      ;
; -7.776 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.958     ; 7.338      ;
; -7.776 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a27~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.953     ; 7.343      ;
; -7.774 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.021     ; 7.273      ;
; -7.771 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.965     ; 7.326      ;
; -7.771 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.965     ; 7.326      ;
; -7.771 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.960     ; 7.331      ;
; -7.770 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.973     ; 7.317      ;
; -7.770 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.973     ; 7.317      ;
; -7.770 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.322      ;
; -7.768 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.959     ; 7.329      ;
; -7.766 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.006     ; 7.280      ;
; -7.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.317      ;
; -7.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.317      ;
; -7.765 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.963     ; 7.322      ;
; -7.754 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.319      ;
; -7.754 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.319      ;
; -7.754 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.950     ; 7.324      ;
; -7.754 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.013     ; 7.261      ;
; -7.747 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.973     ; 7.294      ;
; -7.747 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.973     ; 7.294      ;
; -7.747 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.299      ;
; -7.746 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.975     ; 7.291      ;
; -7.746 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.975     ; 7.291      ;
; -7.745 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.006     ; 7.259      ;
; -7.744 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.970     ; 7.294      ;
; -7.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.294      ;
; -7.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.968     ; 7.294      ;
; -7.742 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.963     ; 7.299      ;
; -7.740 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.275      ;
; -7.740 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.275      ;
; -7.740 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.980     ; 7.280      ;
; -7.738 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.303      ;
; -7.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.296      ;
; -7.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.955     ; 7.296      ;
; -7.731 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a16~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.950     ; 7.301      ;
; -7.727 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.257      ;
; -7.727 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.990     ; 7.257      ;
; -7.727 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.985     ; 7.262      ;
; -7.726 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.996     ; 7.250      ;
; -7.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.004     ; 7.239      ;
; -7.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.004     ; 7.239      ;
; -7.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.999     ; 7.244      ;
; -7.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.975     ; 7.268      ;
; -7.723 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.975     ; 7.268      ;
; -7.722 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.006     ; 7.236      ;
; -7.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.280      ;
; -7.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.961     ; 7.280      ;
; -7.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.956     ; 7.285      ;
; -7.721 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.970     ; 7.271      ;
; -7.716 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.001     ; 7.235      ;
; -7.715 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.001     ; 7.234      ;
; -7.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.205      ;
; -7.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.027     ; 7.205      ;
; -7.712 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.022     ; 7.210      ;
; -7.708 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -1.013     ; 7.215      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -4.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 5.272      ;
; -3.723 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.943      ;
; -3.624 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.844      ;
; -3.576 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.796      ;
; -3.371 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.591      ;
; -3.352 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.572      ;
; -3.283 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.503      ;
; -3.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.441      ;
; -3.023 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.243      ;
; -2.924 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 4.144      ;
; -2.798 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 4.019      ;
; -2.746 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.967      ;
; -2.672 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.892      ;
; -2.655 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.875      ;
; -2.653 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.873      ;
; -2.652 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.872      ;
; -2.628 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.848      ;
; -2.628 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.849      ;
; -2.598 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.818      ;
; -2.539 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.759      ;
; -2.536 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.757      ;
; -2.534 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.754      ;
; -2.519 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.739      ;
; -2.514 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.734      ;
; -2.514 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.734      ;
; -2.491 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.712      ;
; -2.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.684      ;
; -2.447 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.667      ;
; -2.442 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.662      ;
; -2.409 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.629      ;
; -2.385 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.605      ;
; -2.362 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.582      ;
; -2.360 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.581      ;
; -2.357 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.577      ;
; -2.349 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.569      ;
; -2.342 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.562      ;
; -2.340 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.560      ;
; -2.290 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.511      ;
; -2.284 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.505      ;
; -2.278 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.498      ;
; -2.275 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.496      ;
; -2.274 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.494      ;
; -2.244 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.465      ;
; -2.224 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.444      ;
; -2.205 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.425      ;
; -2.166 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.386      ;
; -2.166 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.386      ;
; -2.137 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.357      ;
; -2.114 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.335      ;
; -2.111 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.331      ;
; -2.103 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.323      ;
; -2.049 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.269      ;
; -2.049 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 3.270      ;
; -2.032 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 3.252      ;
; -1.735 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.955      ;
; -1.674 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.894      ;
; -1.672 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.892      ;
; -1.670 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.890      ;
; -1.667 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.887      ;
; -1.666 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.886      ;
; -1.635 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.855      ;
; -1.606 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 2.827      ;
; -1.605 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.825      ;
; -1.578 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.798      ;
; -1.541 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.761      ;
; -1.509 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.729      ;
; -1.471 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.691      ;
; -1.386 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.606      ;
; -1.339 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.559      ;
; -1.319 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.539      ;
; -1.311 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.531      ;
; -1.245 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 2.466      ;
; -1.222 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.442      ;
; -1.123 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.343      ;
; -1.090 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.310      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 2.282      ;
; -1.022 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.232      ; 2.243      ;
; -0.726 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 1.946      ;
; -0.699 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 1.919      ;
; -0.691 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.231      ; 1.911      ;
; -0.215 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.143      ;
; -0.197 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.124      ;
; -0.197 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.124      ;
; -0.196 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.123      ;
; -0.193 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.120      ;
; -0.141 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.071     ; 1.069      ;
; -0.137 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 1.064      ;
; -0.062 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 0.989      ;
; 0.151  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 0.776      ;
; 0.162  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 0.765      ;
; 0.244  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 0.683      ;
; 0.268  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.072     ; 0.659      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                            ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.416 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.341      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.413 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.338      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.408 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.408      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.405 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.405      ;
; -1.239 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.149      ;
; -1.236 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 2.146      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.228 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.153      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.220 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.220      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.122 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.094     ; 2.047      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.114 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.019     ; 2.114      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.062 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.108     ; 1.973      ;
; -1.051 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 1.961      ;
; -0.969 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.090     ; 1.898      ;
; -0.969 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.090     ; 1.898      ;
; -0.969 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.090     ; 1.898      ;
; -0.969 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.090     ; 1.898      ;
; -0.967 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.128     ; 1.858      ;
; -0.945 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.109     ; 1.855      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.902 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.058     ; 1.863      ;
; -0.884 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.063     ; 1.840      ;
; -0.881 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.063     ; 1.837      ;
; -0.696 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.063     ; 1.652      ;
; -0.669 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.041     ; 1.647      ;
; -0.666 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.041     ; 1.644      ;
; -0.590 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK      ; PS2_CLK     ; 1.000        ; -0.063     ; 1.546      ;
+--------+----------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.434 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.361      ;
; -0.122 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 1.049      ;
; 0.057  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.870      ;
; 0.174  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.133      ; 3.468      ;
; 0.244  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.072     ; 0.683      ;
; 0.326  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.133      ; 3.316      ;
; 0.326  ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 3.133      ; 3.316      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                         ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.559 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.725      ; 1.580      ;
; -1.335 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.725      ; 1.804      ;
; -1.333 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.725      ; 1.806      ;
; -0.968 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.725      ; 1.671      ;
; -0.771 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.725      ; 1.868      ;
; -0.769 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.725      ; 1.870      ;
; -0.618 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.494      ;
; -0.615 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.497      ;
; -0.615 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.497      ;
; -0.613 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.499      ;
; -0.610 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.502      ;
; -0.609 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.503      ;
; -0.607 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.505      ;
; -0.606 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.506      ;
; -0.606 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.506      ;
; -0.602 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.510      ;
; -0.599 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.513      ;
; -0.596 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.698      ; 2.516      ;
; -0.323 ; clock_divider:U5|reg1Mhz                                                                                               ; clock_divider:U5|reg1Mhz                                                                                                                        ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 3.117      ; 3.208      ;
; -0.090 ; clock_divider:U5|reg1Khz                                                                                               ; clock_divider:U5|reg1Khz                                                                                                                        ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 2.722      ; 3.046      ;
; -0.037 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.575      ;
; -0.034 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.578      ;
; -0.034 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.578      ;
; -0.033 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.579      ;
; -0.032 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.580      ;
; -0.031 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.581      ;
; -0.029 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.583      ;
; -0.029 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.583      ;
; -0.027 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.585      ;
; -0.027 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.585      ;
; -0.026 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.586      ;
; -0.013 ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 2.698      ; 2.599      ;
; 0.229  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[11]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.974      ; 3.614      ;
; 0.229  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[12]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.974      ; 3.614      ;
; 0.234  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.051      ; 3.729      ;
; 0.235  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.746      ;
; 0.235  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.067      ; 3.746      ;
; 0.235  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.751      ;
; 0.243  ; clock_divider:U5|reg1Mhz                                                                                               ; clock_divider:U5|reg1Mhz                                                                                                                        ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; -0.500       ; 3.117      ; 3.274      ;
; 0.263  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[13]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.967      ; 3.641      ;
; 0.263  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[16]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.967      ; 3.641      ;
; 0.263  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.056      ; 3.763      ;
; 0.264  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.051      ; 3.759      ;
; 0.277  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.030      ; 3.751      ;
; 0.277  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.030      ; 3.751      ;
; 0.277  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.035      ; 3.756      ;
; 0.286  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[9]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.965      ; 3.662      ;
; 0.286  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[10]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.965      ; 3.662      ;
; 0.300  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[1]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.971      ; 3.682      ;
; 0.300  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[2]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.971      ; 3.682      ;
; 0.309  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.011      ; 3.764      ;
; 0.309  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.011      ; 3.764      ;
; 0.309  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.016      ; 3.769      ;
; 0.319  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[20]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.987      ; 3.717      ;
; 0.326  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.062      ; 3.832      ;
; 0.332  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[18]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.982      ; 3.725      ;
; 0.332  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[19]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.982      ; 3.725      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[5]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.976      ; 3.722      ;
; 0.335  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[6]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.976      ; 3.722      ;
; 0.337  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.077      ; 3.858      ;
; 0.338  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.854      ;
; 0.338  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.072      ; 3.854      ;
; 0.348  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.712      ; 3.474      ;
; 0.348  ; clock_divider:U5|reg25Mhz                                                                                              ; clock_divider:U5|reg25Mhz                                                                                                                       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.725      ; 3.487      ;
; 0.350  ; clock_divider:U5|counter1Khz[0]                                                                                        ; clock_divider:U5|counter1Khz[0]                                                                                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.087      ; 0.608      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                           ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff         ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                  ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.003      ; 3.803      ;
; 0.361  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.997      ; 3.802      ;
; 0.365  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.048      ; 3.857      ;
; 0.367  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb       ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|rd_ptr_lsb                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.070      ; 0.608      ;
; 0.369  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[7]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.991      ; 3.771      ;
; 0.369  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[8]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.991      ; 3.771      ;
; 0.369  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.071      ; 3.884      ;
; 0.370  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.066      ; 3.880      ;
; 0.370  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.066      ; 3.880      ;
; 0.371  ; clock_divider:U5|reg1Khz                                                                                               ; clock_divider:U5|reg1Khz                                                                                                                        ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; -0.500       ; 2.722      ; 3.007      ;
; 0.374  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[0]            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.985      ; 3.770      ;
; 0.374  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[17]           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.985      ; 3.770      ;
; 0.376  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_datain_reg0               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.061      ; 3.881      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_address_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.056      ; 3.877      ;
; 0.377  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a2~porta_we_reg                    ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.056      ; 3.877      ;
; 0.380  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_datain_reg0              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 3.074      ; 3.898      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
; 0.381  ; clock_divider:U5|reg25Mhz                                                                                              ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4] ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 2.713      ; 3.508      ;
+--------+------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.154 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 3.428      ; 3.678      ;
; 0.215  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 3.428      ; 3.547      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.039      ; 0.608      ;
; 0.445  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.659      ;
; 0.446  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.660      ;
; 0.559  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.773      ;
; 0.571  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.785      ;
; 0.597  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.811      ;
; 0.709  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.000      ;
; 0.710  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.001      ;
; 0.777  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 0.991      ;
; 0.789  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.003      ;
; 0.807  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.019      ;
; 0.808  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.020      ;
; 0.808  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.020      ;
; 0.812  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.024      ;
; 0.864  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.155      ;
; 0.865  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.156      ;
; 0.872  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.163      ;
; 0.901  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.192      ;
; 0.917  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.129      ;
; 0.918  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.209      ;
; 0.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.133      ;
; 0.943  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.043      ; 1.157      ;
; 1.018  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.005      ; 1.194      ;
; 1.024  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.236      ;
; 1.039  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.251      ;
; 1.042  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.254      ;
; 1.043  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.255      ;
; 1.047  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.259      ;
; 1.050  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.262      ;
; 1.067  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 1.328      ;
; 1.095  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.307      ;
; 1.130  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.041      ; 1.342      ;
; 1.176  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 1.437      ;
; 1.302  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 1.563      ;
; 1.364  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.090      ; 1.625      ;
; 1.455  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.120      ; 1.746      ;
; 1.456  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.042      ; 1.669      ;
; 1.565  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.042      ; 1.778      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.593  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.097      ; 1.861      ;
; 1.667  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 1.901      ;
; 1.667  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 1.901      ;
; 1.667  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 1.901      ;
; 1.667  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.063      ; 1.901      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.683  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.139      ; 1.993      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.686  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.009      ;
; 1.691  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.042      ; 1.904      ;
; 1.753  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.042      ; 1.966      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.795  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.118      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.838  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.094      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.921  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.152      ; 2.244      ;
; 1.947  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.203      ;
; 1.947  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.085      ; 2.203      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                              ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.176 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.368      ; 3.225      ;
; 0.254 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.368      ; 3.303      ;
; 0.254 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 3.368      ; 3.303      ;
; 0.365 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.608      ;
; 0.557 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.800      ;
; 0.737 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 0.980      ;
; 0.962 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.072      ; 1.205      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.189 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.939      ; 0.829      ;
; 0.235 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.876      ;
; 0.235 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.876      ;
; 0.235 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.876      ;
; 0.236 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.877      ;
; 0.236 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.877      ;
; 0.236 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.877      ;
; 0.237 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.878      ;
; 0.238 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.940      ; 0.879      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.084      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.597      ;
; 0.347 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 0.986      ;
; 0.348 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.939      ; 0.988      ;
; 0.352 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 0.991      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.608      ;
; 0.376 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.939      ; 1.016      ;
; 0.405 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.051      ;
; 0.406 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.052      ;
; 0.406 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.052      ;
; 0.407 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.053      ;
; 0.408 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.047      ;
; 0.408 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.047      ;
; 0.409 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.048      ;
; 0.410 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.049      ;
; 0.410 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.056      ;
; 0.411 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.050      ;
; 0.411 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.057      ;
; 0.412 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.051      ;
; 0.412 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.051      ;
; 0.412 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.058      ;
; 0.413 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.938      ; 1.052      ;
; 0.413 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.945      ; 1.059      ;
; 0.508 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.939      ; 1.148      ;
; 0.550 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.791      ;
; 0.593 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.836      ;
; 0.595 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.838      ;
; 0.596 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 0.839      ;
; 0.602 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.844      ;
; 0.607 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.849      ;
; 0.611 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.852      ;
; 0.618 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.859      ;
; 0.626 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.626 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.626 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.867      ;
; 0.631 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.872      ;
; 0.637 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.878      ;
; 0.640 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.882      ;
; 0.646 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.887      ;
; 0.647 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.889      ;
; 0.659 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|DATA[2]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.901      ;
; 0.659 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.900      ;
; 0.660 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.901      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.661 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.902      ;
; 0.663 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.904      ;
; 0.709 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.070      ; 0.950      ;
; 0.710 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.083      ; 0.964      ;
; 0.719 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.069      ; 0.959      ;
; 0.721 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; -0.250     ; 0.642      ;
; 0.739 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 0.981      ;
; 0.759 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.001      ;
; 0.783 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.084      ;
; 0.784 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.130      ; 1.085      ;
; 0.792 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.034      ;
; 0.793 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.035      ;
; 0.802 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.071      ; 1.044      ;
; 0.812 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.072      ; 1.055      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.283 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.405      ; 1.389      ;
; 0.318 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.412      ; 1.431      ;
; 0.318 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.412      ; 1.431      ;
; 0.322 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.403      ; 1.426      ;
; 0.354 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.597      ;
; 0.385 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.629      ;
; 0.390 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.412      ; 1.503      ;
; 0.397 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.639      ;
; 0.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.641      ;
; 0.411 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.412      ; 1.524      ;
; 0.417 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.659      ;
; 0.418 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.660      ;
; 0.420 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.412      ; 1.533      ;
; 0.504 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.407      ; 1.612      ;
; 0.504 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.407      ; 1.612      ;
; 0.518 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.407      ; 1.626      ;
; 0.521 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.407      ; 1.629      ;
; 0.522 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.407      ; 1.630      ;
; 0.528 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.770      ;
; 0.530 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.772      ;
; 0.548 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][7]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.402      ; 1.651      ;
; 0.586 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.830      ;
; 0.587 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.831      ;
; 0.588 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.832      ;
; 0.591 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.835      ;
; 0.598 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.840      ;
; 0.598 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.840      ;
; 0.600 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.842      ;
; 0.602 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.845      ;
; 0.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.849      ;
; 0.613 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.855      ;
; 0.615 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.857      ;
; 0.623 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.865      ;
; 0.623 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[14]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[4]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.865      ;
; 0.624 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.866      ;
; 0.628 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.735      ;
; 0.634 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 0.876      ;
; 0.635 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.742      ;
; 0.636 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.880      ;
; 0.644 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.751      ;
; 0.653 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.073      ; 0.897      ;
; 0.657 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.411      ; 1.769      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.690 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 0.933      ;
; 0.707 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.427      ; 1.835      ;
; 0.711 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[15]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.427      ; 1.839      ;
; 0.717 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[5]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.428      ; 1.846      ;
; 0.725 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.428      ; 1.854      ;
; 0.728 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.835      ;
; 0.730 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.411      ; 1.842      ;
; 0.735 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[12]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.414      ; 1.850      ;
; 0.741 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.428      ; 1.870      ;
; 0.752 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.402      ; 1.855      ;
; 0.755 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.862      ;
; 0.759 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.866      ;
; 0.759 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.402      ; 1.862      ;
; 0.766 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.873      ;
; 0.777 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.425      ; 1.903      ;
; 0.780 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.425      ; 1.906      ;
; 0.782 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.889      ;
; 0.797 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.790      ; 2.288      ;
; 0.806 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.913      ;
; 0.814 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[13]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.072      ; 1.057      ;
; 0.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][13]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.088      ;
; 0.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][15]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.088      ;
; 0.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.088      ;
; 0.847 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][10]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.089      ;
; 0.847 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.954      ;
; 0.848 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][14]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.071      ; 1.090      ;
; 0.851 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.065      ; 1.087      ;
; 0.851 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.420      ; 1.972      ;
; 0.852 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.405      ; 1.958      ;
; 0.855 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[12]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.057      ; 1.083      ;
; 0.855 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.405      ; 1.961      ;
; 0.857 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[3]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.419      ; 1.977      ;
; 0.858 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.406      ; 1.965      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.354 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.597      ;
; 0.421 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.664      ;
; 0.440 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.683      ;
; 0.586 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.829      ;
; 0.623 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 0.866      ;
; 0.745 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.073      ; 0.989      ;
; 0.773 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 1.016      ;
; 0.775 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 1.018      ;
; 0.777 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 1.020      ;
; 0.777 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.072      ; 1.020      ;
; 0.832 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.073      ; 1.076      ;
; 1.003 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 1.745      ;
; 1.022 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 1.764      ;
; 1.060 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 1.802      ;
; 1.289 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.032      ;
; 1.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.078      ;
; 1.346 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.088      ;
; 1.351 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.093      ;
; 1.373 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.115      ;
; 1.378 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.120      ;
; 1.418 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.161      ;
; 1.435 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.177      ;
; 1.485 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.227      ;
; 1.495 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.237      ;
; 1.517 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.260      ;
; 1.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.297      ;
; 1.583 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.325      ;
; 1.591 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.333      ;
; 1.606 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.348      ;
; 1.623 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.365      ;
; 1.679 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.421      ;
; 1.722 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.464      ;
; 1.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.482      ;
; 1.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.482      ;
; 1.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.490      ;
; 1.748 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.491      ;
; 1.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.499      ;
; 1.772 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.514      ;
; 1.781 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.523      ;
; 1.787 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.529      ;
; 1.788 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.531      ;
; 1.795 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.537      ;
; 1.808 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.550      ;
; 1.818 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.561      ;
; 1.822 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.564      ;
; 1.866 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.609      ;
; 1.869 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.611      ;
; 1.870 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.612      ;
; 1.892 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.634      ;
; 1.894 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.636      ;
; 1.895 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.637      ;
; 1.896 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.638      ;
; 1.908 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.650      ;
; 1.935 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.678      ;
; 1.935 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.677      ;
; 1.946 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.688      ;
; 1.967 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.709      ;
; 1.981 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.723      ;
; 1.982 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.724      ;
; 1.982 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.724      ;
; 1.985 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.727      ;
; 2.010 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.752      ;
; 2.011 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.754      ;
; 2.018 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.760      ;
; 2.024 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.767      ;
; 2.050 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.792      ;
; 2.050 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.793      ;
; 2.061 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.803      ;
; 2.088 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.830      ;
; 2.093 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.836      ;
; 2.105 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.847      ;
; 2.128 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.870      ;
; 2.132 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.874      ;
; 2.141 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.883      ;
; 2.162 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.905      ;
; 2.181 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 2.924      ;
; 2.194 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.936      ;
; 2.202 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.944      ;
; 2.221 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.963      ;
; 2.223 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.965      ;
; 2.226 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 2.968      ;
; 2.271 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.013      ;
; 2.275 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.017      ;
; 2.293 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.035      ;
; 2.335 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.542      ; 3.078      ;
; 2.337 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.079      ;
; 2.391 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.133      ;
; 2.405 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.147      ;
; 2.405 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.147      ;
; 2.437 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.179      ;
; 2.444 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.541      ; 3.186      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -4.253 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -3.368     ; 1.394      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.119 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 1.169      ; 1.782      ;
; 0.587 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 1.169      ; 1.814      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.122 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 1.235      ; 1.741      ;
; 0.590 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 1.235      ; 1.709      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 4.762 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -3.133     ; 1.310      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a12                     ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120                    ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a120~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a121                    ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.192  ; 0.378        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.200  ; 0.386        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.209  ; 0.395        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.213  ; 0.399        ; 0.186          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.328  ; 0.328        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; 0.352  ; 0.352        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; 0.357  ; 0.357        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.361  ; 0.361        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.380  ; 0.598        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 0.384  ; 0.602        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 0.390  ; 0.608        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 0.394  ; 0.612        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 0.402  ; 0.620        ; 0.218          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; 0.638  ; 0.638        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[16]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[18]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[19]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[20]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[21]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[22]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[23]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[24]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[25]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[26]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[27]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[28]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[29]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[30]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[31]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.284  ; 0.502        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.285  ; 0.503        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.310  ; 0.496        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.311  ; 0.497        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.452  ; 0.452        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.458  ; 0.458        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.541  ; 0.541        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.547  ; 0.547        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.318  ; 0.536        ; 0.218          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.491  ; 0.491        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.498  ; 0.498        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.502  ; 0.502        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.509  ; 0.509        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.230  ; 0.448        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.364  ; 0.550        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.512  ; 0.512        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.284  ; 0.470        ; 0.186          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.310  ; 0.528        ; 0.218          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.566  ; 0.566        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.077 ; 4.261 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 3.679 ; 3.952 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 3.679 ; 3.952 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.162 ; 2.510 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.446 ; 3.656 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.446 ; 3.656 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.736 ; -0.969 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -2.069 ; -2.393 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -2.069 ; -2.393 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -1.177 ; -1.545 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -1.067 ; -1.319 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -1.067 ; -1.319 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 11.110 ; 10.870 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 8.770  ; 8.733  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.580  ; 9.412  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 11.110 ; 10.870 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.521 ; 10.439 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.618  ; 9.470  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.627  ; 9.535  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 8.695  ; 8.636  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 9.238  ; 9.126  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.982  ; 8.899  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 10.369 ; 10.345 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.756  ; 9.573  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 10.171 ; 10.005 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.492  ; 9.485  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.623  ; 9.501  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 10.320 ; 10.243 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 10.103 ; 10.071 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.949  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 9.719  ; 9.576  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 9.364  ; 9.181  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 9.116  ; 8.943  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.719  ; 9.576  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.903  ; 8.689  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.958  ; 8.751  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.650  ; 8.450  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 9.343  ; 9.172  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.584  ; 8.432  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.665  ; 8.466  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.525  ; 8.376  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.784  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 10.210 ; 9.990  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.718  ; 8.676  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.940  ; 9.708  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.699  ; 8.632  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 9.229  ; 9.017  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 9.212  ; 9.084  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.916  ; 8.802  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 10.210 ; 9.990  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 9.269  ; 9.066  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 8.431  ; 8.386  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.783  ; 8.611  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 9.125  ; 8.971  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 11.332 ; 11.158 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.814  ; 9.682  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 9.206  ; 8.999  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.723  ; 9.638  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.580  ; 9.376  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 8.995  ; 8.798  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.018  ; 8.837  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 11.332 ; 11.158 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 11.008 ; 10.899 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 8.508  ; 8.344  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 8.132  ; 7.983  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 8.783  ; 8.598  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                    ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 8.343  ; 8.286  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 8.418  ; 8.380  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 9.192  ; 9.030  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 10.662 ; 10.430 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 10.095 ; 10.016 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 9.228  ; 9.086  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 9.237  ; 9.148  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 8.343  ; 8.286  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 8.864  ; 8.756  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 8.617  ; 8.537  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 9.996  ; 9.975  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 9.360  ; 9.184  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 9.760  ; 9.599  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 9.108  ; 9.101  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 9.233  ; 9.115  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 9.904  ; 9.829  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 9.741  ; 9.712  ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 4.756  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 8.181  ; 8.033  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 8.985  ; 8.806  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 8.748  ; 8.578  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 9.325  ; 9.184  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 8.543  ; 8.333  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 8.596  ; 8.394  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 8.300  ; 8.103  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 8.964  ; 8.796  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 8.236  ; 8.086  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 8.313  ; 8.118  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 8.181  ; 8.033  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 4.593  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 8.088  ; 8.041  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 8.363  ; 8.319  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 9.536  ; 9.309  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 8.345  ; 8.277  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 8.853  ; 8.646  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 8.839  ; 8.712  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 8.555  ; 8.442  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 9.795  ; 9.581  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 8.894  ; 8.694  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 8.088  ; 8.041  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 8.425  ; 8.257  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 8.753  ; 8.602  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 7.802  ; 7.655  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 9.416  ; 9.286  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 8.832  ; 8.631  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 9.330  ; 9.245  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 9.192  ; 8.992  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 8.630  ; 8.437  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 8.652  ; 8.475  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 10.874 ; 10.703 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 10.563 ; 10.454 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 8.163  ; 8.002  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 7.802  ; 7.655  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 8.428  ; 8.246  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+------------------------------------+---------+---------------+
; Clock                              ; Slack   ; End Point TNS ;
+------------------------------------+---------+---------------+
; clock_divider:U5|reg1Mhz           ; -61.292 ; -4328.651     ;
; clock_divider:U5|reg25Mhz          ; -9.384  ; -434.834      ;
; CLOCK_50                           ; -4.329  ; -1919.225     ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; -1.428  ; -7.881        ;
; PS2_CLK                            ; -0.262  ; -4.696        ;
; clock_divider:U5|reg1Khz           ; 0.217   ; 0.000         ;
+------------------------------------+---------+---------------+


+-------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                           ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -0.896 ; -6.836        ;
; clock_divider:U5|reg1Khz           ; -0.092 ; -0.124        ;
; PS2_CLK                            ; -0.044 ; -0.044        ;
; clock_divider:U5|reg25Mhz          ; 0.061  ; 0.000         ;
; clock_divider:U5|reg1Mhz           ; 0.075  ; 0.000         ;
; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.182  ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                           ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -2.425 ; -2.425        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.207  ; 0.000         ;
+----------------------------------------+--------+---------------+


+----------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                           ;
+----------------------------------------+-------+---------------+
; Clock                                  ; Slack ; End Point TNS ;
+----------------------------------------+-------+---------------+
; ps2_keyboard:U3|keyboard:U1|ready_set  ; 0.072 ; 0.000         ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; 3.106 ; 0.000         ;
+----------------------------------------+-------+---------------+


+-----------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                ;
+----------------------------------------+--------+---------------+
; Clock                                  ; Slack  ; End Point TNS ;
+----------------------------------------+--------+---------------+
; CLOCK_50                               ; -3.000 ; -1116.670     ;
; PS2_CLK                                ; -3.000 ; -40.896       ;
; clock_divider:U5|reg1Mhz               ; -1.000 ; -637.000      ;
; clock_divider:U5|reg25Mhz              ; -1.000 ; -153.000      ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; -1.000 ; -10.000       ;
; clock_divider:U5|reg1Khz               ; -1.000 ; -3.000        ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; -1.000 ; -1.000        ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; -1.000 ; -1.000        ;
+----------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Mhz'                                                                                                                                              ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                 ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -61.292 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.163      ; 62.442     ;
; -61.280 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.163      ; 62.430     ;
; -61.258 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 62.182     ;
; -61.246 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 62.170     ;
; -61.210 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.163      ; 62.360     ;
; -61.195 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.163      ; 62.345     ;
; -61.176 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 62.100     ;
; -61.161 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.063     ; 62.085     ;
; -60.967 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.152      ; 62.106     ;
; -60.955 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.152      ; 62.094     ;
; -60.928 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.075     ;
; -60.927 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 62.073     ;
; -60.916 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.063     ;
; -60.915 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 62.061     ;
; -60.910 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 62.056     ;
; -60.909 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.056     ;
; -60.898 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 62.044     ;
; -60.897 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.044     ;
; -60.889 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 62.027     ;
; -60.885 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.152      ; 62.024     ;
; -60.877 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 62.015     ;
; -60.872 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.019     ;
; -60.870 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.152      ; 62.009     ;
; -60.864 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 62.001     ;
; -60.860 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 62.007     ;
; -60.852 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 61.989     ;
; -60.846 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.993     ;
; -60.845 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.991     ;
; -60.831 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.978     ;
; -60.830 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.976     ;
; -60.828 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.974     ;
; -60.827 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.974     ;
; -60.818 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.035     ; 61.770     ;
; -60.816 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.963     ;
; -60.815 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.943     ;
; -60.813 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.959     ;
; -60.812 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.959     ;
; -60.807 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.945     ;
; -60.804 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.951     ;
; -60.803 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.931     ;
; -60.792 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.930     ;
; -60.790 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.937     ;
; -60.784 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[27] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.261     ; 61.510     ;
; -60.782 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 61.919     ;
; -60.775 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.922     ;
; -60.767 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.150      ; 61.904     ;
; -60.740 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.871     ;
; -60.734 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.881     ;
; -60.733 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.861     ;
; -60.729 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.140      ; 61.856     ;
; -60.728 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.859     ;
; -60.719 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.866     ;
; -60.718 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.846     ;
; -60.717 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.140      ; 61.844     ;
; -60.716 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.854     ;
; -60.704 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.851     ;
; -60.704 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.842     ;
; -60.695 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.035     ; 61.647     ;
; -60.694 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.035     ; 61.646     ;
; -60.692 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.839     ;
; -60.675 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.807     ;
; -60.674 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.148      ; 61.809     ;
; -60.673 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.805     ;
; -60.671 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.169      ; 61.827     ;
; -60.670 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.169      ; 61.826     ;
; -60.663 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.795     ;
; -60.662 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.148      ; 61.797     ;
; -60.661 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.154      ; 61.802     ;
; -60.661 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[24] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.261     ; 61.387     ;
; -60.661 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.793     ;
; -60.660 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.796     ;
; -60.660 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.796     ;
; -60.660 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[23] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.261     ; 61.386     ;
; -60.659 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.795     ;
; -60.658 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.789     ;
; -60.650 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[22] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.035     ; 61.602     ;
; -60.649 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.154      ; 61.790     ;
; -60.648 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.784     ;
; -60.648 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.784     ;
; -60.647 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.140      ; 61.774     ;
; -60.647 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.149      ; 61.783     ;
; -60.643 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.774     ;
; -60.640 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.768     ;
; -60.637 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[25] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 61.567     ;
; -60.636 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[26] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.057     ; 61.566     ;
; -60.634 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.772     ;
; -60.632 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.140      ; 61.759     ;
; -60.628 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.141      ; 61.756     ;
; -60.624 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.770     ;
; -60.622 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.769     ;
; -60.619 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.151      ; 61.757     ;
; -60.616 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[22] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; -0.261     ; 61.342     ;
; -60.612 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.159      ; 61.758     ;
; -60.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.738     ;
; -60.607 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[31] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.754     ;
; -60.595 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[30] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.144      ; 61.726     ;
; -60.593 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.725     ;
; -60.592 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.148      ; 61.727     ;
; -60.591 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[29] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.145      ; 61.723     ;
; -60.588 ; cpu_v32_5:U1|control_unit_v:control_v_dut|m4[28] ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 1.000        ; 0.160      ; 61.735     ;
+---------+--------------------------------------------------+-----------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg25Mhz'                                                                                                                                                  ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                            ; Launch Clock             ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+
; -9.384 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 10.197     ;
; -9.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.137     ;
; -9.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.137     ;
; -9.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.137     ;
; -9.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.137     ;
; -9.326 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.137     ;
; -9.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 10.131     ;
; -9.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.127     ;
; -9.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.127     ;
; -9.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.127     ;
; -9.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.127     ;
; -9.316 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.127     ;
; -9.299 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 10.112     ;
; -9.274 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.171     ; 10.090     ;
; -9.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.052     ;
; -9.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.052     ;
; -9.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.052     ;
; -9.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.052     ;
; -9.241 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.052     ;
; -9.233 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 10.046     ;
; -9.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.042     ;
; -9.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.042     ;
; -9.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.042     ;
; -9.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.042     ;
; -9.231 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 10.042     ;
; -9.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.030     ;
; -9.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.030     ;
; -9.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.030     ;
; -9.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.030     ;
; -9.216 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.030     ;
; -9.208 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.171     ; 10.024     ;
; -9.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.020     ;
; -9.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.020     ;
; -9.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.020     ;
; -9.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.020     ;
; -9.206 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.173     ; 10.020     ;
; -9.171 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 9.984      ;
; -9.159 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.983      ;
; -9.159 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.983      ;
; -9.159 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.983      ;
; -9.159 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.983      ;
; -9.142 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.011      ; 10.140     ;
; -9.142 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.011      ; 10.140     ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.115 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.936      ;
; -9.113 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.924      ;
; -9.113 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.924      ;
; -9.113 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.924      ;
; -9.113 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.924      ;
; -9.113 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.924      ;
; -9.111 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.935      ;
; -9.111 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.935      ;
; -9.111 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.935      ;
; -9.105 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.174     ; 9.918      ;
; -9.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.914      ;
; -9.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.914      ;
; -9.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.914      ;
; -9.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.914      ;
; -9.103 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[9]   ; vga:U4|TEXT_DRAWER:U3|YP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.176     ; 9.914      ;
; -9.074 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.898      ;
; -9.074 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.898      ;
; -9.074 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.898      ;
; -9.074 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.898      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[4]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[6]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.068 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[7]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.164     ; 9.891      ;
; -9.057 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.011      ; 10.055     ;
; -9.057 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.011      ; 10.055     ;
; -9.053 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_char[12] ; vga:U4|TEXT_DRAWER:U3|XP[3]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.034      ; 10.074     ;
; -9.049 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.160     ; 9.876      ;
; -9.049 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.160     ; 9.876      ;
; -9.049 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[5]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.160     ; 9.876      ;
; -9.049 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|XP[8]        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.160     ; 9.876      ;
; -9.032 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVSIZE     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.014      ; 10.033     ;
; -9.032 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; 0.014      ; 10.033     ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.030 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.166     ; 9.851      ;
; -9.026 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.850      ;
; -9.026 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.850      ;
; -9.026 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[10]  ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.850      ;
; -9.005 ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_vga_pos[8]   ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1] ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg25Mhz ; 1.000        ; -0.163     ; 9.829      ;
+--------+------------------------------------------------------------+------------------------------------+--------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                             ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -4.329 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.729     ; 4.099      ;
; -4.325 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.096      ;
; -4.303 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 4.009      ;
; -4.291 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 3.997      ;
; -4.287 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.801     ; 3.985      ;
; -4.287 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.801     ; 3.985      ;
; -4.287 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.798     ; 3.988      ;
; -4.286 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.780     ; 4.005      ;
; -4.283 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.774     ; 4.008      ;
; -4.283 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.982      ;
; -4.283 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.982      ;
; -4.283 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.797     ; 3.985      ;
; -4.275 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.794     ; 3.980      ;
; -4.274 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.780     ; 3.993      ;
; -4.271 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.787     ; 3.983      ;
; -4.271 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.774     ; 3.996      ;
; -4.270 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.774     ; 3.995      ;
; -4.269 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.755     ; 4.013      ;
; -4.269 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 3.975      ;
; -4.263 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.787     ; 3.975      ;
; -4.262 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 3.980      ;
; -4.259 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 3.989      ;
; -4.259 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.787     ; 3.971      ;
; -4.258 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 3.976      ;
; -4.258 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.774     ; 3.983      ;
; -4.258 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a5~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.780     ; 3.977      ;
; -4.257 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.755     ; 4.001      ;
; -4.257 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 3.963      ;
; -4.255 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 3.985      ;
; -4.255 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.775     ; 3.979      ;
; -4.255 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.768     ; 3.986      ;
; -4.253 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.751     ; 4.001      ;
; -4.252 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.768     ; 3.983      ;
; -4.251 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.787     ; 3.963      ;
; -4.250 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.764     ; 3.985      ;
; -4.249 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.751     ; 3.997      ;
; -4.249 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.020      ;
; -4.248 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.748     ; 3.999      ;
; -4.247 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 4.018      ;
; -4.243 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.788     ; 3.954      ;
; -4.243 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 3.973      ;
; -4.242 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.775     ; 3.966      ;
; -4.242 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a15~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.775     ; 3.966      ;
; -4.241 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.780     ; 3.960      ;
; -4.241 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.756     ; 3.984      ;
; -4.241 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.794     ; 3.946      ;
; -4.241 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.751     ; 3.989      ;
; -4.240 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.768     ; 3.971      ;
; -4.239 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 4.008      ;
; -4.238 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.764     ; 3.973      ;
; -4.238 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.774     ; 3.963      ;
; -4.237 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.751     ; 3.985      ;
; -4.236 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.748     ; 3.987      ;
; -4.235 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.761     ; 3.973      ;
; -4.235 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.761     ; 3.973      ;
; -4.235 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.758     ; 3.976      ;
; -4.235 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.788     ; 3.946      ;
; -4.232 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.931      ;
; -4.232 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.776     ; 3.955      ;
; -4.231 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.760     ; 3.970      ;
; -4.231 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.760     ; 3.970      ;
; -4.231 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_datain_reg0   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.757     ; 3.973      ;
; -4.229 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.780     ; 3.948      ;
; -4.228 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a8~porta_we_reg        ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.775     ; 3.952      ;
; -4.227 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.770     ; 3.956      ;
; -4.227 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.730     ; 3.996      ;
; -4.226 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.794     ; 3.931      ;
; -4.226 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.925      ;
; -4.225 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 3.931      ;
; -4.225 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.752     ; 3.972      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.762     ; 3.961      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.765     ; 3.958      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.765     ; 3.958      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.762     ; 3.961      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.797     ; 3.926      ;
; -4.224 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a30~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 3.954      ;
; -4.223 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.746     ; 3.976      ;
; -4.223 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 3.994      ;
; -4.222 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a9~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.760     ; 3.961      ;
; -4.222 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a29~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.793     ; 3.928      ;
; -4.221 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.751     ; 3.969      ;
; -4.221 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.752     ; 3.968      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.737     ; 3.982      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.749     ; 3.970      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.919      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.764     ; 3.955      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.764     ; 3.955      ;
; -4.220 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a10~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.761     ; 3.958      ;
; -4.217 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a11~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.769     ; 3.947      ;
; -4.215 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.733     ; 3.981      ;
; -4.215 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a7~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.775     ; 3.939      ;
; -4.214 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.800     ; 3.913      ;
; -4.213 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a28~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.781     ; 3.931      ;
; -4.212 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a4~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.762     ; 3.949      ;
; -4.212 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_datain_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.797     ; 3.914      ;
; -4.211 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a31~porta_we_reg       ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.788     ; 3.922      ;
; -4.211 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.731     ; 3.979      ;
; -4.211 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a17~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.746     ; 3.964      ;
; -4.211 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8] ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.728     ; 3.982      ;
; -4.210 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[1] ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a26~porta_address_reg0 ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.500        ; -0.734     ; 3.975      ;
+--------+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.428 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.809      ;
; -1.250 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.631      ;
; -1.249 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.630      ;
; -1.198 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.579      ;
; -1.070 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.451      ;
; -1.069 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.450      ;
; -1.021 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.402      ;
; -1.001 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.382      ;
; -0.890 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.271      ;
; -0.843 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.224      ;
; -0.839 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.220      ;
; -0.755 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 2.137      ;
; -0.740 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.121      ;
; -0.729 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.110      ;
; -0.729 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 2.111      ;
; -0.714 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.095      ;
; -0.701 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.082      ;
; -0.691 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.072      ;
; -0.681 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.062      ;
; -0.681 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 2.063      ;
; -0.681 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.062      ;
; -0.678 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.059      ;
; -0.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 2.023      ;
; -0.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.022      ;
; -0.641 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.022      ;
; -0.638 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.019      ;
; -0.636 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 2.017      ;
; -0.592 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.973      ;
; -0.584 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.965      ;
; -0.581 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.962      ;
; -0.581 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.962      ;
; -0.574 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.955      ;
; -0.571 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.952      ;
; -0.569 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.950      ;
; -0.559 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 1.941      ;
; -0.557 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 1.939      ;
; -0.539 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.920      ;
; -0.537 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.918      ;
; -0.537 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.918      ;
; -0.535 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.916      ;
; -0.523 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.904      ;
; -0.514 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.895      ;
; -0.491 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.872      ;
; -0.475 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.856      ;
; -0.472 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.853      ;
; -0.472 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.853      ;
; -0.463 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.844      ;
; -0.445 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.826      ;
; -0.441 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.822      ;
; -0.427 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.808      ;
; -0.424 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.805      ;
; -0.423 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 1.805      ;
; -0.414 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.795      ;
; -0.396 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.777      ;
; -0.213 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.594      ;
; -0.211 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.592      ;
; -0.209 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.590      ;
; -0.196 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.577      ;
; -0.182 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.563      ;
; -0.172 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.553      ;
; -0.163 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.544      ;
; -0.151 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.532      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.530      ;
; -0.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.405      ; 1.476      ;
; -0.094 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.475      ;
; -0.077 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.458      ;
; -0.053 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.434      ;
; -0.052 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.433      ;
; -0.025 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.406      ;
; -0.010 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.391      ;
; 0.000  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.381      ;
; 0.015  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.366      ;
; 0.036  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.345      ;
; 0.092  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.289      ;
; 0.120  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.261      ;
; 0.123  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.258      ;
; 0.147  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.234      ;
; 0.289  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.092      ;
; 0.306  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.075      ;
; 0.309  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; 0.404      ; 1.072      ;
; 0.310  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.636      ;
; 0.360  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.586      ;
; 0.360  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.586      ;
; 0.362  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.584      ;
; 0.364  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.582      ;
; 0.371  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.040     ; 0.576      ;
; 0.377  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.569      ;
; 0.418  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.528      ;
; 0.539  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.407      ;
; 0.541  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.405      ;
; 0.587  ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.359      ;
; 0.596  ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 1.000        ; -0.041     ; 0.350      ;
+--------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PS2_CLK'                                                                                                                                                     ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.262 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.254      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.259 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.251      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.256 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.213      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.253 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.210      ;
; -0.174 ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.064     ; 1.117      ;
; -0.171 ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.064     ; 1.114      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.149 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.141      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.133 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.090      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.093 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.015     ; 1.085      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.065     ; 1.025      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.083 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.050     ; 1.040      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.079 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.047     ; 1.039      ;
; -0.051 ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.064     ; 0.994      ;
; -0.029 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.040     ; 0.996      ;
; -0.029 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.040     ; 0.996      ;
; -0.029 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.040     ; 0.996      ;
; -0.029 ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.040     ; 0.996      ;
; -0.001 ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.064     ; 0.944      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.012  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.970      ;
; 0.019  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.500        ; 1.641      ; 2.214      ;
; 0.028  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.045     ; 0.934      ;
; 0.031  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.045     ; 0.931      ;
; 0.111  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.871      ;
; 0.113  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.025     ; 0.869      ;
; 0.141  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 1.000        ; -0.045     ; 0.821      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_divider:U5|reg1Khz'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; 0.217 ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.727      ;
; 0.386 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.558      ;
; 0.459 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.019      ; 2.057      ;
; 0.486 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.458      ;
; 0.545 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.019      ; 1.971      ;
; 0.545 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; 0.500        ; 2.019      ; 1.971      ;
; 0.585 ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 1.000        ; -0.043     ; 0.359      ;
+-------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                                                                        ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -0.896 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.522      ; 0.845      ;
; -0.777 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.522      ; 0.964      ;
; -0.776 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.522      ; 0.965      ;
; -0.410 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[0]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.522      ; 0.831      ;
; -0.340 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.374      ;
; -0.339 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.375      ;
; -0.338 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.376      ;
; -0.335 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.379      ;
; -0.335 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.379      ;
; -0.332 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.382      ;
; -0.331 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.383      ;
; -0.330 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.384      ;
; -0.329 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.385      ;
; -0.328 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.386      ;
; -0.328 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.386      ;
; -0.327 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.495      ; 1.387      ;
; -0.312 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[1]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.522      ; 0.929      ;
; -0.310 ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|address_reg_a[2]                                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.522      ; 0.931      ;
; -0.198 ; clock_divider:U5|reg1Khz                                                                                                                  ; clock_divider:U5|reg1Khz                                                                                                                                       ; clock_divider:U5|reg1Khz  ; CLOCK_50    ; 0.000        ; 1.520      ; 1.541      ;
; -0.197 ; clock_divider:U5|reg1Mhz                                                                                                                  ; clock_divider:U5|reg1Mhz                                                                                                                                       ; clock_divider:U5|reg1Mhz  ; CLOCK_50    ; 0.000        ; 1.723      ; 1.745      ;
; 0.084  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.298      ;
; 0.087  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[11]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.301      ;
; 0.088  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.302      ;
; 0.089  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.303      ;
; 0.089  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.303      ;
; 0.091  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[9]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.305      ;
; 0.092  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.306      ;
; 0.093  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[10]                                         ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.307      ;
; 0.094  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.308      ;
; 0.095  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.309      ;
; 0.095  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.309      ;
; 0.098  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; -0.500       ; 1.495      ; 1.312      ;
; 0.104  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|empty_dff                                                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.832      ;
; 0.118  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|usedw_is_2_dff                                           ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.846      ;
; 0.133  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.728      ; 2.100      ;
; 0.134  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.099      ;
; 0.134  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a2~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.726      ; 2.099      ;
; 0.140  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.711      ; 2.090      ;
; 0.140  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.711      ; 2.090      ;
; 0.140  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a4~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.713      ; 2.092      ;
; 0.148  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.122      ;
; 0.148  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.735      ; 2.122      ;
; 0.148  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a6~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.737      ; 2.124      ;
; 0.151  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a18~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.720      ; 2.110      ;
; 0.152  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.732      ; 2.123      ;
; 0.152  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.732      ; 2.123      ;
; 0.152  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a12~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.734      ; 2.125      ;
; 0.154  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a3~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.710      ; 2.103      ;
; 0.156  ; clock_divider:U5|reg25Mhz                                                                                                                 ; clock_divider:U5|reg25Mhz                                                                                                                                      ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.523      ; 1.898      ;
; 0.161  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.729      ; 2.129      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[8]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[0]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[1]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[2]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[3]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[4]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[5]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[6]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[7]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[9]                ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[10]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.162  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_qp7:usedw_counter|counter_reg_bit[11]               ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.509      ; 1.890      ;
; 0.164  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a25~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.725      ; 2.128      ;
; 0.165  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a21~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.725      ; 2.129      ;
; 0.165  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.675      ; 2.079      ;
; 0.166  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.673      ; 2.078      ;
; 0.166  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.711      ; 2.116      ;
; 0.166  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.673      ; 2.078      ;
; 0.166  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.711      ; 2.116      ;
; 0.166  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a5~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.713      ; 2.118      ;
; 0.167  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a22~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.706      ; 2.112      ;
; 0.167  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.694      ; 2.100      ;
; 0.168  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.692      ; 2.099      ;
; 0.168  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a0~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.692      ; 2.099      ;
; 0.169  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[2]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.221      ; 0.494      ;
; 0.171  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.148      ;
; 0.171  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_we_reg                                  ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.738      ; 2.148      ;
; 0.171  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a23~porta_datain_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.740      ; 2.150      ;
; 0.172  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[11] ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.221      ; 0.497      ;
; 0.172  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_we_reg                                   ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.729      ; 2.140      ;
; 0.172  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a1~porta_datain_reg0                              ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.731      ; 2.142      ;
; 0.174  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[3]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.221      ; 0.499      ;
; 0.174  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[11]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.663      ; 2.062      ;
; 0.174  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|q_b[12]                          ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.663      ; 2.062      ;
; 0.175  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[0]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.221      ; 0.500      ;
; 0.178  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a19~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.713      ; 2.130      ;
; 0.179  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|cntr_epb:wr_ptr|counter_reg_bit[1]  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|altsyncram_58e1:FIFOram|ram_block1a14~porta_address_reg0 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.221      ; 0.504      ;
; 0.180  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq0:inst3|altsyncram:altsyncram_component|altsyncram_8rc1:auto_generated|ram_block1a24~porta_address_reg0                            ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.659      ; 2.078      ;
; 0.180  ; clock_divider:U5|reg25Mhz                                                                                                                 ; vga:U4|VGA_MOD:U4|lpm_ram_dq1:inst2|altsyncram:altsyncram_component|altsyncram_4rc1:auto_generated|ram_block1a7~porta_address_reg0                             ; clock_divider:U5|reg25Mhz ; CLOCK_50    ; 0.000        ; 1.686      ; 2.105      ;
; 0.182  ; clock_divider:U5|counter1Khz[0]                                                                                                           ; clock_divider:U5|counter1Khz[0]                                                                                                                                ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.048      ; 0.314      ;
; 0.183  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                            ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|full_dff                                                 ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[0]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[1]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[2]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[3]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[4]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[5]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[6]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[7]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
; 0.184  ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                     ; vga:U4|VGA_MOD:U4|fifo0:inst7|scfifo:scfifo_component|scfifo_it21:auto_generated|a_dpfifo_p331:dpfifo|low_addressa[8]                                          ; CLOCK_50                  ; CLOCK_50    ; 0.000        ; 0.039      ; 0.307      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Khz'                                                                                                                                               ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                           ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+
; -0.092 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.161      ; 1.663      ;
; -0.016 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.161      ; 1.739      ;
; -0.016 ; ps2_keyboard:U3|dec_keyboard:U2|f     ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz ; -0.500       ; 2.161      ; 1.739      ;
; 0.187  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|state ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.314      ;
; 0.270  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f3    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.397      ;
; 0.351  ; ps2_keyboard:U3|dec_keyboard:U2|state ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.478      ;
; 0.473  ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; ps2_keyboard:U3|dec_keyboard:U2|f2    ; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz ; 0.000        ; 0.043      ; 0.600      ;
+--------+---------------------------------------+---------------------------------------+----------------------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PS2_CLK'                                                                                                                                                      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                  ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -0.044 ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; 0.000        ; 1.716      ; 1.881      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.022      ; 0.314      ;
; 0.216  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.326      ;
; 0.273  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.382      ;
; 0.278  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.387      ;
; 0.290  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.399      ;
; 0.324  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6] ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.477      ;
; 0.324  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7] ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.477      ;
; 0.365  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.474      ;
; 0.389  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.498      ;
; 0.395  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.504      ;
; 0.404  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5] ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.557      ;
; 0.405  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4] ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.558      ;
; 0.406  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3] ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.559      ;
; 0.423  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1] ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.576      ;
; 0.427  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.580      ;
; 0.428  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.537      ;
; 0.428  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.537      ;
; 0.432  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.541      ;
; 0.452  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2] ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.561      ;
; 0.481  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.590      ;
; 0.485  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.594      ;
; 0.505  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.614      ;
; 0.511  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.620      ;
; 0.512  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.011      ; 0.607      ;
; 0.536  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.645      ;
; 0.538  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.647      ;
; 0.543  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.652      ;
; 0.543  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.652      ;
; 0.547  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.656      ;
; 0.562  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.025      ; 0.671      ;
; 0.603  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 0.727      ;
; 0.654  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 0.778      ;
; 0.692  ; ps2_keyboard:U3|keyboard:U1|ready_set  ; ps2_keyboard:U3|keyboard:U1|ready_set    ; ps2_keyboard:U3|keyboard:U1|ready_set ; PS2_CLK     ; -0.500       ; 1.716      ; 2.117      ;
; 0.718  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 0.842      ;
; 0.730  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0] ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.069      ; 0.883      ;
; 0.755  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.040      ; 0.879      ;
; 0.777  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.021      ; 0.882      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.800  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.060      ; 0.944      ;
; 0.829  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.958      ;
; 0.829  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.958      ;
; 0.829  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.958      ;
; 0.829  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 0.958      ;
; 0.830  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.021      ; 0.935      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.832  ; ps2_keyboard:U3|keyboard:U1|READ_CHAR  ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.086      ; 1.002      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.876  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.044      ;
; 0.892  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.021      ; 0.997      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[0]   ; ps2_keyboard:U3|keyboard:U1|ready_set    ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.021      ; 1.034      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.929  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.097      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.971  ; ps2_keyboard:U3|keyboard:U1|INCNT[2]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.100      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 0.991  ; ps2_keyboard:U3|keyboard:U1|INCNT[3]   ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.084      ; 1.159      ;
; 1.019  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.148      ;
; 1.019  ; ps2_keyboard:U3|keyboard:U1|INCNT[1]   ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ; PS2_CLK                               ; PS2_CLK     ; 0.000        ; 0.045      ; 1.148      ;
+--------+----------------------------------------+------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg25Mhz'                                                                                                                                                                                   ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                                                             ; Launch Clock              ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+
; 0.061 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.417      ;
; 0.091 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.448      ;
; 0.092 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.449      ;
; 0.092 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.449      ;
; 0.092 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.449      ;
; 0.092 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.449      ;
; 0.092 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.449      ;
; 0.093 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.450      ;
; 0.094 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.743      ; 0.451      ;
; 0.125 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.481      ;
; 0.129 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.485      ;
; 0.129 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|R[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst2|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.485      ;
; 0.142 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[9] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[9] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.498      ;
; 0.162 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.521      ;
; 0.163 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.519      ;
; 0.163 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.519      ;
; 0.163 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[7] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.522      ;
; 0.164 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.520      ;
; 0.164 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.523      ;
; 0.164 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.523      ;
; 0.165 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.521      ;
; 0.165 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[5] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.521      ;
; 0.166 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[0] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.522      ;
; 0.167 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.523      ;
; 0.167 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|B[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst4|lpm_ff:lpm_ff_component|dffs[1] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.523      ;
; 0.167 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[6] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.526      ;
; 0.168 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[4] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.527      ;
; 0.170 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[3] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.529      ;
; 0.170 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[0] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[2] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.745      ; 0.529      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.307      ;
; 0.178 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]                                                   ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE          ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[9]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[5]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[8]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Vcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.186 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; vga:U4|TEXT_DRAWER:U3|STATE[0]            ; vga:U4|TEXT_DRAWER:U3|STATE[0]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.314      ;
; 0.203 ; vga:U4|VGA_MOD:U4|COLOR_BRIDGE:inst1|G[8] ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff2:inst3|lpm_ff:lpm_ff_component|dffs[8] ; CLOCK_50                  ; clock_divider:U5|reg25Mhz ; -0.500       ; 0.742      ; 0.559      ;
; 0.260 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|VSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst1|lpm_ff:lpm_ff_component|dffs[0] ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.387      ;
; 0.278 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.046      ; 0.408      ;
; 0.282 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.046      ; 0.412      ;
; 0.288 ; vga:U4|TEXT_DRAWER:U3|STATE[2]            ; vga:U4|TEXT_DRAWER:U3|STATE[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.046      ; 0.418      ;
; 0.294 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.421      ;
; 0.298 ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.426      ;
; 0.302 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.431      ;
; 0.304 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[3]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.430      ;
; 0.309 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[6]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.435      ;
; 0.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[7]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.440      ;
; 0.314 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[1]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.440      ;
; 0.315 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.441      ;
; 0.316 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.445      ;
; 0.319 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[0]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.445      ;
; 0.326 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[2]                                             ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.452      ;
; 0.326 ; vga:U4|TEXT_DRAWER:U3|STATE[1]            ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.454      ;
; 0.328 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC     ; vga:U4|VGA_MOD:U4|VIDEO_FILTER:inst8|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.455      ;
; 0.331 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]         ; vga:U4|TEXT_DRAWER:U3|DATA[18]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.459      ;
; 0.331 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]         ; vga:U4|TEXT_DRAWER:U3|DATA[17]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.459      ;
; 0.331 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]          ; vga:U4|TEXT_DRAWER:U3|DATA[2]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.459      ;
; 0.331 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]          ; vga:U4|TEXT_DRAWER:U3|DATA[4]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.458      ;
; 0.332 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]         ; vga:U4|TEXT_DRAWER:U3|DATA[19]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.460      ;
; 0.333 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]         ; vga:U4|TEXT_DRAWER:U3|DATA[20]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.461      ;
; 0.333 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]          ; vga:U4|TEXT_DRAWER:U3|DATA[5]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.043      ; 0.460      ;
; 0.334 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.052      ; 0.470      ;
; 0.344 ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|Hcnt[4]   ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC                                               ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.042      ; 0.470      ;
; 0.358 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]                                                     ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.487      ;
; 0.362 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]           ; vga:U4|TEXT_DRAWER:U3|STATE[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.045      ; 0.491      ;
; 0.365 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]         ; vga:U4|TEXT_DRAWER:U3|DATA[16]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.082      ; 0.531      ;
; 0.367 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]         ; vga:U4|TEXT_DRAWER:U3|DATA[14]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.082      ; 0.533      ;
; 0.378 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]          ; vga:U4|TEXT_DRAWER:U3|DATA[6]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; -0.146     ; 0.316      ;
; 0.383 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.511      ;
; 0.384 ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]            ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]                                                      ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.512      ;
; 0.389 ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]           ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]                                                    ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.046      ; 0.519      ;
; 0.391 ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]          ; vga:U4|TEXT_DRAWER:U3|DATA[1]                                                       ; clock_divider:U5|reg25Mhz ; clock_divider:U5|reg25Mhz ; 0.000        ; 0.044      ; 0.519      ;
+-------+-------------------------------------------+-------------------------------------------------------------------------------------+---------------------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_divider:U5|reg1Mhz'                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                          ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.075 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.012      ; 0.701      ;
; 0.099 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.728      ;
; 0.099 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.728      ;
; 0.112 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.009      ; 0.735      ;
; 0.125 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.754      ;
; 0.144 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[2]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.773      ;
; 0.148 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.777      ;
; 0.176 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.803      ;
; 0.176 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.803      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                                          ; cpu_v32_5:U1|control_unit_v:control_v_dut|wire_RW                ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|processing_instruction ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|useCarry               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[33]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                                                 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.805      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                                                ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]                      ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|useDec                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu                                       ; cpu_v32_5:U1|control_unit_v:control_v_dut|enable_alu             ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.806      ;
; 0.180 ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag                                        ; cpu_v32_5:U1|control_unit_v:control_v_dut|videoflag              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[7]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[3]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.314      ;
; 0.188 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[1]                             ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]                       ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.816      ;
; 0.190 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.317      ;
; 0.196 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[1]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.325      ;
; 0.197 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[10]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[10]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.326      ;
; 0.223 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][7]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.008      ; 0.845      ;
; 0.231 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.858      ;
; 0.236 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[2]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.863      ;
; 0.255 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[2]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[2]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.384      ;
; 0.258 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[11]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[11]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.387      ;
; 0.266 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[8]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.893      ;
; 0.270 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.899      ;
; 0.292 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.419      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.420      ;
; 0.293 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.420      ;
; 0.296 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[5]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.423      ;
; 0.296 ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[14]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|opcode[4]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.424      ;
; 0.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[3]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.424      ;
; 0.297 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[12]                                           ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[12]    ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.426      ;
; 0.298 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[6]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.425      ;
; 0.299 ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[9]                                            ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_ADDRESS[9]     ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.428      ;
; 0.299 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.926      ;
; 0.300 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.427      ;
; 0.303 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[13]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.942      ;
; 0.304 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[4]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.431      ;
; 0.304 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.931      ;
; 0.304 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[0][1]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.241      ; 1.159      ;
; 0.308 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[7]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.435      ;
; 0.312 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[2]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.439      ;
; 0.314 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[1]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.441      ;
; 0.314 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[5]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.953      ;
; 0.315 ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]                                         ; cpu_v32_5:U1|control_unit_v:control_v_dut|stage[0]               ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.442      ;
; 0.316 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[15]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.955      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[0]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[15]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[13]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[14]                 ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[3]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[6]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[4]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[5]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[7]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[8]                  ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.447      ;
; 0.318 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[12]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.016      ; 0.948      ;
; 0.320 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.447      ;
; 0.320 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[15]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.959      ;
; 0.320 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[0]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.947      ;
; 0.323 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[5]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.962      ;
; 0.327 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[0]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.015      ; 0.956      ;
; 0.330 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                                                  ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]                        ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.043      ; 0.457      ;
; 0.335 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[6]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.974      ;
; 0.336 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.009      ; 0.959      ;
; 0.336 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[7]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.012      ; 0.962      ;
; 0.338 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[6]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.025      ; 0.977      ;
; 0.339 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.966      ;
; 0.342 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[9]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.969      ;
; 0.346 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|IR[3]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.021      ; 0.981      ;
; 0.348 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[9]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.975      ;
; 0.351 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[8]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 0.978      ;
; 0.352 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[7][0]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.009      ; 0.975      ;
; 0.358 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[4]                 ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.012      ; 0.984      ;
; 0.360 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[4]   ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.012      ; 0.986      ;
; 0.384 ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]                                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|bus_RAM_DATA_OUT[13]   ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.045      ; 0.513      ;
; 0.387 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|PC[1]                  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.022      ; 1.023      ;
; 0.405 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0] ; cpu_v32_5:U1|control_unit_v:control_v_dut|END[12]                ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.013      ; 1.032      ;
; 0.411 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1] ; cpu_v32_5:U1|control_unit_v:control_v_dut|FR_out_at_control[11]  ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.012      ; 1.037      ;
; 0.413 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][15]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.541      ;
; 0.413 ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2] ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[6][7]               ; CLOCK_50                 ; clock_divider:U5|reg1Mhz ; -0.500       ; 1.237      ; 1.264      ;
; 0.414 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][10]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.542      ;
; 0.414 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][13]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.542      ;
; 0.415 ; cpu_v32_5:U1|control_unit_v:control_v_dut|definingVariables                                ; cpu_v32_5:U1|control_unit_v:control_v_dut|Rn[3][14]              ; clock_divider:U5|reg1Mhz ; clock_divider:U5|reg1Mhz ; 0.000        ; 0.044      ; 0.543      ;
+-------+--------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------+--------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                                                                                                    ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                      ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.307      ;
; 0.203 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 0.897      ;
; 0.210 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 0.904      ;
; 0.213 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.338      ;
; 0.215 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 0.909      ;
; 0.216 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.341      ;
; 0.291 ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]    ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.416      ;
; 0.311 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.006      ;
; 0.313 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.438      ;
; 0.365 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.043      ; 0.492      ;
; 0.371 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.065      ;
; 0.372 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.066      ;
; 0.389 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.085      ;
; 0.397 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.093      ;
; 0.399 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.093      ;
; 0.401 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.526      ;
; 0.404 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.529      ;
; 0.405 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.530      ;
; 0.406 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.041      ; 0.531      ;
; 0.409 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.103      ;
; 0.412 ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]    ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.042      ; 0.538      ;
; 0.443 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.137      ;
; 0.455 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.149      ;
; 0.461 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.156      ;
; 0.462 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.156      ;
; 0.471 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.165      ;
; 0.500 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.194      ;
; 0.504 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.198      ;
; 0.528 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.222      ;
; 0.548 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.242      ;
; 0.551 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.247      ;
; 0.555 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.249      ;
; 0.574 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.268      ;
; 0.588 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.282      ;
; 0.590 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.284      ;
; 0.592 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.286      ;
; 0.593 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.287      ;
; 0.601 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.295      ;
; 0.605 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.299      ;
; 0.609 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.305      ;
; 0.612 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.306      ;
; 0.613 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.307      ;
; 0.624 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.318      ;
; 0.632 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.328      ;
; 0.656 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.352      ;
; 0.660 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.354      ;
; 0.661 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.355      ;
; 0.672 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.366      ;
; 0.674 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.369      ;
; 0.679 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.374      ;
; 0.679 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.373      ;
; 0.684 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.378      ;
; 0.684 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.378      ;
; 0.696 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.390      ;
; 0.701 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.395      ;
; 0.703 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.398      ;
; 0.704 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.398      ;
; 0.704 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.399      ;
; 0.705 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.399      ;
; 0.707 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.401      ;
; 0.709 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.403      ;
; 0.711 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.405      ;
; 0.714 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.408      ;
; 0.716 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.410      ;
; 0.720 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.414      ;
; 0.742 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.436      ;
; 0.744 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.438      ;
; 0.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.451      ;
; 0.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.451      ;
; 0.757 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.451      ;
; 0.769 ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.464      ;
; 0.776 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.472      ;
; 0.779 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.473      ;
; 0.781 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.475      ;
; 0.783 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.582      ; 1.479      ;
; 0.783 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.477      ;
; 0.792 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.486      ;
; 0.807 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.501      ;
; 0.813 ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.507      ;
; 0.822 ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.516      ;
; 0.838 ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.532      ;
; 0.841 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.535      ;
; 0.847 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.541      ;
; 0.866 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.560      ;
; 0.881 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.575      ;
; 0.904 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.581      ; 1.599      ;
; 0.906 ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.600      ;
; 0.908 ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.602      ;
; 0.917 ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.611      ;
; 0.925 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.619      ;
; 0.962 ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ; PS2_CLK                            ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 0.000        ; 0.580      ; 1.656      ;
+-------+------------------------------------------+----------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; -2.425 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0.500        ; -2.161     ; 0.761      ;
+--------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                            ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.207 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.500        ; 0.588      ; 0.993      ;
; 0.779 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 1.000        ; 0.588      ; 0.921      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                           ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.072 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; 0.000        ; 0.623      ; 0.884      ;
; 0.636 ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set ; -0.500       ; 0.623      ; 0.948      ;
+-------+----------------------------------------+----------------------------------------+----------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                                                                      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                           ; Launch Clock             ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+
; 3.106 ; ps2_keyboard:U3|dec_keyboard:U2|f2 ; ps2_keyboard:U3|dec_keyboard:U2|f ; clock_divider:U5|reg1Khz ; ps2_keyboard:U3|keyboard:U1|scan_ready ; -0.500       ; -2.019     ; 0.681      ;
+-------+------------------------------------+-----------------------------------+--------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; CLOCK_50 ; Rise       ; CLOCK_50                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|address_reg_a[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|out_address_reg_a[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a100~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a101~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a102~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a103~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a104~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a105~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a106~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a107~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a108~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a109~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a110~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a111~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a112~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a113~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a114~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a115~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a116~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a117~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a118~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a119~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_datain_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CLOCK_50 ; Rise       ; RAM:U2|altsyncram:altsyncram_component|altsyncram_rgr3:auto_generated|ram_block1a11~porta_we_reg        ;
+--------+--------------+----------------+------------+----------+------------+---------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PS2_CLK'                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; PS2_CLK ; Rise       ; PS2_CLK                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; -0.418 ; -0.234       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; -0.416 ; -0.232       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; -0.413 ; -0.229       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; -0.403 ; -0.219       ; 0.184          ; Low Pulse Width  ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[0]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[1]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[2]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[3]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[4]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[5]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[6]|clk                   ;
; -0.238 ; -0.238       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|scan_code[7]|clk                   ;
; -0.236 ; -0.236       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|READ_CHAR|clk                      ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[0]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[1]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[2]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[3]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[4]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[5]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[6]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[7]|clk                     ;
; -0.233 ; -0.233       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|SHIFTIN[8]|clk                     ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|INCNT[3]|clk                       ;
; -0.223 ; -0.223       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; U3|U1|ready_set|clk                      ;
; -0.052 ; -0.052       ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; PS2_CLK ; Rise       ; PS2_CLK~input|i                          ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[0]     ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[1]     ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[2]     ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|INCNT[3]     ;
; 0.996  ; 1.212        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|ready_set    ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[0]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[1]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[2]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[3]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[4]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[5]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[6]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[7]   ;
; 1.005  ; 1.221        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|SHIFTIN[8]   ;
; 1.008  ; 1.224        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|READ_CHAR    ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[0] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[1] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[2] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[3] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[4] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[5] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[6] ;
; 1.010  ; 1.226        ; 0.216          ; High Pulse Width ; PS2_CLK ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_code[7] ;
; 1.052  ; 1.052        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; PS2_CLK~input|o                          ;
; 1.218  ; 1.218        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[0]|clk                       ;
; 1.218  ; 1.218        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[1]|clk                       ;
; 1.218  ; 1.218        ; 0.000          ; High Pulse Width ; PS2_CLK ; Rise       ; U3|U1|INCNT[2]|clk                       ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Mhz'                                                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                    ; Clock Edge ; Target                                           ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|FR_out[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[10]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[11]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[12]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[13]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[14]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[15]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[16]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[17]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[18]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[19]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[20]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[21]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[22]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[23]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[24]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[25]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[26]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[27]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[28]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[29]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[30]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[31]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[4]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[5]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[6]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[7]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[8]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|addInv[9]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|enable_alu_prev ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[10]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[11]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[12]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[13]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[14]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[15]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[16]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[17]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[18]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[19]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[20]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[21]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[22]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[23]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[24]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[25]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[26]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[27]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[28]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[29]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[30]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[31]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|m2[9]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|resetStage      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[4]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[5]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[6]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Rise       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|stage[7]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg1Mhz ; Fall       ; cpu_v32_5:U1|alu_v32_5:alu_v_dut|temp[18]        ;
+--------+--------------+----------------+------------+--------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg25Mhz'                                                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                     ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[7]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[8]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|CHARADDR[9]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[16]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[17]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[18]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[19]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[20]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|DATA_QUEUE      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNAUX[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|LNCNT[3]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[16]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[17]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[18]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[19]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[20]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|OUTDATA[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[0]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[1]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[2]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PIXCNT[3]       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCHAR[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVCOLOR[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVSIZE        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVXPOS[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|PREVYPOS[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[1]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|STATE[2]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|XP[8]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|TEXT_DRAWER:U3|YP[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; clock_divider:U5|reg25Mhz ; Fall       ; vga:U4|VGA_MOD:U4|VGA_SYNC:inst|HSYNC ;
+--------+--------------+----------------+------------+---------------------------+------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|dec_keyboard:U2|f3'                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.153  ; 0.337        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.154  ; 0.338        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.154  ; 0.338        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.333  ; 0.333        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.334  ; 0.334        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[0] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[1] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[2] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[3] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[4] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[5] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[6] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|bin_digit[7] ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[0]        ;
; 0.437  ; 0.653        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|cc[1]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3|q                                   ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|inclk[0]                    ;
; 0.646  ; 0.646        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|f3~clkctrl|outclk                      ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[0]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[1]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[2]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[3]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[4]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[5]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[6]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|bin_digit[7]|clk                       ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[0]|clk                              ;
; 0.659  ; 0.659        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; Rise       ; U3|U2|cc[1]|clk                              ;
+--------+--------------+----------------+------------------+------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_divider:U5|reg1Khz'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                    ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.099  ; 0.315        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.099  ; 0.315        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.099  ; 0.315        ; 0.216          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.320  ; 0.320        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.496  ; 0.680        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f2    ;
; 0.496  ; 0.680        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|f3    ;
; 0.496  ; 0.680        ; 0.184          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Fall       ; ps2_keyboard:U3|dec_keyboard:U2|state ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz|q                          ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|inclk[0]           ;
; 0.663  ; 0.663        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U5|reg1Khz~clkctrl|outclk             ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f2|clk                          ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|f3|clk                          ;
; 0.674  ; 0.674        ; 0.000          ; High Pulse Width ; clock_divider:U5|reg1Khz ; Rise       ; U3|U2|state|clk                       ;
+--------+--------------+----------------+------------------+--------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|ready_set'                                                                       ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.259  ; 0.443        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.336  ; 0.552        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; ps2_keyboard:U3|keyboard:U1|scan_ready ;
; 0.439  ; 0.439        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|ready_set|q                      ;
; 0.558  ; 0.558        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|ready_set ; Rise       ; U3|U1|scan_ready|clk                   ;
+--------+--------------+----------------+------------------+---------------------------------------+------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ps2_keyboard:U3|keyboard:U1|scan_ready'                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                  ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.273  ; 0.457        ; 0.184          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.323  ; 0.539        ; 0.216          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; ps2_keyboard:U3|dec_keyboard:U2|f ;
; 0.453  ; 0.453        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U1|scan_ready|q                ;
; 0.545  ; 0.545        ; 0.000          ; High Pulse Width ; ps2_keyboard:U3|keyboard:U1|scan_ready ; Rise       ; U3|U2|f|clk                       ;
+--------+--------------+----------------+------------------+----------------------------------------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 2.409 ; 2.675 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 2.217 ; 3.032 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 2.217 ; 3.032 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 1.322 ; 2.220 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 1.650 ; 2.467 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 1.650 ; 2.467 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.445 ; -0.795 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.387 ; -2.172 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.387 ; -2.172 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.809 ; -1.660 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.373 ; -1.067 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.373 ; -1.067 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 6.442 ; 6.736 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.255 ; 5.422 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.628 ; 5.816 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 6.442 ; 6.736 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 6.155 ; 6.460 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.655 ; 5.852 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.665 ; 5.896 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 5.185 ; 5.334 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.463 ; 5.641 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.329 ; 5.492 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.352 ; 6.586 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.706 ; 5.922 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.964 ; 6.198 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.620 ; 5.865 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.682 ; 5.892 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 6.077 ; 6.367 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.216 ; 6.437 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.913 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 5.753 ; 5.960 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.565 ; 5.721 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.439 ; 5.581 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.753 ; 5.960 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.306 ; 5.405 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.338 ; 5.452 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 5.182 ; 5.263 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.555 ; 5.715 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 5.153 ; 5.252 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 5.183 ; 5.264 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 5.137 ; 5.226 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 3.041 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 5.981 ; 6.208 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.236 ; 5.382 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.832 ; 6.042 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.231 ; 5.368 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.430 ; 5.576 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.496 ; 5.656 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 5.345 ; 5.479 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.981 ; 6.208 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.492 ; 5.639 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 5.089 ; 5.211 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.239 ; 5.348 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.425 ; 5.575 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 6.636 ; 6.965 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.813 ; 6.026 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.442 ; 5.586 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.817 ; 6.041 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.654 ; 5.834 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.331 ; 5.461 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.375 ; 5.503 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.636 ; 6.965 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.484 ; 6.808 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 5.113 ; 5.195 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.897 ; 4.957 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.266 ; 5.364 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.990 ; 5.133 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.058 ; 5.218 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.414 ; 5.594 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 6.194 ; 6.477 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.919 ; 6.212 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.439 ; 5.629 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.449 ; 5.671 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 4.990 ; 5.133 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.256 ; 5.427 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.126 ; 5.283 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.146 ; 6.373 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.489 ; 5.696 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.736 ; 5.961 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.407 ; 5.642 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.466 ; 5.667 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.845 ; 6.124 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.015 ; 6.230 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.818 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.950 ; 5.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.358 ; 5.505 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.237 ; 5.371 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.537 ; 5.734 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.109 ; 5.202 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.140 ; 5.247 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.065 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.346 ; 5.498 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.962 ; 5.055 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 4.990 ; 5.065 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 4.950 ; 5.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.938 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.899 ; 5.014 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.040 ; 5.178 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.611 ; 5.811 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.035 ; 5.165 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.225 ; 5.363 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.291 ; 5.442 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 5.146 ; 5.273 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.754 ; 5.970 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.287 ; 5.426 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 4.899 ; 5.014 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.042 ; 5.145 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.220 ; 5.362 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.715 ; 4.771 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.594 ; 5.795 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.238 ; 5.373 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.598 ; 5.811 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.440 ; 5.611 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.131 ; 5.253 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.173 ; 5.294 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.384 ; 6.697 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.238 ; 6.546 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 4.923 ; 4.999 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.715 ; 4.771 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.069 ; 5.162 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-----------------------------------------+------------+---------+----------+---------+---------------------+
; Clock                                   ; Setup      ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------+------------+---------+----------+---------+---------------------+
; Worst-case Slack                        ; -124.072   ; -1.706  ; -4.829   ; 0.072   ; -3.000              ;
;  CLOCK_50                               ; -8.823     ; -1.706  ; N/A      ; N/A     ; -3.000              ;
;  PS2_CLK                                ; -1.654     ; -0.156  ; N/A      ; N/A     ; -3.000              ;
;  clock_divider:U5|reg1Khz               ; -0.597     ; -0.092  ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg1Mhz               ; -124.072   ; 0.075   ; N/A      ; N/A     ; -1.285              ;
;  clock_divider:U5|reg25Mhz              ; -20.355    ; 0.061   ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -4.419     ; 0.182   ; N/A      ; N/A     ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A        ; N/A     ; 0.031    ; 0.072   ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A        ; N/A     ; -4.829   ; 3.106   ; -1.285              ;
; Design-wide TNS                         ; -14381.942 ; -12.972 ; -4.829   ; 0.0     ; -3213.883           ;
;  CLOCK_50                               ; -4167.743  ; -12.795 ; N/A      ; N/A     ; -2146.903           ;
;  PS2_CLK                                ; -35.087    ; -0.156  ; N/A      ; N/A     ; -40.896             ;
;  clock_divider:U5|reg1Khz               ; -0.643     ; -0.124  ; N/A      ; N/A     ; -3.855              ;
;  clock_divider:U5|reg1Mhz               ; -9132.533  ; 0.000   ; N/A      ; N/A     ; -818.545            ;
;  clock_divider:U5|reg25Mhz              ; -1015.918  ; 0.000   ; N/A      ; N/A     ; -196.605            ;
;  ps2_keyboard:U3|dec_keyboard:U2|f3     ; -30.018    ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  ps2_keyboard:U3|keyboard:U1|ready_set  ; N/A        ; N/A     ; 0.000    ; 0.000   ; -1.285              ;
;  ps2_keyboard:U3|keyboard:U1|scan_ready ; N/A        ; N/A     ; -4.829   ; 0.000   ; -1.285              ;
+-----------------------------------------+------------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; 4.443 ; 4.486 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; 4.148 ; 4.653 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; 4.148 ; 4.653 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; 2.520 ; 3.055 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; 3.706 ; 4.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; 3.706 ; 4.154 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; CLOCK_50  ; CLOCK_50                  ; -0.445 ; -0.795 ; Rise       ; CLOCK_50                  ;
; KEY[*]    ; PS2_CLK                   ; -1.387 ; -2.172 ; Rise       ; PS2_CLK                   ;
;  KEY[0]   ; PS2_CLK                   ; -1.387 ; -2.172 ; Rise       ; PS2_CLK                   ;
; PS2_DAT   ; PS2_CLK                   ; -0.809 ; -1.545 ; Rise       ; PS2_CLK                   ;
; KEY[*]    ; clock_divider:U5|reg25Mhz ; -0.373 ; -1.067 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  KEY[0]   ; clock_divider:U5|reg25Mhz ; -0.373 ; -1.067 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                            ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise   ; Fall   ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+--------+--------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 12.257 ; 12.160 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 9.746  ; 9.778  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 10.624 ; 10.548 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 12.257 ; 12.160 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 11.620 ; 11.684 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 10.664 ; 10.606 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 10.677 ; 10.682 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 9.673  ; 9.675  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 10.249 ; 10.219 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 9.979  ; 9.967  ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 11.551 ; 11.656 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 10.786 ; 10.721 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 11.254 ; 11.187 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 10.519 ; 10.629 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 10.668 ; 10.623 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 11.398 ; 11.456 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 11.254 ; 11.353 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;        ; 5.419  ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 10.689 ; 10.709 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 10.334 ; 10.263 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 10.059 ; 9.991  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 10.689 ; 10.709 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 9.823  ; 9.717  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 9.883  ; 9.786  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 9.567  ; 9.438  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 10.307 ; 10.247 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 9.511  ; 9.416  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 9.585  ; 9.455  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 9.461  ; 9.444  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 5.340  ;        ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 11.217 ; 11.173 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 9.651  ; 9.709  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 10.943 ; 10.842 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 9.626  ; 9.649  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 10.177 ; 10.092 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 10.171 ; 10.152 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 9.848  ; 9.843  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 11.217 ; 11.173 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 10.219 ; 10.141 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 9.342  ; 9.374  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 9.714  ; 9.624  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 10.083 ; 10.030 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 12.420 ; 12.462 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 10.810 ; 10.820 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 10.135 ; 10.070 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 10.724 ; 10.757 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 10.555 ; 10.482 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 9.920  ; 9.844  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 9.956  ; 9.877  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 12.420 ; 12.462 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 12.097 ; 12.166 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 9.421  ; 9.320  ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 9.025  ; 8.931  ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 9.710  ; 9.595  ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+--------+--------+------------+---------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; Data Port ; Clock Port                ; Rise  ; Fall  ; Clock Edge ; Clock Reference           ;
+-----------+---------------------------+-------+-------+------------+---------------------------+
; LEDR[*]   ; clock_divider:U5|reg1Mhz  ; 4.990 ; 5.133 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[0]  ; clock_divider:U5|reg1Mhz  ; 5.058 ; 5.218 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[1]  ; clock_divider:U5|reg1Mhz  ; 5.414 ; 5.594 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[2]  ; clock_divider:U5|reg1Mhz  ; 6.194 ; 6.477 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[3]  ; clock_divider:U5|reg1Mhz  ; 5.919 ; 6.212 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[4]  ; clock_divider:U5|reg1Mhz  ; 5.439 ; 5.629 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[5]  ; clock_divider:U5|reg1Mhz  ; 5.449 ; 5.671 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[6]  ; clock_divider:U5|reg1Mhz  ; 4.990 ; 5.133 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[7]  ; clock_divider:U5|reg1Mhz  ; 5.256 ; 5.427 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[8]  ; clock_divider:U5|reg1Mhz  ; 5.126 ; 5.283 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[9]  ; clock_divider:U5|reg1Mhz  ; 6.146 ; 6.373 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[10] ; clock_divider:U5|reg1Mhz  ; 5.489 ; 5.696 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[11] ; clock_divider:U5|reg1Mhz  ; 5.736 ; 5.961 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[12] ; clock_divider:U5|reg1Mhz  ; 5.407 ; 5.642 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[13] ; clock_divider:U5|reg1Mhz  ; 5.466 ; 5.667 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[14] ; clock_divider:U5|reg1Mhz  ; 5.845 ; 6.124 ; Fall       ; clock_divider:U5|reg1Mhz  ;
;  LEDR[15] ; clock_divider:U5|reg1Mhz  ; 6.015 ; 6.230 ; Fall       ; clock_divider:U5|reg1Mhz  ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ;       ; 2.818 ; Rise       ; clock_divider:U5|reg25Mhz ;
; VGA_B[*]  ; clock_divider:U5|reg25Mhz ; 4.950 ; 5.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[0] ; clock_divider:U5|reg25Mhz ; 5.358 ; 5.505 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[1] ; clock_divider:U5|reg25Mhz ; 5.237 ; 5.371 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[2] ; clock_divider:U5|reg25Mhz ; 5.537 ; 5.734 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[3] ; clock_divider:U5|reg25Mhz ; 5.109 ; 5.202 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[4] ; clock_divider:U5|reg25Mhz ; 5.140 ; 5.247 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[5] ; clock_divider:U5|reg25Mhz ; 4.989 ; 5.065 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[6] ; clock_divider:U5|reg25Mhz ; 5.346 ; 5.498 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[7] ; clock_divider:U5|reg25Mhz ; 4.962 ; 5.055 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[8] ; clock_divider:U5|reg25Mhz ; 4.990 ; 5.065 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_B[9] ; clock_divider:U5|reg25Mhz ; 4.950 ; 5.033 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_CLK   ; clock_divider:U5|reg25Mhz ; 2.938 ;       ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_G[*]  ; clock_divider:U5|reg25Mhz ; 4.899 ; 5.014 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[0] ; clock_divider:U5|reg25Mhz ; 5.040 ; 5.178 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[1] ; clock_divider:U5|reg25Mhz ; 5.611 ; 5.811 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[2] ; clock_divider:U5|reg25Mhz ; 5.035 ; 5.165 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[3] ; clock_divider:U5|reg25Mhz ; 5.225 ; 5.363 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[4] ; clock_divider:U5|reg25Mhz ; 5.291 ; 5.442 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[5] ; clock_divider:U5|reg25Mhz ; 5.146 ; 5.273 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[6] ; clock_divider:U5|reg25Mhz ; 5.754 ; 5.970 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[7] ; clock_divider:U5|reg25Mhz ; 5.287 ; 5.426 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[8] ; clock_divider:U5|reg25Mhz ; 4.899 ; 5.014 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_G[9] ; clock_divider:U5|reg25Mhz ; 5.042 ; 5.145 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_HS    ; clock_divider:U5|reg25Mhz ; 5.220 ; 5.362 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_R[*]  ; clock_divider:U5|reg25Mhz ; 4.715 ; 4.771 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[0] ; clock_divider:U5|reg25Mhz ; 5.594 ; 5.795 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[1] ; clock_divider:U5|reg25Mhz ; 5.238 ; 5.373 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[2] ; clock_divider:U5|reg25Mhz ; 5.598 ; 5.811 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[3] ; clock_divider:U5|reg25Mhz ; 5.440 ; 5.611 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[4] ; clock_divider:U5|reg25Mhz ; 5.131 ; 5.253 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[5] ; clock_divider:U5|reg25Mhz ; 5.173 ; 5.294 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[6] ; clock_divider:U5|reg25Mhz ; 6.384 ; 6.697 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[7] ; clock_divider:U5|reg25Mhz ; 6.238 ; 6.546 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[8] ; clock_divider:U5|reg25Mhz ; 4.923 ; 4.999 ; Fall       ; clock_divider:U5|reg25Mhz ;
;  VGA_R[9] ; clock_divider:U5|reg25Mhz ; 4.715 ; 4.771 ; Fall       ; clock_divider:U5|reg25Mhz ;
; VGA_VS    ; clock_divider:U5|reg25Mhz ; 5.069 ; 5.162 ; Fall       ; clock_divider:U5|reg25Mhz ;
+-----------+---------------------------+-------+-------+------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 39209    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3820         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 614      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; From Clock                             ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
; CLOCK_50                               ; CLOCK_50                           ; 8126     ; 1179     ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0            ;
; clock_divider:U5|reg1Mhz               ; CLOCK_50                           ; 1        ; 3460     ; 0        ; 0            ;
; clock_divider:U5|reg25Mhz              ; CLOCK_50                           ; 1180     ; 92897    ; 0        ; 0            ;
; clock_divider:U5|reg1Khz               ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 0        ; 4            ;
; ps2_keyboard:U3|keyboard:U1|scan_ready ; clock_divider:U5|reg1Khz           ; 0        ; 0        ; 3        ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 4680     ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg1Mhz           ; 72       ; 24       ; 39209    ; > 2147483647 ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; clock_divider:U5|reg1Mhz           ; 0        ; 0        ; 64       ; 0            ;
; CLOCK_50                               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 94       ; 0            ;
; clock_divider:U5|reg1Mhz               ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; > 2147483647 ;
; clock_divider:U5|reg25Mhz              ; clock_divider:U5|reg25Mhz          ; 0        ; 0        ; 0        ; 3820         ;
; PS2_CLK                                ; PS2_CLK                            ; 141      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|keyboard:U1|ready_set  ; PS2_CLK                            ; 1        ; 1        ; 0        ; 0            ;
; PS2_CLK                                ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 614      ; 0        ; 0        ; 0            ;
; ps2_keyboard:U3|dec_keyboard:U2|f3     ; ps2_keyboard:U3|dec_keyboard:U2|f3 ; 12       ; 0        ; 0        ; 0            ;
+----------------------------------------+------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                          ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                           ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; From Clock                             ; To Clock                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
; ps2_keyboard:U3|keyboard:U1|scan_ready ; ps2_keyboard:U3|keyboard:U1|ready_set  ; 1        ; 1        ; 0        ; 0        ;
; clock_divider:U5|reg1Khz               ; ps2_keyboard:U3|keyboard:U1|scan_ready ; 0        ; 1        ; 0        ; 0        ;
+----------------------------------------+----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 211   ; 211  ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 49    ; 49   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Mar 20 16:25:51 2017
Info: Command: quartus_sta AP9 -c AP9
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'AP9.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Mhz clock_divider:U5|reg1Mhz
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|dec_keyboard:U2|f3 ps2_keyboard:U3|dec_keyboard:U2|f3
    Info (332105): create_clock -period 1.000 -name PS2_CLK PS2_CLK
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg1Khz clock_divider:U5|reg1Khz
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|scan_ready ps2_keyboard:U3|keyboard:U1|scan_ready
    Info (332105): create_clock -period 1.000 -name ps2_keyboard:U3|keyboard:U1|ready_set ps2_keyboard:U3|keyboard:U1|ready_set
    Info (332105): create_clock -period 1.000 -name clock_divider:U5|reg25Mhz clock_divider:U5|reg25Mhz
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -124.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -124.072           -9132.533 clock_divider:U5|reg1Mhz 
    Info (332119):   -20.355           -1015.918 clock_divider:U5|reg25Mhz 
    Info (332119):    -8.823           -4167.743 CLOCK_50 
    Info (332119):    -4.419             -30.018 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.654             -35.087 PS2_CLK 
    Info (332119):    -0.597              -0.643 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.706
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.706             -12.795 CLOCK_50 
    Info (332119):    -0.156              -0.156 PS2_CLK 
    Info (332119):    -0.021              -0.021 clock_divider:U5|reg1Khz 
    Info (332119):     0.083               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.209               0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.403               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -4.829
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.829              -4.829 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.031               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     5.266               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2146.903 CLOCK_50 
    Info (332119):    -3.000             -32.555 PS2_CLK 
    Info (332119):    -1.285            -818.545 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285            -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285             -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285              -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -112.004
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -112.004           -8321.909 clock_divider:U5|reg1Mhz 
    Info (332119):   -18.241            -906.699 clock_divider:U5|reg25Mhz 
    Info (332119):    -7.922           -3714.921 CLOCK_50 
    Info (332119):    -4.052             -27.740 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.416             -29.999 PS2_CLK 
    Info (332119):    -0.434              -0.434 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -1.559
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.559             -11.936 CLOCK_50 
    Info (332119):    -0.154              -0.154 PS2_CLK 
    Info (332119):     0.176               0.000 clock_divider:U5|reg1Khz 
    Info (332119):     0.189               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.283               0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.354               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -4.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.253              -4.253 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.119               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.122               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     4.762               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2114.079 CLOCK_50 
    Info (332119):    -3.000             -32.555 PS2_CLK 
    Info (332119):    -1.285            -818.545 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.285            -196.605 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.285             -12.850 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.285              -3.855 clock_divider:U5|reg1Khz 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.285              -1.285 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -61.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -61.292           -4328.651 clock_divider:U5|reg1Mhz 
    Info (332119):    -9.384            -434.834 clock_divider:U5|reg25Mhz 
    Info (332119):    -4.329           -1919.225 CLOCK_50 
    Info (332119):    -1.428              -7.881 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -0.262              -4.696 PS2_CLK 
    Info (332119):     0.217               0.000 clock_divider:U5|reg1Khz 
Info (332146): Worst-case hold slack is -0.896
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.896              -6.836 CLOCK_50 
    Info (332119):    -0.092              -0.124 clock_divider:U5|reg1Khz 
    Info (332119):    -0.044              -0.044 PS2_CLK 
    Info (332119):     0.061               0.000 clock_divider:U5|reg25Mhz 
    Info (332119):     0.075               0.000 clock_divider:U5|reg1Mhz 
    Info (332119):     0.182               0.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
Info (332146): Worst-case recovery slack is -2.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.425              -2.425 ps2_keyboard:U3|keyboard:U1|scan_ready 
    Info (332119):     0.207               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
Info (332146): Worst-case removal slack is 0.072
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.072               0.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):     3.106               0.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1116.670 CLOCK_50 
    Info (332119):    -3.000             -40.896 PS2_CLK 
    Info (332119):    -1.000            -637.000 clock_divider:U5|reg1Mhz 
    Info (332119):    -1.000            -153.000 clock_divider:U5|reg25Mhz 
    Info (332119):    -1.000             -10.000 ps2_keyboard:U3|dec_keyboard:U2|f3 
    Info (332119):    -1.000              -3.000 clock_divider:U5|reg1Khz 
    Info (332119):    -1.000              -1.000 ps2_keyboard:U3|keyboard:U1|ready_set 
    Info (332119):    -1.000              -1.000 ps2_keyboard:U3|keyboard:U1|scan_ready 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Mon Mar 20 16:26:24 2017
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


