Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon May  5 00:49:54 2025
| Host         : cosmos running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree             1           
TIMING-17  Critical Warning  Non-clocked sequential cell       229         
HPDR-1     Warning           Port pin direction inconsistency  22          
LUTAR-1    Warning           LUT drives async reset alert      65          
TIMING-18  Warning           Missing input or output delay     50          
TIMING-20  Warning           Non-clocked latch                 32          
LATCH-1    Advisory          Existing latches in the design    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (293)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (643)
5. checking no_input_delay (5)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (293)
--------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: overall_FSM/game_controller/mole/gen_location/seed_reg[9]/Q (HIGH)

 There are 229 register/latch pins with no clock driven by root clock pin: u_touch_top/u_i2c_dri_m/dri_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (643)
--------------------------------------------------
 There are 643 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.712        0.000                      0                 1846        0.084        0.000                      0                 1846        7.000        0.000                       0                   653  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.712        0.000                      0                 1452        0.084        0.000                      0                 1452        9.500        0.000                       0                   649  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        8.130        0.000                      0                  394        0.531        0.000                      0                  394  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.712ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.712ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.908ns  (logic 10.281ns (46.927%)  route 11.627ns (53.073%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[2])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[2]
                         net (fo=1, routed)           1.289    20.498    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_103
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.124    20.622 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_2/O
                         net (fo=1, routed)           0.562    21.184    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_2_n_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I0_O)        0.124    21.308 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    21.308    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[2]_i_1_n_0
    SLICE_X32Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.488    21.572    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]/C
                         clock pessimism              0.474    22.046    
                         clock uncertainty           -0.102    21.943    
    SLICE_X32Y28         FDCE (Setup_fdce_C_D)        0.077    22.020    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.020    
                         arrival time                         -21.308    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.718ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.855ns  (logic 10.281ns (47.042%)  route 11.574ns (52.958%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[9])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[9]
                         net (fo=1, routed)           1.095    20.303    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_96
    SLICE_X33Y29         LUT6 (Prop_lut6_I0_O)        0.124    20.427 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_2/O
                         net (fo=1, routed)           0.704    21.131    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_2_n_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I0_O)        0.124    21.255 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1/O
                         net (fo=1, routed)           0.000    21.255    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.489    21.573    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y29         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/C
                         clock pessimism              0.474    22.047    
                         clock uncertainty           -0.102    21.944    
    SLICE_X33Y29         FDCE (Setup_fdce_C_D)        0.029    21.973    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         21.973    
                         arrival time                         -21.255    
  -------------------------------------------------------------------
                         slack                                  0.718    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.731ns  (logic 7.209ns (38.487%)  route 11.522ns (61.513%))
  Logic Levels:           20  (CARRY4=11 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 18.693 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.671    -0.663    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.145 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.613     0.468    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.807     1.399    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X9Y47          LDCE (SetClr_ldce_CLR_Q)     0.885     2.284 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.976     3.260    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124     3.384 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.752     4.136    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.521 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_523/CO[3]
                         net (fo=1, routed)           0.000     4.521    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_523_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.834 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_486/O[3]
                         net (fo=3, routed)           0.834     5.668    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_486_n_4
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.306     5.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565     6.539    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.935 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000     6.935    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.250 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071     8.321    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329     8.650 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862     9.512    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.266 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.266    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.383    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.500    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    11.674    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    12.407 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    12.839    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    13.145 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    13.145    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.521 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.521    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.740 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.042    14.782    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.295    15.077 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7/O
                         net (fo=1, routed)           0.863    15.940    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.064 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=9, routed)           1.283    17.347    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.150    17.497 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.572    18.068    overall_FSM/game_controller/mole/gen_location_n_46
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.500    18.693    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/C
                         clock pessimism              0.474    19.167    
                         clock uncertainty           -0.102    19.064    
    SLICE_X34Y45         FDPE (Setup_fdpe_C_D)       -0.249    18.815    overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                         -18.068    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.810ns  (logic 10.281ns (47.138%)  route 11.529ns (52.862%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[11])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[11]
                         net (fo=1, routed)           1.285    20.493    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_94
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124    20.617 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_2/O
                         net (fo=1, routed)           0.469    21.086    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    21.210 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1/O
                         net (fo=1, routed)           0.000    21.210    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1_n_0
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.488    21.572    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/C
                         clock pessimism              0.474    22.046    
                         clock uncertainty           -0.102    21.943    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.029    21.972    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -21.210    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.843ns  (logic 10.281ns (47.068%)  route 11.562ns (52.932%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 21.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[8])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[8]
                         net (fo=1, routed)           1.077    20.286    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_97
    SLICE_X32Y31         LUT6 (Prop_lut6_I0_O)        0.124    20.410 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[8]_i_2/O
                         net (fo=1, routed)           0.709    21.119    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[8]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.124    21.243 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[8]_i_1/O
                         net (fo=1, routed)           0.000    21.243    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[8]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.490    21.574    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y31         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[8]/C
                         clock pessimism              0.474    22.048    
                         clock uncertainty           -0.102    21.945    
    SLICE_X32Y31         FDCE (Setup_fdce_C_D)        0.081    22.026    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.026    
                         arrival time                         -21.243    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.781ns  (logic 10.281ns (47.202%)  route 11.500ns (52.798%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 21.570 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[3])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[3]
                         net (fo=1, routed)           1.167    20.376    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_102
    SLICE_X34Y28         LUT6 (Prop_lut6_I0_O)        0.124    20.500 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[3]_i_2/O
                         net (fo=1, routed)           0.557    21.057    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[3]_i_2_n_0
    SLICE_X33Y27         LUT5 (Prop_lut5_I0_O)        0.124    21.181 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[3]_i_1/O
                         net (fo=1, routed)           0.000    21.181    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[3]_i_1_n_0
    SLICE_X33Y27         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.486    21.570    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y27         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[3]/C
                         clock pessimism              0.474    22.044    
                         clock uncertainty           -0.102    21.941    
    SLICE_X33Y27         FDCE (Setup_fdce_C_D)        0.031    21.972    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         21.972    
                         arrival time                         -21.181    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.835ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.740ns  (logic 10.268ns (47.230%)  route 11.472ns (52.770%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 21.573 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.514    10.803    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X10Y25         LUT5 (Prop_lut5_I0_O)        0.326    11.129 r  overall_FSM/game_controller/mole/rom_mole_addr0__3_i_22/O
                         net (fo=1, routed)           0.000    11.129    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_2[0]
    SLICE_X10Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.642 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.642    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_3_n_0
    SLICE_X10Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.759 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.759    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_2_n_0
    SLICE_X10Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.074 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_1/O[3]
                         net (fo=3, routed)           1.628    13.702    u_lcd_rgb_char/u_lcd_display/D[10]
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_D[12]_P[6])
                                                      5.253    18.955 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__3/P[6]
                         net (fo=1, routed)           1.293    20.247    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__3_n_99
    SLICE_X33Y30         LUT6 (Prop_lut6_I1_O)        0.124    20.371 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[6]_i_2/O
                         net (fo=1, routed)           0.645    21.017    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[6]_i_2_n_0
    SLICE_X33Y30         LUT5 (Prop_lut5_I0_O)        0.124    21.141 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[6]_i_1/O
                         net (fo=1, routed)           0.000    21.141    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[6]_i_1_n_0
    SLICE_X33Y30         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.489    21.573    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y30         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/C
                         clock pessimism              0.474    22.047    
                         clock uncertainty           -0.102    21.944    
    SLICE_X33Y30         FDCE (Setup_fdce_C_D)        0.031    21.975    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         21.975    
                         arrival time                         -21.141    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.715ns  (logic 10.281ns (47.346%)  route 11.434ns (52.654%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.572ns = ( 21.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[7])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[7]
                         net (fo=1, routed)           0.963    20.172    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_98
    SLICE_X33Y28         LUT6 (Prop_lut6_I0_O)        0.124    20.296 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_2/O
                         net (fo=1, routed)           0.695    20.991    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_2_n_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I0_O)        0.124    21.115 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    21.115    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[7]_i_1_n_0
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.488    21.572    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]/C
                         clock pessimism              0.474    22.046    
                         clock uncertainty           -0.102    21.943    
    SLICE_X33Y28         FDCE (Setup_fdce_C_D)        0.031    21.974    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         21.974    
                         arrival time                         -21.115    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        21.745ns  (logic 10.281ns (47.279%)  route 11.464ns (52.721%))
  Logic Levels:           17  (CARRY4=6 DSP48E1=1 LUT2=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.576ns = ( 21.576 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          0.776     4.175    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.326     4.501 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.501    u_lcd_rgb_char/u_lcd_driver/S[0]
    SLICE_X34Y21         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     4.928 f  u_lcd_rgb_char/u_lcd_driver/data_req4__0_carry/O[1]
                         net (fo=7, routed)           0.829     5.757    u_lcd_rgb_char/u_rd_id/O[1]
    SLICE_X35Y23         LUT2 (Prop_lut2_I0_O)        0.332     6.089 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12/O
                         net (fo=2, routed)           0.323     6.411    u_lcd_rgb_char/u_rd_id/data_req2_carry_i_12_n_0
    SLICE_X34Y24         LUT6 (Prop_lut6_I3_O)        0.326     6.737 r  u_lcd_rgb_char/u_rd_id/data_req2_carry_i_3/O
                         net (fo=1, routed)           0.629     7.366    u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0_0[0]
    SLICE_X32Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     7.886 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.886    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_n_0
    SLICE_X32Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.043 r  u_lcd_rgb_char/u_lcd_driver/data_req2_carry__0/CO[1]
                         net (fo=118, routed)         0.920     8.963    u_lcd_rgb_char/u_lcd_driver/data_req2
    SLICE_X29Y16         LUT5 (Prop_lut5_I1_O)        0.326     9.289 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__3_i_18/O
                         net (fo=46, routed)          1.816    11.105    overall_FSM/game_controller/mole/pixel_ypos_w__0[0]
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.326    11.431 r  overall_FSM/game_controller/mole/rom_mole_addr0__1_i_20/O
                         net (fo=1, routed)           0.000    11.431    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_2[0]
    SLICE_X11Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.963 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.963    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_3_n_0
    SLICE_X11Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.077 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.077    u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_2_n_0
    SLICE_X11Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.390 r  u_lcd_rgb_char/u_lcd_driver/rom_mole_addr0__1_i_1/O[3]
                         net (fo=3, routed)           1.567    13.957    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_0[10]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_D[12]_P[12])
                                                      5.252    19.209 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1/P[12]
                         net (fo=1, routed)           1.225    20.433    u_lcd_rgb_char/u_lcd_display/rom_mole_addr0__1_n_93
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    20.557 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[12]_i_2/O
                         net (fo=1, routed)           0.464    21.021    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[12]_i_2_n_0
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.124    21.145 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[12]_i_1/O
                         net (fo=1, routed)           0.000    21.145    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[12]_i_1_n_0
    SLICE_X30Y33         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.031    19.223    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.100    19.323 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.669    19.993    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.084 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         1.492    21.576    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X30Y33         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[12]/C
                         clock pessimism              0.474    22.050    
                         clock uncertainty           -0.102    21.947    
    SLICE_X30Y33         FDCE (Setup_fdce_C_D)        0.077    22.024    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         22.024    
                         arrival time                         -21.145    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.885ns  (required time - arrival time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.850ns  (logic 7.183ns (38.106%)  route 11.667ns (61.894%))
  Logic Levels:           20  (CARRY4=11 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 18.768 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.663ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.671    -0.663    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.518    -0.145 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.613     0.468    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.124     0.592 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.807     1.399    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_2_n_0
    SLICE_X9Y47          LDCE (SetClr_ldce_CLR_Q)     0.885     2.284 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC/Q
                         net (fo=18, routed)          0.976     3.260    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_n_0
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.124     3.384 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_4/O
                         net (fo=8, routed)           0.752     4.136    overall_FSM/game_controller/mole/gen_location/p_0_out_i_4_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     4.521 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_523/CO[3]
                         net (fo=1, routed)           0.000     4.521    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_523_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.834 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_486/O[3]
                         net (fo=3, routed)           0.834     5.668    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_486_n_4
    SLICE_X6Y50          LUT3 (Prop_lut3_I1_O)        0.306     5.974 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565     6.539    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     6.935 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000     6.935    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.250 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071     8.321    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329     8.650 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862     9.512    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    10.266 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    10.266    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.383 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.383    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.500 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    10.500    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.823 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    11.674    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    12.407 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    12.839    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    13.145 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    13.145    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.521 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    13.521    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.740 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.042    14.782    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.295    15.077 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7/O
                         net (fo=1, routed)           0.863    15.940    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124    16.064 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=9, routed)           1.464    17.528    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.124    17.652 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.535    18.187    overall_FSM/game_controller/mole/gen_location_n_48
    SLICE_X36Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.575    18.768    overall_FSM/game_controller/mole/clk_out1
    SLICE_X36Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/C
                         clock pessimism              0.474    19.242    
                         clock uncertainty           -0.102    19.139    
    SLICE_X36Y44         FDPE (Setup_fdpe_C_D)       -0.067    19.072    overall_FSM/game_controller/mole/moles_reg_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         19.072    
                         arrival time                         -18.187    
  -------------------------------------------------------------------
                         slack                                  0.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.544ns (28.124%)  route 1.390ns (71.876%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.562    -0.464    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y41         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.323 r  overall_FSM/game_controller/mole/moles_reg_reg[5]/Q
                         net (fo=58, routed)          0.593     0.269    overall_FSM/game_controller/mole/moles[5]
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148/O
                         net (fo=1, routed)           0.000     0.314    overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.466 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000     0.466    overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.511 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_11/CO[1]
                         net (fo=1, routed)           0.373     0.885    overall_FSM/game_controller/mole/u_lcd_rgb_char/u_lcd_display/rom_mole_addr213_in
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.116     1.001 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_3/O
                         net (fo=13, routed)          0.424     1.425    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]_0
    SLICE_X33Y29         LUT5 (Prop_lut5_I1_O)        0.045     1.470 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1/O
                         net (fo=1, routed)           0.000     1.470    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[9]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.820     0.793    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y29         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/C
                         clock pessimism              0.501     1.295    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.091     1.386    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/timer_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/timer_data_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.976ns  (logic 0.596ns (30.156%)  route 1.380ns (69.844%))
  Logic Levels:           6  (LUT5=2 LUT6=2 MUXF7=2)
  Clock Path Skew:        1.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.560    -0.466    overall_FSM/game_controller/clk_out1
    SLICE_X34Y12         FDCE                                         r  overall_FSM/game_controller/timer_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  overall_FSM/game_controller/timer_reg_reg[8]/Q
                         net (fo=122, routed)         0.468     0.166    overall_FSM/game_controller/Q[8]
    SLICE_X42Y11         LUT5 (Prop_lut5_I1_O)        0.045     0.211 f  overall_FSM/game_controller/timer_data[7]_i_148/O
                         net (fo=1, routed)           0.000     0.211    overall_FSM/game_controller/timer_data[7]_i_148_n_0
    SLICE_X42Y11         MUXF7 (Prop_muxf7_I0_O)      0.062     0.273 f  overall_FSM/game_controller/timer_data_reg[7]_i_77/O
                         net (fo=1, routed)           0.242     0.514    overall_FSM/game_controller/timer_data_reg[7]_i_77_n_0
    SLICE_X39Y11         LUT6 (Prop_lut6_I0_O)        0.108     0.622 f  overall_FSM/game_controller/timer_data[7]_i_34/O
                         net (fo=1, routed)           0.374     0.997    overall_FSM/game_controller/timer_data[7]_i_34_n_0
    SLICE_X30Y9          LUT5 (Prop_lut5_I2_O)        0.045     1.042 f  overall_FSM/game_controller/timer_data[7]_i_10/O
                         net (fo=1, routed)           0.000     1.042    overall_FSM/game_controller/timer_data[7]_i_10_n_0
    SLICE_X30Y9          MUXF7 (Prop_muxf7_I1_O)      0.064     1.106 f  overall_FSM/game_controller/timer_data_reg[7]_i_2/O
                         net (fo=1, routed)           0.297     1.402    u_lcd_rgb_char/u_lcd_driver/timer_data_reg[7]
    SLICE_X30Y18         LUT6 (Prop_lut6_I0_O)        0.108     1.510 r  u_lcd_rgb_char/u_lcd_driver/timer_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.510    u_lcd_rgb_char/u_lcd_display/timer_data_reg[7]_0
    SLICE_X30Y18         FDPE                                         r  u_lcd_rgb_char/u_lcd_display/timer_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.822     0.795    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X30Y18         FDPE                                         r  u_lcd_rgb_char/u_lcd_display/timer_data_reg[7]/C
                         clock pessimism              0.501     1.297    
    SLICE_X30Y18         FDPE (Hold_fdpe_C_D)         0.120     1.417    u_lcd_rgb_char/u_lcd_display/timer_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.985ns  (logic 0.544ns (27.411%)  route 1.441ns (72.589%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.795ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.562    -0.464    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y41         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.323 r  overall_FSM/game_controller/mole/moles_reg_reg[5]/Q
                         net (fo=58, routed)          0.593     0.269    overall_FSM/game_controller/mole/moles[5]
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148/O
                         net (fo=1, routed)           0.000     0.314    overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.466 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000     0.466    overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.511 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_11/CO[1]
                         net (fo=1, routed)           0.373     0.885    overall_FSM/game_controller/mole/u_lcd_rgb_char/u_lcd_display/rom_mole_addr213_in
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.116     1.001 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_3/O
                         net (fo=13, routed)          0.475     1.475    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I1_O)        0.045     1.520 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[10]_i_1/O
                         net (fo=1, routed)           0.000     1.520    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[10]_i_1_n_0
    SLICE_X32Y31         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.822     0.795    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y31         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/C
                         clock pessimism              0.501     1.297    
    SLICE_X32Y31         FDCE (Hold_fdce_C_D)         0.120     1.417    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           1.520    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/kill_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/kill_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.209ns (45.818%)  route 0.247ns (54.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.559    -0.467    overall_FSM/game_controller/clk_out1
    SLICE_X16Y14         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y14         FDCE (Prop_fdce_C_Q)         0.164    -0.303 r  overall_FSM/game_controller/kill_reg_reg[1]/Q
                         net (fo=120, routed)         0.247    -0.056    overall_FSM/game_controller/kill[1]
    SLICE_X22Y14         LUT6 (Prop_lut6_I2_O)        0.045    -0.011 r  overall_FSM/game_controller/kill_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.011    overall_FSM/game_controller/p_0_in__0[5]
    SLICE_X22Y14         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.823    -0.704    overall_FSM/game_controller/clk_out1
    SLICE_X22Y14         FDCE                                         r  overall_FSM/game_controller/kill_reg_reg[5]/C
                         clock pessimism              0.496    -0.208    
    SLICE_X22Y14         FDCE (Hold_fdce_C_D)         0.092    -0.116    overall_FSM/game_controller/kill_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.558    -0.468    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X25Y55         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[8]/Q
                         net (fo=3, routed)           0.076    -0.251    u_touch_top/u_i2c_dri_m/clk_cnt[8]
    SLICE_X24Y55         LUT5 (Prop_lut5_I0_O)        0.045    -0.206 r  u_touch_top/u_i2c_dri_m/clk_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.206    u_touch_top/u_i2c_dri_m/clk_cnt_2[9]
    SLICE_X24Y55         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.827    -0.700    u_touch_top/u_i2c_dri_m/CLK
    SLICE_X24Y55         FDCE                                         r  u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]/C
                         clock pessimism              0.245    -0.455    
    SLICE_X24Y55         FDCE (Hold_fdce_C_D)         0.121    -0.334    u_touch_top/u_i2c_dri_m/clk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.058%)  route 0.226ns (57.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.663ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.788    -0.238    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274     0.081    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.107 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.556     0.663    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X32Y31         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDCE (Prop_fdce_C_Q)         0.164     0.827 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[10]/Q
                         net (fo=5, routed)           0.226     1.053    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     0.841    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.100     0.741    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.924    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.670%)  route 0.254ns (64.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.661ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.788    -0.238    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274     0.081    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.107 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.554     0.661    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y29         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y29         FDCE (Prop_fdce_C_Q)         0.141     0.802 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[9]/Q
                         net (fo=5, routed)           0.254     1.056    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     0.841    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.100     0.741    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.924    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.131%)  route 0.260ns (64.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.660ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.788    -0.238    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274     0.081    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.107 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.553     0.660    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y27         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141     0.801 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[1]/Q
                         net (fo=5, routed)           0.260     1.061    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     0.841    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.100     0.741    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.924    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/moles_reg_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.999ns  (logic 0.544ns (27.219%)  route 1.455ns (72.781%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.758ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.792ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.562    -0.464    overall_FSM/game_controller/mole/clk_out1
    SLICE_X33Y41         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDPE (Prop_fdpe_C_Q)         0.141    -0.323 r  overall_FSM/game_controller/mole/moles_reg_reg[5]/Q
                         net (fo=58, routed)          0.593     0.269    overall_FSM/game_controller/mole/moles[5]
    SLICE_X30Y26         LUT6 (Prop_lut6_I2_O)        0.045     0.314 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148/O
                         net (fo=1, routed)           0.000     0.314    overall_FSM/game_controller/mole/rom_mole_addr[12]_i_148_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     0.466 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000     0.466    overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_42_n_0
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.511 r  overall_FSM/game_controller/mole/rom_mole_addr_reg[12]_i_11/CO[1]
                         net (fo=1, routed)           0.373     0.885    overall_FSM/game_controller/mole/u_lcd_rgb_char/u_lcd_display/rom_mole_addr213_in
    SLICE_X31Y29         LUT4 (Prop_lut4_I3_O)        0.116     1.001 r  overall_FSM/game_controller/mole/rom_mole_addr[12]_i_3/O
                         net (fo=13, routed)          0.489     1.489    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[0]_0
    SLICE_X33Y28         LUT5 (Prop_lut5_I1_O)        0.045     1.534 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1/O
                         net (fo=1, routed)           0.000     1.534    u_lcd_rgb_char/u_lcd_display/rom_mole_addr[11]_i_1_n_0
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.819     0.792    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y28         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]/C
                         clock pessimism              0.501     1.294    
    SLICE_X33Y28         FDCE (Hold_fdce_C_D)         0.091     1.385    u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.189%)  route 0.271ns (65.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.662ns
    Clock Pessimism Removal (CPR):    0.100ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.788    -0.238    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.045    -0.193 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.274     0.081    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.107 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.555     0.662    u_lcd_rgb_char/u_lcd_display/clka
    SLICE_X33Y30         FDCE                                         r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDCE (Prop_fdce_C_Q)         0.141     0.803 r  u_lcd_rgb_char/u_lcd_display/rom_mole_addr_reg[6]/Q
                         net (fo=5, routed)           0.271     1.074    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.107    -0.420    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.056    -0.364 r  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.308    -0.056    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.027 r  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         0.867     0.841    <hidden>
    RAMB36_X2Y6          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.100     0.741    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.924    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18     <hidden>
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB18_X2Y18     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y10     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y11     <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y1      <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     OverScreen_i_16/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     OverScreen_i_16/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y34     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y34     overall_FSM/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y16     overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y16     overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     OverScreen_i_16/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     OverScreen_i_16/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y34     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X28Y34     overall_FSM/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X26Y34     overall_FSM/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y16     overall_FSM/game_controller/clk_1s_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X41Y16     overall_FSM/game_controller/clk_1s_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3    u_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 1.182ns (10.393%)  route 10.192ns (89.607%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.469    10.706    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y22         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.562    18.755    overall_FSM/game_controller/clk_out1
    SLICE_X43Y22         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[29]/C
                         clock pessimism              0.588    19.343    
                         clock uncertainty           -0.102    19.241    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.836    overall_FSM/game_controller/clk_1s_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 1.182ns (10.393%)  route 10.192ns (89.607%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.469    10.706    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y22         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.562    18.755    overall_FSM/game_controller/clk_out1
    SLICE_X43Y22         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[30]/C
                         clock pessimism              0.588    19.343    
                         clock uncertainty           -0.102    19.241    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.836    overall_FSM/game_controller/clk_1s_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.130ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.374ns  (logic 1.182ns (10.393%)  route 10.192ns (89.607%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.245ns = ( 18.755 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.469    10.706    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y22         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.562    18.755    overall_FSM/game_controller/clk_out1
    SLICE_X43Y22         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[31]/C
                         clock pessimism              0.588    19.343    
                         clock uncertainty           -0.102    19.241    
    SLICE_X43Y22         FDCE (Recov_fdce_C_CLR)     -0.405    18.836    overall_FSM/game_controller/clk_1s_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                         -10.706    
  -------------------------------------------------------------------
                         slack                                  8.130    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.182ns (10.521%)  route 10.053ns (89.479%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 18.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.330    10.567    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y21         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.564    18.757    overall_FSM/game_controller/clk_out1
    SLICE_X43Y21         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[25]/C
                         clock pessimism              0.588    19.345    
                         clock uncertainty           -0.102    19.243    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.838    overall_FSM/game_controller/clk_1s_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.182ns (10.521%)  route 10.053ns (89.479%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 18.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.330    10.567    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y21         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.564    18.757    overall_FSM/game_controller/clk_out1
    SLICE_X43Y21         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[26]/C
                         clock pessimism              0.588    19.345    
                         clock uncertainty           -0.102    19.243    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.838    overall_FSM/game_controller/clk_1s_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.182ns (10.521%)  route 10.053ns (89.479%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 18.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.330    10.567    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y21         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.564    18.757    overall_FSM/game_controller/clk_out1
    SLICE_X43Y21         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[27]/C
                         clock pessimism              0.588    19.345    
                         clock uncertainty           -0.102    19.243    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.838    overall_FSM/game_controller/clk_1s_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.271ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 1.182ns (10.521%)  route 10.053ns (89.479%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.243ns = ( 18.757 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.330    10.567    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y21         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.564    18.757    overall_FSM/game_controller/clk_out1
    SLICE_X43Y21         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[28]/C
                         clock pessimism              0.588    19.345    
                         clock uncertainty           -0.102    19.243    
    SLICE_X43Y21         FDCE (Recov_fdce_C_CLR)     -0.405    18.838    overall_FSM/game_controller/clk_1s_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         18.838    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                  8.271    

Slack (MET) :             8.298ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.209ns  (logic 1.182ns (10.545%)  route 10.027ns (89.455%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 18.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.304    10.541    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X41Y20         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.565    18.758    overall_FSM/game_controller/clk_out1
    SLICE_X41Y20         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[22]/C
                         clock pessimism              0.588    19.346    
                         clock uncertainty           -0.102    19.244    
    SLICE_X41Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.839    overall_FSM/game_controller/clk_1s_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -10.541    
  -------------------------------------------------------------------
                         slack                                  8.298    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.087ns  (logic 1.182ns (10.661%)  route 9.905ns (89.339%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 18.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.182    10.419    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y20         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.565    18.758    overall_FSM/game_controller/clk_out1
    SLICE_X43Y20         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[21]/C
                         clock pessimism              0.588    19.346    
                         clock uncertainty           -0.102    19.244    
    SLICE_X43Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.839    overall_FSM/game_controller/clk_1s_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.420    

Slack (MET) :             8.420ns  (required time - arrival time)
  Source:                 overall_FSM/FSM_onehot_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/clk_1s_cnt_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.087ns  (logic 1.182ns (10.661%)  route 9.905ns (89.339%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.242ns = ( 18.758 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.666    -0.668    overall_FSM/clk_out1
    SLICE_X26Y34         FDCE                                         r  overall_FSM/FSM_onehot_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.456    -0.212 f  overall_FSM/FSM_onehot_state_reg_reg[1]/Q
                         net (fo=30, routed)          2.905     2.693    u_touch_top/u_touch_dri/moles_reg[19]_i_32_0[0]
    SLICE_X28Y50         LUT4 (Prop_lut4_I2_O)        0.150     2.843 r  u_touch_top/u_touch_dri/moles_reg[19]_i_54/O
                         net (fo=1, routed)           0.828     3.671    u_touch_top/u_touch_dri/moles_reg[19]_i_54_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.328     3.999 r  u_touch_top/u_touch_dri/moles_reg[19]_i_32/O
                         net (fo=1, routed)           0.667     4.666    u_touch_top/u_touch_dri/moles_reg[19]_i_32_n_0
    SLICE_X27Y51         LUT6 (Prop_lut6_I5_O)        0.124     4.790 r  u_touch_top/u_touch_dri/moles_reg[19]_i_11/O
                         net (fo=1, routed)           0.323     5.113    u_touch_top/u_touch_dri/moles_reg[19]_i_11_n_0
    SLICE_X28Y50         LUT6 (Prop_lut6_I4_O)        0.124     5.237 f  u_touch_top/u_touch_dri/moles_reg[19]_i_3/O
                         net (fo=330, routed)         5.182    10.419    overall_FSM/game_controller/moles_reg_reg[19]_2
    SLICE_X43Y20         FDCE                                         f  overall_FSM/game_controller/clk_1s_cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    U18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459    21.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    15.502 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.102    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    17.193 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.565    18.758    overall_FSM/game_controller/clk_out1
    SLICE_X43Y20         FDCE                                         r  overall_FSM/game_controller/clk_1s_cnt_reg[24]/C
                         clock pessimism              0.588    19.346    
                         clock uncertainty           -0.102    19.244    
    SLICE_X43Y20         FDCE (Recov_fdce_C_CLR)     -0.405    18.839    overall_FSM/game_controller/clk_1s_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -10.419    
  -------------------------------------------------------------------
                         slack                                  8.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.186ns (25.327%)  route 0.548ns (74.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  overall_FSM/game_controller/mole/gen_location/seed_reg[4]/Q
                         net (fo=4, routed)           0.300    -0.020    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[4]
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.045     0.025 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.248     0.273    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_i_2_n_0
    SLICE_X8Y49          FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y49          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_C/C
                         clock pessimism              0.501    -0.191    
    SLICE_X8Y49          FDCE (Remov_fdce_C_CLR)     -0.067    -0.258    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.258    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.186ns (25.584%)  route 0.541ns (74.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  overall_FSM/game_controller/mole/gen_location/seed_reg[3]/Q
                         net (fo=4, routed)           0.204    -0.116    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[3]
    SLICE_X10Y49         LUT2 (Prop_lut2_I0_O)        0.045    -0.071 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.337     0.266    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_i_1_n_0
    SLICE_X11Y49         FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y49         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/C
                         clock pessimism              0.501    -0.191    
    SLICE_X11Y49         FDPE (Remov_fdpe_C_PRE)     -0.095    -0.286    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.186ns (25.466%)  route 0.544ns (74.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  overall_FSM/game_controller/mole/gen_location/seed_reg[1]/Q
                         net (fo=4, routed)           0.332     0.012    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[1]
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.045     0.057 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.269    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_LDC_i_2_n_0
    SLICE_X7Y46          FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.834    -0.693    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X7Y46          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_C/C
                         clock pessimism              0.501    -0.192    
    SLICE_X7Y46          FDCE (Remov_fdce_C_CLR)     -0.092    -0.284    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_C
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.442%)  route 0.339ns (64.558%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.695ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q
                         net (fo=4, routed)           0.210    -0.111    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[30]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.045    -0.066 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.129     0.063    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2_n_0
    SLICE_X8Y57          FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y57          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/C
                         clock pessimism              0.267    -0.428    
    SLICE_X8Y57          FDCE (Remov_fdce_C_CLR)     -0.067    -0.495    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.063    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.212ns (30.311%)  route 0.487ns (69.689%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDCE (Prop_fdce_C_Q)         0.164    -0.297 f  overall_FSM/game_controller/mole/gen_location/seed_reg[0]/Q
                         net (fo=5, routed)           0.239    -0.059    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[0]
    SLICE_X9Y50          LUT2 (Prop_lut2_I0_O)        0.048    -0.011 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.249     0.238    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_LDC_i_1_n_0
    SLICE_X8Y47          FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y47          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_P/C
                         clock pessimism              0.501    -0.191    
    SLICE_X8Y47          FDPE (Remov_fdpe_C_PRE)     -0.133    -0.324    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.189ns (26.683%)  route 0.519ns (73.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  overall_FSM/game_controller/mole/gen_location/seed_reg[1]/Q
                         net (fo=4, routed)           0.332     0.012    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[1]
    SLICE_X6Y48          LUT2 (Prop_lut2_I0_O)        0.048     0.060 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.187     0.247    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_LDC_i_1_n_0
    SLICE_X6Y47          FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X6Y47          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_P/C
                         clock pessimism              0.501    -0.191    
    SLICE_X6Y47          FDPE (Remov_fdpe_C_PRE)     -0.137    -0.328    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                           0.247    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.186ns (23.992%)  route 0.589ns (76.008%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.673ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y52         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  overall_FSM/game_controller/mole/gen_location/seed_reg[6]/Q
                         net (fo=4, routed)           0.263    -0.057    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[6]
    SLICE_X8Y50          LUT2 (Prop_lut2_I0_O)        0.045    -0.012 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.326     0.314    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_LDC_i_2_n_0
    SLICE_X5Y48          FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.854    -0.673    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X5Y48          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C/C
                         clock pessimism              0.501    -0.172    
    SLICE_X5Y48          FDCE (Remov_fdce_C_CLR)     -0.092    -0.264    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                           0.314    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.186ns (23.079%)  route 0.620ns (76.921%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y52         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  overall_FSM/game_controller/mole/gen_location/seed_reg[8]/Q
                         net (fo=4, routed)           0.435     0.115    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[8]
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.045     0.160 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.185     0.345    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_LDC_i_1_n_0
    SLICE_X0Y49          FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.852    -0.675    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X0Y49          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_P/C
                         clock pessimism              0.501    -0.174    
    SLICE_X0Y49          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.245    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                           0.345    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.601ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.189ns (26.443%)  route 0.526ns (73.557%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.692ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.565    -0.461    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  overall_FSM/game_controller/mole/gen_location/seed_reg[4]/Q
                         net (fo=4, routed)           0.300    -0.020    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[4]
    SLICE_X9Y49          LUT2 (Prop_lut2_I0_O)        0.048     0.028 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.225     0.254    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_i_1_n_0
    SLICE_X9Y48          FDPE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X9Y48          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_P/C
                         clock pessimism              0.501    -0.191    
    SLICE_X9Y48          FDPE (Remov_fdpe_C_PRE)     -0.157    -0.348    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_P
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.186ns (32.351%)  route 0.389ns (67.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    -0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[25]/Q
                         net (fo=4, routed)           0.207    -0.114    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[25]
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.045    -0.069 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.113    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC_i_2_n_0
    SLICE_X8Y56          FDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y56          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_C/C
                         clock pessimism              0.267    -0.427    
    SLICE_X8Y56          FDCE (Remov_fdce_C_CLR)     -0.067    -0.494    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_C
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.607    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           647 Endpoints
Min Delay           647 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/flow_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.021ns  (logic 1.672ns (18.535%)  route 7.349ns (81.465%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          1.163     5.345    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.328     5.673 r  u_touch_top/u_touch_dri/i2c_addr[3]_i_3/O
                         net (fo=5, routed)           0.747     6.421    u_touch_top/u_touch_dri/i2c_addr[3]_i_3_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.545 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_8/O
                         net (fo=1, routed)           0.667     7.212    u_touch_top/u_touch_dri/flow_cnt[2]_i_8_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.336 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_4/O
                         net (fo=1, routed)           0.711     8.047    u_touch_top/u_touch_dri/flow_cnt[2]_i_4_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.171 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_2/O
                         net (fo=1, routed)           0.732     8.903    u_touch_top/u_touch_dri/flow_cnt[2]_i_2_n_0
    SLICE_X37Y51         LUT3 (Prop_lut3_I0_O)        0.118     9.021 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.021    u_touch_top/u_touch_dri/flow_cnt[2]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  u_touch_top/u_touch_dri/flow_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 1.554ns (18.028%)  route 7.066ns (81.972%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          0.720     4.903    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.328     5.231 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.323     5.554    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.861     6.538    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.662 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.913     7.576    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.920     8.620    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 1.554ns (18.028%)  route 7.066ns (81.972%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          0.720     4.903    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.328     5.231 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.323     5.554    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.861     6.538    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.662 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.913     7.576    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.920     8.620    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[14]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/chip_version_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.620ns  (logic 1.554ns (18.028%)  route 7.066ns (81.972%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          0.720     4.903    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.328     5.231 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.323     5.554    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          0.861     6.538    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I5_O)        0.124     6.662 f  u_touch_top/u_touch_dri/chip_version[15]_i_3/O
                         net (fo=2, routed)           0.913     7.576    u_touch_top/u_touch_dri/chip_version[15]_i_3_n_0
    SLICE_X35Y52         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  u_touch_top/u_touch_dri/chip_version[15]_i_1/O
                         net (fo=8, routed)           0.920     8.620    u_touch_top/u_touch_dri/chip_version[15]_i_1_n_0
    SLICE_X33Y51         FDCE                                         r  u_touch_top/u_touch_dri/chip_version_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/flow_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.562ns  (logic 1.554ns (18.151%)  route 7.008ns (81.849%))
  Logic Levels:           8  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          1.163     5.345    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.328     5.673 r  u_touch_top/u_touch_dri/i2c_addr[3]_i_3/O
                         net (fo=5, routed)           0.752     6.425    u_touch_top/u_touch_dri/i2c_addr[3]_i_3_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.549 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_6/O
                         net (fo=1, routed)           0.948     7.497    u_touch_top/u_touch_dri/flow_cnt[2]_i_6_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_3/O
                         net (fo=3, routed)           0.816     8.438    u_touch_top/u_touch_dri/flow_cnt0
    SLICE_X36Y51         LUT6 (Prop_lut6_I4_O)        0.124     8.562 r  u_touch_top/u_touch_dri/flow_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.562    u_touch_top/u_touch_dri/flow_cnt[0]_i_1_n_0
    SLICE_X36Y51         FDCE                                         r  u_touch_top/u_touch_dri/flow_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/flow_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.552ns  (logic 1.554ns (18.170%)  route 6.998ns (81.830%))
  Logic Levels:           8  (FDCE=1 LUT3=2 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          1.163     5.345    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X41Y52         LUT3 (Prop_lut3_I2_O)        0.328     5.673 r  u_touch_top/u_touch_dri/i2c_addr[3]_i_3/O
                         net (fo=5, routed)           0.752     6.425    u_touch_top/u_touch_dri/i2c_addr[3]_i_3_n_0
    SLICE_X36Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.549 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_6/O
                         net (fo=1, routed)           0.948     7.497    u_touch_top/u_touch_dri/flow_cnt[2]_i_6_n_0
    SLICE_X38Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.621 r  u_touch_top/u_touch_dri/flow_cnt[2]_i_3/O
                         net (fo=3, routed)           0.807     8.428    u_touch_top/u_touch_dri/flow_cnt0
    SLICE_X37Y51         LUT3 (Prop_lut3_I1_O)        0.124     8.552 r  u_touch_top/u_touch_dri/flow_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.552    u_touch_top/u_touch_dri/flow_cnt[1]_i_1_n_0
    SLICE_X37Y51         FDCE                                         r  u_touch_top/u_touch_dri/flow_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/i2c_exec_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.486ns  (logic 1.430ns (16.851%)  route 7.056ns (83.149%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          0.720     4.903    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.328     5.231 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.323     5.554    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.991     7.668    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  u_touch_top/u_touch_dri/i2c_exec_i_1/O
                         net (fo=13, routed)          0.694     8.486    u_touch_top/u_touch_dri/i2c_addr0
    SLICE_X40Y55         FDCE                                         r  u_touch_top/u_touch_dri/i2c_exec_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/i2c_addr_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 1.430ns (16.853%)  route 7.055ns (83.147%))
  Logic Levels:           7  (FDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 f  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          0.848     4.033    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X38Y50         LUT5 (Prop_lut5_I1_O)        0.150     4.183 f  u_touch_top/u_touch_dri/reg_num[0]_i_2/O
                         net (fo=11, routed)          0.720     4.903    u_touch_top/u_touch_dri/reg_num[0]_i_2_n_0
    SLICE_X38Y51         LUT3 (Prop_lut3_I0_O)        0.328     5.231 r  u_touch_top/u_touch_dri/reg_num[1]_i_2/O
                         net (fo=2, routed)           0.323     5.554    u_touch_top/u_touch_dri/reg_num[1]_i_2_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124     5.678 r  u_touch_top/u_touch_dri/reg_num[1]_i_1/O
                         net (fo=11, routed)          1.991     7.668    u_touch_top/u_touch_dri/reg_num[1]_i_1_n_0
    SLICE_X37Y53         LUT6 (Prop_lut6_I3_O)        0.124     7.792 r  u_touch_top/u_touch_dri/i2c_exec_i_1/O
                         net (fo=13, routed)          0.693     8.485    u_touch_top/u_touch_dri/i2c_addr0
    SLICE_X41Y53         FDCE                                         r  u_touch_top/u_touch_dri/i2c_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/tp_x_coord_t_reg[12]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 1.663ns (19.620%)  route 6.813ns (80.380%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 r  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.028     4.213    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124     4.337 r  u_touch_top/u_touch_dri/touch_valid_i_3/O
                         net (fo=5, routed)           1.000     5.337    u_touch_top/u_touch_dri/touch_valid_i_3_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.150     5.487 f  u_touch_top/u_touch_dri/reg_num[2]_i_2/O
                         net (fo=4, routed)           0.835     6.321    u_touch_top/u_touch_dri/reg_num[2]_i_2_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.358     6.679 f  u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_2/O
                         net (fo=2, routed)           0.836     7.515    u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_2_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.327     7.842 r  u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1/O
                         net (fo=8, routed)           0.634     8.476    u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1_n_0
    SLICE_X30Y54         FDCE                                         r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/cur_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/tp_x_coord_t_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.476ns  (logic 1.663ns (19.620%)  route 6.813ns (80.380%))
  Logic Levels:           7  (FDCE=1 LUT4=2 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/cur_state_reg[5]/C
    SLICE_X41Y52         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_touch_top/u_touch_dri/cur_state_reg[5]/Q
                         net (fo=14, routed)          1.810     2.266    u_touch_top/u_touch_dri/cur_state[5]
    SLICE_X41Y50         LUT4 (Prop_lut4_I2_O)        0.124     2.390 r  u_touch_top/u_touch_dri/i__i_1/O
                         net (fo=1, routed)           0.670     3.060    u_touch_top/u_touch_dri/i__i_1_n_0
    SLICE_X41Y50         LUT5 (Prop_lut5_I3_O)        0.124     3.184 r  u_touch_top/u_touch_dri/next_state_inferred__5/i_/O
                         net (fo=32, routed)          1.028     4.213    u_touch_top/u_touch_dri/next_state_inferred__5/i__n_0
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124     4.337 r  u_touch_top/u_touch_dri/touch_valid_i_3/O
                         net (fo=5, routed)           1.000     5.337    u_touch_top/u_touch_dri/touch_valid_i_3_n_0
    SLICE_X38Y51         LUT4 (Prop_lut4_I3_O)        0.150     5.487 f  u_touch_top/u_touch_dri/reg_num[2]_i_2/O
                         net (fo=4, routed)           0.835     6.321    u_touch_top/u_touch_dri/reg_num[2]_i_2_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.358     6.679 f  u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_2/O
                         net (fo=2, routed)           0.836     7.515    u_touch_top/u_touch_dri/tp_y_coord_t[15]_i_2_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I4_O)        0.327     7.842 r  u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1/O
                         net (fo=8, routed)           0.634     8.476    u_touch_top/u_touch_dri/tp_x_coord_t[15]_i_1_n_0
    SLICE_X30Y54         FDCE                                         r  u_touch_top/u_touch_dri/tp_x_coord_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[2]/C
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[2]
    SLICE_X38Y53         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_y_coord_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.315%)  route 0.120ns (44.685%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[15]/C
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u_touch_top/u_touch_dri/tp_y_coord_reg[15]/Q
                         net (fo=4, routed)           0.120     0.268    u_touch_top/u_touch_dri/tp_y_coord[15]
    SLICE_X28Y52         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_y_coord_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_y_coord_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.128ns (47.017%)  route 0.144ns (52.983%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y50         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[1]/C
    SLICE_X29Y50         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[1]/Q
                         net (fo=7, routed)           0.144     0.272    u_touch_top/u_touch_dri/tp_y_coord[1]
    SLICE_X30Y50         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_y_coord_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_x_coord_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_x_coord_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.141ns (51.674%)  route 0.132ns (48.326%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_x_coord_reg[15]/C
    SLICE_X31Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/tp_x_coord_reg[15]/Q
                         net (fo=4, routed)           0.132     0.273    u_touch_top/u_touch_dri/tp_x_coord[15]
    SLICE_X26Y53         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_x_coord_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.816%)  route 0.110ns (40.184%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[3]/C
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/u_touch_dri/i2c_addr_reg[3]/Q
                         net (fo=1, routed)           0.110     0.274    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[3]
    SLICE_X38Y53         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[7]/C
    SLICE_X38Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/u_touch_dri/i2c_addr_reg[7]/Q
                         net (fo=1, routed)           0.112     0.276    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[7]
    SLICE_X38Y53         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/tp_y_coord_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_touch_dri/last_tp_y_coord_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.175%)  route 0.149ns (53.825%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y53         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/tp_y_coord_reg[14]/C
    SLICE_X29Y53         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_touch_top/u_touch_dri/tp_y_coord_reg[14]/Q
                         net (fo=4, routed)           0.149     0.277    u_touch_top/u_touch_dri/tp_y_coord[14]
    SLICE_X28Y53         FDCE                                         r  u_touch_top/u_touch_dri/last_tp_y_coord_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri_m/data_r_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/i2c_data_r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.643%)  route 0.116ns (41.357%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri_m/data_r_reg[3]/C
    SLICE_X38Y54         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u_touch_top/u_i2c_dri_m/data_r_reg[3]/Q
                         net (fo=2, routed)           0.116     0.280    u_touch_top/u_i2c_dri_m/data_r[3]
    SLICE_X36Y54         FDCE                                         r  u_touch_top/u_i2c_dri_m/i2c_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_i2c_dri_m/cur_state_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/cur_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y57         FDCE                         0.000     0.000 r  u_touch_top/u_i2c_dri_m/cur_state_reg[6]/C
    SLICE_X37Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_i2c_dri_m/cur_state_reg[6]/Q
                         net (fo=15, routed)          0.094     0.235    u_touch_top/u_i2c_dri_m/cur_state[6]
    SLICE_X36Y57         LUT6 (Prop_lut6_I4_O)        0.045     0.280 r  u_touch_top/u_i2c_dri_m/cur_state[7]_i_1/O
                         net (fo=1, routed)           0.000     0.280    u_touch_top/u_i2c_dri_m/next_state[7]
    SLICE_X36Y57         FDCE                                         r  u_touch_top/u_i2c_dri_m/cur_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_touch_top/u_touch_dri/i2c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_touch_top/u_i2c_dri_m/addr_t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE                         0.000     0.000 r  u_touch_top/u_touch_dri/i2c_addr_reg[4]/C
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_touch_top/u_touch_dri/i2c_addr_reg[4]/Q
                         net (fo=1, routed)           0.144     0.285    u_touch_top/u_i2c_dri_m/addr_t_reg[7]_0[4]
    SLICE_X38Y53         FDCE                                         r  u_touch_top/u_i2c_dri_m/addr_t_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            60 Endpoints
Min Delay            60 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.775ns  (logic 3.875ns (32.908%)  route 7.900ns (67.092%))
  Logic Levels:           4  (BUFG=2 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530    11.530 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010     5.805 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.565    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.666 f  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         2.335    10.002    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X22Y46         LUT3 (Prop_lut3_I2_O)        0.124    10.126 f  u_lcd_rgb_char/u_rd_id/lcd_clk_OBUF_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.766    10.892    lcd_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    10.993 f  lcd_clk_OBUF_BUFG_inst/O
                         net (fo=193, routed)         3.039    14.031    lcd_clk_OBUF_BUFG
    P19                  OBUF (Prop_obuf_I_O)         3.549    17.581 f  lcd_clk_OBUF_inst/O
                         net (fo=0)                   0.000    17.581    lcd_clk
    P19                                                               f  lcd_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.966ns  (logic 6.913ns (38.476%)  route 11.054ns (61.524%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          1.463     8.763    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.329     9.092 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.442     9.534    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     9.658 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          4.185    13.843    lcd_rgb_IOBUF[15]_inst/T
    P16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.524    17.366 r  lcd_rgb_IOBUF[15]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.366    lcd_rgb[15]
    P16                                                               r  lcd_rgb[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.823ns  (logic 6.910ns (38.769%)  route 10.913ns (61.231%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          1.463     8.763    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.329     9.092 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.442     9.534    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     9.658 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          4.045    13.703    lcd_rgb_TRI[0]
    P15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.521    17.223 r  lcd_rgb_OBUFT[14]_inst/O
                         net (fo=0)                   0.000    17.223    lcd_rgb[14]
    P15                                                               r  lcd_rgb[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.823ns  (logic 6.648ns (37.302%)  route 11.175ns (62.698%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.165     4.564    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.326     4.890 r  u_lcd_rgb_char/u_rd_id/i__carry_i_12/O
                         net (fo=1, routed)           0.000     4.890    u_lcd_rgb_char/u_rd_id/i__carry_i_12_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.437 r  u_lcd_rgb_char/u_rd_id/i__carry_i_9__0/O[2]
                         net (fo=2, routed)           0.814     6.250    u_lcd_rgb_char/u_rd_id/data_req4[2]
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.302     6.552 r  u_lcd_rgb_char/u_rd_id/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.552    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.928 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.085 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          3.015    10.100    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X38Y47         LUT5 (Prop_lut5_I2_O)        0.332    10.432 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[1]_inst_i_1/O
                         net (fo=1, routed)           3.264    13.697    lcd_rgb_OBUF[1]
    W19                  OBUFT (Prop_obuft_I_O)       3.526    17.223 r  lcd_rgb_OBUFT[1]_inst/O
                         net (fo=0)                   0.000    17.223    lcd_rgb[1]
    W19                                                               r  lcd_rgb[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.761ns  (logic 6.796ns (38.261%)  route 10.965ns (61.739%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          2.679     9.978    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X33Y45         LUT5 (Prop_lut5_I1_O)        0.329    10.307 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[8]_inst_i_1/O
                         net (fo=1, routed)           3.323    13.631    lcd_rgb_OBUF[8]
    V17                  OBUFT (Prop_obuft_I_O)       3.531    17.161 r  lcd_rgb_OBUFT[8]_inst/O
                         net (fo=0)                   0.000    17.161    lcd_rgb[8]
    V17                                                               r  lcd_rgb[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.738ns  (logic 6.650ns (37.489%)  route 11.088ns (62.511%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.165     4.564    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.326     4.890 r  u_lcd_rgb_char/u_rd_id/i__carry_i_12/O
                         net (fo=1, routed)           0.000     4.890    u_lcd_rgb_char/u_rd_id/i__carry_i_12_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.437 r  u_lcd_rgb_char/u_rd_id/i__carry_i_9__0/O[2]
                         net (fo=2, routed)           0.814     6.250    u_lcd_rgb_char/u_rd_id/data_req4[2]
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.302     6.552 r  u_lcd_rgb_char/u_rd_id/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.552    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.928 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.085 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          2.773     9.858    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.332    10.190 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[0]_inst_i_1/O
                         net (fo=1, routed)           3.420    13.610    lcd_rgb_OBUF[0]
    W18                  OBUFT (Prop_obuft_I_O)       3.528    17.138 r  lcd_rgb_OBUFT[0]_inst/O
                         net (fo=0)                   0.000    17.138    lcd_rgb[0]
    W18                                                               r  lcd_rgb[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.710ns  (logic 6.946ns (39.222%)  route 10.764ns (60.777%))
  Logic Levels:           11  (CARRY4=3 LUT1=1 LUT2=1 LUT3=1 LUT4=3 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          1.463     8.763    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X39Y31         LUT4 (Prop_lut4_I3_O)        0.329     9.092 r  u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.442     9.534    u_lcd_rgb_char/u_lcd_driver/lcd_de_OBUF
    SLICE_X43Y30         LUT1 (Prop_lut1_I0_O)        0.124     9.658 f  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[22]_inst_i_2/O
                         net (fo=24, routed)          3.895    13.553    lcd_rgb_TRI[0]
    P18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.557    17.110 r  lcd_rgb_OBUFT[6]_inst/O
                         net (fo=0)                   0.000    17.110    lcd_rgb[6]
    P18                                                               r  lcd_rgb[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.689ns  (logic 6.649ns (37.588%)  route 11.040ns (62.412%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 f  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 f  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.165     4.564    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.326     4.890 r  u_lcd_rgb_char/u_rd_id/i__carry_i_12/O
                         net (fo=1, routed)           0.000     4.890    u_lcd_rgb_char/u_rd_id/i__carry_i_12_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     5.437 r  u_lcd_rgb_char/u_rd_id/i__carry_i_9__0/O[2]
                         net (fo=2, routed)           0.814     6.250    u_lcd_rgb_char/u_rd_id/data_req4[2]
    SLICE_X34Y22         LUT4 (Prop_lut4_I2_O)        0.302     6.552 r  u_lcd_rgb_char/u_rd_id/i__carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.552    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0_1[3]
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.928 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.928    u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.085 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_inferred__0/i__carry__0/CO[1]
                         net (fo=25, routed)          2.792     9.877    u_lcd_rgb_char/u_lcd_driver/lcd_en20_in
    SLICE_X34Y46         LUT5 (Prop_lut5_I2_O)        0.332    10.209 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[9]_inst_i_1/O
                         net (fo=1, routed)           3.353    13.562    lcd_rgb_OBUF[9]
    V18                  OBUFT (Prop_obuft_I_O)       3.527    17.089 r  lcd_rgb_OBUFT[9]_inst/O
                         net (fo=0)                   0.000    17.089    lcd_rgb[9]
    V18                                                               r  lcd_rgb[9] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.683ns  (logic 6.815ns (38.543%)  route 10.867ns (61.457%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          2.652     9.951    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X34Y46         LUT5 (Prop_lut5_I1_O)        0.329    10.280 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_IOBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.252    13.532    lcd_rgb_IOBUF[7]_inst/I
    N17                  OBUFT (Prop_obuft_I_O)       3.550    17.083 r  lcd_rgb_IOBUF[7]_inst/OBUFT/O
                         net (fo=1, unset)            0.000    17.083    lcd_rgb[7]
    N17                                                               r  lcd_rgb[7] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            lcd_rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.620ns  (logic 6.779ns (38.472%)  route 10.841ns (61.528%))
  Logic Levels:           10  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1 OBUFT=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530     1.530 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.010    -4.195 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.435    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.334 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.734    -0.600    u_lcd_rgb_char/u_rd_id/clk_out1
    SLICE_X37Y26         FDCE                                         r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDCE (Prop_fdce_C_Q)         0.456    -0.144 r  u_lcd_rgb_char/u_rd_id/lcd_id_reg[2]/Q
                         net (fo=6, routed)           1.010     0.866    u_lcd_rgb_char/u_rd_id/lcd_id[2]
    SLICE_X37Y26         LUT4 (Prop_lut4_I3_O)        0.150     1.016 f  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9/O
                         net (fo=5, routed)           0.690     1.706    u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_9_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I0_O)        0.326     2.032 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_1/O
                         net (fo=51, routed)          1.216     3.248    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_0
    SLICE_X31Y23         LUT2 (Prop_lut2_I0_O)        0.150     3.398 r  u_lcd_rgb_char/u_rd_id/data_req4__0_carry_i_5/O
                         net (fo=39, routed)          1.086     4.484    u_lcd_rgb_char/u_rd_id/lcd_id_reg[1]_3
    SLICE_X33Y24         LUT3 (Prop_lut3_I1_O)        0.326     4.810 r  u_lcd_rgb_char/u_rd_id/data_req4__5_carry_i_7/O
                         net (fo=1, routed)           0.000     4.810    u_lcd_rgb_char/u_lcd_driver/data_req2_carry_i_9[1]
    SLICE_X33Y24         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.360 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry/CO[3]
                         net (fo=1, routed)           0.009     5.369    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry_n_0
    SLICE_X33Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.591 r  u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0/O[0]
                         net (fo=6, routed)           0.952     6.543    u_lcd_rgb_char/u_lcd_driver/data_req4__5_carry__0_n_7
    SLICE_X33Y23         LUT4 (Prop_lut4_I0_O)        0.299     6.842 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.842    u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0_i_4_n_0
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457     7.299 r  u_lcd_rgb_char/u_lcd_driver/lcd_en2_carry__0/CO[1]
                         net (fo=25, routed)          2.684     9.983    u_lcd_rgb_char/u_lcd_driver/lcd_en2
    SLICE_X33Y45         LUT5 (Prop_lut5_I1_O)        0.329    10.312 r  u_lcd_rgb_char/u_lcd_driver/lcd_rgb_OBUFT[11]_inst_i_1/O
                         net (fo=1, routed)           3.194    13.506    lcd_rgb_OBUF[11]
    R18                  OBUFT (Prop_obuft_I_O)       3.514    17.020 r  lcd_rgb_OBUFT[11]_inst/O
                         net (fo=0)                   0.000    17.020    lcd_rgb[11]
    R18                                                               r  lcd_rgb[11] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.281ns  (logic 0.467ns (36.462%)  route 0.814ns (63.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.497    -1.311    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.367    -0.944 r  overall_FSM/game_controller/mole/gen_location/seed_reg[30]/Q
                         net (fo=4, routed)           0.481    -0.462    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[30]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.100    -0.362 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2/O
                         net (fo=2, routed)           0.333    -0.030    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC_i_2_n_0
    SLICE_X9Y57          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.326ns  (logic 0.518ns (39.062%)  route 0.808ns (60.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.497    -1.311    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDCE (Prop_fdce_C_Q)         0.418    -0.893 r  overall_FSM/game_controller/mole/gen_location/seed_reg[23]/Q
                         net (fo=4, routed)           0.473    -0.420    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[23]
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.100    -0.320 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.335     0.015    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC_i_2_n_0
    SLICE_X10Y55         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[23]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.368ns  (logic 0.467ns (34.148%)  route 0.901ns (65.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.496    -1.312    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y57         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y57         FDCE (Prop_fdce_C_Q)         0.367    -0.945 r  overall_FSM/game_controller/mole/gen_location/seed_reg[28]/Q
                         net (fo=4, routed)           0.372    -0.572    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[28]
    SLICE_X9Y57          LUT2 (Prop_lut2_I0_O)        0.100    -0.472 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.528     0.056    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC_i_2_n_0
    SLICE_X9Y59          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.394ns  (logic 0.467ns (33.502%)  route 0.927ns (66.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.497    -1.311    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.367    -0.944 r  overall_FSM/game_controller/mole/gen_location/seed_reg[25]/Q
                         net (fo=4, routed)           0.477    -0.467    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[25]
    SLICE_X9Y56          LUT2 (Prop_lut2_I0_O)        0.100    -0.367 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC_i_2/O
                         net (fo=2, routed)           0.450     0.083    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC_i_2_n_0
    SLICE_X9Y56          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.406ns  (logic 0.467ns (33.219%)  route 0.939ns (66.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.498    -1.310    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y51         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDCE (Prop_fdce_C_Q)         0.367    -0.943 r  overall_FSM/game_controller/mole/gen_location/seed_reg[2]/Q
                         net (fo=4, routed)           0.488    -0.454    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[2]
    SLICE_X9Y51          LUT2 (Prop_lut2_I0_O)        0.100    -0.354 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.450     0.096    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_LDC_i_2_n_0
    SLICE_X8Y51          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.408ns  (logic 0.467ns (33.175%)  route 0.941ns (66.825%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.498    -1.310    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y52         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y52         FDCE (Prop_fdce_C_Q)         0.367    -0.943 r  overall_FSM/game_controller/mole/gen_location/seed_reg[7]/Q
                         net (fo=4, routed)           0.516    -0.427    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[7]
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.100    -0.327 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.424     0.098    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC_i_2_n_0
    SLICE_X9Y50          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.518ns (36.259%)  route 0.911ns (63.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.497    -1.311    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y55         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDCE (Prop_fdce_C_Q)         0.418    -0.893 r  overall_FSM/game_controller/mole/gen_location/seed_reg[20]/Q
                         net (fo=4, routed)           0.363    -0.530    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[20]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.100    -0.430 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2/O
                         net (fo=2, routed)           0.548     0.118    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC_i_2_n_0
    SLICE_X9Y53          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.186ns (31.456%)  route 0.405ns (68.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y55         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[19]/Q
                         net (fo=4, routed)           0.220    -0.102    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[19]
    SLICE_X11Y55         LUT2 (Prop_lut2_I0_O)        0.045    -0.057 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.129    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC_i_2_n_0
    SLICE_X10Y53         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[19]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.455ns  (logic 0.518ns (35.599%)  route 0.937ns (64.401%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.496    -1.312    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X12Y57         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDCE (Prop_fdce_C_Q)         0.418    -0.894 r  overall_FSM/game_controller/mole/gen_location/seed_reg[29]/Q
                         net (fo=4, routed)           0.485    -0.409    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[29]
    SLICE_X9Y58          LUT2 (Prop_lut2_I0_O)        0.100    -0.309 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_i_2/O
                         net (fo=2, routed)           0.452     0.143    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC_i_2_n_0
    SLICE_X9Y58          LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[29]_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.186ns (30.143%)  route 0.431ns (69.857%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.297     0.297 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.738    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.271    -1.534 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.052    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.026 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.564    -0.462    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y56         FDCE                                         r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.321 r  overall_FSM/game_controller/mole/gen_location/seed_reg[24]/Q
                         net (fo=4, routed)           0.219    -0.103    overall_FSM/game_controller/mole/gen_location/seed_reg_n_0_[24]
    SLICE_X11Y54         LUT2 (Prop_lut2_I0_O)        0.045    -0.058 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2/O
                         net (fo=2, routed)           0.212     0.155    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC_i_2_n_0
    SLICE_X11Y54         LDCE                                         f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    U18                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.530    11.530 f  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.815    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.010     5.805 f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     7.565    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     7.666 f  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     9.343    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.091ns (2.864%)  route 3.086ns (97.136%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.487    -1.320    u_clk_wiz_0/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           648 Endpoints
Min Delay           648 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.955ns  (logic 7.845ns (34.177%)  route 15.109ns (65.823%))
  Logic Levels:           20  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.042    19.549    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.295    19.844 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7/O
                         net (fo=1, routed)           0.863    20.707    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.831 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=9, routed)           1.464    22.295    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X36Y44         LUT5 (Prop_lut5_I1_O)        0.124    22.419 r  overall_FSM/game_controller/mole/gen_location/moles_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.535    22.955    overall_FSM/game_controller/mole/gen_location_n_48
    SLICE_X36Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.575    -1.232    overall_FSM/game_controller/mole/clk_out1
    SLICE_X36Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[1]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.836ns  (logic 7.871ns (34.469%)  route 14.964ns (65.531%))
  Logic Levels:           20  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.042    19.549    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X13Y43         LUT6 (Prop_lut6_I2_O)        0.295    19.844 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7/O
                         net (fo=1, routed)           0.863    20.707    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_7_n_0
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.124    20.831 r  overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2/O
                         net (fo=9, routed)           1.283    22.114    overall_FSM/game_controller/mole/gen_location/moles_reg[17]_i_2_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.150    22.264 r  overall_FSM/game_controller/mole/gen_location/moles_reg[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.572    22.836    overall_FSM/game_controller/mole/gen_location_n_46
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.500    -1.307    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[5]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.747ns  (logic 8.219ns (36.133%)  route 14.528ns (63.867%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.672    20.179    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.295    20.474 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50/O
                         net (fo=1, routed)           0.000    20.474    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    20.686 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28/O
                         net (fo=1, routed)           0.000    20.686    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    20.780 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8/O
                         net (fo=16, routed)          1.132    21.912    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.316    22.228 r  overall_FSM/game_controller/mole/gen_location/moles_reg[11]_rep__1_i_1/O
                         net (fo=1, routed)           0.519    22.747    overall_FSM/game_controller/mole/gen_location_n_35
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.575    -1.232    overall_FSM/game_controller/mole/clk_out1
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__1/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.688ns  (logic 8.291ns (36.544%)  route 14.397ns (63.456%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.249    19.756    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X14Y42         LUT5 (Prop_lut5_I1_O)        0.295    20.051 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    20.051    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    20.296 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4/O
                         net (fo=1, routed)           0.000    20.296    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4_n_0
    SLICE_X14Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    20.400 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2/O
                         net (fo=11, routed)          1.419    21.820    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.345    22.165 r  overall_FSM/game_controller/mole/gen_location/moles_reg[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.524    22.688    overall_FSM/game_controller/mole/gen_location_n_39
    SLICE_X34Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.500    -1.307    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[6]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.671ns  (logic 8.287ns (36.555%)  route 14.384ns (63.445%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.049    19.556    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X12Y41         LUT5 (Prop_lut5_I1_O)        0.295    19.851 r  overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_11/O
                         net (fo=1, routed)           0.000    19.851    overall_FSM/game_controller/mole/gen_location/moles_reg[18]_i_11_n_0
    SLICE_X12Y41         MUXF7 (Prop_muxf7_I1_O)      0.247    20.098 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[18]_i_4/O
                         net (fo=1, routed)           0.000    20.098    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[18]_i_4_n_0
    SLICE_X12Y41         MUXF8 (Prop_muxf8_I0_O)      0.098    20.196 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[18]_i_2/O
                         net (fo=14, routed)          1.505    21.701    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[18]_i_2_n_0
    SLICE_X34Y45         LUT5 (Prop_lut5_I1_O)        0.345    22.046 r  overall_FSM/game_controller/mole/gen_location/moles_reg[6]_rep__0_i_1/O
                         net (fo=1, routed)           0.625    22.671    overall_FSM/game_controller/mole/gen_location_n_44
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[6]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.500    -1.307    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y45         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[6]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[4]_rep/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.665ns  (logic 8.262ns (36.454%)  route 14.402ns (63.546%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.249    19.756    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X14Y42         LUT5 (Prop_lut5_I1_O)        0.295    20.051 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    20.051    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    20.296 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4/O
                         net (fo=1, routed)           0.000    20.296    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4_n_0
    SLICE_X14Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    20.400 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2/O
                         net (fo=11, routed)          1.419    21.820    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2_n_0
    SLICE_X34Y44         LUT5 (Prop_lut5_I1_O)        0.316    22.136 r  overall_FSM/game_controller/mole/gen_location/moles_reg[4]_rep_i_1/O
                         net (fo=1, routed)           0.529    22.665    overall_FSM/game_controller/mole/gen_location_n_38
    SLICE_X34Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.500    -1.307    overall_FSM/game_controller/mole/clk_out1
    SLICE_X34Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[4]_rep/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.639ns  (logic 8.245ns (36.421%)  route 14.393ns (63.579%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.672    20.179    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.295    20.474 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50/O
                         net (fo=1, routed)           0.000    20.474    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    20.686 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28/O
                         net (fo=1, routed)           0.000    20.686    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    20.780 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8/O
                         net (fo=16, routed)          1.134    21.914    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.342    22.256 r  overall_FSM/game_controller/mole/gen_location/moles_reg[11]_rep__0_i_1/O
                         net (fo=1, routed)           0.382    22.639    overall_FSM/game_controller/mole/gen_location_n_34
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.575    -1.232    overall_FSM/game_controller/mole/clk_out1
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__3/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.637ns  (logic 8.245ns (36.424%)  route 14.391ns (63.576%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.672    20.179    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X33Y42         LUT6 (Prop_lut6_I2_O)        0.295    20.474 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50/O
                         net (fo=1, routed)           0.000    20.474    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_50_n_0
    SLICE_X33Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    20.686 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28/O
                         net (fo=1, routed)           0.000    20.686    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_28_n_0
    SLICE_X33Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    20.780 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8/O
                         net (fo=16, routed)          1.132    21.912    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_8_n_0
    SLICE_X37Y44         LUT5 (Prop_lut5_I3_O)        0.342    22.254 r  overall_FSM/game_controller/mole/gen_location/moles_reg[11]_rep__3_i_1/O
                         net (fo=1, routed)           0.383    22.637    overall_FSM/game_controller/mole/gen_location_n_37
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.575    -1.232    overall_FSM/game_controller/mole/clk_out1
    SLICE_X37Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[11]_rep__3/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.565ns  (logic 8.287ns (36.726%)  route 14.278ns (63.274%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.249    19.756    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X14Y42         LUT5 (Prop_lut5_I1_O)        0.295    20.051 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    20.051    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    20.296 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4/O
                         net (fo=1, routed)           0.000    20.296    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4_n_0
    SLICE_X14Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    20.400 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2/O
                         net (fo=11, routed)          1.252    21.652    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2_n_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.341    21.993 r  overall_FSM/game_controller/mole/gen_location/moles_reg[8]_rep__0_i_1/O
                         net (fo=1, routed)           0.572    22.565    overall_FSM/game_controller/mole/gen_location_n_41
    SLICE_X28Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.499    -1.308    overall_FSM/game_controller/mole/clk_out1
    SLICE_X28Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__0/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        22.563ns  (logic 8.262ns (36.618%)  route 14.301ns (63.382%))
  Logic Levels:           21  (CARRY4=10 IBUF=1 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 f  rst_n_IBUF_inst/O
                         net (fo=68, routed)          4.627     6.101    overall_FSM/game_controller/mole/gen_location/rst_n_IBUF
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.124     6.225 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.704     6.929    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_i_2_n_0
    SLICE_X1Y53          LDCE (SetClr_ldce_CLR_Q)     0.885     7.814 f  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC/Q
                         net (fo=10, routed)          0.694     8.508    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[9]_LDC_n_0
    SLICE_X4Y49          LUT3 (Prop_lut3_I1_O)        0.124     8.632 r  overall_FSM/game_controller/mole/gen_location/rand_reg[8]_C_i_1/O
                         net (fo=6, routed)           0.702     9.334    overall_FSM/game_controller/mole/gen_location/random_data[9]
    SLICE_X5Y51          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407     9.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428/O[1]
                         net (fo=3, routed)           0.697    10.438    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_428_n_6
    SLICE_X6Y50          LUT3 (Prop_lut3_I0_O)        0.303    10.741 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419/O
                         net (fo=1, routed)           0.565    11.306    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_419_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    11.702 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355/CO[3]
                         net (fo=1, routed)           0.000    11.702    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_355_n_0
    SLICE_X4Y52          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.017 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251/O[3]
                         net (fo=2, routed)           1.071    13.088    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_251_n_4
    SLICE_X6Y50          LUT4 (Prop_lut4_I3_O)        0.329    13.417 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181/O
                         net (fo=1, routed)           0.862    14.280    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_181_n_0
    SLICE_X0Y52          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.754    15.034 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112/CO[3]
                         net (fo=1, routed)           0.000    15.034    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_112_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.151 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76/CO[3]
                         net (fo=1, routed)           0.000    15.151    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_76_n_0
    SLICE_X0Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.268 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47/CO[3]
                         net (fo=1, routed)           0.000    15.268    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_47_n_0
    SLICE_X0Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.591 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46/O[1]
                         net (fo=1, routed)           0.851    16.442    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_46_n_6
    SLICE_X6Y53          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.733    17.175 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45/O[1]
                         net (fo=1, routed)           0.431    17.606    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_45_n_6
    SLICE_X6Y51          LUT4 (Prop_lut4_I3_O)        0.306    17.912 r  overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23/O
                         net (fo=1, routed)           0.000    17.912    overall_FSM/game_controller/mole/gen_location/moles_reg[19]_i_23_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.288 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7/CO[3]
                         net (fo=1, routed)           0.000    18.288    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_7_n_0
    SLICE_X6Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.507 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41/O[0]
                         net (fo=19, routed)          1.249    19.756    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[19]_i_41_n_7
    SLICE_X14Y42         LUT5 (Prop_lut5_I1_O)        0.295    20.051 r  overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9/O
                         net (fo=1, routed)           0.000    20.051    overall_FSM/game_controller/mole/gen_location/moles_reg[16]_i_9_n_0
    SLICE_X14Y42         MUXF7 (Prop_muxf7_I1_O)      0.245    20.296 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4/O
                         net (fo=1, routed)           0.000    20.296    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_4_n_0
    SLICE_X14Y42         MUXF8 (Prop_muxf8_I0_O)      0.104    20.400 r  overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2/O
                         net (fo=11, routed)          1.235    21.635    overall_FSM/game_controller/mole/gen_location/moles_reg_reg[16]_i_2_n_0
    SLICE_X28Y44         LUT5 (Prop_lut5_I1_O)        0.316    21.951 r  overall_FSM/game_controller/mole/gen_location/moles_reg[8]_rep__1_i_1/O
                         net (fo=1, routed)           0.612    22.563    overall_FSM/game_controller/mole/gen_location_n_42
    SLICE_X28Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.621    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.118    -4.498 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.898    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.807 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         1.499    -1.308    overall_FSM/game_controller/mole/clk_out1
    SLICE_X28Y44         FDPE                                         r  overall_FSM/game_controller/mole/moles_reg_reg[8]_rep__1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.459ns  (logic 0.265ns (57.763%)  route 0.194ns (42.237%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/Q
                         net (fo=6, routed)           0.194     0.414    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.045     0.459 r  overall_FSM/game_controller/mole/gen_location/rand_reg[21]_C_i_1/O
                         net (fo=4, routed)           0.000     0.459    overall_FSM/game_controller/mole/gen_location/random_data[22]
    SLICE_X7Y54          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X7Y54          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.265ns (52.818%)  route 0.237ns (47.182%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/G
    SLICE_X9Y59          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/Q
                         net (fo=4, routed)           0.237     0.457    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.045     0.502 r  overall_FSM/game_controller/mole/gen_location/rand_reg[27]_C_i_1/O
                         net (fo=3, routed)           0.000     0.502    overall_FSM/game_controller/mole/gen_location/random_data[28]
    SLICE_X6Y58          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X6Y58          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.525ns  (logic 0.265ns (50.461%)  route 0.260ns (49.539%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/G
    SLICE_X9Y55          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC/Q
                         net (fo=6, routed)           0.194     0.414    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[22]_LDC_n_0
    SLICE_X7Y54          LUT3 (Prop_lut3_I1_O)        0.045     0.459 r  overall_FSM/game_controller/mole/gen_location/rand_reg[21]_C_i_1/O
                         net (fo=4, routed)           0.066     0.525    overall_FSM/game_controller/mole/gen_location/random_data[22]
    SLICE_X6Y54          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X6Y54          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.289ns (47.130%)  route 0.324ns (52.870%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y54          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/G
    SLICE_X8Y54          LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC/Q
                         net (fo=6, routed)           0.171     0.415    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[21]_LDC_n_0
    SLICE_X8Y53          LUT3 (Prop_lut3_I1_O)        0.045     0.460 r  overall_FSM/game_controller/mole/gen_location/rand_reg[20]_C_i_1/O
                         net (fo=4, routed)           0.153     0.613    overall_FSM/game_controller/mole/gen_location/random_data[21]
    SLICE_X8Y53          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y53          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[20]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.265ns (42.607%)  route 0.357ns (57.393%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/G
    SLICE_X9Y59          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC/Q
                         net (fo=4, routed)           0.237     0.457    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[28]_LDC_n_0
    SLICE_X6Y58          LUT3 (Prop_lut3_I1_O)        0.045     0.502 r  overall_FSM/game_controller/mole/gen_location/rand_reg[27]_C_i_1/O
                         net (fo=3, routed)           0.120     0.622    overall_FSM/game_controller/mole/gen_location/random_data[28]
    SLICE_X6Y57          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X6Y57          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[27]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.625ns  (logic 0.265ns (42.433%)  route 0.360ns (57.567%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/G
    SLICE_X7Y59          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/Q
                         net (fo=3, routed)           0.226     0.446    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_n_0
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.045     0.491 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_3/O
                         net (fo=3, routed)           0.134     0.625    overall_FSM/game_controller/mole/gen_location/random_data[31]
    SLICE_X7Y57          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X7Y57          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.265ns (42.149%)  route 0.364ns (57.851%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y59          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/G
    SLICE_X7Y59          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC/Q
                         net (fo=3, routed)           0.226     0.446    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[31]_LDC_n_0
    SLICE_X6Y56          LUT3 (Prop_lut3_I1_O)        0.045     0.491 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_3/O
                         net (fo=3, routed)           0.138     0.629    overall_FSM/game_controller/mole/gen_location/random_data[31]
    SLICE_X8Y57          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.832    -0.695    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X8Y57          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[30]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.223ns (35.138%)  route 0.412ns (64.862%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/G
    SLICE_X10Y49         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC/Q
                         net (fo=13, routed)          0.260     0.438    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_LDC_n_0
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.483 r  overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1/O
                         net (fo=7, routed)           0.152     0.635    overall_FSM/game_controller/mole/gen_location/rand_reg[2]_C_i_1_n_0
    SLICE_X6Y49          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X6Y49          FDCE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[2]_C/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.651ns  (logic 0.265ns (40.714%)  route 0.386ns (59.286%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/G
    SLICE_X9Y49          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC/Q
                         net (fo=12, routed)          0.182     0.402    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[4]_LDC_n_0
    SLICE_X9Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.447 r  overall_FSM/game_controller/mole/gen_location/rand_reg[3]_C_i_1/O
                         net (fo=7, routed)           0.204     0.651    overall_FSM/game_controller/mole/gen_location/random_data[4]
    SLICE_X11Y49         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.835    -0.692    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X11Y49         FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[3]_P/C

Slack:                    inf
  Source:                 overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC/G
                            (positive level-sensitive latch)
  Destination:            overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.652ns  (logic 0.265ns (40.665%)  route 0.387ns (59.335%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          LDCE                         0.000     0.000 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC/G
    SLICE_X9Y56          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC/Q
                         net (fo=5, routed)           0.179     0.399    overall_FSM/game_controller/mole/gen_location/rand_reg_reg[25]_LDC_n_0
    SLICE_X7Y55          LUT3 (Prop_lut3_I1_O)        0.045     0.444 r  overall_FSM/game_controller/mole/gen_location/p_0_out_i_2/O
                         net (fo=4, routed)           0.207     0.652    overall_FSM/game_controller/mole/gen_location/random_data[25]
    SLICE_X9Y54          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.486     0.486 r  u_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.966    u_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.050    -2.084 r  u_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.556    u_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.527 r  u_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=455, routed)         0.833    -0.694    overall_FSM/game_controller/mole/gen_location/clk_out1
    SLICE_X9Y54          FDPE                                         r  overall_FSM/game_controller/mole/gen_location/rand_reg_reg[24]_P/C





