// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER,
        proj_weights,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0,
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   m_axi_gmem2_0_AWVALID;
input   m_axi_gmem2_0_AWREADY;
output  [63:0] m_axi_gmem2_0_AWADDR;
output  [0:0] m_axi_gmem2_0_AWID;
output  [31:0] m_axi_gmem2_0_AWLEN;
output  [2:0] m_axi_gmem2_0_AWSIZE;
output  [1:0] m_axi_gmem2_0_AWBURST;
output  [1:0] m_axi_gmem2_0_AWLOCK;
output  [3:0] m_axi_gmem2_0_AWCACHE;
output  [2:0] m_axi_gmem2_0_AWPROT;
output  [3:0] m_axi_gmem2_0_AWQOS;
output  [3:0] m_axi_gmem2_0_AWREGION;
output  [0:0] m_axi_gmem2_0_AWUSER;
output   m_axi_gmem2_0_WVALID;
input   m_axi_gmem2_0_WREADY;
output  [31:0] m_axi_gmem2_0_WDATA;
output  [3:0] m_axi_gmem2_0_WSTRB;
output   m_axi_gmem2_0_WLAST;
output  [0:0] m_axi_gmem2_0_WID;
output  [0:0] m_axi_gmem2_0_WUSER;
output   m_axi_gmem2_0_ARVALID;
input   m_axi_gmem2_0_ARREADY;
output  [63:0] m_axi_gmem2_0_ARADDR;
output  [0:0] m_axi_gmem2_0_ARID;
output  [31:0] m_axi_gmem2_0_ARLEN;
output  [2:0] m_axi_gmem2_0_ARSIZE;
output  [1:0] m_axi_gmem2_0_ARBURST;
output  [1:0] m_axi_gmem2_0_ARLOCK;
output  [3:0] m_axi_gmem2_0_ARCACHE;
output  [2:0] m_axi_gmem2_0_ARPROT;
output  [3:0] m_axi_gmem2_0_ARQOS;
output  [3:0] m_axi_gmem2_0_ARREGION;
output  [0:0] m_axi_gmem2_0_ARUSER;
input   m_axi_gmem2_0_RVALID;
output   m_axi_gmem2_0_RREADY;
input  [31:0] m_axi_gmem2_0_RDATA;
input   m_axi_gmem2_0_RLAST;
input  [0:0] m_axi_gmem2_0_RID;
input  [8:0] m_axi_gmem2_0_RFIFONUM;
input  [0:0] m_axi_gmem2_0_RUSER;
input  [1:0] m_axi_gmem2_0_RRESP;
input   m_axi_gmem2_0_BVALID;
output   m_axi_gmem2_0_BREADY;
input  [1:0] m_axi_gmem2_0_BRESP;
input  [0:0] m_axi_gmem2_0_BID;
input  [0:0] m_axi_gmem2_0_BUSER;
input  [63:0] proj_weights;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0;
output  [6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1;
input  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1;
output  [7:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0;
output  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0;
output  [7:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0;
output  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0;
output  [7:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0;
output  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0;
output  [7:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0;
output   unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0;
output  [17:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem2_0_ARVALID;
reg m_axi_gmem2_0_RREADY;
reg[6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1;
reg[6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1;
reg[6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1;
reg[6:0] unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
reg unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_25;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_26;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_27;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_28;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_29;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_30;
reg   [17:0] forward_int_stream_S6Params_0_stream_PixelVec_0_state_31;
reg   [63:0] proj_weights_read_reg_350;
wire    ap_CS_fsm_state11;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_idle;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready;
wire   [575:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write;
wire   [575:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write;
wire   [575:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write;
wire   [575:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write;
wire   [6:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
wire   [6:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
wire   [6:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
wire   [6:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
wire   [31:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0;
wire   [31:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce;
wire   [31:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce;
wire   [31:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0;
wire   [31:0] grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1;
wire    grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce;
wire    grp_run_1_fu_168_mamba_in_0_read;
wire   [575:0] grp_run_1_fu_168_mamba_out_0_din;
wire    grp_run_1_fu_168_mamba_out_0_write;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
wire   [17:0] grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
wire    grp_run_1_fu_168_ap_start;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
wire    grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
wire    grp_run_1_fu_168_ap_done;
wire    grp_run_1_fu_168_ap_ready;
wire    grp_run_1_fu_168_ap_idle;
reg    grp_run_1_fu_168_ap_continue;
wire    grp_run_2_fu_194_mamba_in_1_read;
wire   [575:0] grp_run_2_fu_194_mamba_out_1_din;
wire    grp_run_2_fu_194_mamba_out_1_write;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
wire   [17:0] grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
wire    grp_run_2_fu_194_ap_start;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
wire    grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
wire    grp_run_2_fu_194_ap_done;
wire    grp_run_2_fu_194_ap_ready;
wire    grp_run_2_fu_194_ap_idle;
reg    grp_run_2_fu_194_ap_continue;
wire    grp_run_3_fu_220_mamba_in_2_read;
wire   [575:0] grp_run_3_fu_220_mamba_out_2_din;
wire    grp_run_3_fu_220_mamba_out_2_write;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
wire   [17:0] grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
wire    grp_run_3_fu_220_ap_start;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
wire    grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
wire    grp_run_3_fu_220_ap_done;
wire    grp_run_3_fu_220_ap_ready;
wire    grp_run_3_fu_220_ap_idle;
reg    grp_run_3_fu_220_ap_continue;
wire    grp_run_fu_246_mamba_in_3_read;
wire   [575:0] grp_run_fu_246_mamba_out_3_din;
wire    grp_run_fu_246_mamba_out_3_write;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
wire   [17:0] grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
wire    grp_run_fu_246_ap_start;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld;
wire    grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld;
wire    grp_run_fu_246_ap_done;
wire    grp_run_fu_246_ap_ready;
wire    grp_run_fu_246_ap_idle;
reg    grp_run_fu_246_ap_continue;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_idle;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWVALID;
wire   [63:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWADDR;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWID;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLEN;
wire   [2:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWSIZE;
wire   [1:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWBURST;
wire   [1:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLOCK;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWCACHE;
wire   [2:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWPROT;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWQOS;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWREGION;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWUSER;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WVALID;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WDATA;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WSTRB;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WLAST;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WID;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WUSER;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID;
wire   [63:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN;
wire   [2:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE;
wire   [1:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST;
wire   [1:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE;
wire   [2:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS;
wire   [3:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION;
wire   [0:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_BREADY;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
wire   [6:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1;
wire   [7:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0;
wire   [17:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0;
wire   [7:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0;
wire   [17:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0;
wire   [7:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0;
wire   [17:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0;
wire   [7:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0;
wire   [17:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0;
wire   [31:0] grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1;
wire    grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce;
reg    grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg;
reg    ap_block_state1_ignore_call29;
wire    mamba_in_0_i_full_n;
reg    mamba_in_0_i_write;
wire    ap_CS_fsm_state2;
wire    mamba_in_1_i_full_n;
reg    mamba_in_1_i_write;
wire    mamba_in_2_i_full_n;
reg    mamba_in_2_i_write;
wire    mamba_in_3_i_full_n;
reg    mamba_in_3_i_write;
reg    grp_run_1_fu_168_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    ap_sync_reg_grp_run_1_fu_168_ap_ready;
reg    ap_sync_reg_grp_run_1_fu_168_ap_done;
reg    ap_block_state4_on_subcall_done;
wire    ap_sync_grp_run_1_fu_168_ap_ready;
wire   [575:0] mamba_in_0_i_dout;
wire    mamba_in_0_i_empty_n;
reg    mamba_in_0_i_read;
wire    mamba_out_0_i_full_n;
reg    mamba_out_0_i_write;
reg    grp_run_2_fu_194_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    ap_sync_reg_grp_run_2_fu_194_ap_ready;
reg    ap_sync_reg_grp_run_2_fu_194_ap_done;
reg    ap_block_state6_on_subcall_done;
wire    ap_sync_grp_run_2_fu_194_ap_ready;
wire   [575:0] mamba_in_1_i_dout;
wire    mamba_in_1_i_empty_n;
reg    mamba_in_1_i_read;
wire    mamba_out_1_i_full_n;
reg    mamba_out_1_i_write;
reg    grp_run_3_fu_220_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    ap_sync_reg_grp_run_3_fu_220_ap_ready;
reg    ap_sync_reg_grp_run_3_fu_220_ap_done;
reg    ap_block_state8_on_subcall_done;
wire    ap_sync_grp_run_3_fu_220_ap_ready;
wire   [575:0] mamba_in_2_i_dout;
wire    mamba_in_2_i_empty_n;
reg    mamba_in_2_i_read;
wire    mamba_out_2_i_full_n;
reg    mamba_out_2_i_write;
reg    grp_run_fu_246_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    ap_sync_reg_grp_run_fu_246_ap_ready;
reg    ap_sync_reg_grp_run_fu_246_ap_done;
reg    ap_block_state10_on_subcall_done;
wire    ap_sync_grp_run_fu_246_ap_ready;
wire   [575:0] mamba_in_3_i_dout;
wire    mamba_in_3_i_empty_n;
reg    mamba_in_3_i_read;
wire    mamba_out_3_i_full_n;
reg    mamba_out_3_i_write;
reg    grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg;
wire   [575:0] mamba_out_0_i_dout;
wire    mamba_out_0_i_empty_n;
reg    mamba_out_0_i_read;
wire    ap_CS_fsm_state12;
wire   [575:0] mamba_out_1_i_dout;
wire    mamba_out_1_i_empty_n;
reg    mamba_out_1_i_read;
wire   [575:0] mamba_out_2_i_dout;
wire    mamba_out_2_i_empty_n;
reg    mamba_out_2_i_read;
wire   [575:0] mamba_out_3_i_dout;
wire    mamba_out_3_i_empty_n;
reg    mamba_out_3_i_read;
wire   [31:0] grp_fu_356_p2;
reg   [31:0] grp_fu_356_p0;
reg   [31:0] grp_fu_356_p1;
reg    grp_fu_356_ce;
wire   [63:0] grp_fu_360_p1;
reg   [31:0] grp_fu_360_p0;
reg    grp_fu_360_ce;
wire   [31:0] grp_fu_363_p2;
reg   [31:0] grp_fu_363_p0;
reg   [31:0] grp_fu_363_p1;
reg    grp_fu_363_ce;
reg   [11:0] ap_NS_fsm;
reg    ap_block_state1;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 12'd1;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 = 18'd0;
#0 forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 = 18'd0;
#0 grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg = 1'b0;
#0 grp_run_1_fu_168_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_run_1_fu_168_ap_ready = 1'b0;
#0 ap_sync_reg_grp_run_1_fu_168_ap_done = 1'b0;
#0 grp_run_2_fu_194_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_run_2_fu_194_ap_ready = 1'b0;
#0 ap_sync_reg_grp_run_2_fu_194_ap_done = 1'b0;
#0 grp_run_3_fu_220_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_run_3_fu_220_ap_ready = 1'b0;
#0 ap_sync_reg_grp_run_3_fu_220_ap_done = 1'b0;
#0 grp_run_fu_246_ap_start_reg = 1'b0;
#0 ap_sync_reg_grp_run_fu_246_ap_ready = 1'b0;
#0 ap_sync_reg_grp_run_fu_246_ap_done = 1'b0;
#0 grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg = 1'b0;
end

unet_pvm_top_pvm_split_and_norm_config_enc5_s grp_pvm_split_and_norm_config_enc5_s_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start),
    .ap_done(grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done),
    .ap_idle(grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_idle),
    .ap_ready(grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready),
    .mamba_in_0_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din),
    .mamba_in_0_full_n(mamba_in_0_i_full_n),
    .mamba_in_0_write(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write),
    .mamba_in_1_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din),
    .mamba_in_1_full_n(mamba_in_1_i_full_n),
    .mamba_in_1_write(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write),
    .mamba_in_2_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din),
    .mamba_in_2_full_n(mamba_in_2_i_full_n),
    .mamba_in_2_write(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write),
    .mamba_in_3_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din),
    .mamba_in_3_full_n(mamba_in_3_i_full_n),
    .mamba_in_3_write(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0(grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0),
    .grp_fu_356_p_din0(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0),
    .grp_fu_356_p_din1(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1),
    .grp_fu_356_p_dout0(grp_fu_356_p2),
    .grp_fu_356_p_ce(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce),
    .grp_fu_360_p_din0(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0),
    .grp_fu_360_p_dout0(grp_fu_360_p1),
    .grp_fu_360_p_ce(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce),
    .grp_fu_363_p_din0(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0),
    .grp_fu_363_p_din1(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1),
    .grp_fu_363_p_dout0(grp_fu_363_p2),
    .grp_fu_363_p_ce(grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce)
);

unet_pvm_top_run_1 grp_run_1_fu_168(
    .mamba_in_0_dout(mamba_in_0_i_dout),
    .mamba_in_0_empty_n(mamba_in_0_i_empty_n),
    .mamba_in_0_read(grp_run_1_fu_168_mamba_in_0_read),
    .mamba_out_0_din(grp_run_1_fu_168_mamba_out_0_din),
    .mamba_out_0_full_n(mamba_out_0_i_full_n),
    .mamba_out_0_write(grp_run_1_fu_168_mamba_out_0_write),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_1_fu_168_ap_start),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld(grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld),
    .ap_done(grp_run_1_fu_168_ap_done),
    .ap_ready(grp_run_1_fu_168_ap_ready),
    .ap_idle(grp_run_1_fu_168_ap_idle),
    .ap_continue(grp_run_1_fu_168_ap_continue)
);

unet_pvm_top_run_2 grp_run_2_fu_194(
    .mamba_in_1_dout(mamba_in_1_i_dout),
    .mamba_in_1_empty_n(mamba_in_1_i_empty_n),
    .mamba_in_1_read(grp_run_2_fu_194_mamba_in_1_read),
    .mamba_out_1_din(grp_run_2_fu_194_mamba_out_1_din),
    .mamba_out_1_full_n(mamba_out_1_i_full_n),
    .mamba_out_1_write(grp_run_2_fu_194_mamba_out_1_write),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_2_fu_194_ap_start),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld(grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld),
    .ap_done(grp_run_2_fu_194_ap_done),
    .ap_ready(grp_run_2_fu_194_ap_ready),
    .ap_idle(grp_run_2_fu_194_ap_idle),
    .ap_continue(grp_run_2_fu_194_ap_continue)
);

unet_pvm_top_run_3 grp_run_3_fu_220(
    .mamba_in_2_dout(mamba_in_2_i_dout),
    .mamba_in_2_empty_n(mamba_in_2_i_empty_n),
    .mamba_in_2_read(grp_run_3_fu_220_mamba_in_2_read),
    .mamba_out_2_din(grp_run_3_fu_220_mamba_out_2_din),
    .mamba_out_2_full_n(mamba_out_2_i_full_n),
    .mamba_out_2_write(grp_run_3_fu_220_mamba_out_2_write),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_3_fu_220_ap_start),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld(grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld),
    .ap_done(grp_run_3_fu_220_ap_done),
    .ap_ready(grp_run_3_fu_220_ap_ready),
    .ap_idle(grp_run_3_fu_220_ap_idle),
    .ap_continue(grp_run_3_fu_220_ap_continue)
);

unet_pvm_top_run grp_run_fu_246(
    .mamba_in_3_dout(mamba_in_3_i_dout),
    .mamba_in_3_empty_n(mamba_in_3_i_empty_n),
    .mamba_in_3_read(grp_run_fu_246_mamba_in_3_read),
    .mamba_out_3_din(grp_run_fu_246_mamba_out_3_din),
    .mamba_out_3_full_n(mamba_out_3_i_full_n),
    .mamba_out_3_write(grp_run_fu_246_mamba_out_3_write),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_25),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_26),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_27),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_28),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_29),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_30),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i(forward_int_stream_S6Params_0_stream_PixelVec_0_state_31),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o),
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_run_fu_246_ap_start),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_i_ap_vld(1'b1),
    .forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld(grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld),
    .ap_done(grp_run_fu_246_ap_done),
    .ap_ready(grp_run_fu_246_ap_ready),
    .ap_idle(grp_run_fu_246_ap_idle),
    .ap_continue(grp_run_fu_246_ap_continue)
);

unet_pvm_top_pvm_merge_and_project_config_enc5_s grp_pvm_merge_and_project_config_enc5_s_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start),
    .ap_done(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done),
    .ap_idle(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_idle),
    .ap_ready(grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready),
    .mamba_out_0_dout(mamba_out_0_i_dout),
    .mamba_out_0_empty_n(mamba_out_0_i_empty_n),
    .mamba_out_0_read(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read),
    .mamba_out_1_dout(mamba_out_1_i_dout),
    .mamba_out_1_empty_n(mamba_out_1_i_empty_n),
    .mamba_out_1_read(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read),
    .mamba_out_2_dout(mamba_out_2_i_dout),
    .mamba_out_2_empty_n(mamba_out_2_i_empty_n),
    .mamba_out_2_read(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read),
    .mamba_out_3_dout(mamba_out_3_i_dout),
    .mamba_out_3_empty_n(mamba_out_3_i_empty_n),
    .mamba_out_3_read(grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read),
    .m_axi_gmem2_0_AWVALID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWVALID),
    .m_axi_gmem2_0_AWREADY(1'b0),
    .m_axi_gmem2_0_AWADDR(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWADDR),
    .m_axi_gmem2_0_AWID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWID),
    .m_axi_gmem2_0_AWLEN(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLEN),
    .m_axi_gmem2_0_AWSIZE(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWSIZE),
    .m_axi_gmem2_0_AWBURST(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWBURST),
    .m_axi_gmem2_0_AWLOCK(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWLOCK),
    .m_axi_gmem2_0_AWCACHE(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWCACHE),
    .m_axi_gmem2_0_AWPROT(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWPROT),
    .m_axi_gmem2_0_AWQOS(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWQOS),
    .m_axi_gmem2_0_AWREGION(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWREGION),
    .m_axi_gmem2_0_AWUSER(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_AWUSER),
    .m_axi_gmem2_0_WVALID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WVALID),
    .m_axi_gmem2_0_WREADY(1'b0),
    .m_axi_gmem2_0_WDATA(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WDATA),
    .m_axi_gmem2_0_WSTRB(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WSTRB),
    .m_axi_gmem2_0_WLAST(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WLAST),
    .m_axi_gmem2_0_WID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WID),
    .m_axi_gmem2_0_WUSER(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_WUSER),
    .m_axi_gmem2_0_ARVALID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID),
    .m_axi_gmem2_0_ARREADY(m_axi_gmem2_0_ARREADY),
    .m_axi_gmem2_0_ARADDR(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR),
    .m_axi_gmem2_0_ARID(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID),
    .m_axi_gmem2_0_ARLEN(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN),
    .m_axi_gmem2_0_ARSIZE(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE),
    .m_axi_gmem2_0_ARBURST(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST),
    .m_axi_gmem2_0_ARLOCK(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK),
    .m_axi_gmem2_0_ARCACHE(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE),
    .m_axi_gmem2_0_ARPROT(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT),
    .m_axi_gmem2_0_ARQOS(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS),
    .m_axi_gmem2_0_ARREGION(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION),
    .m_axi_gmem2_0_ARUSER(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER),
    .m_axi_gmem2_0_RVALID(m_axi_gmem2_0_RVALID),
    .m_axi_gmem2_0_RREADY(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY),
    .m_axi_gmem2_0_RDATA(m_axi_gmem2_0_RDATA),
    .m_axi_gmem2_0_RLAST(m_axi_gmem2_0_RLAST),
    .m_axi_gmem2_0_RID(m_axi_gmem2_0_RID),
    .m_axi_gmem2_0_RFIFONUM(m_axi_gmem2_0_RFIFONUM),
    .m_axi_gmem2_0_RUSER(m_axi_gmem2_0_RUSER),
    .m_axi_gmem2_0_RRESP(m_axi_gmem2_0_RRESP),
    .m_axi_gmem2_0_BVALID(1'b0),
    .m_axi_gmem2_0_BREADY(grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_BREADY),
    .m_axi_gmem2_0_BRESP(2'd0),
    .m_axi_gmem2_0_BID(1'd0),
    .m_axi_gmem2_0_BUSER(1'd0),
    .proj_weights(proj_weights_read_reg_350),
    .proj_bias(proj_weights_read_reg_350),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1(unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q1),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0),
    .unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0(grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0),
    .grp_fu_356_p_din0(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0),
    .grp_fu_356_p_din1(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1),
    .grp_fu_356_p_dout0(grp_fu_356_p2),
    .grp_fu_356_p_ce(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce),
    .grp_fu_360_p_din0(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0),
    .grp_fu_360_p_dout0(grp_fu_360_p1),
    .grp_fu_360_p_ce(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce),
    .grp_fu_363_p_din0(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0),
    .grp_fu_363_p_din1(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1),
    .grp_fu_363_p_dout0(grp_fu_363_p2),
    .grp_fu_363_p_ce(grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce)
);

unet_pvm_top_fdiv_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_12_no_dsp_1_U1124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_356_p0),
    .din1(grp_fu_356_p1),
    .ce(grp_fu_356_ce),
    .dout(grp_fu_356_p2)
);

unet_pvm_top_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U1125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_360_p0),
    .ce(grp_fu_360_ce),
    .dout(grp_fu_360_p1)
);

unet_pvm_top_fsqrt_32ns_32ns_32_12_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 12 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_12_no_dsp_1_U1126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_363_p0),
    .din1(grp_fu_363_p1),
    .ce(grp_fu_363_ce),
    .dout(grp_fu_363_p2)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_out_3_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_run_fu_246_mamba_out_3_din),
    .if_full_n(mamba_out_3_i_full_n),
    .if_write(mamba_out_3_i_write),
    .if_dout(mamba_out_3_i_dout),
    .if_empty_n(mamba_out_3_i_empty_n),
    .if_read(mamba_out_3_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_out_2_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_run_3_fu_220_mamba_out_2_din),
    .if_full_n(mamba_out_2_i_full_n),
    .if_write(mamba_out_2_i_write),
    .if_dout(mamba_out_2_i_dout),
    .if_empty_n(mamba_out_2_i_empty_n),
    .if_read(mamba_out_2_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_out_1_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_run_2_fu_194_mamba_out_1_din),
    .if_full_n(mamba_out_1_i_full_n),
    .if_write(mamba_out_1_i_write),
    .if_dout(mamba_out_1_i_dout),
    .if_empty_n(mamba_out_1_i_empty_n),
    .if_read(mamba_out_1_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_out_0_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_run_1_fu_168_mamba_out_0_din),
    .if_full_n(mamba_out_0_i_full_n),
    .if_write(mamba_out_0_i_write),
    .if_dout(mamba_out_0_i_dout),
    .if_empty_n(mamba_out_0_i_empty_n),
    .if_read(mamba_out_0_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_in_3_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_din),
    .if_full_n(mamba_in_3_i_full_n),
    .if_write(mamba_in_3_i_write),
    .if_dout(mamba_in_3_i_dout),
    .if_empty_n(mamba_in_3_i_empty_n),
    .if_read(mamba_in_3_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_in_2_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_din),
    .if_full_n(mamba_in_2_i_full_n),
    .if_write(mamba_in_2_i_write),
    .if_dout(mamba_in_2_i_dout),
    .if_empty_n(mamba_in_2_i_empty_n),
    .if_read(mamba_in_2_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_in_1_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_din),
    .if_full_n(mamba_in_1_i_full_n),
    .if_write(mamba_in_1_i_write),
    .if_dout(mamba_in_1_i_dout),
    .if_empty_n(mamba_in_1_i_empty_n),
    .if_read(mamba_in_1_i_read)
);

unet_pvm_top_fifo_w576_d16_A_x2 mamba_in_0_i_fifo_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_din),
    .if_full_n(mamba_in_0_i_full_n),
    .if_write(mamba_in_0_i_write),
    .if_dout(mamba_in_0_i_dout),
    .if_empty_n(mamba_in_0_i_empty_n),
    .if_read(mamba_in_0_i_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_1_fu_168_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_run_1_fu_168_ap_done <= 1'b0;
        end else if ((grp_run_1_fu_168_ap_done == 1'b1)) begin
            ap_sync_reg_grp_run_1_fu_168_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_1_fu_168_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_sync_reg_grp_run_1_fu_168_ap_ready <= 1'b0;
        end else if ((grp_run_1_fu_168_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_run_1_fu_168_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_2_fu_194_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_sync_reg_grp_run_2_fu_194_ap_done <= 1'b0;
        end else if ((grp_run_2_fu_194_ap_done == 1'b1)) begin
            ap_sync_reg_grp_run_2_fu_194_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_2_fu_194_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
            ap_sync_reg_grp_run_2_fu_194_ap_ready <= 1'b0;
        end else if ((grp_run_2_fu_194_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_run_2_fu_194_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_3_fu_220_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_sync_reg_grp_run_3_fu_220_ap_done <= 1'b0;
        end else if ((grp_run_3_fu_220_ap_done == 1'b1)) begin
            ap_sync_reg_grp_run_3_fu_220_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_3_fu_220_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_sync_reg_grp_run_3_fu_220_ap_ready <= 1'b0;
        end else if ((grp_run_3_fu_220_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_run_3_fu_220_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_fu_246_ap_done <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_sync_reg_grp_run_fu_246_ap_done <= 1'b0;
        end else if ((grp_run_fu_246_ap_done == 1'b1)) begin
            ap_sync_reg_grp_run_fu_246_ap_done <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_grp_run_fu_246_ap_ready <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
            ap_sync_reg_grp_run_fu_246_ap_ready <= 1'b0;
        end else if ((grp_run_fu_246_ap_ready == 1'b1)) begin
            ap_sync_reg_grp_run_fu_246_ap_ready <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state11)) begin
            grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_ready == 1'b1)) begin
            grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_state1_ignore_call29) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_ready == 1'b1)) begin
            grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_1_fu_168_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state3) | ((ap_sync_grp_run_1_fu_168_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state4)))) begin
            grp_run_1_fu_168_ap_start_reg <= 1'b1;
        end else if ((grp_run_1_fu_168_ap_ready == 1'b1)) begin
            grp_run_1_fu_168_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_2_fu_194_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) | ((ap_sync_grp_run_2_fu_194_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state6)))) begin
            grp_run_2_fu_194_ap_start_reg <= 1'b1;
        end else if ((grp_run_2_fu_194_ap_ready == 1'b1)) begin
            grp_run_2_fu_194_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_3_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state7) | ((ap_sync_grp_run_3_fu_220_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state8)))) begin
            grp_run_3_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_run_3_fu_220_ap_ready == 1'b1)) begin
            grp_run_3_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_run_fu_246_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state9) | ((ap_sync_grp_run_fu_246_ap_ready == 1'b0) & (1'b1 == ap_CS_fsm_state10)))) begin
            grp_run_fu_246_ap_start_reg <= 1'b1;
        end else if ((grp_run_fu_246_ap_ready == 1'b1)) begin
            grp_run_fu_246_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_25 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_26 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_27 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_28 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_29 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_30 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_fu_246_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
    end else if (((grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_3_fu_220_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
    end else if (((grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_2_fu_194_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
    end else if (((grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        forward_int_stream_S6Params_0_stream_PixelVec_0_state_31 <= grp_run_1_fu_168_forward_int_stream_S6Params_0_stream_PixelVec_0_state_31_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        proj_weights_read_reg_350 <= proj_weights;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_on_subcall_done)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_356_ce = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_356_ce = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_ce;
    end else begin
        grp_fu_356_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_356_p0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_356_p0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din0;
    end else begin
        grp_fu_356_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_356_p1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_356_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_356_p1 = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_356_p_din1;
    end else begin
        grp_fu_356_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_360_ce = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_360_ce = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_ce;
    end else begin
        grp_fu_360_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_360_p0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_360_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_360_p0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_360_p_din0;
    end else begin
        grp_fu_360_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_363_ce = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_363_ce = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_ce;
    end else begin
        grp_fu_363_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_363_p0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_363_p0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din0;
    end else begin
        grp_fu_363_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_363_p1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_grp_fu_363_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_363_p1 = grp_pvm_split_and_norm_config_enc5_s_fu_152_grp_fu_363_p_din1;
    end else begin
        grp_fu_363_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
        grp_run_1_fu_168_ap_continue = 1'b1;
    end else begin
        grp_run_1_fu_168_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
        grp_run_2_fu_194_ap_continue = 1'b1;
    end else begin
        grp_run_2_fu_194_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        grp_run_3_fu_220_ap_continue = 1'b1;
    end else begin
        grp_run_3_fu_220_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
        grp_run_fu_246_ap_continue = 1'b1;
    end else begin
        grp_run_fu_246_ap_continue = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem2_0_ARVALID = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARVALID;
    end else begin
        m_axi_gmem2_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11))) begin
        m_axi_gmem2_0_RREADY = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_RREADY;
    end else begin
        m_axi_gmem2_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mamba_in_0_i_read = grp_run_1_fu_168_mamba_in_0_read;
    end else begin
        mamba_in_0_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mamba_in_0_i_write = grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_0_write;
    end else begin
        mamba_in_0_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mamba_in_1_i_read = grp_run_2_fu_194_mamba_in_1_read;
    end else begin
        mamba_in_1_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mamba_in_1_i_write = grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_1_write;
    end else begin
        mamba_in_1_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mamba_in_2_i_read = grp_run_3_fu_220_mamba_in_2_read;
    end else begin
        mamba_in_2_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mamba_in_2_i_write = grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_2_write;
    end else begin
        mamba_in_2_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mamba_in_3_i_read = grp_run_fu_246_mamba_in_3_read;
    end else begin
        mamba_in_3_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mamba_in_3_i_write = grp_pvm_split_and_norm_config_enc5_s_fu_152_mamba_in_3_write;
    end else begin
        mamba_in_3_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mamba_out_0_i_read = grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_0_read;
    end else begin
        mamba_out_0_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        mamba_out_0_i_write = grp_run_1_fu_168_mamba_out_0_write;
    end else begin
        mamba_out_0_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mamba_out_1_i_read = grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_1_read;
    end else begin
        mamba_out_1_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        mamba_out_1_i_write = grp_run_2_fu_194_mamba_out_1_write;
    end else begin
        mamba_out_1_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mamba_out_2_i_read = grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_2_read;
    end else begin
        mamba_out_2_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        mamba_out_2_i_write = grp_run_3_fu_220_mamba_out_2_write;
    end else begin
        mamba_out_2_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mamba_out_3_i_read = grp_pvm_merge_and_project_config_enc5_s_fu_272_mamba_out_3_read;
    end else begin
        mamba_out_3_i_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mamba_out_3_i_write = grp_run_fu_246_mamba_out_3_write;
    end else begin
        mamba_out_3_i_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 = grp_pvm_split_and_norm_config_enc5_s_fu_152_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1;
    end else begin
        unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b0 == ap_block_state4_on_subcall_done) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6_on_subcall_done) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b0 == ap_block_state10_on_subcall_done) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state10_on_subcall_done = ((ap_sync_reg_grp_run_fu_246_ap_ready & ap_sync_reg_grp_run_fu_246_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state1_ignore_call29 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((ap_sync_reg_grp_run_1_fu_168_ap_ready & ap_sync_reg_grp_run_1_fu_168_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state6_on_subcall_done = ((ap_sync_reg_grp_run_2_fu_194_ap_ready & ap_sync_reg_grp_run_2_fu_194_ap_done) == 1'b0);
end

always @ (*) begin
    ap_block_state8_on_subcall_done = ((ap_sync_reg_grp_run_3_fu_220_ap_ready & ap_sync_reg_grp_run_3_fu_220_ap_done) == 1'b0);
end

assign ap_sync_grp_run_1_fu_168_ap_ready = (grp_run_1_fu_168_ap_ready | ap_sync_reg_grp_run_1_fu_168_ap_ready);

assign ap_sync_grp_run_2_fu_194_ap_ready = (grp_run_2_fu_194_ap_ready | ap_sync_reg_grp_run_2_fu_194_ap_ready);

assign ap_sync_grp_run_3_fu_220_ap_ready = (grp_run_3_fu_220_ap_ready | ap_sync_reg_grp_run_3_fu_220_ap_ready);

assign ap_sync_grp_run_fu_246_ap_ready = (grp_run_fu_246_ap_ready | ap_sync_reg_grp_run_fu_246_ap_ready);

assign grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start = grp_pvm_merge_and_project_config_enc5_s_fu_272_ap_start_reg;

assign grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start = grp_pvm_split_and_norm_config_enc5_s_fu_152_ap_start_reg;

assign grp_run_1_fu_168_ap_start = grp_run_1_fu_168_ap_start_reg;

assign grp_run_2_fu_194_ap_start = grp_run_2_fu_194_ap_start_reg;

assign grp_run_3_fu_220_ap_start = grp_run_3_fu_220_ap_start_reg;

assign grp_run_fu_246_ap_start = grp_run_fu_246_ap_start_reg;

assign m_axi_gmem2_0_ARADDR = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARADDR;

assign m_axi_gmem2_0_ARBURST = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARBURST;

assign m_axi_gmem2_0_ARCACHE = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARCACHE;

assign m_axi_gmem2_0_ARID = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARID;

assign m_axi_gmem2_0_ARLEN = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLEN;

assign m_axi_gmem2_0_ARLOCK = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARLOCK;

assign m_axi_gmem2_0_ARPROT = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARPROT;

assign m_axi_gmem2_0_ARQOS = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARQOS;

assign m_axi_gmem2_0_ARREGION = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARREGION;

assign m_axi_gmem2_0_ARSIZE = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARSIZE;

assign m_axi_gmem2_0_ARUSER = grp_pvm_merge_and_project_config_enc5_s_fu_272_m_axi_gmem2_0_ARUSER;

assign m_axi_gmem2_0_AWADDR = 64'd0;

assign m_axi_gmem2_0_AWBURST = 2'd0;

assign m_axi_gmem2_0_AWCACHE = 4'd0;

assign m_axi_gmem2_0_AWID = 1'd0;

assign m_axi_gmem2_0_AWLEN = 32'd0;

assign m_axi_gmem2_0_AWLOCK = 2'd0;

assign m_axi_gmem2_0_AWPROT = 3'd0;

assign m_axi_gmem2_0_AWQOS = 4'd0;

assign m_axi_gmem2_0_AWREGION = 4'd0;

assign m_axi_gmem2_0_AWSIZE = 3'd0;

assign m_axi_gmem2_0_AWUSER = 1'd0;

assign m_axi_gmem2_0_AWVALID = 1'b0;

assign m_axi_gmem2_0_BREADY = 1'b0;

assign m_axi_gmem2_0_WDATA = 32'd0;

assign m_axi_gmem2_0_WID = 1'd0;

assign m_axi_gmem2_0_WLAST = 1'b0;

assign m_axi_gmem2_0_WSTRB = 4'd0;

assign m_axi_gmem2_0_WUSER = 1'd0;

assign m_axi_gmem2_0_WVALID = 1'b0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address1;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_address0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_ce0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_d0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_1_we0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_address0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_ce0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_d0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_2_we0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_address0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_ce0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_d0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_3_we0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_address0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_ce0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_d0;

assign unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0 = grp_pvm_merge_and_project_config_enc5_s_fu_272_unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc5_out_we0;

endmodule //unet_pvm_top_custom_pvm_layer_config_enc5_Block_entry_enc4_out_rd_proc
