#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jan 27 21:58:10 2025
# Process ID: 10816
# Current directory: C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1
# Command line: vivado.exe -log sintesis_MIPSMulticiclo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sintesis_MIPSMulticiclo.tcl
# Log file: C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1/sintesis_MIPSMulticiclo.vds
# Journal file: C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1\vivado.jou
# Running On: TinkPad-Dani, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 21168 MB
#-----------------------------------------------------------
source sintesis_MIPSMulticiclo.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.133 ; gain = 162.465
Command: synth_design -top sintesis_MIPSMulticiclo -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.320 ; gain = 408.988
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sintesis_MIPSMulticiclo' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:16]
INFO: [Synth 8-3491] module 'DCM_100MHz_10MHz' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1/.Xil/Vivado-10816-TinkPad-Dani/realtime/DCM_100MHz_10MHz_stub.vhdl:6' bound to instance 'reloj' of component 'DCM_100MHz_10MHz' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:69]
INFO: [Synth 8-638] synthesizing module 'DCM_100MHz_10MHz' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1/.Xil/Vivado-10816-TinkPad-Dani/realtime/DCM_100MHz_10MHz_stub.vhdl:14]
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/debouncer.vhd:5' bound to instance 'eliminadorRebotesModo' of component 'debouncer' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:71]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/debouncer.vhd:20]
	Parameter FREQ bound to: 10000 - type: integer 
	Parameter BOUNCE bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/debouncer.vhd:20]
INFO: [Synth 8-3491] module 'MIPS_multiciclo' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/MIPs_multiciclo.vhd:34' bound to instance 'MIPs' of component 'MIPs_multiciclo' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:73]
INFO: [Synth 8-638] synthesizing module 'MIPS_multiciclo' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/MIPs_multiciclo.vhd:45]
INFO: [Synth 8-3491] module 'unidadDeControl' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/unidadDeControl.vhd:4' bound to instance 'UC' of component 'unidadDeControl' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/MIPs_multiciclo.vhd:75]
INFO: [Synth 8-638] synthesizing module 'unidadDeControl' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/unidadDeControl.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'unidadDeControl' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/unidadDeControl.vhd:16]
INFO: [Synth 8-3491] module 'rutaDeDatos' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:4' bound to instance 'RD' of component 'rutaDeDatos' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/MIPs_multiciclo.vhd:77]
INFO: [Synth 8-638] synthesizing module 'rutaDeDatos' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:16]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:4' bound to instance 'reg_PC' of component 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:138]
INFO: [Synth 8-638] synthesizing module 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:17]
	Parameter n bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'registro' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:17]
INFO: [Synth 8-3491] module 'multiplexor2a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:4' bound to instance 'mux_IorD' of component 'multiplexor2a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:140]
INFO: [Synth 8-638] synthesizing module 'multiplexor2a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:16]
	Parameter bits_entradas bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor2a1' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:16]
INFO: [Synth 8-3491] module 'memoria' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/memoria.vhd:4' bound to instance 'mem' of component 'memoria' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:142]
INFO: [Synth 8-638] synthesizing module 'memoria' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/memoria.vhd:15]
INFO: [Synth 8-3491] module 'BlockRam' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/BlockRam.vhd:5' bound to instance 'mem' of component 'BlockRam' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/memoria.vhd:53]
INFO: [Synth 8-638] synthesizing module 'BlockRam' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/BlockRam.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'BlockRam' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/BlockRam.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'memoria' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/memoria.vhd:15]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:4' bound to instance 'reg_IR' of component 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:144]
	Parameter bits_entradas bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'multiplexor2a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:4' bound to instance 'mux_RW' of component 'multiplexor2a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:146]
INFO: [Synth 8-638] synthesizing module 'multiplexor2a1__parameterized1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:16]
	Parameter bits_entradas bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor2a1__parameterized1' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:16]
INFO: [Synth 8-3491] module 'multiplexor4a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor4a1.vhd:4' bound to instance 'mux_MDR' of component 'multiplexor4a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:148]
INFO: [Synth 8-638] synthesizing module 'multiplexor4a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor4a1.vhd:18]
	Parameter bits_entradas bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'multiplexor4a1' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor4a1.vhd:18]
INFO: [Synth 8-3491] module 'multiplexor2a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:4' bound to instance 'mux_pc' of component 'multiplexor2a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:150]
INFO: [Synth 8-3491] module 'bancoDeRegistros' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/bancoDeRegistros.vhd:5' bound to instance 'banco_registros' of component 'bancoDeRegistros' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:159]
INFO: [Synth 8-638] synthesizing module 'bancoDeRegistros' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/bancoDeRegistros.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'bancoDeRegistros' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/bancoDeRegistros.vhd:20]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:4' bound to instance 'reg_A' of component 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:161]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:4' bound to instance 'reg_B' of component 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:163]
INFO: [Synth 8-3491] module 'multiplexor2a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor2a1.vhd:4' bound to instance 'mux_opA' of component 'multiplexor2a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:165]
INFO: [Synth 8-3491] module 'multiplexor4a1' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/multiplexor4a1.vhd:4' bound to instance 'mux_opB' of component 'multiplexor4a1' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:167]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/ALU.vhd:5' bound to instance 'ALU_i' of component 'ALU' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:169]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/ALU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/ALU.vhd:16]
INFO: [Synth 8-3491] module 'registro' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/registro.vhd:4' bound to instance 'reg_ALUout' of component 'registro' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:171]
INFO: [Synth 8-256] done synthesizing module 'rutaDeDatos' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/rutaDeDatos.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'MIPS_multiciclo' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/MIPs_multiciclo.vhd:45]
INFO: [Synth 8-3491] module 'displays' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:7' bound to instance 'displays_i' of component 'displays' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:76]
INFO: [Synth 8-638] synthesizing module 'displays' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:20]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_0' of component 'conv_7seg' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:36]
INFO: [Synth 8-638] synthesizing module 'conv_7seg' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'conv_7seg' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:9]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_1' of component 'conv_7seg' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:37]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_2' of component 'conv_7seg' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:38]
INFO: [Synth 8-3491] module 'conv_7seg' declared at 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/conv_7seg.vhd:4' bound to instance 'conv_7seg_digito_3' of component 'conv_7seg' [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'displays' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/displays.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sintesis_MIPSMulticiclo' (0#1) [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.srcs/sources_1/imports/ficheros/sintesis_MIPSMulticiclo.vhd:16]
WARNING: [Synth 8-7129] Port ADDR[31] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[30] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[29] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[28] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[27] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[26] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[25] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[24] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[23] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[22] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[21] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[20] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[19] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[18] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[17] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[16] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[15] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[14] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[13] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[12] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[11] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module memoria is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module memoria is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.828 ; gain = 505.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.828 ; gain = 505.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1370.828 ; gain = 505.496
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1370.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.gen/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz/DCM_100MHz_10MHz_in_context.xdc] for cell 'reloj'
Finished Parsing XDC File [c:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.gen/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz/DCM_100MHz_10MHz_in_context.xdc] for cell 'reloj'
Parsing XDC File [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/ficheros/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/ficheros/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/ficheros/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sintesis_MIPSMulticiclo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sintesis_MIPSMulticiclo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1475.801 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1475.801 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  c:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.gen/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz/DCM_100MHz_10MHz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  c:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.gen/sources_1/ip/DCM_100MHz_10MHz/DCM_100MHz_10MHz/DCM_100MHz_10MHz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for reloj. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'unidadDeControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
         waitingpression |                               00 |                               00
      pressiondebouncing |                               01 |                               01
       waitingdepression |                               10 |                               10
    depressiondebouncing |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                  000000000000001 |                             0000
                      s1 |                  000000000000010 |                             0001
                      s2 |                  000000000000100 |                             0010
                      s8 |                  000000000001000 |                             1000
                      s9 |                  000000000010000 |                             1001
                      s3 |                  000000000100000 |                             0011
                      s4 |                  000000001000000 |                             0100
                      s5 |                  000000010000000 |                             0101
                      s6 |                  000000100000000 |                             0110
                      s7 |                  000001000000000 |                             0111
                     s10 |                  000010000000000 |                             1010
                     s11 |                  000100000000000 |                             1011
                     s12 |                  001000000000000 |                             1100
                     s13 |                  010000000000000 |                             1101
                     s14 |                  100000000000000 |                             1110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'one-hot' in module 'unidadDeControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 38    
	                1 Bit    Registers := 2     
+---RAMs : 
	              16K Bit	(512 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 2     
	   6 Input   32 Bit        Muxes := 1     
	  15 Input   18 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	   7 Input   15 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 33    
	   4 Input    1 Bit        Muxes := 5     
	   8 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sintesis_MIPSMulticiclo | MIPs/RD/mem/mem/ram_reg | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1475.801 ; gain = 610.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1523.977 ; gain = 658.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name             | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sintesis_MIPSMulticiclo | MIPs/RD/mem/mem/ram_reg | 512 x 32(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance MIPs/RD/mem/mem/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance MIPs/RD/mem/mem/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1524.031 ; gain = 658.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1532.832 ; gain = 667.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1532.832 ; gain = 667.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.832 ; gain = 667.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.832 ; gain = 667.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.875 ; gain = 667.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.875 ; gain = 667.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |DCM_100MHz_10MHz |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |DCM_100MHz_10MHz_bbox |     1|
|2     |CARRY4                |    27|
|3     |LUT1                  |     2|
|4     |LUT2                  |    14|
|5     |LUT3                  |    84|
|6     |LUT4                  |    51|
|7     |LUT5                  |    91|
|8     |LUT6                  |   844|
|9     |MUXF7                 |   288|
|10    |RAMB18E1              |     1|
|11    |FDCE                  |  1229|
|12    |FDPE                  |     3|
|13    |FDRE                  |    20|
|14    |IBUF                  |     3|
|15    |OBUF                  |    11|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.875 ; gain = 667.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:41 . Memory (MB): peak = 1532.875 ; gain = 562.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1532.875 ; gain = 667.543
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1544.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1548.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: df09b20a
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 1548.574 ; gain = 1065.301
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_Pr/MIPSMulticiclo_R3yModoDepuracion/MIPSMulticiclo_R3yModoDepuracion.runs/synth_1/sintesis_MIPSMulticiclo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sintesis_MIPSMulticiclo_utilization_synth.rpt -pb sintesis_MIPSMulticiclo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 27 21:59:09 2025...
