// Seed: 770135537
module module_0;
  assign module_1.id_6 = 0;
  assign id_1 = id_1;
  assign id_1[1] = id_1;
  wire id_2;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    output tri  id_0,
    input  wand id_1,
    output tri1 id_2,
    input  wor  id_3
);
  reg id_5, id_6, id_7;
  initial
    @(negedge id_1)
      if (1)
        if (1) id_6 <= id_5;
        else begin : LABEL_0
          if (id_7 + 1) assert (1 * 1) id_0 = 1;
        end
  module_0 modCall_1 ();
  wire id_8;
endmodule
