INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/frame_delay_sim/sim/frame_delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/sim/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/sim/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/ip/rgb2ycbcr_0/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/in_roi_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/klt_integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
WARNING: [VRFC 10-3609] overwriting previous definition of module 'modul_puz' [E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/modul_puz.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/new/point_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module previous_roi_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
WARNING: [VRFC 10-3609] overwriting previous definition of module 'puz' [E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/puz.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sources_1/imports/moduly/wysw_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wysw_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/rzeczy/vivado_projekty/klt_ddc/klt_ddc.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
