ARM GAS  /tmp/ccsHKAo0.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 4
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"main.cpp"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NVIC_EnableIRQ,"ax",%progbits
  16              		.align	1
  17              		.syntax unified
  18              		.code	16
  19              		.thumb_func
  20              		.fpu softvfp
  22              	NVIC_EnableIRQ:
  23              	.LFB45:
  24              		.file 1 "mculib3/STM32F0_files/CMSIS/core_cm0.h"
   1:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @file     core_cm0.h
   3:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
   4:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
   9:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      specific prior written permission.
  20:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    *
  21:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  34:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 2


  35:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __ICCARM__ )
  36:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #pragma clang system_header   /* treat file as system include file */
  39:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  40:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  41:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_GENERIC
  42:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_GENERIC
  43:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  44:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include <stdint.h>
  45:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  46:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
  47:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
  48:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
  49:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  50:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  51:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  54:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function definitions in header files are used to allow 'inlining'.
  56:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  57:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Unions are used for effective representation of core registers.
  59:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  60:mculib3/STM32F0_files/CMSIS/core_cm0.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:mculib3/STM32F0_files/CMSIS/core_cm0.h ****      Function-like macros are used to allow more efficient code.
  62:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  63:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  64:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  65:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
  66:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 CMSIS definitions
  67:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
  68:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
  69:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup Cortex_M0
  70:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
  71:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
  72:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  73:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*  CMSIS CM0 definitions */
  74:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
  77:mculib3/STM32F0_files/CMSIS/core_cm0.h ****                                     __CM0_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  79:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORTEX_M                (0x00U)                                      /*!< Cortex-M Core *
  80:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  81:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  82:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if   defined ( __CC_ARM )
  83:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  86:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  87:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static __inline
  91:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 3


  92:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
  93:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
  96:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
  97:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
  98:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 101:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 102:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 103:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 105:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 106:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 107:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 110:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 111:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 112:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __packed
 113:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define __STATIC_INLINE  static inline
 116:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 117:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 118:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #error Unknown compiler
 119:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 120:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 121:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     This core does not support an FPU at all
 123:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 124:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __FPU_USED       0U
 125:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 126:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined ( __CC_ARM )
 127:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TARGET_FPU_VFP
 128:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 129:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 130:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 131:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 132:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARM_PCS_VFP
 133:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 134:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 135:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 136:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __GNUC__ )
 137:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 138:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 139:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 140:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 141:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __ICCARM__ )
 142:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __ARMVFP__
 143:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 144:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 145:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 146:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TMS470__ )
 147:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __TI_VFP_SUPPORT__
 148:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
ARM GAS  /tmp/ccsHKAo0.s 			page 4


 149:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 150:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 151:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __TASKING__ )
 152:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if defined __FPU_VFP__
 153:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 154:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 155:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 156:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #elif defined ( __CSMC__ )
 157:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #if ( __CSMC__ & 0x400U)
 158:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
 159:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 160:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 161:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 162:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 163:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 164:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 165:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 166:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 167:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
 168:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 169:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 170:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif /* __CORE_CM0_H_GENERIC */
 171:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 172:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CMSIS_GENERIC
 173:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 174:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifndef __CORE_CM0_H_DEPENDANT
 175:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define __CORE_CM0_H_DEPENDANT
 176:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 177:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 178:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  extern "C" {
 179:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 180:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 181:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* check device defines and use defaults */
 182:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #if defined __CHECK_DEVICE_DEFINES
 183:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __CM0_REV
 184:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __CM0_REV               0x0000U
 185:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__CM0_REV not defined in device header file; using default!"
 186:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 187:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 188:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __NVIC_PRIO_BITS
 189:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __NVIC_PRIO_BITS          2U
 190:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 191:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 192:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 193:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #ifndef __Vendor_SysTickConfig
 194:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #define __Vendor_SysTickConfig    0U
 195:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 196:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #endif
 197:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 198:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 199:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IO definitions (access restrictions to peripheral registers) */
 200:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 201:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 202:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 203:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     <strong>IO Type Qualifiers</strong> are used
 204:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li to specify the access to peripheral variables.
 205:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     \li for automatic generation of peripheral register debug information.
ARM GAS  /tmp/ccsHKAo0.s 			page 5


 206:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 207:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #ifdef __cplusplus
 208:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 209:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #else
 210:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 211:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #endif
 212:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 213:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 214:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 215:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* following defines should be used for structure members */
 216:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 217:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 218:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 219:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 220:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group Cortex_M0 */
 221:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 222:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 223:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 224:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 225:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                 Register Abstraction
 226:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Register contain:
 227:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register
 228:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Register
 229:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SCB Register
 230:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Register
 231:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 232:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 233:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 234:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 235:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 236:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 237:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 238:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 239:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 240:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Core Register type definitions.
 241:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 242:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 243:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 244:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 245:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 246:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 247:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 248:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 249:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 250:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 251:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
 252:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 253:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 254:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 255:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 256:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 257:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 258:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } APSR_Type;
 259:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 260:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* APSR Register Definitions */
 261:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 262:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  /tmp/ccsHKAo0.s 			page 6


 263:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 264:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 265:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 266:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 267:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 268:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 269:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 270:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 271:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 272:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 273:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 274:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 275:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 276:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 277:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 278:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 279:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 280:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 281:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 282:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 283:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 284:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 285:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } IPSR_Type;
 286:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 287:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* IPSR Register Definitions */
 288:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 289:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 290:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 291:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 292:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 293:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 294:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 295:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 296:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 297:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 298:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 299:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 300:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
 301:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 302:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
 303:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 304:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 305:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 306:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 307:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 308:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 309:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } xPSR_Type;
 310:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 311:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* xPSR Register Definitions */
 312:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 313:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 314:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 315:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 316:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 317:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 318:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 319:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
ARM GAS  /tmp/ccsHKAo0.s 			page 7


 320:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 321:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 322:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 323:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 324:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 325:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 326:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 327:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 328:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 329:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 330:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 331:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 332:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Union type to access the Control Registers (CONTROL).
 333:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 334:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef union
 335:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 336:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   struct
 337:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   {
 338:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
 339:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 340:mculib3/STM32F0_files/CMSIS/core_cm0.h ****     uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
 341:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   } b;                                   /*!< Structure used for bit  access */
 342:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   uint32_t w;                            /*!< Type      used for word access */
 343:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } CONTROL_Type;
 344:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 345:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* CONTROL Register Definitions */
 346:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 347:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 348:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 349:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CORE */
 350:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 351:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 352:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 353:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 354:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 355:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Type definitions for the NVIC Registers
 356:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 357:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 358:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 359:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 360:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 361:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 362:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 363:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 364:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 365:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0[31U];
 366:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 367:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RSERVED1[31U];
 368:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 369:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED2[31U];
 370:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 371:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED3[31U];
 372:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED4[64U];
 373:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
 374:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }  NVIC_Type;
 375:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 376:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_NVIC */
ARM GAS  /tmp/ccsHKAo0.s 			page 8


 377:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 378:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 379:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 380:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 381:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 382:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Control Block Registers
 383:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 384:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 385:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 386:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 387:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Control Block (SCB).
 388:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 389:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 390:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 391:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 392:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 393:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED0;
 394:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 395:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 396:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 397:mculib3/STM32F0_files/CMSIS/core_cm0.h ****         uint32_t RESERVED1;
 398:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registe
 399:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 400:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SCB_Type;
 401:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 402:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB CPUID Register Definitions */
 403:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 404:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 405:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 406:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 407:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 408:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 409:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 410:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 411:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 412:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 413:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 414:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 415:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 416:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 417:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 418:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Interrupt Control State Register Definitions */
 419:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 420:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 421:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 422:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 423:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 424:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 425:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 426:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 427:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 428:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 429:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 430:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 431:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 432:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 433:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 9


 434:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 435:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 436:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 437:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 438:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 439:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 440:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 441:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 442:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 443:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 444:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 445:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 446:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 447:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 448:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 449:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 450:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 451:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 452:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 453:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 454:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 455:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 456:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 457:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 458:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 459:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 460:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 461:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 462:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Control Register Definitions */
 463:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 464:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 465:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 466:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 467:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 468:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 469:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 470:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 471:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 472:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB Configuration Control Register Definitions */
 473:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 474:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 475:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 476:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 477:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 478:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 479:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SCB System Handler Control and State Register Definitions */
 480:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 481:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 482:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 483:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SCB */
 484:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 485:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 486:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 487:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 488:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 489:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Type definitions for the System Timer Registers.
 490:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
ARM GAS  /tmp/ccsHKAo0.s 			page 10


 491:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 492:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 493:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 494:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief  Structure type to access the System Timer (SysTick).
 495:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 496:mculib3/STM32F0_files/CMSIS/core_cm0.h **** typedef struct
 497:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
 498:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 499:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 500:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 501:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 502:mculib3/STM32F0_files/CMSIS/core_cm0.h **** } SysTick_Type;
 503:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 504:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Control / Status Register Definitions */
 505:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 506:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 507:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 508:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 509:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 510:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 511:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 512:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 513:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 514:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 515:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 516:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 517:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Reload Register Definitions */
 518:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 519:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 520:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 521:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Current Register Definitions */
 522:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 523:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 524:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 525:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* SysTick Calibration Register Definitions */
 526:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 527:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 528:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 529:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 530:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 531:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 532:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 533:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 534:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 535:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_SysTick */
 536:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 537:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 538:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 539:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_core_register
 540:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
 541:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible ove
 542:mculib3/STM32F0_files/CMSIS/core_cm0.h ****             Therefore they are not covered by the Cortex-M0 header file.
 543:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 544:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 545:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_CoreDebug */
 546:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 547:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 11


 548:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 549:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 550:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
 551:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
 552:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 553:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 554:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 555:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 556:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
 557:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 558:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of the bit field.
 559:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted value.
 560:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 561:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
 562:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 563:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 564:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief     Mask and shift a register value to extract a bit filed value.
 565:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] field  Name of the register bit field.
 566:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param[in] value  Value of register.
 567:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \return           Masked and shifted bit field value.
 568:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 569:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
 570:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 571:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} end of group CMSIS_core_bitfield */
 572:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 573:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 574:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 575:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup    CMSIS_core_register
 576:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup   CMSIS_core_base     Core Definitions
 577:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief      Definitions for base addresses, unions, and structures.
 578:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 579:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 580:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 581:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Memory mapping of Cortex-M0 Hardware */
 582:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 583:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
 584:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
 585:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 586:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 587:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 588:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 589:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 590:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 591:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 592:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*@} */
 593:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 594:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 595:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 596:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /*******************************************************************************
 597:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  *                Hardware Abstraction Layer
 598:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   Core Function Interface contains:
 599:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core NVIC Functions
 600:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core SysTick Functions
 601:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   - Core Register Access Functions
 602:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  ******************************************************************************/
 603:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 604:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
ARM GAS  /tmp/ccsHKAo0.s 			page 12


 605:mculib3/STM32F0_files/CMSIS/core_cm0.h **** */
 606:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 607:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 608:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 609:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* ##########################   NVIC functions  #################################### */
 610:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 611:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \ingroup  CMSIS_Core_FunctionInterface
 612:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
 613:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
 614:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   @{
 615:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 616:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 617:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* Interrupt Priorities are WORD accessible only under ARMv6M                   */
 618:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /* The following MACROS handle generation of the register offset and byte masks */
 619:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
 620:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
 621:mculib3/STM32F0_files/CMSIS/core_cm0.h **** #define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
 622:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 623:mculib3/STM32F0_files/CMSIS/core_cm0.h **** 
 624:mculib3/STM32F0_files/CMSIS/core_cm0.h **** /**
 625:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \brief   Enable External Interrupt
 626:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
 627:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
 628:mculib3/STM32F0_files/CMSIS/core_cm0.h ****  */
 629:mculib3/STM32F0_files/CMSIS/core_cm0.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
 630:mculib3/STM32F0_files/CMSIS/core_cm0.h **** {
  25              		.loc 1 630 0
  26              		.cfi_startproc
  27              		@ args = 0, pretend = 0, frame = 0
  28              		@ frame_needed = 0, uses_anonymous_args = 0
  29              		@ link register save eliminated.
  30              	.LVL0:
 631:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  31              		.loc 1 631 0
  32 0000 1F23     		movs	r3, #31
  33 0002 1840     		ands	r0, r3
  34              	.LVL1:
  35 0004 1E3B     		subs	r3, r3, #30
  36 0006 8340     		lsls	r3, r3, r0
  37 0008 014A     		ldr	r2, .L2
 632:mculib3/STM32F0_files/CMSIS/core_cm0.h **** }
  38              		.loc 1 632 0
  39              		@ sp needed
 631:mculib3/STM32F0_files/CMSIS/core_cm0.h ****   NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
  40              		.loc 1 631 0
  41 000a 1360     		str	r3, [r2]
  42              		.loc 1 632 0
  43 000c 7047     		bx	lr
  44              	.L3:
  45 000e C046     		.align	2
  46              	.L2:
  47 0010 00E100E0 		.word	-536813312
  48              		.cfi_endproc
  49              	.LFE45:
  51              		.section	.text._ZN5Timer6notifyEv,"ax",%progbits
  52              		.align	1
  53              		.global	_ZN5Timer6notifyEv
ARM GAS  /tmp/ccsHKAo0.s 			page 13


  54              		.syntax unified
  55              		.code	16
  56              		.thumb_func
  57              		.fpu softvfp
  59              	_ZN5Timer6notifyEv:
  60              	.LFB2976:
  61              		.file 2 "mculib3/src/timers.h"
   1:mculib3/src/timers.h **** #pragma once
   2:mculib3/src/timers.h **** 
   3:mculib3/src/timers.h **** #include <cstdint>
   4:mculib3/src/timers.h **** #include "subscriber.h"
   5:mculib3/src/timers.h **** #include "systick.h"
   6:mculib3/src/timers.h **** #ifdef USE_MOCK_SYSTICK
   7:mculib3/src/timers.h **** using mock::SysTick;
   8:mculib3/src/timers.h **** #else
   9:mculib3/src/timers.h **** using mcu::SysTick;
  10:mculib3/src/timers.h **** #endif
  11:mculib3/src/timers.h **** 
  12:mculib3/src/timers.h **** 
  13:mculib3/src/timers.h **** 
  14:mculib3/src/timers.h **** 
  15:mculib3/src/timers.h **** 
  16:mculib3/src/timers.h **** struct TickUpdater : Publisher
  17:mculib3/src/timers.h **** {
  18:mculib3/src/timers.h **** // #if not defined(TEST) 
  19:mculib3/src/timers.h ****    TickUpdater() { mcu::make_reference<mcu::Periph::SysTick>().initInterrupt<1>(); }
  20:mculib3/src/timers.h **** // #endif
  21:mculib3/src/timers.h ****    // using List::clear_subscribe;
  22:mculib3/src/timers.h **** } tickUpdater;
  23:mculib3/src/timers.h **** 
  24:mculib3/src/timers.h **** extern "C" void SysTick_Handler()
  25:mculib3/src/timers.h **** {
  26:mculib3/src/timers.h ****    tickUpdater.notify();
  27:mculib3/src/timers.h **** }
  28:mculib3/src/timers.h **** 
  29:mculib3/src/timers.h **** 
  30:mculib3/src/timers.h **** class TickSubscriber : Subscriber
  31:mculib3/src/timers.h **** {
  32:mculib3/src/timers.h **** protected:
  33:mculib3/src/timers.h ****    bool subscribed {false};
  34:mculib3/src/timers.h ****    void tick_subscribe();
  35:mculib3/src/timers.h ****    void tick_unsubscribe();
  36:mculib3/src/timers.h **** public:
  37:mculib3/src/timers.h ****    
  38:mculib3/src/timers.h **** };
  39:mculib3/src/timers.h **** 
  40:mculib3/src/timers.h **** class Timer : TickSubscriber
  41:mculib3/src/timers.h **** {
  42:mculib3/src/timers.h **** public:
  43:mculib3/src/timers.h ****    Timer() = default;
  44:mculib3/src/timers.h ****    Timer (uint32_t ms) { start(ms); }
  45:mculib3/src/timers.h ****    ~Timer () {tick_unsubscribe();}
  46:mculib3/src/timers.h **** 
  47:mculib3/src/timers.h ****    void     start   (uint32_t ms); ///     
  48:mculib3/src/timers.h ****    bool     event();   ///  true,     
  49:mculib3/src/timers.h ****    bool     done();    ///  true,      
  50:mculib3/src/timers.h ****    void     pause();   ///  ,    
ARM GAS  /tmp/ccsHKAo0.s 			page 14


  51:mculib3/src/timers.h ****    void     start();   ///      
  52:mculib3/src/timers.h ****    void     stop();    ///     
  53:mculib3/src/timers.h ****    bool     isGreater (uint32_t val); ///  true,   
  54:mculib3/src/timers.h ****    bool     isCount(); ///  true  ,   
  55:mculib3/src/timers.h ****    uint32_t timePassed(); ///   
  56:mculib3/src/timers.h ****    uint32_t timeLeft();   ///   
  57:mculib3/src/timers.h ****    template<class function>
  58:mculib3/src/timers.h ****    void     event (function); ///  function,    
  59:mculib3/src/timers.h **** 
  60:mculib3/src/timers.h ****    volatile uint32_t timeSet {0};
  61:mculib3/src/timers.h **** private:
  62:mculib3/src/timers.h ****    volatile uint32_t timePassed_ {0};	
  63:mculib3/src/timers.h **** 
  64:mculib3/src/timers.h ****    void notify() override;
  65:mculib3/src/timers.h **** };
  66:mculib3/src/timers.h **** 
  67:mculib3/src/timers.h **** 
  68:mculib3/src/timers.h **** 
  69:mculib3/src/timers.h **** 
  70:mculib3/src/timers.h **** void Timer::notify()
  71:mculib3/src/timers.h **** {
  62              		.loc 2 71 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 0, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  67              	.LVL2:
  72:mculib3/src/timers.h ****    timePassed_++;
  68              		.loc 2 72 0
  69 0000 4369     		ldr	r3, [r0, #20]
  73:mculib3/src/timers.h **** }
  70              		.loc 2 73 0
  71              		@ sp needed
  72:mculib3/src/timers.h ****    timePassed_++;
  72              		.loc 2 72 0
  73 0002 0133     		adds	r3, r3, #1
  74 0004 4361     		str	r3, [r0, #20]
  75              		.loc 2 73 0
  76 0006 7047     		bx	lr
  77              		.cfi_endproc
  78              	.LFE2976:
  80              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv,"ax",%progbits
  81              		.align	1
  82              		.syntax unified
  83              		.code	16
  84              		.thumb_func
  85              		.fpu softvfp
  87              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:
  88              	.LFB4418:
  89              		.file 3 "mculib3/src/modbus_slave.h"
   1:mculib3/src/modbus_slave.h **** #pragma once
   2:mculib3/src/modbus_slave.h **** 
   3:mculib3/src/modbus_slave.h **** #include <functional>
   4:mculib3/src/modbus_slave.h **** #include "timers.h"
   5:mculib3/src/modbus_slave.h **** #include "table_crc.h"
   6:mculib3/src/modbus_slave.h **** #include "uart.h"
   7:mculib3/src/modbus_slave.h **** #include "interrupt.h"
ARM GAS  /tmp/ccsHKAo0.s 			page 15


   8:mculib3/src/modbus_slave.h **** #include "modbus_common.h"
   9:mculib3/src/modbus_slave.h **** #include <cstring>
  10:mculib3/src/modbus_slave.h **** 
  11:mculib3/src/modbus_slave.h **** #if defined(USE_MOCK_UART)
  12:mculib3/src/modbus_slave.h **** using UART_ = mock::UART;
  13:mculib3/src/modbus_slave.h **** #else
  14:mculib3/src/modbus_slave.h **** using UART_ = ::UART;
  15:mculib3/src/modbus_slave.h **** #endif
  16:mculib3/src/modbus_slave.h **** 
  17:mculib3/src/modbus_slave.h **** 
  18:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
  19:mculib3/src/modbus_slave.h **** class Modbus_slave : TickSubscriber
  20:mculib3/src/modbus_slave.h **** {
  21:mculib3/src/modbus_slave.h ****     UART_& uart;
  22:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_usart;
  23:mculib3/src/modbus_slave.h ****     Interrupt& interrupt_DMA_channel; 
  24:mculib3/src/modbus_slave.h **** 
  25:mculib3/src/modbus_slave.h ****     int time {0}; //     
  26:mculib3/src/modbus_slave.h ****     int modbus_time {0};
  27:mculib3/src/modbus_slave.h **** 
  28:mculib3/src/modbus_slave.h ****     const uint8_t address;
  29:mculib3/src/modbus_slave.h ****     uint8_t func;
  30:mculib3/src/modbus_slave.h ****     uint16_t first_reg{0};
  31:mculib3/src/modbus_slave.h ****     uint16_t last_reg {0};
  32:mculib3/src/modbus_slave.h ****     uint16_t qty_reg  {0};
  33:mculib3/src/modbus_slave.h ****     uint8_t  qty_byte {0};
  34:mculib3/src/modbus_slave.h ****     uint16_t data;
  35:mculib3/src/modbus_slave.h ****     uint16_t crc{0};
  36:mculib3/src/modbus_slave.h ****     size_t last_message_size;
  37:mculib3/src/modbus_slave.h **** 
  38:mculib3/src/modbus_slave.h **** 
  39:mculib3/src/modbus_slave.h ****     uint16_t crc16 (uint8_t* data, uint8_t length);
  40:mculib3/src/modbus_slave.h ****     uint8_t  set_high_bit (uint8_t);
  41:mculib3/src/modbus_slave.h **** 
  42:mculib3/src/modbus_slave.h ****     bool check_CRC  ();
  43:mculib3/src/modbus_slave.h ****     bool check_value();
  44:mculib3/src/modbus_slave.h ****     bool check_reg  (uint16_t qty_reg_device);
  45:mculib3/src/modbus_slave.h **** 
  46:mculib3/src/modbus_slave.h ****     void answer_error (Modbus_error_code);
  47:mculib3/src/modbus_slave.h ****     void answer_03();
  48:mculib3/src/modbus_slave.h ****     template <class function> void answer_16 (function reaction);
  49:mculib3/src/modbus_slave.h **** 
  50:mculib3/src/modbus_slave.h ****     void uartInterrupt()
  51:mculib3/src/modbus_slave.h ****     {
  52:mculib3/src/modbus_slave.h ****         if (uart.is_rx_IDLE()) 
  53:mculib3/src/modbus_slave.h ****             tick_subscribe();
  54:mculib3/src/modbus_slave.h ****     }
  55:mculib3/src/modbus_slave.h ****     void dmaInterrupt()
  56:mculib3/src/modbus_slave.h ****     {
  57:mculib3/src/modbus_slave.h ****         if (uart.is_tx_complete())
  58:mculib3/src/modbus_slave.h ****             uart.receive();
  59:mculib3/src/modbus_slave.h ****     }
  60:mculib3/src/modbus_slave.h **** 
  61:mculib3/src/modbus_slave.h ****     void notify() override 
  90              		.loc 3 61 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccsHKAo0.s 			page 16


  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  95              	.LVL3:
  62:mculib3/src/modbus_slave.h ****     {
  63:mculib3/src/modbus_slave.h ****         time++;
  96              		.loc 3 63 0
  97 0000 C369     		ldr	r3, [r0, #28]
  64:mculib3/src/modbus_slave.h ****     }
  98              		.loc 3 64 0
  99              		@ sp needed
  63:mculib3/src/modbus_slave.h ****     }
 100              		.loc 3 63 0
 101 0002 0133     		adds	r3, r3, #1
 102 0004 C361     		str	r3, [r0, #28]
 103              		.loc 3 64 0
 104 0006 7047     		bx	lr
 105              		.cfi_endproc
 106              	.LFE4418:
 108              		.section	.text._ZN9Interrupt9interruptEv.isra.5,"ax",%progbits
 109              		.align	1
 110              		.syntax unified
 111              		.code	16
 112              		.thumb_func
 113              		.fpu softvfp
 115              	_ZN9Interrupt9interruptEv.isra.5:
 116              	.LFB4432:
 117              		.file 4 "mculib3/src/interrupt.h"
   1:mculib3/src/interrupt.h **** #pragma once
   2:mculib3/src/interrupt.h **** 
   3:mculib3/src/interrupt.h **** #include "periph.h"
   4:mculib3/src/interrupt.h **** 
   5:mculib3/src/interrupt.h **** #if defined(USE_MOCK_NVIC)
   6:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = mock::NVIC_EnableIRQ;
   7:mculib3/src/interrupt.h **** #else
   8:mculib3/src/interrupt.h ****     inline static auto NVIC_EnableIRQ_t = ::NVIC_EnableIRQ;
   9:mculib3/src/interrupt.h **** #endif
  10:mculib3/src/interrupt.h **** 
  11:mculib3/src/interrupt.h **** ///     
  12:mculib3/src/interrupt.h **** struct Interrupting
  13:mculib3/src/interrupt.h **** {
  14:mculib3/src/interrupt.h ****     Interrupting* next {nullptr};
  15:mculib3/src/interrupt.h ****     virtual void interrupt() = 0;
  16:mculib3/src/interrupt.h **** };
  17:mculib3/src/interrupt.h **** 
  18:mculib3/src/interrupt.h **** class Interrupt 
  19:mculib3/src/interrupt.h **** {
  20:mculib3/src/interrupt.h ****     Interrupting* first{nullptr};
  21:mculib3/src/interrupt.h ****     const IRQn_Type irq_n;
  22:mculib3/src/interrupt.h **** 
  23:mculib3/src/interrupt.h **** public:
  24:mculib3/src/interrupt.h ****     Interrupt (IRQn_Type irq_n) : irq_n {irq_n} {}
  25:mculib3/src/interrupt.h **** 
  26:mculib3/src/interrupt.h ****     auto IRQn() const { return irq_n; }
  27:mculib3/src/interrupt.h **** 
  28:mculib3/src/interrupt.h ****     void enable() { NVIC_EnableIRQ_t(irq_n); }
  29:mculib3/src/interrupt.h **** 
  30:mculib3/src/interrupt.h ****     void subscribe(Interrupting* ps)
ARM GAS  /tmp/ccsHKAo0.s 			page 17


  31:mculib3/src/interrupt.h ****     {
  32:mculib3/src/interrupt.h ****         auto p = first;
  33:mculib3/src/interrupt.h ****         if (p) {
  34:mculib3/src/interrupt.h ****             while (p->next)
  35:mculib3/src/interrupt.h ****                 p = p->next;
  36:mculib3/src/interrupt.h ****             p->next = ps;
  37:mculib3/src/interrupt.h ****         } else {  
  38:mculib3/src/interrupt.h ****             first = ps;
  39:mculib3/src/interrupt.h ****         } 
  40:mculib3/src/interrupt.h ****     }
  41:mculib3/src/interrupt.h **** 
  42:mculib3/src/interrupt.h ****     void clear_subscribe() { first = nullptr; }
  43:mculib3/src/interrupt.h **** 
  44:mculib3/src/interrupt.h ****     void interrupt()
 118              		.loc 4 44 0
 119              		.cfi_startproc
 120              		@ args = 0, pretend = 0, frame = 0
 121              		@ frame_needed = 0, uses_anonymous_args = 0
 122 0000 10B5     		push	{r4, lr}
 123              	.LCFI0:
 124              		.cfi_def_cfa_offset 8
 125              		.cfi_offset 4, -8
 126              		.cfi_offset 14, -4
 127 0002 0400     		movs	r4, r0
 128              	.L8:
 129              	.LVL4:
  45:mculib3/src/interrupt.h ****     {
  46:mculib3/src/interrupt.h ****         auto p = first;
  47:mculib3/src/interrupt.h ****         while (p) {
 130              		.loc 4 47 0
 131 0004 002C     		cmp	r4, #0
 132 0006 05D0     		beq	.L6
  48:mculib3/src/interrupt.h ****             p->interrupt();
 133              		.loc 4 48 0
 134 0008 2368     		ldr	r3, [r4]
 135 000a 2000     		movs	r0, r4
 136 000c 1B68     		ldr	r3, [r3]
 137 000e 9847     		blx	r3
 138              	.LVL5:
  49:mculib3/src/interrupt.h ****             p = p->next;
 139              		.loc 4 49 0
 140 0010 6468     		ldr	r4, [r4, #4]
 141              	.LVL6:
 142 0012 F7E7     		b	.L8
 143              	.L6:
  50:mculib3/src/interrupt.h ****         }
  51:mculib3/src/interrupt.h ****     }
 144              		.loc 4 51 0
 145              		@ sp needed
 146              	.LVL7:
 147 0014 10BD     		pop	{r4, pc}
 148              		.cfi_endproc
 149              	.LFE4432:
 151              		.section	.text._ZN3mcu5FLASH6unlockEv,"ax",%progbits
 152              		.align	1
 153              		.global	_ZN3mcu5FLASH6unlockEv
 154              		.syntax unified
ARM GAS  /tmp/ccsHKAo0.s 			page 18


 155              		.code	16
 156              		.thumb_func
 157              		.fpu softvfp
 159              	_ZN3mcu5FLASH6unlockEv:
 160              	.LFB82:
 161              		.file 5 "mculib3/src/periph/flash_f0.h"
   1:mculib3/src/periph/flash_f0.h **** #pragma once
   2:mculib3/src/periph/flash_f0.h **** 
   3:mculib3/src/periph/flash_f0.h **** #include "bits_flash_f0.h"
   4:mculib3/src/periph/flash_f0.h **** 
   5:mculib3/src/periph/flash_f0.h **** namespace mcu {
   6:mculib3/src/periph/flash_f0.h **** 
   7:mculib3/src/periph/flash_f0.h **** class FLASH {
   8:mculib3/src/periph/flash_f0.h **** protected:
   9:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::ACR ACR;      // FLASH access control register, offset: 0x00
  10:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        KEYR;     // FLASH key register,            offset: 0x04
  11:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OPTKEYR;  // FLASH OPT key register,        offset: 0x08
  12:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::SR  SR;       // FLASH status register,         offset: 0x0C
  13:mculib3/src/periph/flash_f0.h ****    volatile FLASH_bits::CR  CR;       // FLASH control register,        offset: 0x10
  14:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        AR;       // FLASH address register,        offset: 0x14
  15:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        RESERVED; //  Reserved,                             0x18
  16:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        OBR;      // FLASH option bytes register,   offset: 0x1C
  17:mculib3/src/periph/flash_f0.h ****    volatile uint32_t        WRPR;     // FLASH option bytes register,   offset: 0x20
  18:mculib3/src/periph/flash_f0.h **** public:
  19:mculib3/src/periph/flash_f0.h ****    using CMSIS_type   = FLASH_TypeDef;
  20:mculib3/src/periph/flash_f0.h ****    using Latency      = FLASH_bits::ACR::Latency;
  21:mculib3/src/periph/flash_f0.h ****    ///   ,    
  22:mculib3/src/periph/flash_f0.h ****    enum Sector { _0, _1, _2, _3, _4, _5, _6, _7, _8, _9,
  23:mculib3/src/periph/flash_f0.h ****                 _10,_11,_12,_13,_14,_15,_16,_17,_18,_19,
  24:mculib3/src/periph/flash_f0.h ****                 _20,_21,_22,_23,_24,_25,_26,_27,_28,_29,
  25:mculib3/src/periph/flash_f0.h ****                 _30,_31
  26:mculib3/src/periph/flash_f0.h ****    };
  27:mculib3/src/periph/flash_f0.h **** 
  28:mculib3/src/periph/flash_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  29:mculib3/src/periph/flash_f0.h **** 
  30:mculib3/src/periph/flash_f0.h ****    FLASH& set (Latency v)            { ACR.LATENCY = v;    return *this; }
  31:mculib3/src/periph/flash_f0.h ****    FLASH& lock()                     { CR.LOCK     = true; return *this; }
  32:mculib3/src/periph/flash_f0.h ****    bool   is_lock()                  { return CR.LOCK;                   }
  33:mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
  34:mculib3/src/periph/flash_f0.h ****    FLASH& set_progMode()             { CR.PG       = true; return *this; }
  35:mculib3/src/periph/flash_f0.h ****    bool   is_endOfProg()             { return SR.EOP;                    }
  36:mculib3/src/periph/flash_f0.h ****    FLASH& clear_flag_endOfProg()     { SR.EOP      = true; return *this; }
  37:mculib3/src/periph/flash_f0.h ****    bool   is_busy()                  { return SR.BSY;                    }
  38:mculib3/src/periph/flash_f0.h ****    FLASH& en_interrupt_endOfProg()   { CR.EOPIE    = true; return *this; }
  39:mculib3/src/periph/flash_f0.h **** 
  40:mculib3/src/periph/flash_f0.h ****    template<Sector> FLASH& start_erase();
  41:mculib3/src/periph/flash_f0.h **** 
  42:mculib3/src/periph/flash_f0.h ****    template<Sector s> static constexpr size_t address() { return 0x08000000 + 1024 * s; }
  43:mculib3/src/periph/flash_f0.h ****    template<Sector>   static constexpr size_t size()    { return 1024; }
  44:mculib3/src/periph/flash_f0.h **** };
  45:mculib3/src/periph/flash_f0.h **** 
  46:mculib3/src/periph/flash_f0.h **** 
  47:mculib3/src/periph/flash_f0.h **** #if not defined(USE_MOCK_FLASH)
  48:mculib3/src/periph/flash_f0.h **** template<Periph p> std::enable_if_t<p == Periph::FLASH, FLASH&> make_reference() { return *reinterp
  49:mculib3/src/periph/flash_f0.h **** #endif
  50:mculib3/src/periph/flash_f0.h **** 
  51:mculib3/src/periph/flash_f0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 19


  52:mculib3/src/periph/flash_f0.h **** 
  53:mculib3/src/periph/flash_f0.h **** 
  54:mculib3/src/periph/flash_f0.h **** 
  55:mculib3/src/periph/flash_f0.h **** 
  56:mculib3/src/periph/flash_f0.h **** 
  57:mculib3/src/periph/flash_f0.h **** FLASH& FLASH::unlock()
  58:mculib3/src/periph/flash_f0.h **** {
 162              		.loc 5 58 0
 163              		.cfi_startproc
 164              		@ args = 0, pretend = 0, frame = 0
 165              		@ frame_needed = 0, uses_anonymous_args = 0
 166              		@ link register save eliminated.
 167              	.LVL8:
 168              	.LBB1129:
 169              	.LBB1130:
  32:mculib3/src/periph/flash_f0.h ****    FLASH& unlock();
 170              		.loc 5 32 0
 171 0000 0369     		ldr	r3, [r0, #16]
 172              	.LBE1130:
 173              	.LBE1129:
  59:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key1 = 0x45670123;
  60:mculib3/src/periph/flash_f0.h ****    constexpr uint32_t Key2 = 0xCDEF89AB;
  61:mculib3/src/periph/flash_f0.h ****    if (is_lock()) {
 174              		.loc 5 61 0
 175 0002 1B06     		lsls	r3, r3, #24
 176 0004 03D5     		bpl	.L10
  62:mculib3/src/periph/flash_f0.h ****       KEYR = Key1;
 177              		.loc 5 62 0
 178 0006 024B     		ldr	r3, .L14
 179 0008 4360     		str	r3, [r0, #4]
  63:mculib3/src/periph/flash_f0.h ****       IF_TEST_WAIT_MS(10);
  64:mculib3/src/periph/flash_f0.h ****       KEYR = Key2;
 180              		.loc 5 64 0
 181 000a 024B     		ldr	r3, .L14+4
 182 000c 4360     		str	r3, [r0, #4]
 183              	.L10:
  65:mculib3/src/periph/flash_f0.h ****    }
  66:mculib3/src/periph/flash_f0.h ****    return *this;
  67:mculib3/src/periph/flash_f0.h **** }
 184              		.loc 5 67 0
 185              		@ sp needed
 186 000e 7047     		bx	lr
 187              	.L15:
 188              		.align	2
 189              	.L14:
 190 0010 23016745 		.word	1164378403
 191 0014 AB89EFCD 		.word	-839939669
 192              		.cfi_endproc
 193              	.LFE82:
 195              		.section	.text.SysTick_Handler,"ax",%progbits
 196              		.align	1
 197              		.global	SysTick_Handler
 198              		.syntax unified
 199              		.code	16
 200              		.thumb_func
 201              		.fpu softvfp
 203              	SysTick_Handler:
ARM GAS  /tmp/ccsHKAo0.s 			page 20


 204              	.LFB2960:
  25:mculib3/src/timers.h ****    tickUpdater.notify();
 205              		.loc 2 25 0
 206              		.cfi_startproc
 207              		@ args = 0, pretend = 0, frame = 0
 208              		@ frame_needed = 0, uses_anonymous_args = 0
 209              	.LVL9:
 210              	.LBB1140:
 211              	.LBB1141:
 212              		.file 6 "mculib3/src/subscriber.h"
   1:mculib3/src/subscriber.h **** #pragma once
   2:mculib3/src/subscriber.h **** 
   3:mculib3/src/subscriber.h **** #pragma once
   4:mculib3/src/subscriber.h **** 
   5:mculib3/src/subscriber.h **** #include "list.h"
   6:mculib3/src/subscriber.h **** 
   7:mculib3/src/subscriber.h **** struct Subscriber : Listable<Subscriber> {
   8:mculib3/src/subscriber.h ****    virtual void notify() = 0;
   9:mculib3/src/subscriber.h **** };
  10:mculib3/src/subscriber.h **** 
  11:mculib3/src/subscriber.h **** struct Publisher : private List<Subscriber>
  12:mculib3/src/subscriber.h **** {
  13:mculib3/src/subscriber.h ****    void clear(){clear_subscribe();}
  14:mculib3/src/subscriber.h ****    void subscribe  (Subscriber& v) { push_back(v); }
  15:mculib3/src/subscriber.h ****    void unsubscribe(Subscriber& v) { remove(v);    }
  16:mculib3/src/subscriber.h ****    // ,     subscriber  *this
  17:mculib3/src/subscriber.h ****    void notify() {
  18:mculib3/src/subscriber.h ****       for (auto& subscriber : *this)
 213              		.loc 6 18 0
 214 0000 054B     		ldr	r3, .L19
 215              	.LBE1141:
 216              	.LBE1140:
  25:mculib3/src/timers.h ****    tickUpdater.notify();
 217              		.loc 2 25 0
 218 0002 10B5     		push	{r4, lr}
 219              	.LCFI1:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 4, -8
 222              		.cfi_offset 14, -4
 223              	.LBB1145:
 224              	.LBB1144:
 225              		.loc 6 18 0
 226 0004 1C68     		ldr	r4, [r3]
 227              	.LVL10:
 228              	.L18:
 229 0006 002C     		cmp	r4, #0
 230 0008 05D0     		beq	.L16
  19:mculib3/src/subscriber.h ****          subscriber.notify();
 231              		.loc 6 19 0
 232 000a 2368     		ldr	r3, [r4]
 233 000c 2000     		movs	r0, r4
 234 000e 1B68     		ldr	r3, [r3]
 235 0010 9847     		blx	r3
 236              	.LVL11:
 237              	.LBB1142:
 238              	.LBB1143:
 239              		.file 7 "mculib3/src/list.h"
ARM GAS  /tmp/ccsHKAo0.s 			page 21


   1:mculib3/src/list.h **** #pragma once
   2:mculib3/src/list.h **** 
   3:mculib3/src/list.h **** #include <algorithm>
   4:mculib3/src/list.h **** 
   5:mculib3/src/list.h **** 
   6:mculib3/src/list.h **** template<class T> struct Listable
   7:mculib3/src/list.h **** {
   8:mculib3/src/list.h ****    T* prev {nullptr};
   9:mculib3/src/list.h ****    T* next {nullptr};
  10:mculib3/src/list.h **** };
  11:mculib3/src/list.h **** 
  12:mculib3/src/list.h **** template<class T> class List
  13:mculib3/src/list.h **** {
  14:mculib3/src/list.h ****    T* first {nullptr};
  15:mculib3/src/list.h ****    T* last  {nullptr};
  16:mculib3/src/list.h **** public:
  17:mculib3/src/list.h ****    class Iterator
  18:mculib3/src/list.h ****    {
  19:mculib3/src/list.h ****       T* p {nullptr};
  20:mculib3/src/list.h ****    public:
  21:mculib3/src/list.h ****       using iterator_category = std::input_iterator_tag;
  22:mculib3/src/list.h ****       using value_type        = T;
  23:mculib3/src/list.h ****       using difference_type   = T;
  24:mculib3/src/list.h ****       using pointer           = const T*;
  25:mculib3/src/list.h ****       using reference         = T;
  26:mculib3/src/list.h ****       Iterator (T*);
  27:mculib3/src/list.h ****       Iterator() = default;
  28:mculib3/src/list.h ****       operator T*() { return p; }
  29:mculib3/src/list.h ****       T&        operator*  () const;
  30:mculib3/src/list.h ****       T*        operator-> () const { return p; }
  31:mculib3/src/list.h ****       bool      operator!= (const Iterator&) const;
  32:mculib3/src/list.h ****       Iterator& operator++ ();
  33:mculib3/src/list.h ****    };
  34:mculib3/src/list.h **** 
  35:mculib3/src/list.h ****    void clear_subscribe(){first = nullptr; last = nullptr;}
  36:mculib3/src/list.h ****    void push_back  (T&);
  37:mculib3/src/list.h ****    void push_front (T&);
  38:mculib3/src/list.h ****    void remove     (T&);
  39:mculib3/src/list.h ****    void insert  (Iterator, T&);
  40:mculib3/src/list.h ****    void clear();
  41:mculib3/src/list.h ****    Iterator begin();
  42:mculib3/src/list.h ****    Iterator end();
  43:mculib3/src/list.h **** };
  44:mculib3/src/list.h **** 
  45:mculib3/src/list.h **** 
  46:mculib3/src/list.h **** 
  47:mculib3/src/list.h **** 
  48:mculib3/src/list.h **** 
  49:mculib3/src/list.h **** 
  50:mculib3/src/list.h **** template<class T>
  51:mculib3/src/list.h **** void List<T>::push_back (T& v)
  52:mculib3/src/list.h **** {
  53:mculib3/src/list.h ****    v.prev = last;
  54:mculib3/src/list.h ****    if (last)
  55:mculib3/src/list.h ****       last->next = &v;
  56:mculib3/src/list.h ****    last = &v;
  57:mculib3/src/list.h ****    if (not first)
ARM GAS  /tmp/ccsHKAo0.s 			page 22


  58:mculib3/src/list.h ****       first = &v;
  59:mculib3/src/list.h **** }
  60:mculib3/src/list.h **** 
  61:mculib3/src/list.h **** 
  62:mculib3/src/list.h **** template<class T>
  63:mculib3/src/list.h **** void List<T>::push_front (T& v)
  64:mculib3/src/list.h **** {
  65:mculib3/src/list.h ****    v.next = first;
  66:mculib3/src/list.h ****    if (first)
  67:mculib3/src/list.h ****       first->prev = &v;
  68:mculib3/src/list.h ****    first = &v;
  69:mculib3/src/list.h ****    if (not last)
  70:mculib3/src/list.h ****       last = &v;
  71:mculib3/src/list.h **** }
  72:mculib3/src/list.h **** 
  73:mculib3/src/list.h **** 
  74:mculib3/src/list.h **** template<class T>
  75:mculib3/src/list.h **** void List<T>::remove (T& v)
  76:mculib3/src/list.h **** {
  77:mculib3/src/list.h ****    if (v.prev and v.next) {         //   
  78:mculib3/src/list.h ****       v.prev->next = v.next;
  79:mculib3/src/list.h ****       v.next->prev = v.prev;
  80:mculib3/src/list.h ****    } else if (v.next) {             //  
  81:mculib3/src/list.h ****       first = v.next;
  82:mculib3/src/list.h ****       first->prev = nullptr;
  83:mculib3/src/list.h ****       if (not first) last = nullptr;
  84:mculib3/src/list.h ****    } else if (v.prev) {             //  
  85:mculib3/src/list.h ****       last = v.prev;
  86:mculib3/src/list.h ****       last->next = nullptr;
  87:mculib3/src/list.h ****       if (not last) first = nullptr;
  88:mculib3/src/list.h ****    } else {                         //   
  89:mculib3/src/list.h ****       first = nullptr;
  90:mculib3/src/list.h ****       last  = nullptr;
  91:mculib3/src/list.h ****    }
  92:mculib3/src/list.h ****    v.prev = nullptr;
  93:mculib3/src/list.h ****    v.next = nullptr;
  94:mculib3/src/list.h **** 
  95:mculib3/src/list.h **** }
  96:mculib3/src/list.h **** 
  97:mculib3/src/list.h **** 
  98:mculib3/src/list.h **** 
  99:mculib3/src/list.h **** template<class T>
 100:mculib3/src/list.h **** void List<T>::insert (typename List<T>::Iterator it, T& v)
 101:mculib3/src/list.h **** {
 102:mculib3/src/list.h ****    if (it == begin()) {
 103:mculib3/src/list.h ****       push_front (v);
 104:mculib3/src/list.h ****    } else if (it == end()) {
 105:mculib3/src/list.h ****       push_back (v);
 106:mculib3/src/list.h ****    } else {
 107:mculib3/src/list.h ****       v.prev = it->prev;
 108:mculib3/src/list.h ****       v.next = it;
 109:mculib3/src/list.h ****       it->prev = &v;
 110:mculib3/src/list.h ****       v.prev->next = &v;
 111:mculib3/src/list.h ****    }
 112:mculib3/src/list.h **** }
 113:mculib3/src/list.h **** 
 114:mculib3/src/list.h **** template<class T>
ARM GAS  /tmp/ccsHKAo0.s 			page 23


 115:mculib3/src/list.h **** void List<T>::clear()
 116:mculib3/src/list.h **** {
 117:mculib3/src/list.h ****    for (auto& v : *this) {
 118:mculib3/src/list.h ****       v.prev = nullptr;
 119:mculib3/src/list.h ****       v.next = nullptr;
 120:mculib3/src/list.h ****    }
 121:mculib3/src/list.h ****    first = nullptr;
 122:mculib3/src/list.h ****    last  = nullptr;
 123:mculib3/src/list.h **** }
 124:mculib3/src/list.h **** 
 125:mculib3/src/list.h **** 
 126:mculib3/src/list.h **** template<class T>
 127:mculib3/src/list.h **** typename List<T>::Iterator List<T>::begin()
 128:mculib3/src/list.h **** {
 129:mculib3/src/list.h ****    return List<T>::Iterator {first};
 130:mculib3/src/list.h **** }
 131:mculib3/src/list.h **** 
 132:mculib3/src/list.h **** 
 133:mculib3/src/list.h **** template<class T>
 134:mculib3/src/list.h **** typename List<T>::Iterator List<T>::end()
 135:mculib3/src/list.h **** {
 136:mculib3/src/list.h ****    return List<T>::Iterator();
 137:mculib3/src/list.h **** }
 138:mculib3/src/list.h **** 
 139:mculib3/src/list.h **** 
 140:mculib3/src/list.h **** 
 141:mculib3/src/list.h **** /// Iterator
 142:mculib3/src/list.h **** template<class T>
 143:mculib3/src/list.h **** List<T>::Iterator::Iterator (T* other) : p {other} {}
 144:mculib3/src/list.h **** 
 145:mculib3/src/list.h **** template<class T>
 146:mculib3/src/list.h **** T& List<T>::Iterator::operator* () const 
 147:mculib3/src/list.h **** {
 148:mculib3/src/list.h ****    return *p;
 149:mculib3/src/list.h **** }
 150:mculib3/src/list.h **** 
 151:mculib3/src/list.h **** template<class T>
 152:mculib3/src/list.h **** bool List<T>::Iterator::operator!= (const List<T>::Iterator& other) const
 153:mculib3/src/list.h **** {
 154:mculib3/src/list.h ****    return p != other.p;
 155:mculib3/src/list.h **** }
 156:mculib3/src/list.h **** 
 157:mculib3/src/list.h **** template<class T>
 158:mculib3/src/list.h **** typename List<T>::Iterator& List<T>::Iterator::operator++ ()
 159:mculib3/src/list.h **** {
 160:mculib3/src/list.h ****    p = p->next;
 240              		.loc 7 160 0
 241 0012 A468     		ldr	r4, [r4, #8]
 242              	.LVL12:
 243 0014 F7E7     		b	.L18
 244              	.LVL13:
 245              	.L16:
 246              	.LBE1143:
 247              	.LBE1142:
 248              	.LBE1144:
 249              	.LBE1145:
  27:mculib3/src/timers.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 24


 250              		.loc 2 27 0
 251              		@ sp needed
 252              	.LVL14:
 253 0016 10BD     		pop	{r4, pc}
 254              	.L20:
 255              		.align	2
 256              	.L19:
 257 0018 00000000 		.word	.LANCHOR0
 258              		.cfi_endproc
 259              	.LFE2960:
 261              		.section	.text._ZN5Timer5eventEv,"ax",%progbits
 262              		.align	1
 263              		.global	_ZN5Timer5eventEv
 264              		.syntax unified
 265              		.code	16
 266              		.thumb_func
 267              		.fpu softvfp
 269              	_ZN5Timer5eventEv:
 270              	.LFB2978:
  74:mculib3/src/timers.h **** 
  75:mculib3/src/timers.h **** 
  76:mculib3/src/timers.h **** 
  77:mculib3/src/timers.h **** void Timer::start (uint32_t ms)
  78:mculib3/src/timers.h **** {
  79:mculib3/src/timers.h ****    timeSet = ms;
  80:mculib3/src/timers.h ****    tick_subscribe();
  81:mculib3/src/timers.h **** }
  82:mculib3/src/timers.h **** 
  83:mculib3/src/timers.h **** 
  84:mculib3/src/timers.h **** bool Timer::event()
  85:mculib3/src/timers.h **** {
 271              		.loc 2 85 0
 272              		.cfi_startproc
 273              		@ args = 0, pretend = 0, frame = 0
 274              		@ frame_needed = 0, uses_anonymous_args = 0
 275              		@ link register save eliminated.
 276              	.LVL15:
  86:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
 277              		.loc 2 86 0
 278 0000 4169     		ldr	r1, [r0, #20]
 279 0002 0269     		ldr	r2, [r0, #16]
 280 0004 0023     		movs	r3, #0
 281 0006 9142     		cmp	r1, r2
 282 0008 01D3     		bcc	.L22
  87:mculib3/src/timers.h ****       timePassed_ = 0;
 283              		.loc 2 87 0
 284 000a 4361     		str	r3, [r0, #20]
  88:mculib3/src/timers.h ****       return (true);
 285              		.loc 2 88 0
 286 000c 0133     		adds	r3, r3, #1
 287              	.L22:
  89:mculib3/src/timers.h ****    } else {
  90:mculib3/src/timers.h ****       return (false);
  91:mculib3/src/timers.h ****    }
  92:mculib3/src/timers.h **** }
 288              		.loc 2 92 0
 289 000e 1800     		movs	r0, r3
ARM GAS  /tmp/ccsHKAo0.s 			page 25


 290              	.LVL16:
 291              		@ sp needed
 292 0010 7047     		bx	lr
 293              		.cfi_endproc
 294              	.LFE2978:
 296              		.section	.text._ZN5Timer4doneEv,"ax",%progbits
 297              		.align	1
 298              		.global	_ZN5Timer4doneEv
 299              		.syntax unified
 300              		.code	16
 301              		.thumb_func
 302              		.fpu softvfp
 304              	_ZN5Timer4doneEv:
 305              	.LFB2981:
  93:mculib3/src/timers.h **** 
  94:mculib3/src/timers.h **** 
  95:mculib3/src/timers.h **** template<class Functor>
  96:mculib3/src/timers.h **** void Timer::event (Functor functor)
  97:mculib3/src/timers.h **** {
  98:mculib3/src/timers.h ****    if (timePassed_ >= timeSet) {
  99:mculib3/src/timers.h ****       timePassed_ = 0;
 100:mculib3/src/timers.h ****       functor();
 101:mculib3/src/timers.h ****    }
 102:mculib3/src/timers.h **** }
 103:mculib3/src/timers.h **** 
 104:mculib3/src/timers.h **** 
 105:mculib3/src/timers.h **** void Timer::stop()
 106:mculib3/src/timers.h **** {
 107:mculib3/src/timers.h ****    timePassed_ = 0;
 108:mculib3/src/timers.h ****    tick_unsubscribe();
 109:mculib3/src/timers.h **** }
 110:mculib3/src/timers.h **** 
 111:mculib3/src/timers.h **** 
 112:mculib3/src/timers.h **** bool     Timer::done()       { return timePassed_ >= timeSet; }
 306              		.loc 2 112 0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 0
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 310              		@ link register save eliminated.
 311              	.LVL17:
 312              		.loc 2 112 0
 313 0000 4269     		ldr	r2, [r0, #20]
 314 0002 0369     		ldr	r3, [r0, #16]
 315 0004 0020     		movs	r0, #0
 316              	.LVL18:
 317 0006 9A42     		cmp	r2, r3
 318 0008 4041     		adcs	r0, r0, r0
 319              		@ sp needed
 320 000a C0B2     		uxtb	r0, r0
 321 000c 7047     		bx	lr
 322              		.cfi_endproc
 323              	.LFE2981:
 325              		.section	.text._ZN5Timer7isCountEv,"ax",%progbits
 326              		.align	1
 327              		.global	_ZN5Timer7isCountEv
 328              		.syntax unified
 329              		.code	16
ARM GAS  /tmp/ccsHKAo0.s 			page 26


 330              		.thumb_func
 331              		.fpu softvfp
 333              	_ZN5Timer7isCountEv:
 334              	.LFB2984:
 113:mculib3/src/timers.h **** void     Timer::pause()      { tick_unsubscribe(); }
 114:mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 115:mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 335              		.loc 2 115 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 0
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340              	.LVL19:
 341              		.loc 2 115 0
 342 0000 007B     		ldrb	r0, [r0, #12]
 343              	.LVL20:
 344              		@ sp needed
 345 0002 7047     		bx	lr
 346              		.cfi_endproc
 347              	.LFE2984:
 349              		.section	.text._ZN5Timer10timePassedEv,"ax",%progbits
 350              		.align	1
 351              		.global	_ZN5Timer10timePassedEv
 352              		.syntax unified
 353              		.code	16
 354              		.thumb_func
 355              		.fpu softvfp
 357              	_ZN5Timer10timePassedEv:
 358              	.LFB2985:
 116:mculib3/src/timers.h **** uint32_t Timer::timePassed() { return timePassed_; }
 359              		.loc 2 116 0
 360              		.cfi_startproc
 361              		@ args = 0, pretend = 0, frame = 0
 362              		@ frame_needed = 0, uses_anonymous_args = 0
 363              		@ link register save eliminated.
 364              	.LVL21:
 365              		.loc 2 116 0
 366 0000 4069     		ldr	r0, [r0, #20]
 367              	.LVL22:
 368              		@ sp needed
 369 0002 7047     		bx	lr
 370              		.cfi_endproc
 371              	.LFE2985:
 373              		.section	.text._ZN5Timer8timeLeftEv,"ax",%progbits
 374              		.align	1
 375              		.global	_ZN5Timer8timeLeftEv
 376              		.syntax unified
 377              		.code	16
 378              		.thumb_func
 379              		.fpu softvfp
 381              	_ZN5Timer8timeLeftEv:
 382              	.LFB2986:
 117:mculib3/src/timers.h **** uint32_t Timer::timeLeft(  ) { return timeSet - timePassed_; }
 383              		.loc 2 117 0
 384              		.cfi_startproc
 385              		@ args = 0, pretend = 0, frame = 0
 386              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccsHKAo0.s 			page 27


 387              		@ link register save eliminated.
 388              	.LVL23:
 389              		.loc 2 117 0
 390 0000 0369     		ldr	r3, [r0, #16]
 391 0002 4069     		ldr	r0, [r0, #20]
 392              	.LVL24:
 393              		@ sp needed
 394 0004 181A     		subs	r0, r3, r0
 395 0006 7047     		bx	lr
 396              		.cfi_endproc
 397              	.LFE2986:
 399              		.section	.text._ZN5Timer9isGreaterEm,"ax",%progbits
 400              		.align	1
 401              		.global	_ZN5Timer9isGreaterEm
 402              		.syntax unified
 403              		.code	16
 404              		.thumb_func
 405              		.fpu softvfp
 407              	_ZN5Timer9isGreaterEm:
 408              	.LFB2987:
 118:mculib3/src/timers.h **** bool     Timer::isGreater (uint32_t val) { return timePassed_ > val; }
 409              		.loc 2 118 0
 410              		.cfi_startproc
 411              		@ args = 0, pretend = 0, frame = 0
 412              		@ frame_needed = 0, uses_anonymous_args = 0
 413              		@ link register save eliminated.
 414              	.LVL25:
 415              		.loc 2 118 0
 416 0000 4069     		ldr	r0, [r0, #20]
 417              	.LVL26:
 418              		@ sp needed
 419 0002 8142     		cmp	r1, r0
 420 0004 8041     		sbcs	r0, r0, r0
 421 0006 4042     		rsbs	r0, r0, #0
 422 0008 7047     		bx	lr
 423              		.cfi_endproc
 424              	.LFE2987:
 426              		.section	.text._ZN14TickSubscriber16tick_unsubscribeEv,"ax",%progbits
 427              		.align	1
 428              		.global	_ZN14TickSubscriber16tick_unsubscribeEv
 429              		.syntax unified
 430              		.code	16
 431              		.thumb_func
 432              		.fpu softvfp
 434              	_ZN14TickSubscriber16tick_unsubscribeEv:
 435              	.LFB2988:
 119:mculib3/src/timers.h **** 
 120:mculib3/src/timers.h **** 
 121:mculib3/src/timers.h **** 
 122:mculib3/src/timers.h **** void TickSubscriber::tick_unsubscribe()
 123:mculib3/src/timers.h **** {
 436              		.loc 2 123 0
 437              		.cfi_startproc
 438              		@ args = 0, pretend = 0, frame = 0
 439              		@ frame_needed = 0, uses_anonymous_args = 0
 440              		@ link register save eliminated.
 441              	.LVL27:
ARM GAS  /tmp/ccsHKAo0.s 			page 28


 124:mculib3/src/timers.h ****    if (subscribed) {
 442              		.loc 2 124 0
 443 0000 037B     		ldrb	r3, [r0, #12]
 444 0002 002B     		cmp	r3, #0
 445 0004 0DD0     		beq	.L29
 446              	.LVL28:
 447              	.LBB1152:
 448              	.LBB1153:
 125:mculib3/src/timers.h ****       subscribed = false;
 449              		.loc 2 125 0
 450 0006 0023     		movs	r3, #0
 451              	.LBB1154:
 452              	.LBB1155:
 453              	.LBB1156:
  77:mculib3/src/list.h ****       v.prev->next = v.next;
 454              		.loc 7 77 0
 455 0008 4268     		ldr	r2, [r0, #4]
 456              	.LBE1156:
 457              	.LBE1155:
 458              	.LBE1154:
 459              		.loc 2 125 0
 460 000a 0373     		strb	r3, [r0, #12]
 461              	.LVL29:
 462 000c 8368     		ldr	r3, [r0, #8]
 463              	.LBB1161:
 464              	.LBB1159:
 465              	.LBB1157:
  77:mculib3/src/list.h ****       v.prev->next = v.next;
 466              		.loc 7 77 0
 467 000e 002A     		cmp	r2, #0
 468 0010 0ED0     		beq	.L31
 469 0012 002B     		cmp	r3, #0
 470 0014 08D0     		beq	.L32
  78:mculib3/src/list.h ****       v.next->prev = v.prev;
 471              		.loc 7 78 0
 472 0016 9360     		str	r3, [r2, #8]
  79:mculib3/src/list.h ****    } else if (v.next) {             //  
 473              		.loc 7 79 0
 474 0018 8368     		ldr	r3, [r0, #8]
 475              	.L40:
  82:mculib3/src/list.h ****       if (not first) last = nullptr;
 476              		.loc 7 82 0
 477 001a 5A60     		str	r2, [r3, #4]
 478              	.L33:
  92:mculib3/src/list.h ****    v.next = nullptr;
 479              		.loc 7 92 0
 480 001c 0023     		movs	r3, #0
 481 001e 4360     		str	r3, [r0, #4]
  93:mculib3/src/list.h **** 
 482              		.loc 7 93 0
 483 0020 8360     		str	r3, [r0, #8]
 484              	.LVL30:
 485              	.L29:
 486              	.LBE1157:
 487              	.LBE1159:
 488              	.LBE1161:
 489              	.LBE1153:
ARM GAS  /tmp/ccsHKAo0.s 			page 29


 490              	.LBE1152:
 126:mculib3/src/timers.h ****       tickUpdater.unsubscribe (*this);
 127:mculib3/src/timers.h ****    }
 128:mculib3/src/timers.h **** }
 491              		.loc 2 128 0
 492              		@ sp needed
 493 0022 7047     		bx	lr
 494              	.LVL31:
 495              	.L34:
 496              	.LBB1164:
 497              	.LBB1163:
 498              	.LBB1162:
 499              	.LBB1160:
 500              	.LBB1158:
  81:mculib3/src/list.h ****       first->prev = nullptr;
 501              		.loc 7 81 0
 502 0024 0B60     		str	r3, [r1]
 503 0026 F8E7     		b	.L40
 504              	.L32:
  85:mculib3/src/list.h ****       last->next = nullptr;
 505              		.loc 7 85 0
 506 0028 0449     		ldr	r1, .L41
  86:mculib3/src/list.h ****       if (not last) first = nullptr;
 507              		.loc 7 86 0
 508 002a 9360     		str	r3, [r2, #8]
  85:mculib3/src/list.h ****       last->next = nullptr;
 509              		.loc 7 85 0
 510 002c 4A60     		str	r2, [r1, #4]
 511 002e F5E7     		b	.L33
 512              	.L31:
 513 0030 0249     		ldr	r1, .L41
  80:mculib3/src/list.h ****       first = v.next;
 514              		.loc 7 80 0
 515 0032 002B     		cmp	r3, #0
 516 0034 F6D1     		bne	.L34
  89:mculib3/src/list.h ****       last  = nullptr;
 517              		.loc 7 89 0
 518 0036 0B60     		str	r3, [r1]
  90:mculib3/src/list.h ****    }
 519              		.loc 7 90 0
 520 0038 4B60     		str	r3, [r1, #4]
 521 003a EFE7     		b	.L33
 522              	.L42:
 523              		.align	2
 524              	.L41:
 525 003c 00000000 		.word	.LANCHOR0
 526              	.LBE1158:
 527              	.LBE1160:
 528              	.LBE1162:
 529              	.LBE1163:
 530              	.LBE1164:
 531              		.cfi_endproc
 532              	.LFE2988:
 534              		.section	.text._ZN5Timer4stopEv,"ax",%progbits
 535              		.align	1
 536              		.global	_ZN5Timer4stopEv
 537              		.syntax unified
ARM GAS  /tmp/ccsHKAo0.s 			page 30


 538              		.code	16
 539              		.thumb_func
 540              		.fpu softvfp
 542              	_ZN5Timer4stopEv:
 543              	.LFB2980:
 106:mculib3/src/timers.h ****    timePassed_ = 0;
 544              		.loc 2 106 0
 545              		.cfi_startproc
 546              		@ args = 0, pretend = 0, frame = 0
 547              		@ frame_needed = 0, uses_anonymous_args = 0
 548              	.LVL32:
 107:mculib3/src/timers.h ****    tick_unsubscribe();
 549              		.loc 2 107 0
 550 0000 0023     		movs	r3, #0
 106:mculib3/src/timers.h ****    timePassed_ = 0;
 551              		.loc 2 106 0
 552 0002 10B5     		push	{r4, lr}
 553              	.LCFI2:
 554              		.cfi_def_cfa_offset 8
 555              		.cfi_offset 4, -8
 556              		.cfi_offset 14, -4
 107:mculib3/src/timers.h ****    tick_unsubscribe();
 557              		.loc 2 107 0
 558 0004 4361     		str	r3, [r0, #20]
 108:mculib3/src/timers.h **** }
 559              		.loc 2 108 0
 560 0006 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 561              	.LVL33:
 109:mculib3/src/timers.h **** 
 562              		.loc 2 109 0
 563              		@ sp needed
 564 000a 10BD     		pop	{r4, pc}
 565              		.cfi_endproc
 566              	.LFE2980:
 568              		.section	.text._ZN5Timer5pauseEv,"ax",%progbits
 569              		.align	1
 570              		.global	_ZN5Timer5pauseEv
 571              		.syntax unified
 572              		.code	16
 573              		.thumb_func
 574              		.fpu softvfp
 576              	_ZN5Timer5pauseEv:
 577              	.LFB2982:
 113:mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 578              		.loc 2 113 0
 579              		.cfi_startproc
 580              		@ args = 0, pretend = 0, frame = 0
 581              		@ frame_needed = 0, uses_anonymous_args = 0
 582              	.LVL34:
 583 0000 10B5     		push	{r4, lr}
 584              	.LCFI3:
 585              		.cfi_def_cfa_offset 8
 586              		.cfi_offset 4, -8
 587              		.cfi_offset 14, -4
 113:mculib3/src/timers.h **** void     Timer::start()      { tick_subscribe();  }
 588              		.loc 2 113 0
 589 0002 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
ARM GAS  /tmp/ccsHKAo0.s 			page 31


 590              	.LVL35:
 591              		@ sp needed
 592 0006 10BD     		pop	{r4, pc}
 593              		.cfi_endproc
 594              	.LFE2982:
 596              		.section	.text._ZN14TickSubscriber14tick_subscribeEv,"ax",%progbits
 597              		.align	1
 598              		.global	_ZN14TickSubscriber14tick_subscribeEv
 599              		.syntax unified
 600              		.code	16
 601              		.thumb_func
 602              		.fpu softvfp
 604              	_ZN14TickSubscriber14tick_subscribeEv:
 605              	.LFB2989:
 129:mculib3/src/timers.h **** 
 130:mculib3/src/timers.h **** 
 131:mculib3/src/timers.h **** void TickSubscriber::tick_subscribe()
 132:mculib3/src/timers.h **** {
 606              		.loc 2 132 0
 607              		.cfi_startproc
 608              		@ args = 0, pretend = 0, frame = 0
 609              		@ frame_needed = 0, uses_anonymous_args = 0
 610              		@ link register save eliminated.
 611              	.LVL36:
 133:mculib3/src/timers.h ****    if (not subscribed) {
 612              		.loc 2 133 0
 613 0000 037B     		ldrb	r3, [r0, #12]
 614 0002 002B     		cmp	r3, #0
 615 0004 0CD1     		bne	.L45
 616              	.LVL37:
 617              	.LBB1171:
 618              	.LBB1172:
 134:mculib3/src/timers.h ****       subscribed = true;
 619              		.loc 2 134 0
 620 0006 0133     		adds	r3, r3, #1
 621 0008 0373     		strb	r3, [r0, #12]
 622              	.LVL38:
 623              	.LBB1173:
 624              	.LBB1174:
 625              	.LBB1175:
  53:mculib3/src/list.h ****    if (last)
 626              		.loc 7 53 0
 627 000a 064B     		ldr	r3, .L53
 628 000c 5A68     		ldr	r2, [r3, #4]
 629 000e 4260     		str	r2, [r0, #4]
  54:mculib3/src/list.h ****       last->next = &v;
 630              		.loc 7 54 0
 631 0010 002A     		cmp	r2, #0
 632 0012 00D0     		beq	.L48
  55:mculib3/src/list.h ****    last = &v;
 633              		.loc 7 55 0
 634 0014 9060     		str	r0, [r2, #8]
 635              	.L48:
  57:mculib3/src/list.h ****       first = &v;
 636              		.loc 7 57 0
 637 0016 1A68     		ldr	r2, [r3]
  56:mculib3/src/list.h ****    if (not first)
ARM GAS  /tmp/ccsHKAo0.s 			page 32


 638              		.loc 7 56 0
 639 0018 5860     		str	r0, [r3, #4]
  57:mculib3/src/list.h ****       first = &v;
 640              		.loc 7 57 0
 641 001a 002A     		cmp	r2, #0
 642 001c 00D1     		bne	.L45
  58:mculib3/src/list.h **** }
 643              		.loc 7 58 0
 644 001e 1860     		str	r0, [r3]
 645              	.LVL39:
 646              	.L45:
 647              	.LBE1175:
 648              	.LBE1174:
 649              	.LBE1173:
 650              	.LBE1172:
 651              	.LBE1171:
 135:mculib3/src/timers.h ****       tickUpdater.subscribe (*this);
 136:mculib3/src/timers.h ****    }
 137:mculib3/src/timers.h **** }
 652              		.loc 2 137 0
 653              		@ sp needed
 654 0020 7047     		bx	lr
 655              	.L54:
 656 0022 C046     		.align	2
 657              	.L53:
 658 0024 00000000 		.word	.LANCHOR0
 659              		.cfi_endproc
 660              	.LFE2989:
 662              		.section	.text._ZN5Timer5startEm,"ax",%progbits
 663              		.align	1
 664              		.global	_ZN5Timer5startEm
 665              		.syntax unified
 666              		.code	16
 667              		.thumb_func
 668              		.fpu softvfp
 670              	_ZN5Timer5startEm:
 671              	.LFB2977:
  78:mculib3/src/timers.h ****    timeSet = ms;
 672              		.loc 2 78 0
 673              		.cfi_startproc
 674              		@ args = 0, pretend = 0, frame = 0
 675              		@ frame_needed = 0, uses_anonymous_args = 0
 676              	.LVL40:
 677 0000 10B5     		push	{r4, lr}
 678              	.LCFI4:
 679              		.cfi_def_cfa_offset 8
 680              		.cfi_offset 4, -8
 681              		.cfi_offset 14, -4
  79:mculib3/src/timers.h ****    tick_subscribe();
 682              		.loc 2 79 0
 683 0002 0161     		str	r1, [r0, #16]
  80:mculib3/src/timers.h **** }
 684              		.loc 2 80 0
 685 0004 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 686              	.LVL41:
  81:mculib3/src/timers.h **** 
 687              		.loc 2 81 0
ARM GAS  /tmp/ccsHKAo0.s 			page 33


 688              		@ sp needed
 689 0008 10BD     		pop	{r4, pc}
 690              		.cfi_endproc
 691              	.LFE2977:
 693              		.section	.text._ZN5Timer5startEv,"ax",%progbits
 694              		.align	1
 695              		.global	_ZN5Timer5startEv
 696              		.syntax unified
 697              		.code	16
 698              		.thumb_func
 699              		.fpu softvfp
 701              	_ZN5Timer5startEv:
 702              	.LFB2983:
 114:mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 703              		.loc 2 114 0
 704              		.cfi_startproc
 705              		@ args = 0, pretend = 0, frame = 0
 706              		@ frame_needed = 0, uses_anonymous_args = 0
 707              	.LVL42:
 708 0000 10B5     		push	{r4, lr}
 709              	.LCFI5:
 710              		.cfi_def_cfa_offset 8
 711              		.cfi_offset 4, -8
 712              		.cfi_offset 14, -4
 114:mculib3/src/timers.h **** bool     Timer::isCount()    { return subscribed; }
 713              		.loc 2 114 0
 714 0002 FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 715              	.LVL43:
 716              		@ sp needed
 717 0006 10BD     		pop	{r4, pc}
 718              		.cfi_endproc
 719              	.LFE2983:
 721              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv,"ax"
 722              		.align	1
 723              		.syntax unified
 724              		.code	16
 725              		.thumb_func
 726              		.fpu softvfp
 728              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:
 729              	.LFB4420:
  65:mculib3/src/modbus_slave.h **** 
  66:mculib3/src/modbus_slave.h ****     using Parent = Modbus_slave;
  67:mculib3/src/modbus_slave.h **** 
  68:mculib3/src/modbus_slave.h ****     struct uart_interrupt : Interrupting
  69:mculib3/src/modbus_slave.h ****     {
  70:mculib3/src/modbus_slave.h ****         Parent& parent;
  71:mculib3/src/modbus_slave.h ****         uart_interrupt (Parent& parent) : parent(parent) {
  72:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
  73:mculib3/src/modbus_slave.h ****         }
  74:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.uartInterrupt();} 
 730              		.loc 3 74 0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              	.LVL44:
 735 0000 10B5     		push	{r4, lr}
 736              	.LCFI6:
ARM GAS  /tmp/ccsHKAo0.s 			page 34


 737              		.cfi_def_cfa_offset 8
 738              		.cfi_offset 4, -8
 739              		.cfi_offset 14, -4
 740              		.loc 3 74 0
 741 0002 8068     		ldr	r0, [r0, #8]
 742              	.LVL45:
 743              	.LBB1190:
 744              	.LBB1191:
 745              	.LBB1192:
 746              	.LBB1193:
 747              		.file 8 "mculib3/src/uart.h"
   1:mculib3/src/uart.h **** #pragma once
   2:mculib3/src/uart.h **** 
   3:mculib3/src/uart.h **** #include <array>
   4:mculib3/src/uart.h **** #include <type_traits>
   5:mculib3/src/uart.h **** #include "periph_usart.h"
   6:mculib3/src/uart.h **** #include "periph_dma.h"
   7:mculib3/src/uart.h **** #include "pin.h"
   8:mculib3/src/uart.h **** #include "net_buffer.h"
   9:mculib3/src/uart.h **** #include "interrupt.h"
  10:mculib3/src/uart.h **** 
  11:mculib3/src/uart.h **** #if defined(USE_MOCK_DMA)
  12:mculib3/src/uart.h **** using DMA_stream = mock::DMA_stream;
  13:mculib3/src/uart.h **** using DMA = mock::DMA;
  14:mculib3/src/uart.h **** #else
  15:mculib3/src/uart.h **** using DMA_stream = mcu::DMA_stream;
  16:mculib3/src/uart.h **** using DMA = mcu::DMA;
  17:mculib3/src/uart.h **** #endif
  18:mculib3/src/uart.h **** 
  19:mculib3/src/uart.h **** #if defined(USE_MOCK_USART)
  20:mculib3/src/uart.h **** using USART = mock::USART;
  21:mculib3/src/uart.h **** #else
  22:mculib3/src/uart.h **** using USART = mcu::USART;
  23:mculib3/src/uart.h **** #endif
  24:mculib3/src/uart.h **** 
  25:mculib3/src/uart.h **** #if defined(USE_MOCK_NET_BUFFER)
  26:mculib3/src/uart.h **** #define NS mock
  27:mculib3/src/uart.h **** #else
  28:mculib3/src/uart.h **** #define NS
  29:mculib3/src/uart.h **** #endif
  30:mculib3/src/uart.h **** 
  31:mculib3/src/uart.h **** template <size_t buffer_size = 255>
  32:mculib3/src/uart.h **** class UART_sized
  33:mculib3/src/uart.h **** {
  34:mculib3/src/uart.h ****  public:
  35:mculib3/src/uart.h ****    using Parity = USART::Parity;
  36:mculib3/src/uart.h ****    using DataBits = USART::DataBits;
  37:mculib3/src/uart.h ****    using StopBits = USART::StopBits;
  38:mculib3/src/uart.h ****    using Baudrate = USART::Baudrate;
  39:mculib3/src/uart.h ****    struct Settings
  40:mculib3/src/uart.h ****    {
  41:mculib3/src/uart.h ****       bool parity_enable : 1;
  42:mculib3/src/uart.h ****       Parity parity : 1;
  43:mculib3/src/uart.h ****       DataBits data_bits : 1;
  44:mculib3/src/uart.h ****       StopBits stop_bits : 2;
  45:mculib3/src/uart.h ****       Baudrate baudrate : 3;
  46:mculib3/src/uart.h ****       uint16_t res : 8;
ARM GAS  /tmp/ccsHKAo0.s 			page 35


  47:mculib3/src/uart.h ****    };
  48:mculib3/src/uart.h **** 
  49:mculib3/src/uart.h ****    NS::Net_buffer<buffer_size> buffer;
  50:mculib3/src/uart.h **** 
  51:mculib3/src/uart.h ****    template <
  52:mculib3/src/uart.h ****        mcu::Periph usart, class TXpin, class RXpin, class RTSpin>
  53:mculib3/src/uart.h ****    static auto &make();
  54:mculib3/src/uart.h **** 
  55:mculib3/src/uart.h ****    void init(const Settings &);
  56:mculib3/src/uart.h ****    void transmit();
  57:mculib3/src/uart.h ****    void receive();
  58:mculib3/src/uart.h ****    bool is_tx_complete();
  59:mculib3/src/uart.h ****    bool is_rx_IDLE();
  60:mculib3/src/uart.h ****    bool is_receiving() { return buffer.size() < (buffer_size - RXstream.qty_transactions_left()); }
  61:mculib3/src/uart.h **** 
  62:mculib3/src/uart.h ****  protected:
  63:mculib3/src/uart.h ****    using DataSize = DMA_stream::DataSize;
  64:mculib3/src/uart.h ****    using Priority = DMA_stream::Priority;
  65:mculib3/src/uart.h ****    using Channel = DMA_stream::Channel;
  66:mculib3/src/uart.h ****    using Direction = DMA_stream::Direction;
  67:mculib3/src/uart.h **** 
  68:mculib3/src/uart.h ****    Pin &tx;
  69:mculib3/src/uart.h ****    Pin &rx;
  70:mculib3/src/uart.h ****    Pin &rts;
  71:mculib3/src/uart.h ****    DMA &dma;
  72:mculib3/src/uart.h ****    USART &usart;
  73:mculib3/src/uart.h ****    DMA_stream &TXstream;
  74:mculib3/src/uart.h ****    DMA_stream &RXstream;
  75:mculib3/src/uart.h ****    const mcu::Periph uart_periph;
  76:mculib3/src/uart.h ****    const Channel TX_channel;
  77:mculib3/src/uart.h **** 
  78:mculib3/src/uart.h ****    UART_sized(
  79:mculib3/src/uart.h ****        Pin &tx, Pin &rx, Pin &rts, USART &usart, DMA &dma, DMA_stream &TXstream, DMA_stream &RXstre
  80:mculib3/src/uart.h ****    {
  81:mculib3/src/uart.h ****    }
  82:mculib3/src/uart.h **** 
  83:mculib3/src/uart.h ****    //  UART_sized(const UART_sized&) = delete;
  84:mculib3/src/uart.h ****    UART_sized &operator=(const UART_sized &) = delete;
  85:mculib3/src/uart.h **** };
  86:mculib3/src/uart.h **** 
  87:mculib3/src/uart.h **** using UART = UART_sized<>;
  88:mculib3/src/uart.h **** 
  89:mculib3/src/uart.h **** template <size_t buffer_size>
  90:mculib3/src/uart.h **** template <mcu::Periph uart_periph, class TXpin, class RXpin, class RTSpin>
  91:mculib3/src/uart.h **** auto &UART_sized<buffer_size>::make()
  92:mculib3/src/uart.h **** {
  93:mculib3/src/uart.h ****    USART::pin_static_assert<uart_periph, TXpin, RXpin>();
  94:mculib3/src/uart.h **** 
  95:mculib3/src/uart.h ****    constexpr auto TX_stream = USART::default_stream<TXpin>();
  96:mculib3/src/uart.h ****    constexpr auto RX_stream = USART::default_stream<RXpin>();
  97:mculib3/src/uart.h ****    constexpr auto dma_periph = DMA_stream::dma_periph<TX_stream>();
  98:mculib3/src/uart.h ****    constexpr auto TXpin_mode = USART::pin_mode<TXpin>();
  99:mculib3/src/uart.h ****    constexpr auto RXpin_mode = USART::pin_mode<RXpin>();
 100:mculib3/src/uart.h **** 
 101:mculib3/src/uart.h ****    static UART_sized<buffer_size> uart{
 102:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 103:mculib3/src/uart.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 36


 104:mculib3/src/uart.h ****    auto &rcc = REF(RCC);
 105:mculib3/src/uart.h ****    rcc.clock_enable<uart_periph>();
 106:mculib3/src/uart.h ****    uart.usart.tx_enable()
 107:mculib3/src/uart.h ****        .rx_enable()
 108:mculib3/src/uart.h ****        .DMA_tx_enable()
 109:mculib3/src/uart.h ****        .DMA_rx_enable();
 110:mculib3/src/uart.h ****    get_interrupt<uart_periph>().enable();
 111:mculib3/src/uart.h **** 
 112:mculib3/src/uart.h ****    rcc.clock_enable<dma_periph>();
 113:mculib3/src/uart.h ****    uart.TXstream.set(Direction::to_periph)
 114:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 115:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.transmit_data_adr())
 116:mculib3/src/uart.h ****        .inc_memory()
 117:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 118:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 119:mculib3/src/uart.h ****        .enable_transfer_complete_interrupt();
 120:mculib3/src/uart.h ****    get_interrupt<TX_stream>().enable();
 121:mculib3/src/uart.h **** 
 122:mculib3/src/uart.h ****    uart.RXstream.set(Direction::to_memory)
 123:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 124:mculib3/src/uart.h ****        .set_periph_adr(uart.usart.receive_data_adr())
 125:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size)
 126:mculib3/src/uart.h ****        .inc_memory()
 127:mculib3/src/uart.h ****        .size_memory(DataSize::byte8)
 128:mculib3/src/uart.h ****        .size_periph(DataSize::byte8)
 129:mculib3/src/uart.h ****        .circular_mode();
 130:mculib3/src/uart.h **** 
 131:mculib3/src/uart.h ****    return uart;
 132:mculib3/src/uart.h **** }
 133:mculib3/src/uart.h **** 
 134:mculib3/src/uart.h **** template <size_t buffer_size>
 135:mculib3/src/uart.h **** void UART_sized<buffer_size>::init(const UART_sized<buffer_size>::Settings &set)
 136:mculib3/src/uart.h **** {
 137:mculib3/src/uart.h ****    usart.set(set.baudrate, uart_periph)
 138:mculib3/src/uart.h ****        .set(set.parity)
 139:mculib3/src/uart.h ****        .set(set.data_bits)
 140:mculib3/src/uart.h ****        .set(set.stop_bits)
 141:mculib3/src/uart.h ****        .parity_enable(set.parity_enable)
 142:mculib3/src/uart.h ****        .enable();
 143:mculib3/src/uart.h **** }
 144:mculib3/src/uart.h **** 
 145:mculib3/src/uart.h **** template <size_t buffer_size>
 146:mculib3/src/uart.h **** void UART_sized<buffer_size>::transmit()
 147:mculib3/src/uart.h **** {
 148:mculib3/src/uart.h ****    rts = true;
 149:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 150:mculib3/src/uart.h ****    RXstream.disable();
 151:mculib3/src/uart.h ****    TXstream.disable();
 152:mculib3/src/uart.h ****    // +2     2  (  
 153:mculib3/src/uart.h ****    TXstream.set_qty_transactions(buffer.size() + 2);
 154:mculib3/src/uart.h ****    TXstream.enable();
 155:mculib3/src/uart.h **** }
 156:mculib3/src/uart.h **** 
 157:mculib3/src/uart.h **** template <size_t buffer_size>
 158:mculib3/src/uart.h **** void UART_sized<buffer_size>::receive()
 159:mculib3/src/uart.h **** {
 160:mculib3/src/uart.h ****    buffer.clear();
ARM GAS  /tmp/ccsHKAo0.s 			page 37


 161:mculib3/src/uart.h ****    rts = false;
 162:mculib3/src/uart.h ****    TXstream.disable();
 163:mculib3/src/uart.h ****    RXstream.disable()
 164:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size);
 165:mculib3/src/uart.h ****    RXstream.enable();
 166:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt();
 167:mculib3/src/uart.h **** }
 168:mculib3/src/uart.h **** 
 169:mculib3/src/uart.h **** template <size_t buffer_size>
 170:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_rx_IDLE()
 171:mculib3/src/uart.h **** {
 172:mculib3/src/uart.h ****    auto res = usart.is_IDLE_interrupt();
 748              		.loc 8 172 0
 749 0004 0369     		ldr	r3, [r0, #16]
 750 0006 FC33     		adds	r3, r3, #252
 751 0008 DA69     		ldr	r2, [r3, #28]
 752              	.LVL46:
 753              	.LBB1194:
 754              	.LBB1195:
 755              		.file 9 "mculib3/src/periph/usart_f0.h"
   1:mculib3/src/periph/usart_f0.h **** #pragma once
   2:mculib3/src/periph/usart_f0.h **** 
   3:mculib3/src/periph/usart_f0.h **** #include <type_traits>
   4:mculib3/src/periph/usart_f0.h **** #include "bits_usart_f0.h"
   5:mculib3/src/periph/usart_f0.h **** #include "periph_rcc.h"
   6:mculib3/src/periph/usart_f0.h **** #include "pin.h"
   7:mculib3/src/periph/usart_f0.h **** #include "meta.h"
   8:mculib3/src/periph/usart_f0.h **** 
   9:mculib3/src/periph/usart_f0.h **** namespace mcu {
  10:mculib3/src/periph/usart_f0.h **** 
  11:mculib3/src/periph/usart_f0.h **** class USART {
  12:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR1 CR1;  // Control register 1,                offset: 0x00 
  13:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR2 CR2;  // Control register 2,                offset: 0x04 
  14:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::CR3 CR3;  // Control register 3,                offset: 0x08
  15:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        BRR;  // Baud rate register,                offset: 0x0C
  16:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        GTPR; // Guard time and prescaler register, offset: 0x10
  17:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RTOR; // Receiver Time Out register,        offset: 0x14  
  18:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RQR;  // Request register,                  offset: 0x18
  19:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ISR;  // Interrupt and status register,     offset: 0x1C
  20:mculib3/src/periph/usart_f0.h ****    volatile USART_bits::SR  ICR;  // Interrupt flag Clear register,     offset: 0x20
  21:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        RDR;  // Receive Data register,             offset: 0x24
  22:mculib3/src/periph/usart_f0.h ****    volatile uint32_t        TDR;  // Transmit Data register,            offset: 0x28
  23:mculib3/src/periph/usart_f0.h **** 
  24:mculib3/src/periph/usart_f0.h **** public:
  25:mculib3/src/periph/usart_f0.h ****    using CMSIS_type     = USART_TypeDef;
  26:mculib3/src/periph/usart_f0.h ****    using Parity         = USART_bits::CR1::Parity;
  27:mculib3/src/periph/usart_f0.h ****    using DataBits       = USART_bits::CR1::DataBits;
  28:mculib3/src/periph/usart_f0.h ****    using StopBits       = USART_bits::CR2::StopBits;
  29:mculib3/src/periph/usart_f0.h **** 
  30:mculib3/src/periph/usart_f0.h ****    enum Baudrate {
  31:mculib3/src/periph/usart_f0.h ****       BR9600   = 0b000, // modbus time 4 ms
  32:mculib3/src/periph/usart_f0.h ****       BR14400  = 0b001, // modbus time 3 ms
  33:mculib3/src/periph/usart_f0.h ****       BR19200  = 0b010, // modbus time 2 ms
  34:mculib3/src/periph/usart_f0.h ****       BR28800  = 0b011, // modbus time 2 ms
  35:mculib3/src/periph/usart_f0.h ****       BR38400  = 0b100, // modbus time 2 ms
  36:mculib3/src/periph/usart_f0.h ****       BR57600  = 0b101, // modbus time 2 ms
  37:mculib3/src/periph/usart_f0.h ****       BR76800  = 0b110, // modbus time 2 ms
ARM GAS  /tmp/ccsHKAo0.s 			page 38


  38:mculib3/src/periph/usart_f0.h ****       BR115200 = 0b111  // modbus time 2 ms
  39:mculib3/src/periph/usart_f0.h ****    };
  40:mculib3/src/periph/usart_f0.h **** 
  41:mculib3/src/periph/usart_f0.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  42:mculib3/src/periph/usart_f0.h **** 
  43:mculib3/src/periph/usart_f0.h ****    USART& set (Parity         v)         {CR1.PS    = v; return *this;}
  44:mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
  45:mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
  46:mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
  47:mculib3/src/periph/usart_f0.h **** 
  48:mculib3/src/periph/usart_f0.h ****    USART& enable        (){CR1.UE   = true;  return *this;}
  49:mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
  50:mculib3/src/periph/usart_f0.h ****    USART& rx_enable     (){CR1.RE   = true;  return *this;}
  51:mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_enable     (){CR1.TE   = true;  return *this;}
  53:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
  54:mculib3/src/periph/usart_f0.h ****    USART& rts_enable    (){CR3.RTSE = true;  return *this;}
  55:mculib3/src/periph/usart_f0.h ****    USART& rts_disable   (){CR3.RTSE = false; return *this;}
  56:mculib3/src/periph/usart_f0.h ****    USART& DMA_tx_enable (){CR3.DMAT = true;  return *this;}
  57:mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
  58:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
  59:mculib3/src/periph/usart_f0.h ****    USART& parity_disable(){CR1.PCE  = false; return *this;}
  60:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
  61:mculib3/src/periph/usart_f0.h **** 
  62:mculib3/src/periph/usart_f0.h ****    USART& enable_IDLE_interrupt (bool v = true) {CR1.IDLEIE = v;  return *this;}
  63:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 756              		.loc 9 63 0
 757 000a D269     		ldr	r2, [r2, #28]
 758              	.LBE1195:
 759              	.LBE1194:
 173:mculib3/src/uart.h ****    if (res)
 760              		.loc 8 173 0
 761 000c D206     		lsls	r2, r2, #27
 762 000e 0ED5     		bpl	.L57
 763              	.LBB1196:
 764              	.LBB1197:
 765              		.file 10 "mculib3/src/net_buffer.h"
   1:mculib3/src/net_buffer.h **** #pragma once
   2:mculib3/src/net_buffer.h **** 
   3:mculib3/src/net_buffer.h **** #include <array>
   4:mculib3/src/net_buffer.h **** #include <type_traits>
   5:mculib3/src/net_buffer.h **** 
   6:mculib3/src/net_buffer.h **** struct Raw_data {
   7:mculib3/src/net_buffer.h ****     using value_type = uint8_t;
   8:mculib3/src/net_buffer.h ****     const uint8_t* pointer  {nullptr};
   9:mculib3/src/net_buffer.h ****     const unsigned int size_ {0};
  10:mculib3/src/net_buffer.h ****     constexpr Raw_data (const uint8_t* pointer, unsigned int size) : pointer{pointer}, size_{size} 
  11:mculib3/src/net_buffer.h ****     constexpr Raw_data() = default;
  12:mculib3/src/net_buffer.h ****     constexpr const size_t   size()  const { return size_; }
  13:mculib3/src/net_buffer.h ****     constexpr const uint8_t* begin() const { return pointer; }
  14:mculib3/src/net_buffer.h ****     constexpr const uint8_t* end()   const { return pointer + size_; }
  15:mculib3/src/net_buffer.h **** };
  16:mculib3/src/net_buffer.h **** 
  17:mculib3/src/net_buffer.h **** 
  18:mculib3/src/net_buffer.h **** template<size_t size_>
  19:mculib3/src/net_buffer.h **** class Net_buffer : public std::array<uint8_t,size_> {
  20:mculib3/src/net_buffer.h **** public:
ARM GAS  /tmp/ccsHKAo0.s 			page 39


  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
  25:mculib3/src/net_buffer.h ****     void set_size (size_t v) { begin_i = 0; end_i = std::min(v,size_); }
 766              		.loc 10 25 0
 767 0010 0021     		movs	r1, #0
 768              	.LBE1197:
 769              	.LBE1196:
 174:mculib3/src/uart.h ****       buffer.set_size(buffer_size - RXstream.qty_transactions_left());
 770              		.loc 8 174 0
 771 0012 FF24     		movs	r4, #255
 772 0014 5A6A     		ldr	r2, [r3, #36]
 773              	.LVL47:
 774              	.LBB1200:
 775              	.LBB1201:
 776              		.file 11 "mculib3/src/periph/dma_stream_f0_f1.h"
   1:mculib3/src/periph/dma_stream_f0_f1.h **** #pragma once
   2:mculib3/src/periph/dma_stream_f0_f1.h **** 
   3:mculib3/src/periph/dma_stream_f0_f1.h **** #include "bits_dma_stream_f0_f1.h"
   4:mculib3/src/periph/dma_stream_f0_f1.h **** #include "periph_dma.h"
   5:mculib3/src/periph/dma_stream_f0_f1.h **** 
   6:mculib3/src/periph/dma_stream_f0_f1.h **** namespace mcu {
   7:mculib3/src/periph/dma_stream_f0_f1.h **** 
   8:mculib3/src/periph/dma_stream_f0_f1.h **** class DMA_stream {
   9:mculib3/src/periph/dma_stream_f0_f1.h **** protected:
  10:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile DMA_bits::CCR CCR;   // DMA channel x configuration register      offset: 0x08 + 0d20 
  11:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CNDTR; // DMA channel x number of data register     offset: 0x0C + 0d20 
  12:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CPAR;  // DMA channel x peripheral address register offset: 0x10 + 0d20 
  13:mculib3/src/periph/dma_stream_f0_f1.h ****    volatile uint32_t      CMAR;  // DMA channel x memory address register     offset: 0x14 + 0d20 
  14:mculib3/src/periph/dma_stream_f0_f1.h **** 
  15:mculib3/src/periph/dma_stream_f0_f1.h **** public:
  16:mculib3/src/periph/dma_stream_f0_f1.h ****    using CMSIS_type = DMA_Channel_TypeDef;
  17:mculib3/src/periph/dma_stream_f0_f1.h ****    using DataSize   = DMA_bits::CCR::DataSize;
  18:mculib3/src/periph/dma_stream_f0_f1.h ****    using Priority   = DMA_bits::CCR::Priority;
  19:mculib3/src/periph/dma_stream_f0_f1.h ****    using Direction  = DMA_bits::CCR::Direction;
  20:mculib3/src/periph/dma_stream_f0_f1.h ****    using Channel    = DMA::Channel;
  21:mculib3/src/periph/dma_stream_f0_f1.h **** 
  22:mculib3/src/periph/dma_stream_f0_f1.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  23:mculib3/src/periph/dma_stream_f0_f1.h **** 
  24:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable       (){CCR.EN = true; while(not CCR.EN){} return *this;}
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
  26:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
  27:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_memory   (){CCR.MINC = true; return *this;}
  28:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
  29:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& circular_mode(){CCR.CIRC = true; return *this;}
  30:mculib3/src/periph/dma_stream_f0_f1.h **** 
  31:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_memory_adr      (uint32_t v){CMAR  = v; return *this;}
  32:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
  33:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
  34:mculib3/src/periph/dma_stream_f0_f1.h **** 
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set      (Direction v)  {CCR.DIR   = v; return *this;}
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
  37:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
  38:mculib3/src/periph/dma_stream_f0_f1.h **** 
  39:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& enable_transfer_complete_interrupt(){CCR.TCIE = true; return *this;}
  40:mculib3/src/periph/dma_stream_f0_f1.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 40


  41:mculib3/src/periph/dma_stream_f0_f1.h ****    uint16_t qty_transactions_left(){return CNDTR;}
 777              		.loc 11 41 0
 778 0016 5268     		ldr	r2, [r2, #4]
 779              	.LVL48:
 780              	.LBE1201:
 781              	.LBE1200:
 782              	.LBB1202:
 783              	.LBB1198:
 784              		.loc 10 25 0
 785 0018 5960     		str	r1, [r3, #4]
 786              	.LVL49:
 787 001a 92B2     		uxth	r2, r2
 788              	.LVL50:
 789              	.LBE1198:
 790              	.LBE1202:
 791              		.loc 8 174 0
 792 001c A11A     		subs	r1, r4, r2
 793              	.LVL51:
 794              	.LBB1203:
 795              	.LBB1199:
 796              		.loc 10 25 0
 797 001e A142     		cmp	r1, r4
 798 0020 00D9     		bls	.L60
 799 0022 2100     		movs	r1, r4
 800              	.LVL52:
 801              	.L60:
 802 0024 9960     		str	r1, [r3, #8]
 803              	.LBE1199:
 804              	.LBE1203:
 175:mculib3/src/uart.h ****    return res and buffer.size();
 805              		.loc 8 175 0
 806 0026 FF2A     		cmp	r2, #255
 807 0028 01D0     		beq	.L57
 808              	.LVL53:
 809              	.LBE1193:
 810              	.LBE1192:
  53:mculib3/src/modbus_slave.h ****     }
 811              		.loc 3 53 0
 812 002a FFF7FEFF 		bl	_ZN14TickSubscriber14tick_subscribeEv
 813              	.LVL54:
 814              	.L57:
 815              	.LBE1191:
 816              	.LBE1190:
 817              		.loc 3 74 0
 818              		@ sp needed
 819 002e 10BD     		pop	{r4, pc}
 820              		.cfi_endproc
 821              	.LFE4420:
 823              		.section	.text._ZN3Pin6is_setEv,"axG",%progbits,_ZN3Pin6is_setEv,comdat
 824              		.align	1
 825              		.weak	_ZN3Pin6is_setEv
 826              		.syntax unified
 827              		.code	16
 828              		.thumb_func
 829              		.fpu softvfp
 831              	_ZN3Pin6is_setEv:
 832              	.LFB3552:
ARM GAS  /tmp/ccsHKAo0.s 			page 41


 833              		.file 12 "mculib3/src/pin.h"
   1:mculib3/src/pin.h **** #pragma once
   2:mculib3/src/pin.h **** 
   3:mculib3/src/pin.h **** #include "periph_gpio.h"
   4:mculib3/src/pin.h **** #include "pins.h"
   5:mculib3/src/pin.h **** #include "meta.h"
   6:mculib3/src/pin.h **** 
   7:mculib3/src/pin.h **** #if defined(USE_MOCK_GPIO)
   8:mculib3/src/pin.h **** using GPIO = mock::GPIO;
   9:mculib3/src/pin.h **** #else
  10:mculib3/src/pin.h **** using GPIO = mcu::GPIO;
  11:mculib3/src/pin.h **** #endif
  12:mculib3/src/pin.h **** 
  13:mculib3/src/pin.h **** class Pin {
  14:mculib3/src/pin.h ****    GPIO& port;
  15:mculib3/src/pin.h ****    const int n;
  16:mculib3/src/pin.h **** public:
  17:mculib3/src/pin.h ****    Pin (GPIO& port, int n) : port{port}, n{n} {}
  18:mculib3/src/pin.h **** 
  19:mculib3/src/pin.h ****    template<class Pin_, mcu::PinMode mode = mcu::PinMode::Input> static auto& make()
  20:mculib3/src/pin.h ****    {
  21:mculib3/src/pin.h ****       static Pin pin { mcu::make_reference<Pin_::periph>(), Pin_::n };
  22:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
  23:mculib3/src/pin.h ****          .template clock_enable<Pin_::periph>();
  24:mculib3/src/pin.h ****       pin.port.template init<Pin_, mode>();
  25:mculib3/src/pin.h ****       return pin;
  26:mculib3/src/pin.h ****    }
  27:mculib3/src/pin.h **** 
  28:mculib3/src/pin.h ****    void set()       { port.set(n);             }
  29:mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
  30:mculib3/src/pin.h ****    bool is_set()    { return port.is_set(n);   }
 834              		.loc 12 30 0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838              		@ link register save eliminated.
 839              	.LVL55:
 840              		.loc 12 30 0
 841 0000 0368     		ldr	r3, [r0]
 842              	.LVL56:
 843              	.LBB1204:
 844              	.LBB1205:
 845              		.file 13 "mculib3/src/periph/gpio_f0_f4_f7.h"
   1:mculib3/src/periph/gpio_f0_f4_f7.h **** #pragma once
   2:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   3:mculib3/src/periph/gpio_f0_f4_f7.h **** #include "bits_gpio_f0_f4_f7.h"
   4:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   5:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   6:mculib3/src/periph/gpio_f0_f4_f7.h **** namespace mcu {
   7:mculib3/src/periph/gpio_f0_f4_f7.h **** 
   8:mculib3/src/periph/gpio_f0_f4_f7.h **** enum class PinMode {
   9:mculib3/src/periph/gpio_f0_f4_f7.h ****    Input, Output, Analog,
  10:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_0 , Alternate_1 , Alternate_2 , Alternate_3,
  11:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_4 , Alternate_5 , Alternate_6 , Alternate_7,
  12:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  13:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_8 , Alternate_9 , Alternate_10, Alternate_11,
  14:mculib3/src/periph/gpio_f0_f4_f7.h ****    Alternate_12, Alternate_13, Alternate_14, Alternate_15,
ARM GAS  /tmp/ccsHKAo0.s 			page 42


  15:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  16:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4)
  17:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART1_TX = Alternate_7, USART1_RX = Alternate_7,
  18:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART2_TX = Alternate_7, USART2_RX = Alternate_7,
  19:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART3_TX = Alternate_7, USART3_RX = Alternate_7,
  20:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART4_TX = Alternate_8, USART4_RX = Alternate_8,
  21:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART5_TX = Alternate_8, USART5_RX = Alternate_8,
  22:mculib3/src/periph/gpio_f0_f4_f7.h ****    USART6_TX = Alternate_8, USART6_RX = Alternate_8,
  23:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  24:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  25:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  26:mculib3/src/periph/gpio_f0_f4_f7.h **** class GPIO {
  27:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::MODER   MODER;   // mode register,                offset: 0x00
  28:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OTYPER  OTYPER;  // output type register,         offset: 0x04
  29:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::OSPEEDR OSPEEDR; // output speed register,        offset: 0x08
  30:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::PUPDR   PUPDR;   // pull-up/pull-down register,   offset: 0x0C
  31:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      IDR;     // input data register,          offset: 0x10
  32:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::DR      ODR;     // output data register,         offset: 0x14
  33:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BSRR;    // bit set/reset register,       offset: 0x18
  34:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           LCKR;    // configuration lock register,  offset: 0x1C
  35:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile GPIO_bits::AFR     AFR;     // alternate function registers, offset: 0x20-0x24
  36:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F0)
  37:mculib3/src/periph/gpio_f0_f4_f7.h ****    volatile uint32_t           BRR;     // bit reset register,           offset: 0x28
  38:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  39:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  40:mculib3/src/periph/gpio_f0_f4_f7.h **** public:
  41:mculib3/src/periph/gpio_f0_f4_f7.h ****    using CMSIS_type   = GPIO_TypeDef;
  42:mculib3/src/periph/gpio_f0_f4_f7.h ****    using Mode = GPIO_bits::MODER::Mode;
  43:mculib3/src/periph/gpio_f0_f4_f7.h ****    using AF   = GPIO_bits::  AFR::AF;
  44:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  45:mculib3/src/periph/gpio_f0_f4_f7.h ****    auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  46:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void set      (size_t n) { BSRR = (1 << n);               }
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
  49:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 846              		.loc 13 49 0
 847 0002 4268     		ldr	r2, [r0, #4]
 848 0004 0120     		movs	r0, #1
 849              	.LVL57:
 850 0006 9040     		lsls	r0, r0, r2
 851 0008 1B69     		ldr	r3, [r3, #16]
 852              	.LVL58:
 853              	.LBE1205:
 854              	.LBE1204:
 855              		.loc 12 30 0
 856              		@ sp needed
 857              	.LBB1207:
 858              	.LBB1206:
 859              		.loc 13 49 0
 860 000a 1840     		ands	r0, r3
 861 000c 431E     		subs	r3, r0, #1
 862 000e 9841     		sbcs	r0, r0, r3
 863              	.LBE1206:
 864              	.LBE1207:
 865              		.loc 12 30 0
 866 0010 C0B2     		uxtb	r0, r0
 867 0012 7047     		bx	lr
ARM GAS  /tmp/ccsHKAo0.s 			page 43


 868              		.cfi_endproc
 869              	.LFE3552:
 871              		.section	.text._ZN3PinaSEb,"axG",%progbits,_ZN3PinaSEb,comdat
 872              		.align	1
 873              		.weak	_ZN3PinaSEb
 874              		.syntax unified
 875              		.code	16
 876              		.thumb_func
 877              		.fpu softvfp
 879              	_ZN3PinaSEb:
 880              	.LFB3554:
  31:mculib3/src/pin.h ****    void toggle()    { port.toggle(n);          }
  32:mculib3/src/pin.h **** 
  33:mculib3/src/pin.h ****    bool operator=  (bool v) { v ? set() : clear(); return v; }
 881              		.loc 12 33 0
 882              		.cfi_startproc
 883              		@ args = 0, pretend = 0, frame = 0
 884              		@ frame_needed = 0, uses_anonymous_args = 0
 885              	.LVL59:
 886 0000 10B5     		push	{r4, lr}
 887              	.LCFI7:
 888              		.cfi_def_cfa_offset 8
 889              		.cfi_offset 4, -8
 890              		.cfi_offset 14, -4
 891 0002 4268     		ldr	r2, [r0, #4]
 892 0004 0468     		ldr	r4, [r0]
 893 0006 0123     		movs	r3, #1
 894              		.loc 12 33 0
 895 0008 0029     		cmp	r1, #0
 896 000a 03D0     		beq	.L67
 897              	.L69:
 898              	.LBB1216:
 899              	.LBB1217:
 900              	.LBB1218:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 901              		.loc 13 48 0
 902 000c 9340     		lsls	r3, r3, r2
 903              	.LBE1218:
 904              	.LBE1217:
 905              	.LBE1216:
 906              		.loc 12 33 0
 907 000e 0800     		movs	r0, r1
 908              	.LVL60:
 909              	.LBB1223:
 910              	.LBB1221:
 911              	.LBB1219:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 912              		.loc 13 48 0
 913 0010 A361     		str	r3, [r4, #24]
 914              	.LBE1219:
 915              	.LBE1221:
 916              	.LBE1223:
 917              		.loc 12 33 0
 918              		@ sp needed
 919 0012 10BD     		pop	{r4, pc}
 920              	.LVL61:
 921              	.L67:
ARM GAS  /tmp/ccsHKAo0.s 			page 44


 922              	.LBB1224:
 923              	.LBB1222:
 924              	.LBB1220:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 925              		.loc 13 48 0
 926 0014 1032     		adds	r2, r2, #16
 927 0016 F9E7     		b	.L69
 928              	.LBE1220:
 929              	.LBE1222:
 930              	.LBE1224:
 931              		.cfi_endproc
 932              	.LFE3554:
 934              		.global	__aeabi_uidiv
 935              		.global	__aeabi_idiv
 936              		.section	.text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE,"ax",%progbits
 937              		.align	1
 938              		.global	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 939              		.syntax unified
 940              		.code	16
 941              		.thumb_func
 942              		.fpu softvfp
 944              	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:
 945              	.LFB3585:
  64:mculib3/src/periph/usart_f0.h ****    USART& enable_tx_complete_interrupt   (){CR1.TCIE   = true;  return *this;}
  65:mculib3/src/periph/usart_f0.h ****    USART& disable_tx_complete_interrupt  (){CR1.TCIE   = false; return *this;}
  66:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete                 (){return ISR.TC;}
  67:mculib3/src/periph/usart_f0.h ****    bool   is_tx_complete_interrupt_enable(){return CR1.TCIE;}
  68:mculib3/src/periph/usart_f0.h **** 
  69:mculib3/src/periph/usart_f0.h ****    
  70:mculib3/src/periph/usart_f0.h ****    USART& clear_interrupt_flags()
  71:mculib3/src/periph/usart_f0.h ****    {
  72:mculib3/src/periph/usart_f0.h ****       *reinterpret_cast<volatile uint32_t*>(&ICR) = 0xFFFFFFFF;
  73:mculib3/src/periph/usart_f0.h ****       return *this;
  74:mculib3/src/periph/usart_f0.h ****    }
  75:mculib3/src/periph/usart_f0.h **** 
  76:mculib3/src/periph/usart_f0.h ****    size_t receive_data_adr () {return reinterpret_cast<size_t>(&RDR);}
  77:mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
  78:mculib3/src/periph/usart_f0.h **** 
  79:mculib3/src/periph/usart_f0.h ****    
  80:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr Periph default_stream();
  81:mculib3/src/periph/usart_f0.h ****    template<class Pin> static constexpr PinMode pin_mode();
  82:mculib3/src/periph/usart_f0.h ****    template<Periph usart, class TXpin, class RXpin> static void pin_static_assert();
  83:mculib3/src/periph/usart_f0.h **** };
  84:mculib3/src/periph/usart_f0.h **** 
  85:mculib3/src/periph/usart_f0.h **** 
  86:mculib3/src/periph/usart_f0.h **** 
  87:mculib3/src/periph/usart_f0.h **** #if not defined(USE_MOCK_USART)
  88:mculib3/src/periph/usart_f0.h **** SFINAE(USART1,USART) make_reference() {return *reinterpret_cast<USART*>(USART1_BASE);}
  89:mculib3/src/periph/usart_f0.h **** #endif
  90:mculib3/src/periph/usart_f0.h **** 
  91:mculib3/src/periph/usart_f0.h **** 
  92:mculib3/src/periph/usart_f0.h **** 
  93:mculib3/src/periph/usart_f0.h **** 
  94:mculib3/src/periph/usart_f0.h **** 
  95:mculib3/src/periph/usart_f0.h **** 
  96:mculib3/src/periph/usart_f0.h **** 
  97:mculib3/src/periph/usart_f0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 45


  98:mculib3/src/periph/usart_f0.h **** 
  99:mculib3/src/periph/usart_f0.h **** 
 100:mculib3/src/periph/usart_f0.h **** 
 101:mculib3/src/periph/usart_f0.h **** 
 102:mculib3/src/periph/usart_f0.h **** 
 103:mculib3/src/periph/usart_f0.h **** 
 104:mculib3/src/periph/usart_f0.h **** 
 105:mculib3/src/periph/usart_f0.h **** 
 106:mculib3/src/periph/usart_f0.h **** 
 107:mculib3/src/periph/usart_f0.h **** USART& USART::set (Baudrate baudrate, Periph p)
 108:mculib3/src/periph/usart_f0.h **** {
 946              		.loc 9 108 0
 947              		.cfi_startproc
 948              		@ args = 0, pretend = 0, frame = 0
 949              		@ frame_needed = 0, uses_anonymous_args = 0
 950              	.LVL62:
 951              	.LBB1229:
 952              	.LBB1230:
 953              	.LBB1231:
 954              		.file 14 "mculib3/src/periph/rcc_f0.h"
   1:mculib3/src/periph/rcc_f0.h **** #pragma once
   2:mculib3/src/periph/rcc_f0.h **** 
   3:mculib3/src/periph/rcc_f0.h **** #include "bits_rcc_f0.h"
   4:mculib3/src/periph/rcc_f0.h **** 
   5:mculib3/src/periph/rcc_f0.h **** namespace mcu {
   6:mculib3/src/periph/rcc_f0.h **** 
   7:mculib3/src/periph/rcc_f0.h **** class RCC {
   8:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CR      CR;         // clock control register,                offset: 0x00
   9:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::CFGR    CFGR;       // clock configuration register,          offset: 0x04
  10:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CIR;        // clock interrupt register,              offset: 0x08
  11:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB2RSTR;   // APB2 peripheral reset register,        offset: 0x0C
  12:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          APB1RSTR;   // APB1 peripheral reset register,        offset: 0x10
  13:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::AHBENR  AHBENR;     // AHB peripheral clock register,         offset: 0x14
  14:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB2ENR APB2ENR;    // APB2 peripheral clock enable register, offset: 0x18
  15:mculib3/src/periph/rcc_f0.h **** 	volatile RCC_bits::APB1ENR APB1ENR;    // APB1 peripheral clock enable register, offset: 0x1C
  16:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          BDCR;       // Backup domain control register,        offset: 0x20
  17:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CSR;        // clock control & status register,       offset: 0x24
  18:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          AHBRSTR;    // AHB peripheral reset register,         offset: 0x28
  19:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR2;      // clock configuration register 2,        offset: 0x2C
  20:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CFGR3;      // clock configuration register 3,        offset: 0x30
  21:mculib3/src/periph/rcc_f0.h **** 	volatile uint32_t          CR2;        // clock control register 2,              offset: 0x34
  22:mculib3/src/periph/rcc_f0.h **** 
  23:mculib3/src/periph/rcc_f0.h **** 
  24:mculib3/src/periph/rcc_f0.h **** public:
  25:mculib3/src/periph/rcc_f0.h **** 	using CMSIS_type    = RCC_TypeDef;
  26:mculib3/src/periph/rcc_f0.h **** 	using AHBprescaler  = RCC_bits::CFGR::AHBprescaler;
  27:mculib3/src/periph/rcc_f0.h **** 	using APBprescaler  = RCC_bits::CFGR::APBprescaler;
  28:mculib3/src/periph/rcc_f0.h **** 	using SystemClock   = RCC_bits::CFGR::SystemClock;
  29:mculib3/src/periph/rcc_f0.h **** 	using PLLsource     = RCC_bits::CFGR::PLLsource;
  30:mculib3/src/periph/rcc_f0.h **** 	using PLLmultiplier = RCC_bits::CFGR::PLLmultiplier;
  31:mculib3/src/periph/rcc_f0.h **** 
  32:mculib3/src/periph/rcc_f0.h **** 	auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  33:mculib3/src/periph/rcc_f0.h **** 
  34:mculib3/src/periph/rcc_f0.h **** 	RCC& set (AHBprescaler  v) { CFGR.HPRE   = v; return *this; }
  35:mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
  36:mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
  37:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
ARM GAS  /tmp/ccsHKAo0.s 			page 46


  38:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
  39:mculib3/src/periph/rcc_f0.h **** 
  40:mculib3/src/periph/rcc_f0.h **** 	RCC& on_HSE        () { CR.HSEON = true;         return *this; }
  41:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
  42:mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
  43:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
  44:mculib3/src/periph/rcc_f0.h **** 
  45:mculib3/src/periph/rcc_f0.h **** 	size_t get_APB_clock()
  46:mculib3/src/periph/rcc_f0.h **** 	{
  47:mculib3/src/periph/rcc_f0.h **** 		auto v = CFGR.PPRE;
 955              		.loc 14 47 0
 956 0000 1C4B     		ldr	r3, .L91
 957              	.LBE1231:
 958              	.LBE1230:
 959              	.LBE1229:
 960              		.loc 9 108 0
 961 0002 10B5     		push	{r4, lr}
 962              	.LCFI8:
 963              		.cfi_def_cfa_offset 8
 964              		.cfi_offset 4, -8
 965              		.cfi_offset 14, -4
 966              	.LBB1238:
 967              	.LBB1235:
 968              	.LBB1232:
 969              		.loc 14 47 0
 970 0004 5B68     		ldr	r3, [r3, #4]
 971              	.LBE1232:
 972              	.LBE1235:
 973              	.LBE1238:
 974              		.loc 9 108 0
 975 0006 0400     		movs	r4, r0
 976              	.LBB1239:
 977              	.LBB1236:
 978              	.LBB1233:
 979              		.loc 14 47 0
 980 0008 5B05     		lsls	r3, r3, #21
 981 000a 5B0F     		lsrs	r3, r3, #29
 982              	.LVL63:
  48:mculib3/src/periph/rcc_f0.h **** 		return v == APBprescaler::APBnotdiv ? F_CPU     :
 983              		.loc 14 48 0
 984 000c 13D0     		beq	.L82
 985 000e 042B     		cmp	r3, #4
 986 0010 13D0     		beq	.L83
 987 0012 052B     		cmp	r3, #5
 988 0014 13D0     		beq	.L84
 989 0016 063B     		subs	r3, r3, #6
 990 0018 5A42     		rsbs	r2, r3, #0
 991 001a 5341     		adcs	r3, r3, r2
 992              	.LVL64:
 993 001c 164A     		ldr	r2, .L91+4
 994 001e 5B42     		rsbs	r3, r3, #0
 995 0020 1340     		ands	r3, r2
 996 0022 9B18     		adds	r3, r3, r2
 997              	.L71:
 998              	.LVL65:
 999              	.LBE1233:
 1000              	.LBE1236:
ARM GAS  /tmp/ccsHKAo0.s 			page 47


 1001              	.LBE1239:
 109:mculib3/src/periph/usart_f0.h ****    auto clock = REF(RCC).clock(p);
 110:mculib3/src/periph/usart_f0.h ****    switch (baudrate) {
 1002              		.loc 9 110 0
 1003 0024 0729     		cmp	r1, #7
 1004 0026 12D8     		bhi	.L72
 1005 0028 0800     		movs	r0, r1
 1006              	.LVL66:
 1007 002a FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 1008              	.L74:
 1009 002e 0A       		.byte	(.L73-.L74)/2
 1010 002f 12       		.byte	(.L75-.L74)/2
 1011 0030 14       		.byte	(.L76-.L74)/2
 1012 0031 17       		.byte	(.L77-.L74)/2
 1013 0032 19       		.byte	(.L78-.L74)/2
 1014 0033 1C       		.byte	(.L79-.L74)/2
 1015 0034 1E       		.byte	(.L80-.L74)/2
 1016 0035 21       		.byte	(.L81-.L74)/2
 1017              	.LVL67:
 1018              		.p2align 1
 1019              	.L82:
 1020              	.LBB1240:
 1021              	.LBB1237:
 1022              	.LBB1234:
 1023              		.loc 14 48 0
 1024 0036 114B     		ldr	r3, .L91+8
 1025 0038 F4E7     		b	.L71
 1026              	.L83:
 1027 003a 114B     		ldr	r3, .L91+12
 1028 003c F2E7     		b	.L71
 1029              	.L84:
 1030 003e 114B     		ldr	r3, .L91+16
 1031 0040 F0E7     		b	.L71
 1032              	.LVL68:
 1033              	.L73:
 1034              	.LBE1234:
 1035              	.LBE1237:
 1036              	.LBE1240:
 111:mculib3/src/periph/usart_f0.h ****       case BR9600:   BRR = clock/9600  ; break; 
 1037              		.loc 9 111 0
 1038 0042 9621     		movs	r1, #150
 1039              	.LVL69:
 1040              	.L88:
 112:mculib3/src/periph/usart_f0.h ****       case BR14400:  BRR = clock/14400 ; break;
 1041              		.loc 9 112 0
 1042 0044 8901     		lsls	r1, r1, #6
 1043              	.L86:
 113:mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 114:mculib3/src/periph/usart_f0.h ****       case BR28800:  BRR = clock/28800 ; break;
 115:mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 116:mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 117:mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 118:mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 1044              		.loc 9 118 0
 1045 0046 1800     		movs	r0, r3
 1046 0048 FFF7FEFF 		bl	__aeabi_uidiv
 1047              	.LVL70:
ARM GAS  /tmp/ccsHKAo0.s 			page 48


 1048 004c E060     		str	r0, [r4, #12]
 1049              	.L72:
 119:mculib3/src/periph/usart_f0.h ****    }
 120:mculib3/src/periph/usart_f0.h ****    return *this;
 121:mculib3/src/periph/usart_f0.h **** }
 1050              		.loc 9 121 0
 1051 004e 2000     		movs	r0, r4
 1052              		@ sp needed
 1053              	.LVL71:
 1054 0050 10BD     		pop	{r4, pc}
 1055              	.LVL72:
 1056              	.L75:
 112:mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 1057              		.loc 9 112 0
 1058 0052 E121     		movs	r1, #225
 1059              	.LVL73:
 1060 0054 F6E7     		b	.L88
 1061              	.LVL74:
 1062              	.L76:
 113:mculib3/src/periph/usart_f0.h ****       case BR19200:  BRR = clock/19200 ; break;
 1063              		.loc 9 113 0
 1064 0056 9621     		movs	r1, #150
 1065              	.LVL75:
 1066              	.L90:
 114:mculib3/src/periph/usart_f0.h ****       case BR38400:  BRR = clock/38400 ; break;
 1067              		.loc 9 114 0
 1068 0058 C901     		lsls	r1, r1, #7
 1069 005a F4E7     		b	.L86
 1070              	.LVL76:
 1071              	.L77:
 1072 005c E121     		movs	r1, #225
 1073              	.LVL77:
 1074 005e FBE7     		b	.L90
 1075              	.LVL78:
 1076              	.L78:
 115:mculib3/src/periph/usart_f0.h ****       case BR57600:  BRR = clock/57600 ; break;
 1077              		.loc 9 115 0
 1078 0060 9621     		movs	r1, #150
 1079              	.LVL79:
 1080              	.L89:
 116:mculib3/src/periph/usart_f0.h ****       case BR76800:  BRR = clock/76800 ; break;
 1081              		.loc 9 116 0
 1082 0062 0902     		lsls	r1, r1, #8
 1083 0064 EFE7     		b	.L86
 1084              	.LVL80:
 1085              	.L79:
 1086 0066 E121     		movs	r1, #225
 1087              	.LVL81:
 1088 0068 FBE7     		b	.L89
 1089              	.LVL82:
 1090              	.L80:
 117:mculib3/src/periph/usart_f0.h ****       case BR115200: BRR = clock/115200; break;
 1091              		.loc 9 117 0
 1092 006a 9621     		movs	r1, #150
 1093              	.LVL83:
 1094              	.L87:
 118:mculib3/src/periph/usart_f0.h ****    }
ARM GAS  /tmp/ccsHKAo0.s 			page 49


 1095              		.loc 9 118 0
 1096 006c 4902     		lsls	r1, r1, #9
 1097 006e EAE7     		b	.L86
 1098              	.LVL84:
 1099              	.L81:
 1100 0070 E121     		movs	r1, #225
 1101              	.LVL85:
 1102 0072 FBE7     		b	.L87
 1103              	.L92:
 1104              		.align	2
 1105              	.L91:
 1106 0074 00100240 		.word	1073876992
 1107 0078 C0C62D00 		.word	3000000
 1108 007c 006CDC02 		.word	48000000
 1109 0080 00366E01 		.word	24000000
 1110 0084 001BB700 		.word	12000000
 1111              		.cfi_endproc
 1112              	.LFE3585:
 1114              		.section	.text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE,"ax",%progbits
 1115              		.align	1
 1116              		.global	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
 1117              		.syntax unified
 1118              		.code	16
 1119              		.thumb_func
 1120              		.fpu softvfp
 1122              	_ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:
 1123              	.LFB3596:
 1124              		.file 15 "mculib3/src/periph/dma_f0.h"
   1:mculib3/src/periph/dma_f0.h **** #pragma once
   2:mculib3/src/periph/dma_f0.h **** 
   3:mculib3/src/periph/dma_f0.h **** #include "bits_dma_f0.h"
   4:mculib3/src/periph/dma_f0.h **** #include  <cstring>
   5:mculib3/src/periph/dma_f0.h **** 
   6:mculib3/src/periph/dma_f0.h **** namespace mcu {
   7:mculib3/src/periph/dma_f0.h **** 
   8:mculib3/src/periph/dma_f0.h **** class DMA
   9:mculib3/src/periph/dma_f0.h **** {
  10:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::ISR  ISR;  // DMA interrupt status register     offset: 0x00
  11:mculib3/src/periph/dma_f0.h ****     volatile DMA_bits::IFCR IFCR; // DMA interrupt flag clear register offset: 0x04
  12:mculib3/src/periph/dma_f0.h **** 
  13:mculib3/src/periph/dma_f0.h **** public:
  14:mculib3/src/periph/dma_f0.h ****     using CMSIS_type = DMA_TypeDef;
  15:mculib3/src/periph/dma_f0.h ****     enum class Channel { _1 = 1, _2, _3, _4, _5, error };
  16:mculib3/src/periph/dma_f0.h **** 
  17:mculib3/src/periph/dma_f0.h ****     auto& like_CMSIS() { return *reinterpret_cast<CMSIS_type*>(this); }
  18:mculib3/src/periph/dma_f0.h **** 
  19:mculib3/src/periph/dma_f0.h ****     void clear_interrupt_flags         (Channel);
  20:mculib3/src/periph/dma_f0.h ****     bool is_transfer_complete_interrupt(Channel);
  21:mculib3/src/periph/dma_f0.h **** };
  22:mculib3/src/periph/dma_f0.h **** 
  23:mculib3/src/periph/dma_f0.h **** #if not defined(USE_MOCK_DMA)
  24:mculib3/src/periph/dma_f0.h **** // template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *rein
  25:mculib3/src/periph/dma_f0.h **** template <Periph dma> std::enable_if_t<dma == Periph::DMA1, DMA&> make_reference() {return *new((vo
  26:mculib3/src/periph/dma_f0.h **** #endif
  27:mculib3/src/periph/dma_f0.h **** 
  28:mculib3/src/periph/dma_f0.h **** 
  29:mculib3/src/periph/dma_f0.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 50


  30:mculib3/src/periph/dma_f0.h **** 
  31:mculib3/src/periph/dma_f0.h **** 
  32:mculib3/src/periph/dma_f0.h **** 
  33:mculib3/src/periph/dma_f0.h **** 
  34:mculib3/src/periph/dma_f0.h **** 
  35:mculib3/src/periph/dma_f0.h **** void DMA::clear_interrupt_flags(Channel v)
  36:mculib3/src/periph/dma_f0.h **** {
 1125              		.loc 15 36 0
 1126              		.cfi_startproc
 1127              		@ args = 0, pretend = 0, frame = 0
 1128              		@ frame_needed = 0, uses_anonymous_args = 0
 1129              		@ link register save eliminated.
 1130              	.LVL86:
  37:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  38:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) IFCR.CGIF1 = true;
  39:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) IFCR.CGIF2 = true;
  40:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) IFCR.CGIF3 = true;
  41:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) IFCR.CGIF4 = true;
  42:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) IFCR.CGIF5 = true;
  43:mculib3/src/periph/dma_f0.h ****     registr(IFCR) = (1 << ((static_cast<uint8_t>(v) - 1)*4));
 1131              		.loc 15 43 0
 1132 0000 0123     		movs	r3, #1
 1133 0002 C9B2     		uxtb	r1, r1
 1134              	.LVL87:
 1135 0004 0139     		subs	r1, r1, #1
 1136 0006 8900     		lsls	r1, r1, #2
 1137 0008 8B40     		lsls	r3, r3, r1
  44:mculib3/src/periph/dma_f0.h **** }
 1138              		.loc 15 44 0
 1139              		@ sp needed
  43:mculib3/src/periph/dma_f0.h **** }
 1140              		.loc 15 43 0
 1141 000a 4360     		str	r3, [r0, #4]
 1142              		.loc 15 44 0
 1143 000c 7047     		bx	lr
 1144              		.cfi_endproc
 1145              	.LFE3596:
 1147              		.section	.text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE,"ax",%progbits
 1148              		.align	1
 1149              		.global	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 1150              		.syntax unified
 1151              		.code	16
 1152              		.thumb_func
 1153              		.fpu softvfp
 1155              	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:
 1156              	.LFB3598:
  45:mculib3/src/periph/dma_f0.h **** 
  46:mculib3/src/periph/dma_f0.h **** bool DMA::is_transfer_complete_interrupt(Channel v)
  47:mculib3/src/periph/dma_f0.h **** {
 1157              		.loc 15 47 0
 1158              		.cfi_startproc
 1159              		@ args = 0, pretend = 0, frame = 0
 1160              		@ frame_needed = 0, uses_anonymous_args = 0
 1161              		@ link register save eliminated.
 1162              	.LVL88:
  48:mculib3/src/periph/dma_f0.h ****     // -fno-strict-volatile-bitfields dosent work
  49:mculib3/src/periph/dma_f0.h ****     // if      (v == Channel::_1) return ISR.TCIF1;
ARM GAS  /tmp/ccsHKAo0.s 			page 51


  50:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_2) return ISR.TCIF2;
  51:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_3) return ISR.TCIF3;
  52:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_4) return ISR.TCIF4;
  53:mculib3/src/periph/dma_f0.h ****     // else if (v == Channel::_5) return ISR.TCIF5;
  54:mculib3/src/periph/dma_f0.h ****     // else return false;
  55:mculib3/src/periph/dma_f0.h ****     return registr(ISR) & (1 << (1 + (static_cast<uint8_t>(v) - 1)*4));
 1163              		.loc 15 55 0
 1164 0000 0123     		movs	r3, #1
 1165 0002 C9B2     		uxtb	r1, r1
 1166              	.LVL89:
 1167 0004 8900     		lsls	r1, r1, #2
 1168 0006 0339     		subs	r1, r1, #3
 1169 0008 8B40     		lsls	r3, r3, r1
 1170 000a 0068     		ldr	r0, [r0]
 1171              	.LVL90:
  56:mculib3/src/periph/dma_f0.h **** }
 1172              		.loc 15 56 0
 1173              		@ sp needed
  55:mculib3/src/periph/dma_f0.h **** }
 1174              		.loc 15 55 0
 1175 000c 1840     		ands	r0, r3
 1176 000e 431E     		subs	r3, r0, #1
 1177 0010 9841     		sbcs	r0, r0, r3
 1178 0012 C0B2     		uxtb	r0, r0
 1179              		.loc 15 56 0
 1180 0014 7047     		bx	lr
 1181              		.cfi_endproc
 1182              	.LFE3598:
 1184              		.section	.text.DMA1_Channel1_IRQHandler,"ax",%progbits
 1185              		.align	1
 1186              		.global	DMA1_Channel1_IRQHandler
 1187              		.syntax unified
 1188              		.code	16
 1189              		.thumb_func
 1190              		.fpu softvfp
 1192              	DMA1_Channel1_IRQHandler:
 1193              	.LFB3653:
 1194              		.file 16 "mculib3/src/interrupts.h"
   1:mculib3/src/interrupts.h **** #pragma once
   2:mculib3/src/interrupts.h **** #include "interrupt.h"
   3:mculib3/src/interrupts.h **** #include "periph_usart.h"
   4:mculib3/src/interrupts.h **** #include "periph_dma.h"
   5:mculib3/src/interrupts.h **** 
   6:mculib3/src/interrupts.h **** 
   7:mculib3/src/interrupts.h **** #if defined (STM32F0)
   8:mculib3/src/interrupts.h ****    extern "C" void DMA1_Ch1_IRQHandler() { interrupt_DMA1_channel1.interrupt(); mcu::make_reference
 1195              		.loc 16 8 0
 1196              		.cfi_startproc
 1197              		@ args = 0, pretend = 0, frame = 0
 1198              		@ frame_needed = 0, uses_anonymous_args = 0
 1199 0000 044B     		ldr	r3, .L96
 1200 0002 10B5     		push	{r4, lr}
 1201              	.LCFI9:
 1202              		.cfi_def_cfa_offset 8
 1203              		.cfi_offset 4, -8
 1204              		.cfi_offset 14, -4
 1205              		.loc 16 8 0
ARM GAS  /tmp/ccsHKAo0.s 			page 52


 1206 0004 1868     		ldr	r0, [r3]
 1207 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.5
 1208              	.LVL91:
 1209              	.LBB1241:
 1210              	.LBB1242:
  43:mculib3/src/periph/dma_f0.h **** }
 1211              		.loc 15 43 0
 1212 000a 0122     		movs	r2, #1
 1213 000c 024B     		ldr	r3, .L96+4
 1214              	.LBE1242:
 1215              	.LBE1241:
 1216              		.loc 16 8 0
 1217              		@ sp needed
 1218              	.LBB1244:
 1219              	.LBB1243:
  43:mculib3/src/periph/dma_f0.h **** }
 1220              		.loc 15 43 0
 1221 000e 5A60     		str	r2, [r3, #4]
 1222              	.LVL92:
 1223              	.LBE1243:
 1224              	.LBE1244:
 1225              		.loc 16 8 0
 1226 0010 10BD     		pop	{r4, pc}
 1227              	.L97:
 1228 0012 C046     		.align	2
 1229              	.L96:
 1230 0014 00000000 		.word	.LANCHOR1
 1231 0018 00000240 		.word	1073872896
 1232              		.cfi_endproc
 1233              	.LFE3653:
 1235              		.section	.text.DMA1_Channel2_3_IRQHandler,"ax",%progbits
 1236              		.align	1
 1237              		.global	DMA1_Channel2_3_IRQHandler
 1238              		.syntax unified
 1239              		.code	16
 1240              		.thumb_func
 1241              		.fpu softvfp
 1243              	DMA1_Channel2_3_IRQHandler:
 1244              	.LFB3654:
   9:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 1245              		.loc 16 9 0
 1246              		.cfi_startproc
 1247              		@ args = 0, pretend = 0, frame = 0
 1248              		@ frame_needed = 0, uses_anonymous_args = 0
  10:mculib3/src/interrupts.h ****       interrupt_DMA1_channel2.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 1249              		.loc 16 10 0
 1250 0000 074B     		ldr	r3, .L99
   9:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel2_3_IRQHandler()     { 
 1251              		.loc 16 9 0
 1252 0002 10B5     		push	{r4, lr}
 1253              	.LCFI10:
 1254              		.cfi_def_cfa_offset 8
 1255              		.cfi_offset 4, -8
 1256              		.cfi_offset 14, -4
 1257              		.loc 16 10 0
 1258 0004 1868     		ldr	r0, [r3]
 1259 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.5
ARM GAS  /tmp/ccsHKAo0.s 			page 53


 1260              	.LVL93:
 1261              	.LBB1245:
 1262              	.LBB1246:
  43:mculib3/src/periph/dma_f0.h **** }
 1263              		.loc 15 43 0
 1264 000a 1023     		movs	r3, #16
 1265 000c 054C     		ldr	r4, .L99+4
 1266              	.LBE1246:
 1267              	.LBE1245:
  11:mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
  12:mculib3/src/interrupts.h ****    }
 1268              		.loc 16 12 0
 1269              		@ sp needed
 1270              	.LBB1248:
 1271              	.LBB1247:
  43:mculib3/src/periph/dma_f0.h **** }
 1272              		.loc 15 43 0
 1273 000e 6360     		str	r3, [r4, #4]
 1274              	.LVL94:
 1275              	.LBE1247:
 1276              	.LBE1248:
  11:mculib3/src/interrupts.h ****       interrupt_DMA1_channel3.interrupt(); mcu::make_reference<mcu::Periph::DMA1>().clear_interrupt
 1277              		.loc 16 11 0
 1278 0010 054B     		ldr	r3, .L99+8
 1279 0012 1868     		ldr	r0, [r3]
 1280 0014 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.5
 1281              	.LVL95:
 1282              	.LBB1249:
 1283              	.LBB1250:
  43:mculib3/src/periph/dma_f0.h **** }
 1284              		.loc 15 43 0
 1285 0018 8023     		movs	r3, #128
 1286 001a 5B00     		lsls	r3, r3, #1
 1287 001c 6360     		str	r3, [r4, #4]
 1288              	.LVL96:
 1289              	.LBE1250:
 1290              	.LBE1249:
 1291              		.loc 16 12 0
 1292 001e 10BD     		pop	{r4, pc}
 1293              	.L100:
 1294              		.align	2
 1295              	.L99:
 1296 0020 00000000 		.word	.LANCHOR2
 1297 0024 00000240 		.word	1073872896
 1298 0028 00000000 		.word	.LANCHOR3
 1299              		.cfi_endproc
 1300              	.LFE3654:
 1302              		.section	.text.DMA1_Channel4_5_IRQHandler,"ax",%progbits
 1303              		.align	1
 1304              		.global	DMA1_Channel4_5_IRQHandler
 1305              		.syntax unified
 1306              		.code	16
 1307              		.thumb_func
 1308              		.fpu softvfp
 1310              	DMA1_Channel4_5_IRQHandler:
 1311              	.LFB3655:
  13:mculib3/src/interrupts.h ****    extern "C" void DMA1_Channel4_5_IRQHandler()     { while(1) {} }
ARM GAS  /tmp/ccsHKAo0.s 			page 54


 1312              		.loc 16 13 0
 1313              		.cfi_startproc
 1314              		@ Volatile: function does not return.
 1315              		@ args = 0, pretend = 0, frame = 0
 1316              		@ frame_needed = 0, uses_anonymous_args = 0
 1317              		@ link register save eliminated.
 1318              	.L102:
 1319 0000 FEE7     		b	.L102
 1320              		.cfi_endproc
 1321              	.LFE3655:
 1323              		.section	.text.TIM1_BRK_TIM9_IRQHandler,"ax",%progbits
 1324              		.align	1
 1325              		.global	TIM1_BRK_TIM9_IRQHandler
 1326              		.syntax unified
 1327              		.code	16
 1328              		.thumb_func
 1329              		.fpu softvfp
 1331              	TIM1_BRK_TIM9_IRQHandler:
 1332              	.LFB3656:
  14:mculib3/src/interrupts.h **** 
  15:mculib3/src/interrupts.h ****    extern "C" void TIM1_BRK_TIM9_IRQHandler      () { while(1) {} }
 1333              		.loc 16 15 0
 1334              		.cfi_startproc
 1335              		@ Volatile: function does not return.
 1336              		@ args = 0, pretend = 0, frame = 0
 1337              		@ frame_needed = 0, uses_anonymous_args = 0
 1338              		@ link register save eliminated.
 1339              	.L104:
 1340 0000 FEE7     		b	.L104
 1341              		.cfi_endproc
 1342              	.LFE3656:
 1344              		.section	.text.TIM1_CC_IRQHandler,"ax",%progbits
 1345              		.align	1
 1346              		.global	TIM1_CC_IRQHandler
 1347              		.syntax unified
 1348              		.code	16
 1349              		.thumb_func
 1350              		.fpu softvfp
 1352              	TIM1_CC_IRQHandler:
 1353              	.LFB3657:
  16:mculib3/src/interrupts.h ****    extern "C" void TIM1_CC_IRQHandler            () { while(1) {} }
 1354              		.loc 16 16 0
 1355              		.cfi_startproc
 1356              		@ Volatile: function does not return.
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 1360              	.L106:
 1361 0000 FEE7     		b	.L106
 1362              		.cfi_endproc
 1363              	.LFE3657:
 1365              		.section	.text.TIM3_IRQHandler,"ax",%progbits
 1366              		.align	1
 1367              		.global	TIM3_IRQHandler
 1368              		.syntax unified
 1369              		.code	16
 1370              		.thumb_func
ARM GAS  /tmp/ccsHKAo0.s 			page 55


 1371              		.fpu softvfp
 1373              	TIM3_IRQHandler:
 1374              	.LFB3658:
  17:mculib3/src/interrupts.h ****    extern "C" void TIM3_IRQHandler               () { while(1) {} }
 1375              		.loc 16 17 0
 1376              		.cfi_startproc
 1377              		@ Volatile: function does not return.
 1378              		@ args = 0, pretend = 0, frame = 0
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
 1380              		@ link register save eliminated.
 1381              	.L108:
 1382 0000 FEE7     		b	.L108
 1383              		.cfi_endproc
 1384              	.LFE3658:
 1386              		.section	.text.TIM14_IRQHandler,"ax",%progbits
 1387              		.align	1
 1388              		.global	TIM14_IRQHandler
 1389              		.syntax unified
 1390              		.code	16
 1391              		.thumb_func
 1392              		.fpu softvfp
 1394              	TIM14_IRQHandler:
 1395              	.LFB3659:
  18:mculib3/src/interrupts.h ****    extern "C" void TIM14_IRQHandler              () { while(1) {} }
 1396              		.loc 16 18 0
 1397              		.cfi_startproc
 1398              		@ Volatile: function does not return.
 1399              		@ args = 0, pretend = 0, frame = 0
 1400              		@ frame_needed = 0, uses_anonymous_args = 0
 1401              		@ link register save eliminated.
 1402              	.L110:
 1403 0000 FEE7     		b	.L110
 1404              		.cfi_endproc
 1405              	.LFE3659:
 1407              		.section	.text.TIM16_IRQHandler,"ax",%progbits
 1408              		.align	1
 1409              		.global	TIM16_IRQHandler
 1410              		.syntax unified
 1411              		.code	16
 1412              		.thumb_func
 1413              		.fpu softvfp
 1415              	TIM16_IRQHandler:
 1416              	.LFB3660:
  19:mculib3/src/interrupts.h ****    extern "C" void TIM16_IRQHandler              () { while(1) {} }
 1417              		.loc 16 19 0
 1418              		.cfi_startproc
 1419              		@ Volatile: function does not return.
 1420              		@ args = 0, pretend = 0, frame = 0
 1421              		@ frame_needed = 0, uses_anonymous_args = 0
 1422              		@ link register save eliminated.
 1423              	.L112:
 1424 0000 FEE7     		b	.L112
 1425              		.cfi_endproc
 1426              	.LFE3660:
 1428              		.section	.text.TIM17_IRQHandler,"ax",%progbits
 1429              		.align	1
 1430              		.global	TIM17_IRQHandler
ARM GAS  /tmp/ccsHKAo0.s 			page 56


 1431              		.syntax unified
 1432              		.code	16
 1433              		.thumb_func
 1434              		.fpu softvfp
 1436              	TIM17_IRQHandler:
 1437              	.LFB3661:
  20:mculib3/src/interrupts.h ****    extern "C" void TIM17_IRQHandler              () { while(1) {} }
 1438              		.loc 16 20 0
 1439              		.cfi_startproc
 1440              		@ Volatile: function does not return.
 1441              		@ args = 0, pretend = 0, frame = 0
 1442              		@ frame_needed = 0, uses_anonymous_args = 0
 1443              		@ link register save eliminated.
 1444              	.L114:
 1445 0000 FEE7     		b	.L114
 1446              		.cfi_endproc
 1447              	.LFE3661:
 1449              		.section	.text.USART1_IRQHandler,"ax",%progbits
 1450              		.align	1
 1451              		.global	USART1_IRQHandler
 1452              		.syntax unified
 1453              		.code	16
 1454              		.thumb_func
 1455              		.fpu softvfp
 1457              	USART1_IRQHandler:
 1458              	.LFB3662:
  21:mculib3/src/interrupts.h **** 
  22:mculib3/src/interrupts.h ****    extern "C" void USART1_IRQHandler() { 
 1459              		.loc 16 22 0
 1460              		.cfi_startproc
 1461              		@ args = 0, pretend = 0, frame = 0
 1462              		@ frame_needed = 0, uses_anonymous_args = 0
  23:mculib3/src/interrupts.h ****       interrupt_usart1.interrupt(); 
 1463              		.loc 16 23 0
 1464 0000 044B     		ldr	r3, .L116
  22:mculib3/src/interrupts.h ****       interrupt_usart1.interrupt(); 
 1465              		.loc 16 22 0
 1466 0002 10B5     		push	{r4, lr}
 1467              	.LCFI11:
 1468              		.cfi_def_cfa_offset 8
 1469              		.cfi_offset 4, -8
 1470              		.cfi_offset 14, -4
 1471              		.loc 16 23 0
 1472 0004 1868     		ldr	r0, [r3]
 1473 0006 FFF7FEFF 		bl	_ZN9Interrupt9interruptEv.isra.5
 1474              	.LVL97:
 1475              	.LBB1251:
 1476              	.LBB1252:
  72:mculib3/src/periph/usart_f0.h ****       return *this;
 1477              		.loc 9 72 0
 1478 000a 0122     		movs	r2, #1
 1479 000c 024B     		ldr	r3, .L116+4
 1480 000e 5242     		rsbs	r2, r2, #0
 1481 0010 1A62     		str	r2, [r3, #32]
 1482              	.LBE1252:
 1483              	.LBE1251:
  24:mculib3/src/interrupts.h ****       mcu::make_reference<mcu::Periph::USART1>().clear_interrupt_flags();} 
ARM GAS  /tmp/ccsHKAo0.s 			page 57


 1484              		.loc 16 24 0
 1485              		@ sp needed
 1486 0012 10BD     		pop	{r4, pc}
 1487              	.L117:
 1488              		.align	2
 1489              	.L116:
 1490 0014 00000000 		.word	.LANCHOR4
 1491 0018 00380140 		.word	1073821696
 1492              		.cfi_endproc
 1493              	.LFE3662:
 1495              		.section	.text.init_clock,"ax",%progbits
 1496              		.align	1
 1497              		.global	init_clock
 1498              		.syntax unified
 1499              		.code	16
 1500              		.thumb_func
 1501              		.fpu softvfp
 1503              	init_clock:
 1504              	.LFB3689:
 1505              		.file 17 "src/main.cpp"
   1:src/main.cpp  **** #define STM32F030x6
   2:src/main.cpp  **** #define F_OSC   8000000UL
   3:src/main.cpp  **** #define F_CPU   48000000UL
   4:src/main.cpp  **** #define ADR(reg) GET_ADR(In_regs, reg)
   5:src/main.cpp  **** 
   6:src/main.cpp  **** #include "init_clock.h"
   7:src/main.cpp  **** #include "periph_rcc.h"
   8:src/main.cpp  **** #include "modbus_slave.h"
   9:src/main.cpp  **** 
  10:src/main.cpp  **** extern "C" void init_clock() { init_clock<F_OSC, F_CPU>(); }
 1506              		.loc 17 10 0
 1507              		.cfi_startproc
 1508              		@ args = 0, pretend = 0, frame = 0
 1509              		@ frame_needed = 0, uses_anonymous_args = 0
 1510              		@ link register save eliminated.
 1511              	.LBB1273:
 1512              	.LBB1274:
 1513              	.LBB1275:
  40:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_HSE_ready() { while (not CR.HSERDY) {} return *this; }
 1514              		.loc 14 40 0
 1515 0000 8022     		movs	r2, #128
 1516 0002 164B     		ldr	r3, .L125
 1517 0004 5202     		lsls	r2, r2, #9
 1518 0006 1968     		ldr	r1, [r3]
 1519 0008 0A43     		orrs	r2, r1
 1520 000a 1A60     		str	r2, [r3]
 1521              	.L119:
 1522              	.LBE1275:
 1523              	.LBE1274:
 1524              	.LBB1276:
 1525              	.LBB1277:
  41:mculib3/src/periph/rcc_f0.h **** 	RCC& on_PLL        () { CR.PLLON = true;         return *this; }
 1526              		.loc 14 41 0
 1527 000c 1A68     		ldr	r2, [r3]
 1528 000e 9203     		lsls	r2, r2, #14
 1529 0010 FCD5     		bpl	.L119
 1530              	.LVL98:
ARM GAS  /tmp/ccsHKAo0.s 			page 58


 1531              	.LBE1277:
 1532              	.LBE1276:
 1533              	.LBB1278:
 1534              	.LBB1279:
  34:mculib3/src/periph/rcc_f0.h **** 	RCC& set (APBprescaler  v) { CFGR.PPRE   = v; return *this; }
 1535              		.loc 14 34 0
 1536 0012 F021     		movs	r1, #240
 1537 0014 5A68     		ldr	r2, [r3, #4]
 1538 0016 8A43     		bics	r2, r1
 1539 0018 5A60     		str	r2, [r3, #4]
 1540              	.LVL99:
 1541              	.LBE1279:
 1542              	.LBE1278:
 1543              	.LBB1280:
 1544              	.LBB1281:
  35:mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 1545              		.loc 14 35 0
 1546 001a 5A68     		ldr	r2, [r3, #4]
 1547 001c 1049     		ldr	r1, .L125+4
 1548 001e 0A40     		ands	r2, r1
 1549              	.LBE1281:
 1550              	.LBE1280:
 1551              	.LBB1283:
 1552              	.LBB1284:
  36:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 1553              		.loc 14 36 0
 1554 0020 0321     		movs	r1, #3
 1555              	.LBE1284:
 1556              	.LBE1283:
 1557              	.LBB1286:
 1558              	.LBB1282:
  35:mculib3/src/periph/rcc_f0.h **** 	RCC& set (SystemClock   v) { CFGR.SW     = v; return *this; }
 1559              		.loc 14 35 0
 1560 0022 5A60     		str	r2, [r3, #4]
 1561              	.LVL100:
 1562              	.LBE1282:
 1563              	.LBE1286:
 1564              	.LBB1287:
 1565              	.LBB1285:
  36:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLsource     v) { CFGR.PLLSRC = v; return *this; }
 1566              		.loc 14 36 0
 1567 0024 5A68     		ldr	r2, [r3, #4]
 1568 0026 8A43     		bics	r2, r1
 1569 0028 1100     		movs	r1, r2
 1570 002a 0222     		movs	r2, #2
 1571 002c 0A43     		orrs	r2, r1
 1572 002e 5A60     		str	r2, [r3, #4]
 1573              	.LVL101:
 1574              	.LBE1285:
 1575              	.LBE1287:
 1576              	.LBB1288:
 1577              	.LBB1289:
  38:mculib3/src/periph/rcc_f0.h **** 
 1578              		.loc 14 38 0
 1579 0030 5A68     		ldr	r2, [r3, #4]
 1580 0032 0C49     		ldr	r1, .L125+8
 1581 0034 1140     		ands	r1, r2
ARM GAS  /tmp/ccsHKAo0.s 			page 59


 1582 0036 8022     		movs	r2, #128
 1583 0038 5203     		lsls	r2, r2, #13
 1584 003a 0A43     		orrs	r2, r1
 1585 003c 5A60     		str	r2, [r3, #4]
 1586              	.LVL102:
 1587              	.LBE1289:
 1588              	.LBE1288:
 1589              	.LBB1290:
 1590              	.LBB1291:
  37:mculib3/src/periph/rcc_f0.h **** 	RCC& set (PLLmultiplier v) { CFGR.PLLMUL = v; return *this; }
 1591              		.loc 14 37 0
 1592 003e 8022     		movs	r2, #128
 1593 0040 5968     		ldr	r1, [r3, #4]
 1594 0042 5202     		lsls	r2, r2, #9
 1595 0044 0A43     		orrs	r2, r1
 1596 0046 5A60     		str	r2, [r3, #4]
 1597              	.LVL103:
 1598              	.LBE1291:
 1599              	.LBE1290:
 1600              	.LBB1292:
 1601              	.LBB1293:
  42:mculib3/src/periph/rcc_f0.h **** 	RCC& wait_PLL_ready() { while (not CR.PLLRDY) {} return *this; }
 1602              		.loc 14 42 0
 1603 0048 8022     		movs	r2, #128
 1604 004a 1968     		ldr	r1, [r3]
 1605 004c 5204     		lsls	r2, r2, #17
 1606 004e 0A43     		orrs	r2, r1
 1607 0050 1A60     		str	r2, [r3]
 1608              	.LVL104:
 1609              	.L120:
 1610              	.LBE1293:
 1611              	.LBE1292:
 1612              	.LBB1294:
 1613              	.LBB1295:
  43:mculib3/src/periph/rcc_f0.h **** 
 1614              		.loc 14 43 0
 1615 0052 1A68     		ldr	r2, [r3]
 1616 0054 9201     		lsls	r2, r2, #6
 1617 0056 FCD5     		bpl	.L120
 1618              	.LBE1295:
 1619              	.LBE1294:
 1620              	.LBE1273:
 1621              		.loc 17 10 0
 1622              		@ sp needed
 1623 0058 7047     		bx	lr
 1624              	.L126:
 1625 005a C046     		.align	2
 1626              	.L125:
 1627 005c 00100240 		.word	1073876992
 1628 0060 FFF8FFFF 		.word	-1793
 1629 0064 FFFFC3FF 		.word	-3932161
 1630              		.cfi_endproc
 1631              	.LFE3689:
 1633              		.section	.text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 1634              		.align	1
 1635              		.weak	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3
 1636              		.syntax unified
ARM GAS  /tmp/ccsHKAo0.s 			page 60


 1637              		.code	16
 1638              		.thumb_func
 1639              		.fpu softvfp
 1641              	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1E
 1642              	.LFB3716:
  91:mculib3/src/uart.h **** {
 1643              		.loc 8 91 0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 0
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647              	.LVL105:
 1648 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1649              	.LCFI12:
 1650              		.cfi_def_cfa_offset 24
 1651              		.cfi_offset 3, -24
 1652              		.cfi_offset 4, -20
 1653              		.cfi_offset 5, -16
 1654              		.cfi_offset 6, -12
 1655              		.cfi_offset 7, -8
 1656              		.cfi_offset 14, -4
 101:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 1657              		.loc 8 101 0
 1658 0002 0123     		movs	r3, #1
 1659 0004 674C     		ldr	r4, .L132
 1660 0006 684F     		ldr	r7, .L132+4
 1661 0008 2268     		ldr	r2, [r4]
 1662 000a 1A42     		tst	r2, r3
 1663 000c 6BD1     		bne	.L128
 1664              	.LBB1395:
 1665              	.LBB1396:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1666              		.loc 12 21 0
 1667 000e 674A     		ldr	r2, .L132+8
 1668 0010 6748     		ldr	r0, .L132+12
 1669 0012 1168     		ldr	r1, [r2]
 1670 0014 1942     		tst	r1, r3
 1671 0016 05D1     		bne	.L129
 1672              	.LVL106:
 1673              	.LBB1397:
 1674              	.LBB1398:
 1675              	.LBB1399:
  17:mculib3/src/pin.h **** 
 1676              		.loc 12 17 0
 1677 0018 9021     		movs	r1, #144
 1678 001a C905     		lsls	r1, r1, #23
 1679 001c 0160     		str	r1, [r0]
 1680 001e 0221     		movs	r1, #2
 1681              	.LBE1399:
 1682              	.LBE1398:
 1683              	.LBE1397:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1684              		.loc 12 21 0
 1685 0020 1360     		str	r3, [r2]
 1686              	.LBB1402:
 1687              	.LBB1401:
 1688              	.LBB1400:
  17:mculib3/src/pin.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 61


 1689              		.loc 12 17 0
 1690 0022 4160     		str	r1, [r0, #4]
 1691              	.LVL107:
 1692              	.L129:
 1693              	.LBE1400:
 1694              	.LBE1401:
 1695              	.LBE1402:
 1696              	.LBB1403:
 1697              	.LBB1404:
  49:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv2   ? F_CPU / 2 :
  50:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv4   ? F_CPU / 4 :
  51:mculib3/src/periph/rcc_f0.h **** 				 v == APBprescaler::APBdiv8   ? F_CPU / 8 :
  52:mculib3/src/periph/rcc_f0.h **** 														  F_CPU / 16;
  53:mculib3/src/periph/rcc_f0.h **** 	}
  54:mculib3/src/periph/rcc_f0.h **** 
  55:mculib3/src/periph/rcc_f0.h **** 	template<Periph p> void clock_enable()
  56:mculib3/src/periph/rcc_f0.h **** 	{
  57:mculib3/src/periph/rcc_f0.h **** 		if      constexpr (p == Periph::GPIOA)  AHBENR .IOPAEN  = true;
 1698              		.loc 14 57 0
 1699 0024 8023     		movs	r3, #128
 1700              	.LBE1404:
 1701              	.LBE1403:
 1702              	.LBB1406:
 1703              	.LBB1407:
 1704              	.LBB1408:
  50:mculib3/src/periph/gpio_f0_f4_f7.h ****    void toggle   (size_t n) { is_set(n) ? clear(n) : set(n); }
  51:mculib3/src/periph/gpio_f0_f4_f7.h ****    void atomic_write (uint32_t value) {BSRR = value;}
  52:mculib3/src/periph/gpio_f0_f4_f7.h ****    
  53:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<class Pin_, PinMode> void init();
  54:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  55:mculib3/src/periph/gpio_f0_f4_f7.h **** private:
  56:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (Mode);
  57:mculib3/src/periph/gpio_f0_f4_f7.h ****    template<size_t> GPIO& set (AF);
  58:mculib3/src/periph/gpio_f0_f4_f7.h **** };
  59:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  60:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  61:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  62:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  63:mculib3/src/periph/gpio_f0_f4_f7.h **** #if not defined(USE_MOCK_GPIO)
  64:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOA, GPIO&> make_reference() { return *reinterpr
  65:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOB, GPIO&> make_reference() { return *reinterpr
  66:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOC, GPIO&> make_reference() { return *reinterpr
  67:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOD, GPIO&> make_reference() { return *reinterpr
  68:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOF, GPIO&> make_reference() { return *reinterpr
  69:mculib3/src/periph/gpio_f0_f4_f7.h **** #if defined(STM32F4) or defined(STM32F7)
  70:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOE, GPIO&> make_reference() { return *reinterpr
  71:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOG, GPIO&> make_reference() { return *reinterpr
  72:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOH, GPIO&> make_reference() { return *reinterpr
  73:mculib3/src/periph/gpio_f0_f4_f7.h **** template<Periph p> std::enable_if_t<p == Periph::GPIOI, GPIO&> make_reference() { return *reinterpr
  74:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif
  75:mculib3/src/periph/gpio_f0_f4_f7.h **** #endif // #if not defined(USE_MOCK_GPIO)
  76:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  77:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  78:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  79:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  80:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  81:mculib3/src/periph/gpio_f0_f4_f7.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 62


  82:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  83:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  84:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  85:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  86:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  87:mculib3/src/periph/gpio_f0_f4_f7.h **** 
  88:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (Mode v)
  89:mculib3/src/periph/gpio_f0_f4_f7.h **** {
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { MODER.MODE0  = v; return *this; }
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
  92:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 1705              		.loc 13 92 0
 1706 0026 3021     		movs	r1, #48
 1707              	.LBE1408:
 1708              	.LBE1407:
 1709              	.LBE1406:
 1710              	.LBB1413:
 1711              	.LBB1405:
 1712              		.loc 14 57 0
 1713 0028 7A69     		ldr	r2, [r7, #20]
 1714 002a 9B02     		lsls	r3, r3, #10
 1715 002c 1343     		orrs	r3, r2
 1716 002e 7B61     		str	r3, [r7, #20]
 1717              	.LBE1405:
 1718              	.LBE1413:
  24:mculib3/src/pin.h ****       return pin;
 1719              		.loc 12 24 0
 1720 0030 0368     		ldr	r3, [r0]
 1721              	.LVL108:
 1722              	.LBB1414:
 1723              	.LBB1410:
 1724              	.LBB1409:
 1725              		.loc 13 92 0
 1726 0032 1A68     		ldr	r2, [r3]
 1727 0034 8A43     		bics	r2, r1
 1728 0036 1100     		movs	r1, r2
 1729 0038 2022     		movs	r2, #32
 1730 003a 0A43     		orrs	r2, r1
 1731 003c 1A60     		str	r2, [r3]
 1732              	.LVL109:
 1733              	.LBE1409:
 1734              	.LBE1410:
 1735              	.LBB1411:
 1736              	.LBB1412:
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
  94:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 5)  { MODER.MODE5  = v; return *this; }
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 100:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 101:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 11) { MODER.MODE10 = v; return *this; }
 102:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 12) { MODER.MODE12 = v; return *this; }
 103:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 13) { MODER.MODE13 = v; return *this; }
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 14) { MODER.MODE14 = v; return *this; }
 105:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
ARM GAS  /tmp/ccsHKAo0.s 			page 63


 106:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 107:mculib3/src/periph/gpio_f0_f4_f7.h **** 
 108:mculib3/src/periph/gpio_f0_f4_f7.h **** template<size_t n> GPIO& GPIO::set (AF v)
 109:mculib3/src/periph/gpio_f0_f4_f7.h **** {
 110:mculib3/src/periph/gpio_f0_f4_f7.h ****    if      constexpr (n == 0)  { AFR.AF0  = v; return *this; }
 111:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { AFR.AF1  = v; return *this; }
 112:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { AFR.AF2  = v; return *this; }
 1737              		.loc 13 112 0
 1738 003e 1A6A     		ldr	r2, [r3, #32]
 1739 0040 5C49     		ldr	r1, .L132+16
 1740 0042 1140     		ands	r1, r2
 1741 0044 8022     		movs	r2, #128
 1742 0046 5200     		lsls	r2, r2, #1
 1743 0048 0A43     		orrs	r2, r1
 1744 004a 1A62     		str	r2, [r3, #32]
 1745              	.LVL110:
 1746              	.LBE1412:
 1747              	.LBE1411:
 1748              	.LBE1414:
 1749              	.LBE1396:
 1750              	.LBE1395:
 1751              	.LBB1415:
 1752              	.LBB1416:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1753              		.loc 12 21 0
 1754 004c 0122     		movs	r2, #1
 1755 004e 5A4B     		ldr	r3, .L132+20
 1756 0050 5A49     		ldr	r1, .L132+24
 1757 0052 1D68     		ldr	r5, [r3]
 1758 0054 1542     		tst	r5, r2
 1759 0056 05D1     		bne	.L130
 1760              	.LVL111:
 1761              	.LBB1417:
 1762              	.LBB1418:
 1763              	.LBB1419:
  17:mculib3/src/pin.h **** 
 1764              		.loc 12 17 0
 1765 0058 9025     		movs	r5, #144
 1766 005a ED05     		lsls	r5, r5, #23
 1767 005c 0D60     		str	r5, [r1]
 1768 005e 0325     		movs	r5, #3
 1769              	.LBE1419:
 1770              	.LBE1418:
 1771              	.LBE1417:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1772              		.loc 12 21 0
 1773 0060 1A60     		str	r2, [r3]
 1774              	.LBB1422:
 1775              	.LBB1421:
 1776              	.LBB1420:
  17:mculib3/src/pin.h **** 
 1777              		.loc 12 17 0
 1778 0062 4D60     		str	r5, [r1, #4]
 1779              	.LVL112:
 1780              	.L130:
 1781              	.LBE1420:
 1782              	.LBE1421:
ARM GAS  /tmp/ccsHKAo0.s 			page 64


 1783              	.LBE1422:
 1784              	.LBB1423:
 1785              	.LBB1424:
 1786              		.loc 14 57 0
 1787 0064 8023     		movs	r3, #128
 1788              	.LBE1424:
 1789              	.LBE1423:
 1790              	.LBB1426:
 1791              	.LBB1427:
 1792              	.LBB1428:
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { MODER.MODE3  = v; return *this; }
 1793              		.loc 13 93 0
 1794 0066 C025     		movs	r5, #192
 1795              	.LBE1428:
 1796              	.LBE1427:
 1797              	.LBE1426:
 1798              	.LBB1433:
 1799              	.LBB1425:
 1800              		.loc 14 57 0
 1801 0068 7A69     		ldr	r2, [r7, #20]
 1802 006a 9B02     		lsls	r3, r3, #10
 1803 006c 1343     		orrs	r3, r2
 1804 006e 7B61     		str	r3, [r7, #20]
 1805              	.LBE1425:
 1806              	.LBE1433:
  24:mculib3/src/pin.h ****       return pin;
 1807              		.loc 12 24 0
 1808 0070 0B68     		ldr	r3, [r1]
 1809              	.LVL113:
 1810              	.LBB1434:
 1811              	.LBB1430:
 1812              	.LBB1429:
  93:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 4)  { MODER.MODE4  = v; return *this; }
 1813              		.loc 13 93 0
 1814 0072 1A68     		ldr	r2, [r3]
 1815 0074 AA43     		bics	r2, r5
 1816 0076 1500     		movs	r5, r2
 1817 0078 8022     		movs	r2, #128
 1818 007a 2A43     		orrs	r2, r5
 1819 007c 1A60     		str	r2, [r3]
 1820              	.LVL114:
 1821              	.LBE1429:
 1822              	.LBE1430:
 1823              	.LBB1431:
 1824              	.LBB1432:
 113:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 3)  { AFR.AF3  = v; return *this; }
 1825              		.loc 13 113 0
 1826 007e 1A6A     		ldr	r2, [r3, #32]
 1827 0080 4F4D     		ldr	r5, .L132+28
 1828 0082 1540     		ands	r5, r2
 1829 0084 8022     		movs	r2, #128
 1830 0086 5201     		lsls	r2, r2, #5
 1831 0088 2A43     		orrs	r2, r5
 1832 008a 1A62     		str	r2, [r3, #32]
 1833              	.LVL115:
 1834              	.LBE1432:
 1835              	.LBE1431:
ARM GAS  /tmp/ccsHKAo0.s 			page 65


 1836              	.LBE1434:
 1837              	.LBE1416:
 1838              	.LBE1415:
 1839              	.LBB1435:
 1840              	.LBB1436:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1841              		.loc 12 21 0
 1842 008c 0123     		movs	r3, #1
 1843 008e 4D4D     		ldr	r5, .L132+32
 1844 0090 4D4A     		ldr	r2, .L132+36
 1845 0092 2E68     		ldr	r6, [r5]
 1846 0094 1E42     		tst	r6, r3
 1847 0096 03D1     		bne	.L131
 1848              	.LVL116:
 1849              	.LBB1437:
 1850              	.LBB1438:
 1851              	.LBB1439:
  17:mculib3/src/pin.h **** 
 1852              		.loc 12 17 0
 1853 0098 4C4E     		ldr	r6, .L132+40
 1854 009a 5360     		str	r3, [r2, #4]
 1855              	.LVL117:
 1856 009c 1660     		str	r6, [r2]
 1857              	.LBE1439:
 1858              	.LBE1438:
 1859              	.LBE1437:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 1860              		.loc 12 21 0
 1861 009e 2B60     		str	r3, [r5]
 1862              	.L131:
 1863              	.LBB1440:
 1864              	.LBB1441:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 1865              		.loc 14 58 0
 1866 00a0 8023     		movs	r3, #128
 1867 00a2 7D69     		ldr	r5, [r7, #20]
 1868 00a4 DB02     		lsls	r3, r3, #11
 1869 00a6 2B43     		orrs	r3, r5
 1870              	.LBE1441:
 1871              	.LBE1440:
 1872              	.LBB1443:
 1873              	.LBB1444:
 1874              	.LBB1445:
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 1875              		.loc 13 91 0
 1876 00a8 0C25     		movs	r5, #12
 1877              	.LBE1445:
 1878              	.LBE1444:
 1879              	.LBE1443:
 1880              	.LBB1448:
 1881              	.LBB1442:
 1882              		.loc 14 58 0
 1883 00aa 7B61     		str	r3, [r7, #20]
 1884              	.LBE1442:
 1885              	.LBE1448:
  24:mculib3/src/pin.h ****       return pin;
 1886              		.loc 12 24 0
ARM GAS  /tmp/ccsHKAo0.s 			page 66


 1887 00ac 1668     		ldr	r6, [r2]
 1888              	.LVL118:
 1889              	.LBB1449:
 1890              	.LBB1447:
 1891              	.LBB1446:
  91:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 2)  { MODER.MODE2  = v; return *this; }
 1892              		.loc 13 91 0
 1893 00ae 3368     		ldr	r3, [r6]
 1894 00b0 AB43     		bics	r3, r5
 1895 00b2 1D00     		movs	r5, r3
 1896 00b4 0423     		movs	r3, #4
 1897 00b6 2B43     		orrs	r3, r5
 1898 00b8 3360     		str	r3, [r6]
 1899              	.LVL119:
 1900              	.LBE1446:
 1901              	.LBE1447:
 1902              	.LBE1449:
 1903              	.LBE1436:
 1904              	.LBE1435:
 1905              	.LBB1450:
 1906              	.LBB1451:
 1907              	.LBB1452:
 1908              	.LBB1453:
 1909              	.LBB1454:
  19:mculib3/src/net_buffer.h **** public:
 1910              		.loc 10 19 0
 1911 00ba 454B     		ldr	r3, .L132+44
 1912 00bc 0025     		movs	r5, #0
 1913 00be FC33     		adds	r3, r3, #252
 1914              	.LBE1454:
 1915              	.LBE1453:
  79:mculib3/src/uart.h ****    {
 1916              		.loc 8 79 0
 1917 00c0 5A61     		str	r2, [r3, #20]
 1918 00c2 444A     		ldr	r2, .L132+48
 1919              	.LBB1457:
 1920              	.LBB1455:
  19:mculib3/src/net_buffer.h **** public:
 1921              		.loc 10 19 0
 1922 00c4 5D60     		str	r5, [r3, #4]
 1923              	.LBE1455:
 1924              	.LBE1457:
  79:mculib3/src/uart.h ****    {
 1925              		.loc 8 79 0
 1926 00c6 9A61     		str	r2, [r3, #24]
 1927 00c8 434A     		ldr	r2, .L132+52
 1928              	.LBB1458:
 1929              	.LBB1456:
  19:mculib3/src/net_buffer.h **** public:
 1930              		.loc 10 19 0
 1931 00ca 9D60     		str	r5, [r3, #8]
 1932              	.LVL120:
 1933              	.LBE1456:
 1934              	.LBE1458:
  79:mculib3/src/uart.h ****    {
 1935              		.loc 8 79 0
 1936 00cc DA61     		str	r2, [r3, #28]
ARM GAS  /tmp/ccsHKAo0.s 			page 67


 1937 00ce 434A     		ldr	r2, .L132+56
 1938 00d0 D860     		str	r0, [r3, #12]
 1939 00d2 1A62     		str	r2, [r3, #32]
 1940 00d4 424A     		ldr	r2, .L132+60
 1941 00d6 1961     		str	r1, [r3, #16]
 1942 00d8 5A62     		str	r2, [r3, #36]
 1943 00da 0622     		movs	r2, #6
 1944 00dc 9A62     		str	r2, [r3, #40]
 1945 00de 043A     		subs	r2, r2, #4
 1946 00e0 DA62     		str	r2, [r3, #44]
 1947              	.LVL121:
 1948              	.LBE1452:
 1949              	.LBE1451:
 1950              	.LBE1450:
 101:mculib3/src/uart.h ****        Pin::make<TXpin, TXpin_mode>(), Pin::make<RXpin, RXpin_mode>(), Pin::make<RTSpin, mcu::PinMo
 1951              		.loc 8 101 0
 1952 00e2 0123     		movs	r3, #1
 1953 00e4 2360     		str	r3, [r4]
 1954              	.LVL122:
 1955              	.L128:
 1956              	.LBB1459:
 1957              	.LBB1460:
  59:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
  60:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOD)  AHBENR .IOPDEN  = true;
  61:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOF)  AHBENR .IOPFEN  = true;
  62:mculib3/src/periph/rcc_f0.h **** 
  63:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::USART1) APB2ENR.USART1EN  = true;
 1958              		.loc 14 63 0
 1959 00e6 8023     		movs	r3, #128
 1960              	.LBE1460:
 1961              	.LBE1459:
 106:mculib3/src/uart.h ****        .rx_enable()
 1962              		.loc 8 106 0
 1963 00e8 394E     		ldr	r6, .L132+44
 1964              	.LBB1464:
 1965              	.LBB1461:
 1966              		.loc 14 63 0
 1967 00ea BA69     		ldr	r2, [r7, #24]
 1968              	.LBE1461:
 1969              	.LBE1464:
 106:mculib3/src/uart.h ****        .rx_enable()
 1970              		.loc 8 106 0
 1971 00ec 3400     		movs	r4, r6
 1972              	.LBB1465:
 1973              	.LBB1462:
 1974              		.loc 14 63 0
 1975 00ee DB01     		lsls	r3, r3, #7
 1976 00f0 1343     		orrs	r3, r2
 1977              	.LBE1462:
 1978              	.LBE1465:
 1979              	.LBB1466:
 1980              	.LBB1467:
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 1981              		.loc 9 52 0
 1982 00f2 0822     		movs	r2, #8
 1983              	.LBE1467:
 1984              	.LBE1466:
ARM GAS  /tmp/ccsHKAo0.s 			page 68


 1985              	.LBB1470:
 1986              	.LBB1463:
 1987              		.loc 14 63 0
 1988 00f4 BB61     		str	r3, [r7, #24]
 1989              	.LBE1463:
 1990              	.LBE1470:
 106:mculib3/src/uart.h ****        .rx_enable()
 1991              		.loc 8 106 0
 1992 00f6 FC34     		adds	r4, r4, #252
 1993 00f8 E369     		ldr	r3, [r4, #28]
 1994              	.LVL123:
 1995              	.LBB1471:
 1996              	.LBB1472:
  56:mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 1997              		.loc 9 56 0
 1998 00fa 8025     		movs	r5, #128
 1999              	.LBE1472:
 2000              	.LBE1471:
 2001              	.LBB1474:
 2002              	.LBB1468:
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 2003              		.loc 9 52 0
 2004 00fc 1968     		ldr	r1, [r3]
 2005              	.LBE1468:
 2006              	.LBE1474:
 2007              	.LBB1475:
 2008              	.LBB1476:
  28:mculib3/src/interrupt.h **** 
 2009              		.loc 4 28 0
 2010 00fe 0420     		movs	r0, #4
 2011              	.LBE1476:
 2012              	.LBE1475:
 2013              	.LBB1478:
 2014              	.LBB1469:
  52:mculib3/src/periph/usart_f0.h ****    USART& tx_disable    (){CR1.TE   = false; return *this;}
 2015              		.loc 9 52 0
 2016 0100 0A43     		orrs	r2, r1
 2017 0102 1A60     		str	r2, [r3]
 2018              	.LVL124:
 2019              	.LBE1469:
 2020              	.LBE1478:
 2021              	.LBB1479:
 2022              	.LBB1480:
  50:mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
 2023              		.loc 9 50 0
 2024 0104 0422     		movs	r2, #4
 2025 0106 1968     		ldr	r1, [r3]
 2026              	.LBE1480:
 2027              	.LBE1479:
 132:mculib3/src/uart.h **** 
 2028              		.loc 8 132 0
 2029              		@ sp needed
 2030              	.LBB1482:
 2031              	.LBB1481:
  50:mculib3/src/periph/usart_f0.h ****    USART& rx_disable    (){CR1.RE   = false; return *this;}
 2032              		.loc 9 50 0
 2033 0108 0A43     		orrs	r2, r1
ARM GAS  /tmp/ccsHKAo0.s 			page 69


 2034 010a 1A60     		str	r2, [r3]
 2035              	.LBE1481:
 2036              	.LBE1482:
 2037              	.LBB1483:
 2038              	.LBB1473:
  56:mculib3/src/periph/usart_f0.h ****    USART& DMA_rx_enable (){CR3.DMAR = true;  return *this;}
 2039              		.loc 9 56 0
 2040 010c 9A68     		ldr	r2, [r3, #8]
 2041 010e 2A43     		orrs	r2, r5
 2042 0110 9A60     		str	r2, [r3, #8]
 2043              	.LBE1473:
 2044              	.LBE1483:
 2045              	.LBB1484:
 2046              	.LBB1485:
  57:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (){CR1.PCE  = true;  return *this;}
 2047              		.loc 9 57 0
 2048 0112 4022     		movs	r2, #64
 2049 0114 9968     		ldr	r1, [r3, #8]
 2050 0116 0A43     		orrs	r2, r1
 2051 0118 9A60     		str	r2, [r3, #8]
 2052              	.LVL125:
 2053              	.LBE1485:
 2054              	.LBE1484:
 110:mculib3/src/uart.h **** 
 2055              		.loc 8 110 0
 2056 011a 324B     		ldr	r3, .L132+64
 2057              	.LBB1486:
 2058              	.LBB1477:
  28:mculib3/src/interrupt.h **** 
 2059              		.loc 4 28 0
 2060 011c 1856     		ldrsb	r0, [r3, r0]
 2061 011e FFF7FEFF 		bl	NVIC_EnableIRQ
 2062              	.LVL126:
 2063              	.LBE1477:
 2064              	.LBE1486:
 2065              	.LBB1487:
 2066              	.LBB1488:
  64:mculib3/src/periph/rcc_f0.h **** 
  65:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM1)   APB2ENR.TIM1EN  = true;
  66:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM3)   APB1ENR.TIM3EN  = true;
  67:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM14)  APB1ENR.TIM14EN = true;
  68:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM16)  APB2ENR.TIM16EN = true;
  69:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::TIM17)  APB2ENR.TIM17EN = true;
  70:mculib3/src/periph/rcc_f0.h **** 
  71:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::DMA1)         AHBENR.DMAEN = true;
 2067              		.loc 14 71 0
 2068 0122 0123     		movs	r3, #1
 2069 0124 7A69     		ldr	r2, [r7, #20]
 2070              	.LBE1488:
 2071              	.LBE1487:
 2072              	.LBB1490:
 2073              	.LBB1491:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2074              		.loc 11 36 0
 2075 0126 3049     		ldr	r1, .L132+68
 2076              	.LBE1491:
 2077              	.LBE1490:
ARM GAS  /tmp/ccsHKAo0.s 			page 70


 2078              	.LBB1493:
 2079              	.LBB1489:
 2080              		.loc 14 71 0
 2081 0128 1343     		orrs	r3, r2
 2082 012a 7B61     		str	r3, [r7, #20]
 2083              	.LBE1489:
 2084              	.LBE1493:
 2085              	.LBB1494:
 2086              	.LBB1495:
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2087              		.loc 11 35 0
 2088 012c 1027     		movs	r7, #16
 2089              	.LBE1495:
 2090              	.LBE1494:
 113:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 2091              		.loc 8 113 0
 2092 012e 236A     		ldr	r3, [r4, #32]
 2093              	.LVL127:
 2094              	.LBB1497:
 2095              	.LBB1498:
  37:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2096              		.loc 11 37 0
 2097 0130 2E48     		ldr	r0, .L132+72
 2098              	.LBE1498:
 2099              	.LBE1497:
 2100              	.LBB1500:
 2101              	.LBB1496:
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2102              		.loc 11 35 0
 2103 0132 1A68     		ldr	r2, [r3]
 2104 0134 3A43     		orrs	r2, r7
 2105 0136 1A60     		str	r2, [r3]
 2106              	.LVL128:
 2107              	.LBE1496:
 2108              	.LBE1500:
 2109              	.LBB1501:
 2110              	.LBB1502:
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 2111              		.loc 10 22 0
 2112 0138 6268     		ldr	r2, [r4, #4]
 2113 013a 9219     		adds	r2, r2, r6
 2114              	.LVL129:
 2115              	.LBE1502:
 2116              	.LBE1501:
 2117              	.LBB1503:
 2118              	.LBB1504:
  31:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 2119              		.loc 11 31 0
 2120 013c DA60     		str	r2, [r3, #12]
 2121              	.LVL130:
 2122              	.LBE1504:
 2123              	.LBE1503:
 2124              	.LBB1505:
 2125              	.LBB1506:
  77:mculib3/src/periph/usart_f0.h **** 
 2126              		.loc 9 77 0
 2127 013e E269     		ldr	r2, [r4, #28]
ARM GAS  /tmp/ccsHKAo0.s 			page 71


 2128 0140 2832     		adds	r2, r2, #40
 2129              	.LVL131:
 2130              	.LBE1506:
 2131              	.LBE1505:
 2132              	.LBB1507:
 2133              	.LBB1508:
  32:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 2134              		.loc 11 32 0
 2135 0142 9A60     		str	r2, [r3, #8]
 2136              	.LBE1508:
 2137              	.LBE1507:
 2138              	.LBB1509:
 2139              	.LBB1510:
  27:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2140              		.loc 11 27 0
 2141 0144 1A68     		ldr	r2, [r3]
 2142 0146 2A43     		orrs	r2, r5
 2143 0148 1A60     		str	r2, [r3]
 2144              	.LVL132:
 2145              	.LBE1510:
 2146              	.LBE1509:
 2147              	.LBB1511:
 2148              	.LBB1492:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2149              		.loc 11 36 0
 2150 014a 1A68     		ldr	r2, [r3]
 2151 014c 0A40     		ands	r2, r1
 2152 014e 1A60     		str	r2, [r3]
 2153              	.LVL133:
 2154              	.LBE1492:
 2155              	.LBE1511:
 2156              	.LBB1512:
 2157              	.LBB1499:
  37:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2158              		.loc 11 37 0
 2159 0150 1A68     		ldr	r2, [r3]
 2160 0152 0240     		ands	r2, r0
 2161 0154 1A60     		str	r2, [r3]
 2162              	.LVL134:
 2163              	.LBE1499:
 2164              	.LBE1512:
 2165              	.LBB1513:
 2166              	.LBB1514:
  39:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2167              		.loc 11 39 0
 2168 0156 0222     		movs	r2, #2
 2169              	.LBE1514:
 2170              	.LBE1513:
 2171              	.LBB1516:
 2172              	.LBB1517:
  28:mculib3/src/interrupt.h **** 
 2173              		.loc 4 28 0
 2174 0158 0420     		movs	r0, #4
 2175              	.LBE1517:
 2176              	.LBE1516:
 2177              	.LBB1519:
 2178              	.LBB1515:
ARM GAS  /tmp/ccsHKAo0.s 			page 72


  39:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2179              		.loc 11 39 0
 2180 015a 1968     		ldr	r1, [r3]
 2181 015c 0A43     		orrs	r2, r1
 2182 015e 1A60     		str	r2, [r3]
 2183              	.LVL135:
 2184              	.LBE1515:
 2185              	.LBE1519:
 120:mculib3/src/uart.h **** 
 2186              		.loc 8 120 0
 2187 0160 234B     		ldr	r3, .L132+76
 2188              	.LBB1520:
 2189              	.LBB1518:
  28:mculib3/src/interrupt.h **** 
 2190              		.loc 4 28 0
 2191 0162 1856     		ldrsb	r0, [r3, r0]
 2192 0164 FFF7FEFF 		bl	NVIC_EnableIRQ
 2193              	.LVL136:
 2194              	.LBE1518:
 2195              	.LBE1520:
 122:mculib3/src/uart.h ****        .set_memory_adr(size_t(uart.buffer.begin()))
 2196              		.loc 8 122 0
 2197 0168 636A     		ldr	r3, [r4, #36]
 2198              	.LVL137:
 2199              	.LBB1521:
 2200              	.LBB1522:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2201              		.loc 11 36 0
 2202 016a 1F49     		ldr	r1, .L132+68
 2203              	.LBE1522:
 2204              	.LBE1521:
 2205              	.LBB1524:
 2206              	.LBB1525:
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2207              		.loc 11 35 0
 2208 016c 1A68     		ldr	r2, [r3]
 2209              	.LBE1525:
 2210              	.LBE1524:
 2211              	.LBB1527:
 2212              	.LBB1528:
  37:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2213              		.loc 11 37 0
 2214 016e 1F48     		ldr	r0, .L132+72
 2215              	.LBE1528:
 2216              	.LBE1527:
 2217              	.LBB1530:
 2218              	.LBB1526:
  35:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_memory(DataSize v) {CCR.MSIZE = v; return *this;}
 2219              		.loc 11 35 0
 2220 0170 BA43     		bics	r2, r7
 2221 0172 1A60     		str	r2, [r3]
 2222              	.LVL138:
 2223              	.LBE1526:
 2224              	.LBE1530:
 2225              	.LBB1531:
 2226              	.LBB1532:
  22:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
ARM GAS  /tmp/ccsHKAo0.s 			page 73


 2227              		.loc 10 22 0
 2228 0174 6268     		ldr	r2, [r4, #4]
 2229 0176 9219     		adds	r2, r2, r6
 2230              	.LVL139:
 2231              	.LBE1532:
 2232              	.LBE1531:
 2233              	.LBB1533:
 2234              	.LBB1534:
  31:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_periph_adr      (uint32_t v){CPAR  = v; return *this;}
 2235              		.loc 11 31 0
 2236 0178 DA60     		str	r2, [r3, #12]
 2237              	.LVL140:
 2238              	.LBE1534:
 2239              	.LBE1533:
 2240              	.LBB1535:
 2241              	.LBB1536:
  76:mculib3/src/periph/usart_f0.h ****    size_t transmit_data_adr() {return reinterpret_cast<size_t>(&TDR);}
 2242              		.loc 9 76 0
 2243 017a E269     		ldr	r2, [r4, #28]
 2244 017c 2432     		adds	r2, r2, #36
 2245              	.LVL141:
 2246              	.LBE1536:
 2247              	.LBE1535:
 2248              	.LBB1537:
 2249              	.LBB1538:
  32:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& set_qty_transactions(uint16_t v){CNDTR = v; return *this;}
 2250              		.loc 11 32 0
 2251 017e 9A60     		str	r2, [r3, #8]
 2252              	.LVL142:
 2253              	.LBE1538:
 2254              	.LBE1537:
 2255              	.LBB1539:
 2256              	.LBB1540:
  33:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2257              		.loc 11 33 0
 2258 0180 FF22     		movs	r2, #255
 2259 0182 5A60     		str	r2, [r3, #4]
 2260              	.LVL143:
 2261              	.LBE1540:
 2262              	.LBE1539:
 2263              	.LBB1541:
 2264              	.LBB1542:
  27:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& inc_periph   (){CCR.PINC = true; return *this;}
 2265              		.loc 11 27 0
 2266 0184 1A68     		ldr	r2, [r3]
 2267 0186 1543     		orrs	r5, r2
 2268 0188 1D60     		str	r5, [r3]
 2269              	.LVL144:
 2270              	.LBE1542:
 2271              	.LBE1541:
 2272              	.LBB1543:
 2273              	.LBB1523:
  36:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& size_periph(DataSize v) {CCR.PSIZE = v; return *this;}
 2274              		.loc 11 36 0
 2275 018a 1A68     		ldr	r2, [r3]
 2276 018c 0A40     		ands	r2, r1
 2277 018e 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccsHKAo0.s 			page 74


 2278              	.LVL145:
 2279              	.LBE1523:
 2280              	.LBE1543:
 2281              	.LBB1544:
 2282              	.LBB1529:
  37:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2283              		.loc 11 37 0
 2284 0190 1A68     		ldr	r2, [r3]
 2285 0192 0240     		ands	r2, r0
 2286 0194 1A60     		str	r2, [r3]
 2287              	.LVL146:
 2288              	.LBE1529:
 2289              	.LBE1544:
 2290              	.LBB1545:
 2291              	.LBB1546:
  29:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2292              		.loc 11 29 0
 2293 0196 2022     		movs	r2, #32
 2294 0198 1968     		ldr	r1, [r3]
 2295              	.LBE1546:
 2296              	.LBE1545:
 132:mculib3/src/uart.h **** 
 2297              		.loc 8 132 0
 2298 019a 3000     		movs	r0, r6
 2299              	.LBB1548:
 2300              	.LBB1547:
  29:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2301              		.loc 11 29 0
 2302 019c 0A43     		orrs	r2, r1
 2303 019e 1A60     		str	r2, [r3]
 2304              	.LBE1547:
 2305              	.LBE1548:
 132:mculib3/src/uart.h **** 
 2306              		.loc 8 132 0
 2307 01a0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2308              	.L133:
 2309 01a2 C046     		.align	2
 2310              	.L132:
 2311 01a4 00000000 		.word	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 2312 01a8 00100240 		.word	1073876992
 2313 01ac 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 2314 01b0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 2315 01b4 FFF0FFFF 		.word	-3841
 2316 01b8 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 2317 01bc 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 2318 01c0 FF0FFFFF 		.word	-61441
 2319 01c4 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 2320 01c8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 2321 01cc 00040048 		.word	1207960576
 2322 01d0 00000000 		.word	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 2323 01d4 00000240 		.word	1073872896
 2324 01d8 00380140 		.word	1073821696
 2325 01dc 1C000240 		.word	1073872924
 2326 01e0 30000240 		.word	1073872944
 2327 01e4 00000000 		.word	.LANCHOR4
 2328 01e8 FFF3FFFF 		.word	-3073
 2329 01ec FFFCFFFF 		.word	-769
ARM GAS  /tmp/ccsHKAo0.s 			page 75


 2330 01f0 00000000 		.word	.LANCHOR2
 2331              		.cfi_endproc
 2332              	.LFE3716:
 2334              		.section	.text._ZN10UART_sizedILj255EE7receiveEv,"axG",%progbits,_ZN10UART_sizedILj255EE7receiveEv
 2335              		.align	1
 2336              		.weak	_ZN10UART_sizedILj255EE7receiveEv
 2337              		.syntax unified
 2338              		.code	16
 2339              		.thumb_func
 2340              		.fpu softvfp
 2342              	_ZN10UART_sizedILj255EE7receiveEv:
 2343              	.LFB4034:
 158:mculib3/src/uart.h **** {
 2344              		.loc 8 158 0
 2345              		.cfi_startproc
 2346              		@ args = 0, pretend = 0, frame = 0
 2347              		@ frame_needed = 0, uses_anonymous_args = 0
 2348              	.LVL147:
 2349              	.LBB1567:
 2350              	.LBB1568:
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 2351              		.loc 10 21 0
 2352 0000 0023     		movs	r3, #0
 2353              	.LBE1568:
 2354              	.LBE1567:
 158:mculib3/src/uart.h **** {
 2355              		.loc 8 158 0
 2356 0002 10B5     		push	{r4, lr}
 2357              	.LCFI13:
 2358              		.cfi_def_cfa_offset 8
 2359              		.cfi_offset 4, -8
 2360              		.cfi_offset 14, -4
 2361              	.LBB1570:
 2362              	.LBB1569:
  21:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 2363              		.loc 10 21 0
 2364 0004 FC30     		adds	r0, r0, #252
 2365              	.LVL148:
 2366 0006 4360     		str	r3, [r0, #4]
 2367 0008 8360     		str	r3, [r0, #8]
 2368              	.LVL149:
 2369              	.LBE1569:
 2370              	.LBE1570:
 161:mculib3/src/uart.h ****    TXstream.disable();
 2371              		.loc 8 161 0
 2372 000a 4369     		ldr	r3, [r0, #20]
 2373              	.LVL150:
 2374              	.LBB1571:
 2375              	.LBB1572:
 2376              	.LBB1573:
 2377              	.LBB1574:
 2378              	.LBB1575:
  48:mculib3/src/periph/gpio_f0_f4_f7.h ****    bool is_set   (size_t n) { return IDR.reg & (1 << n);     }
 2379              		.loc 13 48 0
 2380 000c 06CB     		ldmia	r3!, {r1, r2}
 2381              	.LVL151:
 2382 000e 0123     		movs	r3, #1
ARM GAS  /tmp/ccsHKAo0.s 			page 76


 2383 0010 1C00     		movs	r4, r3
 2384 0012 1032     		adds	r2, r2, #16
 2385 0014 9440     		lsls	r4, r4, r2
 2386 0016 8C61     		str	r4, [r1, #24]
 2387              	.LVL152:
 2388              	.LBE1575:
 2389              	.LBE1574:
 2390              	.LBE1573:
 2391              	.LBE1572:
 2392              	.LBE1571:
 162:mculib3/src/uart.h ****    RXstream.disable()
 2393              		.loc 8 162 0
 2394 0018 016A     		ldr	r1, [r0, #32]
 2395              	.LVL153:
 2396              	.LBB1576:
 2397              	.LBB1577:
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 2398              		.loc 11 25 0
 2399 001a 0A68     		ldr	r2, [r1]
 2400 001c 9A43     		bics	r2, r3
 2401 001e 0A60     		str	r2, [r1]
 2402              	.LVL154:
 2403              	.LBE1577:
 2404              	.LBE1576:
 163:mculib3/src/uart.h ****        .set_qty_transactions(buffer_size);
 2405              		.loc 8 163 0
 2406 0020 426A     		ldr	r2, [r0, #36]
 2407              	.LVL155:
 2408              	.LBB1578:
 2409              	.LBB1579:
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 2410              		.loc 11 25 0
 2411 0022 1168     		ldr	r1, [r2]
 2412 0024 9943     		bics	r1, r3
 2413 0026 1160     		str	r1, [r2]
 2414              	.LVL156:
 2415              	.LBE1579:
 2416              	.LBE1578:
 2417              	.LBB1580:
 2418              	.LBB1581:
  33:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2419              		.loc 11 33 0
 2420 0028 FF21     		movs	r1, #255
 2421 002a 5160     		str	r1, [r2, #4]
 2422              	.LVL157:
 2423              	.LBE1581:
 2424              	.LBE1580:
 165:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt();
 2425              		.loc 8 165 0
 2426 002c 426A     		ldr	r2, [r0, #36]
 2427              	.LVL158:
 2428              	.LBB1582:
 2429              	.LBB1583:
  24:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 2430              		.loc 11 24 0
 2431 002e 1168     		ldr	r1, [r2]
 2432 0030 0B43     		orrs	r3, r1
ARM GAS  /tmp/ccsHKAo0.s 			page 77


 2433 0032 1360     		str	r3, [r2]
 2434              	.L135:
 2435 0034 1368     		ldr	r3, [r2]
 2436 0036 DB07     		lsls	r3, r3, #31
 2437 0038 FCD5     		bpl	.L135
 2438              	.LVL159:
 2439              	.LBE1583:
 2440              	.LBE1582:
 2441              	.LBB1584:
 2442              	.LBB1585:
  62:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2443              		.loc 9 62 0
 2444 003a 1023     		movs	r3, #16
 2445              	.LBE1585:
 2446              	.LBE1584:
 166:mculib3/src/uart.h **** }
 2447              		.loc 8 166 0
 2448 003c C269     		ldr	r2, [r0, #28]
 2449              	.LVL160:
 167:mculib3/src/uart.h **** 
 2450              		.loc 8 167 0
 2451              		@ sp needed
 2452              	.LBB1587:
 2453              	.LBB1586:
  62:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2454              		.loc 9 62 0
 2455 003e 1168     		ldr	r1, [r2]
 2456 0040 0B43     		orrs	r3, r1
 2457 0042 1360     		str	r3, [r2]
 2458              	.LVL161:
 2459              	.LBE1586:
 2460              	.LBE1587:
 167:mculib3/src/uart.h **** 
 2461              		.loc 8 167 0
 2462 0044 10BD     		pop	{r4, pc}
 2463              		.cfi_endproc
 2464              	.LFE4034:
 2466              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv,"ax",
 2467              		.align	1
 2468              		.syntax unified
 2469              		.code	16
 2470              		.thumb_func
 2471              		.fpu softvfp
 2473              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:
 2474              	.LFB4419:
  75:mculib3/src/modbus_slave.h ****     } uart_ {*this};
  76:mculib3/src/modbus_slave.h **** 
  77:mculib3/src/modbus_slave.h ****     struct dma_interrupt : Interrupting
  78:mculib3/src/modbus_slave.h ****     {
  79:mculib3/src/modbus_slave.h ****         Parent& parent;
  80:mculib3/src/modbus_slave.h ****         dma_interrupt (Parent& parent) : parent(parent) {
  81:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
  82:mculib3/src/modbus_slave.h ****         }
  83:mculib3/src/modbus_slave.h ****         void interrupt() override {parent.dmaInterrupt();} 
 2475              		.loc 3 83 0
 2476              		.cfi_startproc
 2477              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccsHKAo0.s 			page 78


 2478              		@ frame_needed = 0, uses_anonymous_args = 0
 2479              	.LVL162:
 2480 0000 10B5     		push	{r4, lr}
 2481              	.LCFI14:
 2482              		.cfi_def_cfa_offset 8
 2483              		.cfi_offset 4, -8
 2484              		.cfi_offset 14, -4
 2485              		.loc 3 83 0
 2486 0002 8468     		ldr	r4, [r0, #8]
 2487              	.LVL163:
 2488              	.LBB1592:
 2489              	.LBB1593:
 2490              	.LBB1594:
 2491              	.LBB1595:
 176:mculib3/src/uart.h **** }
 177:mculib3/src/uart.h **** 
 178:mculib3/src/uart.h **** template <size_t buffer_size>
 179:mculib3/src/uart.h **** bool UART_sized<buffer_size>::is_tx_complete()
 180:mculib3/src/uart.h **** {
 181:mculib3/src/uart.h ****    return dma.is_transfer_complete_interrupt(TX_channel);
 2492              		.loc 8 181 0
 2493 0004 2369     		ldr	r3, [r4, #16]
 2494 0006 FC33     		adds	r3, r3, #252
 2495 0008 D96A     		ldr	r1, [r3, #44]
 2496 000a 9869     		ldr	r0, [r3, #24]
 2497              	.LVL164:
 2498 000c FFF7FEFF 		bl	_ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
 2499              	.LVL165:
 2500              	.LBE1595:
 2501              	.LBE1594:
  57:mculib3/src/modbus_slave.h ****             uart.receive();
 2502              		.loc 3 57 0
 2503 0010 0028     		cmp	r0, #0
 2504 0012 02D0     		beq	.L138
  58:mculib3/src/modbus_slave.h ****     }
 2505              		.loc 3 58 0
 2506 0014 2069     		ldr	r0, [r4, #16]
 2507 0016 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 2508              	.LVL166:
 2509              	.L138:
 2510              	.LBE1593:
 2511              	.LBE1592:
 2512              		.loc 3 83 0
 2513              		@ sp needed
 2514              	.LVL167:
 2515 001a 10BD     		pop	{r4, pc}
 2516              		.cfi_endproc
 2517              	.LFE4419:
 2519              		.section	.text._Z5CRC16IPhEDaT_S1_,"axG",%progbits,_Z5CRC16IPhEDaT_S1_,comdat
 2520              		.align	1
 2521              		.weak	_Z5CRC16IPhEDaT_S1_
 2522              		.syntax unified
 2523              		.code	16
 2524              		.thumb_func
 2525              		.fpu softvfp
 2527              	_Z5CRC16IPhEDaT_S1_:
 2528              	.LFB4149:
ARM GAS  /tmp/ccsHKAo0.s 			page 79


 2529              		.file 18 "mculib3/src/table_crc.h"
   1:mculib3/src/table_crc.h **** #pragma once
   2:mculib3/src/table_crc.h **** 
   3:mculib3/src/table_crc.h **** #include <tuple>
   4:mculib3/src/table_crc.h **** 
   5:mculib3/src/table_crc.h **** //    CRC   
   6:mculib3/src/table_crc.h **** 
   7:mculib3/src/table_crc.h **** constexpr uint8_t crc_low_table[]
   8:mculib3/src/table_crc.h **** {
   9:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  10:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  11:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  12:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
  13:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81,
  14:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0,
  15:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  16:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40,
  17:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  18:mculib3/src/table_crc.h ****         0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  19:mculib3/src/table_crc.h ****         0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01,
  20:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  21:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  22:mculib3/src/table_crc.h ****         0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0,
  23:mculib3/src/table_crc.h ****         0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01,
  24:mculib3/src/table_crc.h ****         0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81, 0x40, 0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41,
  25:mculib3/src/table_crc.h ****         0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41, 0x00, 0xC1, 0x81,
  26:mculib3/src/table_crc.h ****         0x40
  27:mculib3/src/table_crc.h **** };
  28:mculib3/src/table_crc.h **** 
  29:mculib3/src/table_crc.h **** constexpr uint8_t crc_high_table[]
  30:mculib3/src/table_crc.h **** {
  31:mculib3/src/table_crc.h ****         0x00, 0xC0, 0xC1, 0x01, 0xC3, 0x03, 0x02, 0xC2, 0xC6, 0x06, 0x07, 0xC7, 0x05, 0xC5, 0xC4,
  32:mculib3/src/table_crc.h ****         0x04, 0xCC, 0x0C, 0x0D, 0xCD, 0x0F, 0xCF, 0xCE, 0x0E, 0x0A, 0xCA, 0xCB, 0x0B, 0xC9, 0x09,
  33:mculib3/src/table_crc.h ****         0x08, 0xC8, 0xD8, 0x18, 0x19, 0xD9, 0x1B, 0xDB, 0xDA, 0x1A, 0x1E, 0xDE, 0xDF, 0x1F, 0xDD,
  34:mculib3/src/table_crc.h ****         0x1D, 0x1C, 0xDC, 0x14, 0xD4, 0xD5, 0x15, 0xD7, 0x17, 0x16, 0xD6, 0xD2, 0x12, 0x13, 0xD3,
  35:mculib3/src/table_crc.h ****         0x11, 0xD1, 0xD0, 0x10, 0xF0, 0x30, 0x31, 0xF1, 0x33, 0xF3, 0xF2, 0x32, 0x36, 0xF6, 0xF7,
  36:mculib3/src/table_crc.h ****         0x37, 0xF5, 0x35, 0x34, 0xF4, 0x3C, 0xFC, 0xFD, 0x3D, 0xFF, 0x3F, 0x3E, 0xFE, 0xFA, 0x3A,
  37:mculib3/src/table_crc.h ****         0x3B, 0xFB, 0x39, 0xF9, 0xF8, 0x38, 0x28, 0xE8, 0xE9, 0x29, 0xEB, 0x2B, 0x2A, 0xEA, 0xEE,
  38:mculib3/src/table_crc.h ****         0x2E, 0x2F, 0xEF, 0x2D, 0xED, 0xEC, 0x2C, 0xE4, 0x24, 0x25, 0xE5, 0x27, 0xE7, 0xE6, 0x26,
  39:mculib3/src/table_crc.h ****         0x22, 0xE2, 0xE3, 0x23, 0xE1, 0x21, 0x20, 0xE0, 0xA0, 0x60, 0x61, 0xA1, 0x63, 0xA3, 0xA2,
  40:mculib3/src/table_crc.h ****         0x62, 0x66, 0xA6, 0xA7, 0x67, 0xA5, 0x65, 0x64, 0xA4, 0x6C, 0xAC, 0xAD, 0x6D, 0xAF, 0x6F,
  41:mculib3/src/table_crc.h ****         0x6E, 0xAE, 0xAA, 0x6A, 0x6B, 0xAB, 0x69, 0xA9, 0xA8, 0x68, 0x78, 0xB8, 0xB9, 0x79, 0xBB,
  42:mculib3/src/table_crc.h ****         0x7B, 0x7A, 0xBA, 0xBE, 0x7E, 0x7F, 0xBF, 0x7D, 0xBD, 0xBC, 0x7C, 0xB4, 0x74, 0x75, 0xB5,
  43:mculib3/src/table_crc.h ****         0x77, 0xB7, 0xB6, 0x76, 0x72, 0xB2, 0xB3, 0x73, 0xB1, 0x71, 0x70, 0xB0, 0x50, 0x90, 0x91,
  44:mculib3/src/table_crc.h ****         0x51, 0x93, 0x53, 0x52, 0x92, 0x96, 0x56, 0x57, 0x97, 0x55, 0x95, 0x94, 0x54, 0x9C, 0x5C,
  45:mculib3/src/table_crc.h ****         0x5D, 0x9D, 0x5F, 0x9F, 0x9E, 0x5E, 0x5A, 0x9A, 0x9B, 0x5B, 0x99, 0x59, 0x58, 0x98, 0x88,
  46:mculib3/src/table_crc.h ****         0x48, 0x49, 0x89, 0x4B, 0x8B, 0x8A, 0x4A, 0x4E, 0x8E, 0x8F, 0x4F, 0x8D, 0x4D, 0x4C, 0x8C,
  47:mculib3/src/table_crc.h ****         0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42, 0x43, 0x83, 0x41, 0x81, 0x80,
  48:mculib3/src/table_crc.h ****         0x40
  49:mculib3/src/table_crc.h **** }; 
  50:mculib3/src/table_crc.h **** 
  51:mculib3/src/table_crc.h **** template<class InputIt>
  52:mculib3/src/table_crc.h **** constexpr auto CRC16(InputIt first, InputIt last)
 2530              		.loc 18 52 0
 2531              		.cfi_startproc
 2532              		@ args = 0, pretend = 0, frame = 0
 2533              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccsHKAo0.s 			page 80


 2534              	.LVL168:
  53:mculib3/src/table_crc.h **** {
  54:mculib3/src/table_crc.h ****     uint8_t crc_high = 0xFF;   // high byte of CRC initialized
  55:mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 2535              		.loc 18 55 0
 2536 0000 FF23     		movs	r3, #255
  52:mculib3/src/table_crc.h **** {
 2537              		.loc 18 52 0
 2538 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 2539              	.LCFI15:
 2540              		.cfi_def_cfa_offset 20
 2541              		.cfi_offset 4, -20
 2542              		.cfi_offset 5, -16
 2543              		.cfi_offset 6, -12
 2544              		.cfi_offset 7, -8
 2545              		.cfi_offset 14, -4
  54:mculib3/src/table_crc.h ****     uint8_t crc_low  = 0xFF;   // low byte of CRC initialized
 2546              		.loc 18 54 0
 2547 0004 1D00     		movs	r5, r3
 2548              	.LBB1596:
  56:mculib3/src/table_crc.h **** 
  57:mculib3/src/table_crc.h ****     do
  58:mculib3/src/table_crc.h ****     {
  59:mculib3/src/table_crc.h ****        uint8_t i = crc_low ^ *first++;              // will index into CRC lookup table
  60:mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 2549              		.loc 18 60 0
 2550 0006 064F     		ldr	r7, .L146
  61:mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 2551              		.loc 18 61 0
 2552 0008 064E     		ldr	r6, .L146+4
 2553              	.LVL169:
 2554              	.L144:
  59:mculib3/src/table_crc.h ****        crc_low  = crc_high ^ crc_low_table[i];    // calculate the CRC
 2555              		.loc 18 59 0
 2556 000a 0C78     		ldrb	r4, [r1]
 2557 000c 0131     		adds	r1, r1, #1
 2558              	.LVL170:
  60:mculib3/src/table_crc.h ****        crc_high =            crc_high_table[i];
 2559              		.loc 18 60 0
 2560 000e 5C40     		eors	r4, r3
 2561 0010 3B5D     		ldrb	r3, [r7, r4]
 2562              	.LVL171:
 2563 0012 6B40     		eors	r3, r5
 2564              	.LVL172:
 2565              		.loc 18 61 0
 2566 0014 355D     		ldrb	r5, [r6, r4]
 2567              	.LVL173:
 2568              	.LBE1596:
  62:mculib3/src/table_crc.h ****     }
  63:mculib3/src/table_crc.h ****     while (first != last);   // pass through message buffer (max 256)
 2569              		.loc 18 63 0
 2570 0016 8A42     		cmp	r2, r1
 2571 0018 F7D1     		bne	.L144
 2572              	.LVL174:
 2573              	.LBB1597:
 2574              	.LBB1598:
 2575              	.LBB1599:
ARM GAS  /tmp/ccsHKAo0.s 			page 81


 2576              	.LBB1600:
 2577              	.LBB1601:
 2578              		.file 19 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
   1:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <tuple> -*- C++ -*-
   2:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
   3:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Copyright (C) 2007-2017 Free Software Foundation, Inc.
   4:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** //
   5:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This file is part of the GNU ISO C++ Library.  This library is free
   6:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // software; you can redistribute it and/or modify it under the
   7:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // terms of the GNU General Public License as published by the
   8:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Free Software Foundation; either version 3, or (at your option)
   9:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // any later version.
  10:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  11:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // This library is distributed in the hope that it will be useful,
  12:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // GNU General Public License for more details.
  15:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  16:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // Under Section 7 of GPL version 3, you are granted additional
  17:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // permissions described in the GCC Runtime Library Exception, version
  18:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // 3.1, as published by the Free Software Foundation.
  19:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  20:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // You should have received a copy of the GNU General Public License and
  21:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // a copy of the GCC Runtime Library Exception along with this program;
  22:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // see the files COPYING3 and COPYING.RUNTIME respectively.  If not, see
  23:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** // <http://www.gnu.org/licenses/>.
  24:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  25:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** /** @file include/tuple
  26:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  *  This is a Standard C++ Library header.
  27:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****  */
  28:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  29:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #ifndef _GLIBCXX_TUPLE
  30:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #define _GLIBCXX_TUPLE 1
  31:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  32:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #pragma GCC system_header
  33:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  34:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #if __cplusplus < 201103L
  35:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** # include <bits/c++0x_warning.h>
  36:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #else
  37:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  38:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <utility>
  39:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <array>
  40:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/uses_allocator.h>
  41:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** #include <bits/invoke.h>
  42:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  43:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** namespace std _GLIBCXX_VISIBILITY(default)
  44:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** {
  45:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** _GLIBCXX_BEGIN_NAMESPACE_VERSION
  46:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  47:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   /**
  48:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @addtogroup utilities
  49:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    *  @{
  50:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****    */
  51:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  52:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename... _Elements>
  53:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     class tuple;
  54:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 82


  55:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  56:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple : is_empty<_Tp> { };
  57:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  58:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Using EBO for elements that are tuples causes ambiguous base errors.
  59:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _El0, typename... _El>
  60:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct __is_empty_non_tuple<tuple<_El0, _El...>> : false_type { };
  61:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  62:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   // Use the Empty Base-class Optimization for empty, non-final types.
  63:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<typename _Tp>
  64:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     using __empty_not_final
  65:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     = typename conditional<__is_final(_Tp), false_type,
  66:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 			   __is_empty_non_tuple<_Tp>>::type;
  67:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  68:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head,
  69:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	   bool = __empty_not_final<_Head>::value>
  70:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base;
  71:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  72:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
  73:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, true>
  74:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     : public _Head
  75:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
  76:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
  77:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  78:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  79:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
  80:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head(__h) { }
  81:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  82:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
  83:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
  84:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  85:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
  86:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
  87:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__h)) { }
  88:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  89:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _Head_base(allocator_arg_t, __uses_alloc0)
  90:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _Head() { }
  91:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  92:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  93:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc1<_Alloc> __a)
  94:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a) { }
  95:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
  96:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc>
  97:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(allocator_arg_t, __uses_alloc2<_Alloc> __a)
  98:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(*__a._M_a) { }
  99:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 100:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 101:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc0, _UHead&& __uhead)
 102:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead)) { }
 103:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 104:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 105:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc1<_Alloc> __a, _UHead&& __uhead)
 106:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(allocator_arg, *__a._M_a, std::forward<_UHead>(__uhead)) { }
 107:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 108:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _Alloc, typename _UHead>
 109:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	_Head_base(__uses_alloc2<_Alloc> __a, _UHead&& __uhead)
 110:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _Head(std::forward<_UHead>(__uhead), *__a._M_a) { }
 111:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 83


 112:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr _Head&
 113:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(_Head_base& __b) noexcept { return __b; }
 114:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 115:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       static constexpr const _Head&
 116:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       _M_head(const _Head_base& __b) noexcept { return __b; }
 117:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     };
 118:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 119:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****   template<std::size_t _Idx, typename _Head>
 120:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     struct _Head_base<_Idx, _Head, false>
 121:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****     {
 122:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base()
 123:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl() { }
 124:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 125:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head& __h)
 126:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       : _M_head_impl(__h) { }
 127:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 128:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(const _Head_base&) = default;
 129:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       constexpr _Head_base(_Head_base&&) = default;
 130:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 
 131:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****       template<typename _UHead>
 132:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple ****         constexpr _Head_base(_UHead&& __h)
 133:/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/tuple **** 	: _M_head_impl(std::forward<_UHead>(__h)) { }
 2579              		.loc 19 133 0
 2580 001a 0570     		strb	r5, [r0]
 2581              	.LVL175:
 2582              	.LBE1601:
 2583              	.LBE1600:
 2584              	.LBE1599:
 2585              	.LBB1602:
 2586              	.LBB1603:
 2587 001c 4370     		strb	r3, [r0, #1]
 2588              	.LVL176:
 2589              	.LBE1603:
 2590              	.LBE1602:
 2591              	.LBE1598:
 2592              	.LBE1597:
  64:mculib3/src/table_crc.h ****         
  65:mculib3/src/table_crc.h ****     return std::tuple {crc_low, crc_high};
  66:mculib3/src/table_crc.h **** }
 2593              		.loc 18 66 0
 2594              		@ sp needed
 2595 001e F0BD     		pop	{r4, r5, r6, r7, pc}
 2596              	.L147:
 2597              		.align	2
 2598              	.L146:
 2599 0020 00000000 		.word	_ZL13crc_low_table
 2600 0024 00000000 		.word	_ZL14crc_high_table
 2601              		.cfi_endproc
 2602              	.LFE4149:
 2604              		.section	.text._ZN10Net_bufferILj255EE9pop_frontEv,"axG",%progbits,_ZN10Net_bufferILj255EE9pop_fro
 2605              		.align	1
 2606              		.weak	_ZN10Net_bufferILj255EE9pop_frontEv
 2607              		.syntax unified
 2608              		.code	16
 2609              		.thumb_func
 2610              		.fpu softvfp
 2612              	_ZN10Net_bufferILj255EE9pop_frontEv:
ARM GAS  /tmp/ccsHKAo0.s 			page 84


 2613              	.LFB4163:
  26:mculib3/src/net_buffer.h **** 
  27:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint8_t);
  28:mculib3/src/net_buffer.h ****     Net_buffer& operator<< (uint16_t);
  29:mculib3/src/net_buffer.h ****     template<class U>
  30:mculib3/src/net_buffer.h ****     std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer&>
  31:mculib3/src/net_buffer.h ****     operator<< (const U&);
  32:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint8_t&);
  33:mculib3/src/net_buffer.h ****     Net_buffer& operator>> (uint16_t&);
  34:mculib3/src/net_buffer.h ****     uint8_t pop_back();
  35:mculib3/src/net_buffer.h ****     uint8_t pop_front();
  36:mculib3/src/net_buffer.h ****     uint8_t& front() { return base()[begin_i]; }
  37:mculib3/src/net_buffer.h **** 
  38:mculib3/src/net_buffer.h **** 
  39:mculib3/src/net_buffer.h **** 
  40:mculib3/src/net_buffer.h **** protected:
  41:mculib3/src/net_buffer.h ****     using Container = std::array<uint8_t,size_>;
  42:mculib3/src/net_buffer.h ****     size_t begin_i {0};
  43:mculib3/src/net_buffer.h ****     size_t end_i   {0};
  44:mculib3/src/net_buffer.h ****     auto& base() { return *static_cast<Container*>(this); }
  45:mculib3/src/net_buffer.h **** 
  46:mculib3/src/net_buffer.h ****     
  47:mculib3/src/net_buffer.h **** private:
  48:mculib3/src/net_buffer.h ****     auto to_bytes (uint16_t v)
  49:mculib3/src/net_buffer.h ****     {
  50:mculib3/src/net_buffer.h ****         union {
  51:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  52:mculib3/src/net_buffer.h ****             uint16_t d16;
  53:mculib3/src/net_buffer.h ****         } u;
  54:mculib3/src/net_buffer.h ****         u.d16 = v;
  55:mculib3/src/net_buffer.h ****         return std::tuple {u.d8[0], u.d8[1]};
  56:mculib3/src/net_buffer.h ****     }
  57:mculib3/src/net_buffer.h **** 
  58:mculib3/src/net_buffer.h ****     auto from_bytes (uint8_t v1, uint8_t v2)
  59:mculib3/src/net_buffer.h ****     {
  60:mculib3/src/net_buffer.h ****         union {
  61:mculib3/src/net_buffer.h ****             std::array<uint8_t,2> d8;
  62:mculib3/src/net_buffer.h ****             uint16_t d16;
  63:mculib3/src/net_buffer.h ****         } u;
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
  65:mculib3/src/net_buffer.h ****         return u.d16;
  66:mculib3/src/net_buffer.h ****     }
  67:mculib3/src/net_buffer.h ****     
  68:mculib3/src/net_buffer.h **** };
  69:mculib3/src/net_buffer.h **** 
  70:mculib3/src/net_buffer.h **** 
  71:mculib3/src/net_buffer.h **** 
  72:mculib3/src/net_buffer.h **** 
  73:mculib3/src/net_buffer.h **** 
  74:mculib3/src/net_buffer.h **** 
  75:mculib3/src/net_buffer.h **** 
  76:mculib3/src/net_buffer.h **** 
  77:mculib3/src/net_buffer.h **** template<size_t size_>
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
  79:mculib3/src/net_buffer.h **** {
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
  81:mculib3/src/net_buffer.h ****         *end() = v;
ARM GAS  /tmp/ccsHKAo0.s 			page 85


  82:mculib3/src/net_buffer.h ****         end_i++;
  83:mculib3/src/net_buffer.h ****     }
  84:mculib3/src/net_buffer.h ****     return *this;
  85:mculib3/src/net_buffer.h **** }
  86:mculib3/src/net_buffer.h **** 
  87:mculib3/src/net_buffer.h **** template<size_t size_>
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
  89:mculib3/src/net_buffer.h **** {
  90:mculib3/src/net_buffer.h ****     auto [low, hi] = to_bytes(v);
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
  92:mculib3/src/net_buffer.h ****     return *this;
  93:mculib3/src/net_buffer.h **** }
  94:mculib3/src/net_buffer.h **** 
  95:mculib3/src/net_buffer.h **** template<size_t size_>
  96:mculib3/src/net_buffer.h **** template<class U>
  97:mculib3/src/net_buffer.h **** std::enable_if_t<std::is_same_v<typename U::value_type, uint8_t>, Net_buffer<size_>&>
  98:mculib3/src/net_buffer.h **** Net_buffer<size_>::operator<< (const U& v)
  99:mculib3/src/net_buffer.h **** {
 100:mculib3/src/net_buffer.h ****     if (end_i + v.size() < size_) {
 101:mculib3/src/net_buffer.h ****         std::copy (v.begin(), v.end(), end());
 102:mculib3/src/net_buffer.h ****         end_i += v.size();
 103:mculib3/src/net_buffer.h ****     }
 104:mculib3/src/net_buffer.h ****     return *this;
 105:mculib3/src/net_buffer.h **** }
 106:mculib3/src/net_buffer.h **** 
 107:mculib3/src/net_buffer.h **** template<size_t size_>
 108:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint8_t& v)
 109:mculib3/src/net_buffer.h **** {
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 112:mculib3/src/net_buffer.h ****     else 
 113:mculib3/src/net_buffer.h ****         v = 0;
 114:mculib3/src/net_buffer.h ****     return *this;
 115:mculib3/src/net_buffer.h **** }
 116:mculib3/src/net_buffer.h **** 
 117:mculib3/src/net_buffer.h **** template<size_t size_>
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 119:mculib3/src/net_buffer.h **** {
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 124:mculib3/src/net_buffer.h ****     } else {
 125:mculib3/src/net_buffer.h ****         v = 0;
 126:mculib3/src/net_buffer.h ****     }
 127:mculib3/src/net_buffer.h ****         
 128:mculib3/src/net_buffer.h ****     return *this;
 129:mculib3/src/net_buffer.h **** }
 130:mculib3/src/net_buffer.h **** 
 131:mculib3/src/net_buffer.h **** template<size_t size_>
 132:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_back()
 133:mculib3/src/net_buffer.h **** {
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 136:mculib3/src/net_buffer.h ****     return 0;
 137:mculib3/src/net_buffer.h **** }
 138:mculib3/src/net_buffer.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 86


 139:mculib3/src/net_buffer.h **** template<size_t size_>
 140:mculib3/src/net_buffer.h **** uint8_t Net_buffer<size_>::pop_front()
 2614              		.loc 10 140 0
 2615              		.cfi_startproc
 2616              		@ args = 0, pretend = 0, frame = 0
 2617              		@ frame_needed = 0, uses_anonymous_args = 0
 2618              	.LVL177:
 141:mculib3/src/net_buffer.h **** {
 142:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 2619              		.loc 10 142 0
 2620 0000 0200     		movs	r2, r0
 140:mculib3/src/net_buffer.h **** {
 2621              		.loc 10 140 0
 2622 0002 10B5     		push	{r4, lr}
 2623              	.LCFI16:
 2624              		.cfi_def_cfa_offset 8
 2625              		.cfi_offset 4, -8
 2626              		.cfi_offset 14, -4
 2627              		.loc 10 142 0
 2628 0004 FC32     		adds	r2, r2, #252
 2629 0006 5368     		ldr	r3, [r2, #4]
 2630 0008 9468     		ldr	r4, [r2, #8]
 143:mculib3/src/net_buffer.h ****         return base()[begin_i++];
 144:mculib3/src/net_buffer.h ****     return 0;
 2631              		.loc 10 144 0
 2632 000a 0021     		movs	r1, #0
 142:mculib3/src/net_buffer.h ****         return base()[begin_i++];
 2633              		.loc 10 142 0
 2634 000c 9C42     		cmp	r4, r3
 2635 000e 02D9     		bls	.L149
 143:mculib3/src/net_buffer.h ****         return base()[begin_i++];
 2636              		.loc 10 143 0
 2637 0010 591C     		adds	r1, r3, #1
 2638 0012 5160     		str	r1, [r2, #4]
 2639 0014 C15C     		ldrb	r1, [r0, r3]
 2640              	.L149:
 145:mculib3/src/net_buffer.h **** }...
 2641              		.loc 10 145 0
 2642 0016 0800     		movs	r0, r1
 2643              	.LVL178:
 2644              		@ sp needed
 2645 0018 10BD     		pop	{r4, pc}
 2646              		.cfi_endproc
 2647              	.LFE4163:
 2649              		.section	.text._ZN10Net_bufferILj255EElsEh,"axG",%progbits,_ZN10Net_bufferILj255EElsEh,comdat
 2650              		.align	1
 2651              		.weak	_ZN10Net_bufferILj255EElsEh
 2652              		.syntax unified
 2653              		.code	16
 2654              		.thumb_func
 2655              		.fpu softvfp
 2657              	_ZN10Net_bufferILj255EElsEh:
 2658              	.LFB4274:
  78:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint8_t v)
 2659              		.loc 10 78 0
 2660              		.cfi_startproc
 2661              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccsHKAo0.s 			page 87


 2662              		@ frame_needed = 0, uses_anonymous_args = 0
 2663              		@ link register save eliminated.
 2664              	.LVL179:
  80:mculib3/src/net_buffer.h ****     if (end_i < size_) {
 2665              		.loc 10 80 0
 2666 0000 0300     		movs	r3, r0
 2667 0002 FC33     		adds	r3, r3, #252
 2668 0004 9A68     		ldr	r2, [r3, #8]
 2669 0006 FE2A     		cmp	r2, #254
 2670 0008 03D8     		bhi	.L152
  81:mculib3/src/net_buffer.h ****         *end() = v;
 2671              		.loc 10 81 0
 2672 000a 8154     		strb	r1, [r0, r2]
  82:mculib3/src/net_buffer.h ****         end_i++;
 2673              		.loc 10 82 0
 2674 000c 9A68     		ldr	r2, [r3, #8]
 2675 000e 0132     		adds	r2, r2, #1
 2676 0010 9A60     		str	r2, [r3, #8]
 2677              	.L152:
  85:mculib3/src/net_buffer.h **** }
 2678              		.loc 10 85 0
 2679              		@ sp needed
 2680 0012 7047     		bx	lr
 2681              		.cfi_endproc
 2682              	.LFE4274:
 2684              		.section	.text._ZN10Net_bufferILj255EElsEt,"axG",%progbits,_ZN10Net_bufferILj255EElsEt,comdat
 2685              		.align	1
 2686              		.weak	_ZN10Net_bufferILj255EElsEt
 2687              		.syntax unified
 2688              		.code	16
 2689              		.thumb_func
 2690              		.fpu softvfp
 2692              	_ZN10Net_bufferILj255EElsEt:
 2693              	.LFB4275:
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 2694              		.loc 10 88 0
 2695              		.cfi_startproc
 2696              		@ args = 0, pretend = 0, frame = 0
 2697              		@ frame_needed = 0, uses_anonymous_args = 0
 2698              	.LVL180:
 2699 0000 70B5     		push	{r4, r5, r6, lr}
 2700              	.LCFI17:
 2701              		.cfi_def_cfa_offset 16
 2702              		.cfi_offset 4, -16
 2703              		.cfi_offset 5, -12
 2704              		.cfi_offset 6, -8
 2705              		.cfi_offset 14, -4
  88:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator<< (uint16_t v)
 2706              		.loc 10 88 0
 2707 0002 0C00     		movs	r4, r1
 2708 0004 0500     		movs	r5, r0
 2709              	.LVL181:
  91:mculib3/src/net_buffer.h ****     *this << hi << low;
 2710              		.loc 10 91 0
 2711 0006 090A     		lsrs	r1, r1, #8
 2712              	.LVL182:
 2713 0008 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
ARM GAS  /tmp/ccsHKAo0.s 			page 88


 2714              	.LVL183:
 2715 000c E1B2     		uxtb	r1, r4
 2716 000e FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 2717              	.LVL184:
  93:mculib3/src/net_buffer.h **** }
 2718              		.loc 10 93 0
 2719              		@ sp needed
 2720 0012 2800     		movs	r0, r5
 2721              	.LVL185:
 2722 0014 70BD     		pop	{r4, r5, r6, pc}
 2723              		.cfi_endproc
 2724              	.LFE4275:
 2726              		.section	.text._ZN10UART_sizedILj255EE8transmitEv,"axG",%progbits,_ZN10UART_sizedILj255EE8transmit
 2727              		.align	1
 2728              		.weak	_ZN10UART_sizedILj255EE8transmitEv
 2729              		.syntax unified
 2730              		.code	16
 2731              		.thumb_func
 2732              		.fpu softvfp
 2734              	_ZN10UART_sizedILj255EE8transmitEv:
 2735              	.LFB4279:
 146:mculib3/src/uart.h **** {
 2736              		.loc 8 146 0
 2737              		.cfi_startproc
 2738              		@ args = 0, pretend = 0, frame = 0
 2739              		@ frame_needed = 0, uses_anonymous_args = 0
 2740              	.LVL186:
 2741              	.LBB1622:
 2742              	.LBB1623:
 2743              	.LBB1624:
 2744              	.LBB1625:
 2745              	.LBB1626:
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 2746              		.loc 13 47 0
 2747 0000 0122     		movs	r2, #1
 2748              	.LBE1626:
 2749              	.LBE1625:
 2750              	.LBE1624:
 2751              	.LBE1623:
 2752              	.LBE1622:
 146:mculib3/src/uart.h **** {
 2753              		.loc 8 146 0
 2754 0002 10B5     		push	{r4, lr}
 2755              	.LCFI18:
 2756              		.cfi_def_cfa_offset 8
 2757              		.cfi_offset 4, -8
 2758              		.cfi_offset 14, -4
 2759              	.LBB1635:
 2760              	.LBB1633:
 2761              	.LBB1631:
 2762              	.LBB1629:
 2763              	.LBB1627:
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 2764              		.loc 13 47 0
 2765 0004 1400     		movs	r4, r2
 2766              	.LBE1627:
 2767              	.LBE1629:
ARM GAS  /tmp/ccsHKAo0.s 			page 89


 2768              	.LBE1631:
 2769              	.LBE1633:
 2770              	.LBE1635:
 148:mculib3/src/uart.h ****    usart.enable_IDLE_interrupt (false);
 2771              		.loc 8 148 0
 2772 0006 FC30     		adds	r0, r0, #252
 2773              	.LVL187:
 2774 0008 4369     		ldr	r3, [r0, #20]
 2775              	.LVL188:
 2776              	.LBB1636:
 2777              	.LBB1634:
 2778              	.LBB1632:
  28:mculib3/src/pin.h ****    void clear()     { port.clear(n);           }
 2779              		.loc 12 28 0
 2780 000a 1968     		ldr	r1, [r3]
 2781              	.LVL189:
 2782              	.LBB1630:
 2783              	.LBB1628:
  47:mculib3/src/periph/gpio_f0_f4_f7.h ****    void clear    (size_t n) { BSRR = (1 << (n + 16));        }
 2784              		.loc 13 47 0
 2785 000c 5B68     		ldr	r3, [r3, #4]
 2786              	.LVL190:
 2787 000e 9C40     		lsls	r4, r4, r3
 2788 0010 8C61     		str	r4, [r1, #24]
 2789              	.LVL191:
 2790              	.LBE1628:
 2791              	.LBE1630:
 2792              	.LBE1632:
 2793              	.LBE1634:
 2794              	.LBE1636:
 2795              	.LBB1637:
 2796              	.LBB1638:
  62:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2797              		.loc 9 62 0
 2798 0012 1024     		movs	r4, #16
 2799              	.LBE1638:
 2800              	.LBE1637:
 149:mculib3/src/uart.h ****    RXstream.disable();
 2801              		.loc 8 149 0
 2802 0014 C169     		ldr	r1, [r0, #28]
 2803              	.LVL192:
 2804              	.LBB1640:
 2805              	.LBB1639:
  62:mculib3/src/periph/usart_f0.h ****    bool   is_IDLE_interrupt              (){return ISR.IDLE;}
 2806              		.loc 9 62 0
 2807 0016 0B68     		ldr	r3, [r1]
 2808 0018 A343     		bics	r3, r4
 2809 001a 0B60     		str	r3, [r1]
 2810              	.LVL193:
 2811              	.LBE1639:
 2812              	.LBE1640:
 150:mculib3/src/uart.h ****    TXstream.disable();
 2813              		.loc 8 150 0
 2814 001c 416A     		ldr	r1, [r0, #36]
 2815              	.LVL194:
 2816              	.LBB1641:
 2817              	.LBB1642:
ARM GAS  /tmp/ccsHKAo0.s 			page 90


  25:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 2818              		.loc 11 25 0
 2819 001e 0B68     		ldr	r3, [r1]
 2820 0020 9343     		bics	r3, r2
 2821 0022 0B60     		str	r3, [r1]
 2822              	.LVL195:
 2823              	.LBE1642:
 2824              	.LBE1641:
 151:mculib3/src/uart.h ****    // +2     2  (  
 2825              		.loc 8 151 0
 2826 0024 016A     		ldr	r1, [r0, #32]
 2827              	.LVL196:
 2828              	.LBB1643:
 2829              	.LBB1644:
  25:mculib3/src/periph/dma_stream_f0_f1.h ****    bool        is_disable   (){return (not CCR.EN);}
 2830              		.loc 11 25 0
 2831 0026 0B68     		ldr	r3, [r1]
 2832 0028 9343     		bics	r3, r2
 2833 002a 0B60     		str	r3, [r1]
 2834              	.LVL197:
 2835              	.LBE1644:
 2836              	.LBE1643:
 2837              	.LBB1645:
 2838              	.LBB1646:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 2839              		.loc 10 24 0
 2840 002c 8368     		ldr	r3, [r0, #8]
 2841 002e 4468     		ldr	r4, [r0, #4]
 2842              	.LBE1646:
 2843              	.LBE1645:
 153:mculib3/src/uart.h ****    TXstream.enable();
 2844              		.loc 8 153 0
 2845 0030 016A     		ldr	r1, [r0, #32]
 2846              	.LVL198:
 2847              	.LBB1648:
 2848              	.LBB1647:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 2849              		.loc 10 24 0
 2850 0032 1B1B     		subs	r3, r3, r4
 2851              	.LBE1647:
 2852              	.LBE1648:
 153:mculib3/src/uart.h ****    TXstream.enable();
 2853              		.loc 8 153 0
 2854 0034 0233     		adds	r3, r3, #2
 2855              	.LBB1649:
 2856              	.LBB1650:
  33:mculib3/src/periph/dma_stream_f0_f1.h **** 
 2857              		.loc 11 33 0
 2858 0036 9BB2     		uxth	r3, r3
 2859 0038 4B60     		str	r3, [r1, #4]
 2860              	.LVL199:
 2861              	.LBE1650:
 2862              	.LBE1649:
 154:mculib3/src/uart.h **** }
 2863              		.loc 8 154 0
 2864 003a 036A     		ldr	r3, [r0, #32]
 2865              	.LVL200:
ARM GAS  /tmp/ccsHKAo0.s 			page 91


 2866              	.LBB1651:
 2867              	.LBB1652:
  24:mculib3/src/periph/dma_stream_f0_f1.h ****    DMA_stream& disable      (){CCR.EN = false;  return *this;}
 2868              		.loc 11 24 0
 2869 003c 1968     		ldr	r1, [r3]
 2870 003e 0A43     		orrs	r2, r1
 2871 0040 1A60     		str	r2, [r3]
 2872              	.L155:
 2873 0042 1A68     		ldr	r2, [r3]
 2874 0044 D207     		lsls	r2, r2, #31
 2875 0046 FCD5     		bpl	.L155
 2876              	.LBE1652:
 2877              	.LBE1651:
 155:mculib3/src/uart.h **** 
 2878              		.loc 8 155 0
 2879              		@ sp needed
 2880 0048 10BD     		pop	{r4, pc}
 2881              		.cfi_endproc
 2882              	.LFE4279:
 2884              		.section	.text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_cod
 2885              		.align	1
 2886              		.syntax unified
 2887              		.code	16
 2888              		.thumb_func
 2889              		.fpu softvfp
 2891              	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:
 2892              	.LFB4166:
  84:mculib3/src/modbus_slave.h ****     } dma_ {*this};
  85:mculib3/src/modbus_slave.h **** 
  86:mculib3/src/modbus_slave.h **** public:
  87:mculib3/src/modbus_slave.h **** 
  88:mculib3/src/modbus_slave.h ****     static constexpr uint16_t InRegQty  = sizeof (InRegs_t) / 2;
  89:mculib3/src/modbus_slave.h ****     static constexpr uint16_t OutRegQty = sizeof(OutRegs_t) / 2;
  90:mculib3/src/modbus_slave.h **** 
  91:mculib3/src/modbus_slave.h ****     union {
  92:mculib3/src/modbus_slave.h ****         InRegs_t inRegs;
  93:mculib3/src/modbus_slave.h ****         uint16_t arInRegs[InRegQty];
  94:mculib3/src/modbus_slave.h ****     };
  95:mculib3/src/modbus_slave.h ****     union {
  96:mculib3/src/modbus_slave.h ****         OutRegs_t outRegs;
  97:mculib3/src/modbus_slave.h ****         uint16_t arOutRegs[OutRegQty];
  98:mculib3/src/modbus_slave.h ****     };
  99:mculib3/src/modbus_slave.h ****     union {
 100:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMin;
 101:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMin[InRegQty];
 102:mculib3/src/modbus_slave.h ****     };
 103:mculib3/src/modbus_slave.h ****     union {
 104:mculib3/src/modbus_slave.h ****         InRegs_t inRegsMax;
 105:mculib3/src/modbus_slave.h ****         uint16_t arInRegsMax[InRegQty];
 106:mculib3/src/modbus_slave.h ****     };
 107:mculib3/src/modbus_slave.h **** 
 108:mculib3/src/modbus_slave.h ****     bool signed_[InRegQty] {};
 109:mculib3/src/modbus_slave.h ****     
 110:mculib3/src/modbus_slave.h ****     Modbus_slave (
 111:mculib3/src/modbus_slave.h ****           uint8_t address
 112:mculib3/src/modbus_slave.h ****         , UART_& uart
 113:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_usart
ARM GAS  /tmp/ccsHKAo0.s 			page 92


 114:mculib3/src/modbus_slave.h ****         , Interrupt& interrupt_DMA_channel
 115:mculib3/src/modbus_slave.h ****     ) : uart                  {uart}
 116:mculib3/src/modbus_slave.h ****       , interrupt_usart       {interrupt_usart}
 117:mculib3/src/modbus_slave.h ****       , interrupt_DMA_channel {interrupt_DMA_channel}
 118:mculib3/src/modbus_slave.h ****       , address               {address}
 119:mculib3/src/modbus_slave.h ****       , arInRegs    {}
 120:mculib3/src/modbus_slave.h ****       , outRegs     {}
 121:mculib3/src/modbus_slave.h ****       , arInRegsMin {}
 122:mculib3/src/modbus_slave.h ****       , arInRegsMax {}
 123:mculib3/src/modbus_slave.h ****     {}
 124:mculib3/src/modbus_slave.h **** 
 125:mculib3/src/modbus_slave.h ****     template <mcu::Periph usart, class TXpin,  class RXpin, class RTSpin> 
 126:mculib3/src/modbus_slave.h ****     static auto& make (uint8_t address, UART_::Settings set)
 127:mculib3/src/modbus_slave.h ****     {
 128:mculib3/src/modbus_slave.h ****         auto& uart_ref = UART_::make<usart, TXpin, RXpin, RTSpin>();
 129:mculib3/src/modbus_slave.h **** 
 130:mculib3/src/modbus_slave.h ****         static Modbus_slave<InRegs_t, OutRegs_t> modbus {
 131:mculib3/src/modbus_slave.h ****               address
 132:mculib3/src/modbus_slave.h ****             , uart_ref
 133:mculib3/src/modbus_slave.h ****             , get_interrupt<usart>()
 134:mculib3/src/modbus_slave.h ****             , get_interrupt<USART::default_stream<TXpin>()>()
 135:mculib3/src/modbus_slave.h ****         };
 136:mculib3/src/modbus_slave.h **** 
 137:mculib3/src/modbus_slave.h ****         modbus.modbus_time = set.baudrate == UART_::Baudrate::BR9600  ? 4 :
 138:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 139:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR19200 ? 2 :
 140:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR28800 ? 2 : 1;
 141:mculib3/src/modbus_slave.h **** 
 142:mculib3/src/modbus_slave.h ****         modbus.uart.init(set);
 143:mculib3/src/modbus_slave.h ****         modbus.uart.receive();
 144:mculib3/src/modbus_slave.h ****         return modbus;
 145:mculib3/src/modbus_slave.h ****     }
 146:mculib3/src/modbus_slave.h **** 
 147:mculib3/src/modbus_slave.h **** 
 148:mculib3/src/modbus_slave.h ****    template <class function>
 149:mculib3/src/modbus_slave.h ****     void operator() (function reaction);
 150:mculib3/src/modbus_slave.h ****     auto& buffer(){return uart.buffer;}
 151:mculib3/src/modbus_slave.h **** 
 152:mculib3/src/modbus_slave.h **** };
 153:mculib3/src/modbus_slave.h **** 
 154:mculib3/src/modbus_slave.h **** #define GET_ADR(struct, reg)     (offsetof(struct, reg) / 2)
 155:mculib3/src/modbus_slave.h **** 
 156:mculib3/src/modbus_slave.h **** 
 157:mculib3/src/modbus_slave.h **** 
 158:mculib3/src/modbus_slave.h **** 
 159:mculib3/src/modbus_slave.h **** 
 160:mculib3/src/modbus_slave.h **** 
 161:mculib3/src/modbus_slave.h **** 
 162:mculib3/src/modbus_slave.h **** 
 163:mculib3/src/modbus_slave.h **** 
 164:mculib3/src/modbus_slave.h **** 
 165:mculib3/src/modbus_slave.h **** 
 166:mculib3/src/modbus_slave.h **** 
 167:mculib3/src/modbus_slave.h **** 
 168:mculib3/src/modbus_slave.h **** 
 169:mculib3/src/modbus_slave.h **** 
 170:mculib3/src/modbus_slave.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 93


 171:mculib3/src/modbus_slave.h **** 
 172:mculib3/src/modbus_slave.h **** 
 173:mculib3/src/modbus_slave.h **** 
 174:mculib3/src/modbus_slave.h **** 
 175:mculib3/src/modbus_slave.h **** 
 176:mculib3/src/modbus_slave.h **** 
 177:mculib3/src/modbus_slave.h **** 
 178:mculib3/src/modbus_slave.h **** 
 179:mculib3/src/modbus_slave.h **** 
 180:mculib3/src/modbus_slave.h **** 
 181:mculib3/src/modbus_slave.h **** 
 182:mculib3/src/modbus_slave.h **** 
 183:mculib3/src/modbus_slave.h **** 
 184:mculib3/src/modbus_slave.h **** 
 185:mculib3/src/modbus_slave.h **** 
 186:mculib3/src/modbus_slave.h **** 
 187:mculib3/src/modbus_slave.h **** 
 188:mculib3/src/modbus_slave.h **** 
 189:mculib3/src/modbus_slave.h **** 
 190:mculib3/src/modbus_slave.h **** 
 191:mculib3/src/modbus_slave.h **** 
 192:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 193:mculib3/src/modbus_slave.h **** template <class function>
 194:mculib3/src/modbus_slave.h **** inline void Modbus_slave<InRegs_t, OutRegs_t>::operator() (function reaction)
 195:mculib3/src/modbus_slave.h **** {
 196:mculib3/src/modbus_slave.h ****     if (uart.is_receiving()) {
 197:mculib3/src/modbus_slave.h ****         time = 0;
 198:mculib3/src/modbus_slave.h ****         tick_unsubscribe();
 199:mculib3/src/modbus_slave.h ****         return;
 200:mculib3/src/modbus_slave.h ****     }
 201:mculib3/src/modbus_slave.h ****     
 202:mculib3/src/modbus_slave.h ****     if (time < modbus_time) 
 203:mculib3/src/modbus_slave.h ****         return;
 204:mculib3/src/modbus_slave.h **** 
 205:mculib3/src/modbus_slave.h ****     time = 0;
 206:mculib3/src/modbus_slave.h ****     tick_unsubscribe();
 207:mculib3/src/modbus_slave.h ****     
 208:mculib3/src/modbus_slave.h ****     if (uart.buffer.size() < 8) {
 209:mculib3/src/modbus_slave.h ****         uart.receive();
 210:mculib3/src/modbus_slave.h ****         return;
 211:mculib3/src/modbus_slave.h ****     }
 212:mculib3/src/modbus_slave.h **** 
 213:mculib3/src/modbus_slave.h ****     if (uart.buffer.front() != address) {
 214:mculib3/src/modbus_slave.h ****         uart.receive();
 215:mculib3/src/modbus_slave.h ****         return;
 216:mculib3/src/modbus_slave.h ****     }
 217:mculib3/src/modbus_slave.h ****     if (not check_CRC()) {
 218:mculib3/src/modbus_slave.h ****         uart.receive();
 219:mculib3/src/modbus_slave.h ****         return;
 220:mculib3/src/modbus_slave.h ****     }
 221:mculib3/src/modbus_slave.h ****     uart.buffer.pop_front(); // adr
 222:mculib3/src/modbus_slave.h ****     func = uart.buffer.pop_front();
 223:mculib3/src/modbus_slave.h ****     if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 224:mculib3/src/modbus_slave.h ****         answer_03();
 225:mculib3/src/modbus_slave.h ****     else if (func == static_cast<uint8_t>(Modbus_function::write_16))
 226:mculib3/src/modbus_slave.h ****         answer_16(reaction);
 227:mculib3/src/modbus_slave.h ****     else 
ARM GAS  /tmp/ccsHKAo0.s 			page 94


 228:mculib3/src/modbus_slave.h ****         answer_error (Modbus_error_code::wrong_func);
 229:mculib3/src/modbus_slave.h **** }
 230:mculib3/src/modbus_slave.h **** 
 231:mculib3/src/modbus_slave.h **** 
 232:mculib3/src/modbus_slave.h **** 
 233:mculib3/src/modbus_slave.h **** 
 234:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 235:mculib3/src/modbus_slave.h **** uint8_t Modbus_slave<InReg, OutRegs_t>::set_high_bit(uint8_t func)
 236:mculib3/src/modbus_slave.h **** {
 237:mculib3/src/modbus_slave.h ****     return (func | 0b10000000);
 238:mculib3/src/modbus_slave.h **** }
 239:mculib3/src/modbus_slave.h **** 
 240:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 241:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_CRC()
 242:mculib3/src/modbus_slave.h **** {
 243:mculib3/src/modbus_slave.h ****     auto high = uart.buffer.pop_back();
 244:mculib3/src/modbus_slave.h ****      auto low  = uart.buffer.pop_back();
 245:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 246:mculib3/src/modbus_slave.h ****     return (high == high_) and (low == low_);
 247:mculib3/src/modbus_slave.h **** }
 248:mculib3/src/modbus_slave.h **** 
 249:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 250:mculib3/src/modbus_slave.h **** bool Modbus_slave<InReg, OutRegs_t>::check_reg(uint16_t qty_reg_device)
 251:mculib3/src/modbus_slave.h **** {
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> first_reg;
 253:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 254:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 255:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 256:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 257:mculib3/src/modbus_slave.h **** }
 258:mculib3/src/modbus_slave.h **** 
 259:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 260:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_error(Modbus_error_code code)
 2893              		.loc 3 260 0
 2894              		.cfi_startproc
 2895              		@ args = 0, pretend = 0, frame = 8
 2896              		@ frame_needed = 0, uses_anonymous_args = 0
 2897              	.LVL201:
 2898              	.LBB1653:
 2899              	.LBB1654:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
 2900              		.loc 10 21 0
 2901 0000 0022     		movs	r2, #0
 2902 0002 0369     		ldr	r3, [r0, #16]
 2903              	.LBE1654:
 2904              	.LBE1653:
 2905              		.loc 3 260 0
 2906 0004 73B5     		push	{r0, r1, r4, r5, r6, lr}
 2907              	.LCFI19:
 2908              		.cfi_def_cfa_offset 24
 2909              		.cfi_offset 0, -24
 2910              		.cfi_offset 1, -20
 2911              		.cfi_offset 4, -16
 2912              		.cfi_offset 5, -12
 2913              		.cfi_offset 6, -8
 2914              		.cfi_offset 14, -4
 2915              	.LBB1656:
ARM GAS  /tmp/ccsHKAo0.s 			page 95


 2916              	.LBB1655:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
 2917              		.loc 10 21 0
 2918 0006 FC33     		adds	r3, r3, #252
 2919 0008 5A60     		str	r2, [r3, #4]
 2920              	.LVL202:
 2921 000a 9A60     		str	r2, [r3, #8]
 2922              	.LVL203:
 2923              	.LBE1655:
 2924              	.LBE1656:
 2925              		.loc 3 260 0
 2926 000c 0400     		movs	r4, r0
 2927 000e 0D00     		movs	r5, r1
 2928 0010 431D     		adds	r3, r0, #5
 2929 0012 861D     		adds	r6, r0, #6
 261:mculib3/src/modbus_slave.h **** {
 262:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 263:mculib3/src/modbus_slave.h ****     
 264:mculib3/src/modbus_slave.h ****     if (code == Modbus_error_code::wrong_func)
 2930              		.loc 3 264 0
 2931 0014 0129     		cmp	r1, #1
 2932 0016 21D1     		bne	.L159
 265:mculib3/src/modbus_slave.h ****         uart.buffer << address << set_high_bit(func) << static_cast<uint8_t>(code);
 2933              		.loc 3 265 0
 2934 0018 D97F     		ldrb	r1, [r3, #31]
 2935              	.LVL204:
 2936 001a 0069     		ldr	r0, [r0, #16]
 2937              	.LVL205:
 2938 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 2939              	.LVL206:
 2940              	.LBB1657:
 2941              	.LBB1658:
 237:mculib3/src/modbus_slave.h **** }
 2942              		.loc 3 237 0
 2943 0020 8023     		movs	r3, #128
 2944 0022 F17F     		ldrb	r1, [r6, #31]
 2945              	.LBE1658:
 2946              	.LBE1657:
 2947              		.loc 3 265 0
 2948 0024 1943     		orrs	r1, r3
 2949              	.LVL207:
 2950              	.L163:
 266:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_reg)
 267:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 2951              		.loc 3 267 0
 2952 0026 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 2953              	.LVL208:
 2954 002a 2900     		movs	r1, r5
 2955              	.L162:
 268:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 269:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 2956              		.loc 3 269 0
 2957 002c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 2958              	.LVL209:
 270:mculib3/src/modbus_slave.h ****         
 271:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 2959              		.loc 3 271 0
ARM GAS  /tmp/ccsHKAo0.s 			page 96


 2960 0030 2169     		ldr	r1, [r4, #16]
 2961 0032 01AD     		add	r5, sp, #4
 2962              	.LBB1659:
 2963              	.LBB1660:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 2964              		.loc 10 23 0
 2965 0034 0B00     		movs	r3, r1
 2966 0036 FC33     		adds	r3, r3, #252
 2967 0038 9A68     		ldr	r2, [r3, #8]
 2968              	.LBE1660:
 2969              	.LBE1659:
 2970              	.LBB1662:
 2971              	.LBB1663:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 2972              		.loc 10 22 0
 2973 003a 5B68     		ldr	r3, [r3, #4]
 2974              	.LBE1663:
 2975              	.LBE1662:
 2976              	.LBB1665:
 2977              	.LBB1661:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 2978              		.loc 10 23 0
 2979 003c 8A18     		adds	r2, r1, r2
 2980              	.LBE1661:
 2981              	.LBE1665:
 2982              		.loc 3 271 0
 2983 003e 2800     		movs	r0, r5
 2984              	.LBB1666:
 2985              	.LBB1664:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 2986              		.loc 10 22 0
 2987 0040 C918     		adds	r1, r1, r3
 2988              	.LBE1664:
 2989              	.LBE1666:
 2990              		.loc 3 271 0
 2991 0042 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 2992              	.LVL210:
 272:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 2993              		.loc 3 272 0
 2994 0046 6978     		ldrb	r1, [r5, #1]
 2995 0048 2069     		ldr	r0, [r4, #16]
 2996 004a FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 2997              	.LVL211:
 2998 004e 2978     		ldrb	r1, [r5]
 2999 0050 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 3000              	.LVL212:
 273:mculib3/src/modbus_slave.h ****     uart.transmit();
 3001              		.loc 3 273 0
 3002 0054 2069     		ldr	r0, [r4, #16]
 3003 0056 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 3004              	.LVL213:
 274:mculib3/src/modbus_slave.h **** }
 3005              		.loc 3 274 0
 3006              		@ sp needed
 3007              	.LVL214:
 3008              	.LVL215:
 3009 005a 73BD     		pop	{r0, r1, r4, r5, r6, pc}
ARM GAS  /tmp/ccsHKAo0.s 			page 97


 3010              	.LVL216:
 3011              	.L159:
 3012 005c 0069     		ldr	r0, [r0, #16]
 3013              	.LVL217:
 3014 005e D97F     		ldrb	r1, [r3, #31]
 3015              	.LVL218:
 266:mculib3/src/modbus_slave.h ****         uart.buffer << address << func << static_cast<uint8_t>(code);
 3016              		.loc 3 266 0
 3017 0060 022D     		cmp	r5, #2
 3018 0062 03D1     		bne	.L161
 267:mculib3/src/modbus_slave.h ****     else if (code == Modbus_error_code::wrong_value)
 3019              		.loc 3 267 0
 3020 0064 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 3021              	.LVL219:
 3022 0068 F17F     		ldrb	r1, [r6, #31]
 3023 006a DCE7     		b	.L163
 3024              	.L161:
 269:mculib3/src/modbus_slave.h ****         
 3025              		.loc 3 269 0
 3026 006c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 3027              	.LVL220:
 3028 0070 F17F     		ldrb	r1, [r6, #31]
 3029 0072 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 3030              	.LVL221:
 3031 0076 0321     		movs	r1, #3
 3032 0078 D8E7     		b	.L162
 3033              		.cfi_endproc
 3034              	.LFE4166:
 3036              		.section	.text._ZN10Net_bufferILj255EErsERt,"axG",%progbits,_ZN10Net_bufferILj255EErsERt,comdat
 3037              		.align	1
 3038              		.weak	_ZN10Net_bufferILj255EErsERt
 3039              		.syntax unified
 3040              		.code	16
 3041              		.thumb_func
 3042              		.fpu softvfp
 3044              	_ZN10Net_bufferILj255EErsERt:
 3045              	.LFB4331:
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 3046              		.loc 10 118 0
 3047              		.cfi_startproc
 3048              		@ args = 0, pretend = 0, frame = 0
 3049              		@ frame_needed = 0, uses_anonymous_args = 0
 3050              	.LVL222:
 3051              	.LBB1677:
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 3052              		.loc 10 120 0
 3053 0000 0200     		movs	r2, r0
 3054              	.LBE1677:
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 3055              		.loc 10 118 0
 3056 0002 70B5     		push	{r4, r5, r6, lr}
 3057              	.LCFI20:
 3058              		.cfi_def_cfa_offset 16
 3059              		.cfi_offset 4, -16
 3060              		.cfi_offset 5, -12
 3061              		.cfi_offset 6, -8
 3062              		.cfi_offset 14, -4
ARM GAS  /tmp/ccsHKAo0.s 			page 98


 3063              	.LBB1678:
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 3064              		.loc 10 120 0
 3065 0004 FC32     		adds	r2, r2, #252
 3066 0006 5368     		ldr	r3, [r2, #4]
 3067 0008 9268     		ldr	r2, [r2, #8]
 3068 000a 0133     		adds	r3, r3, #1
 3069              	.LBE1678:
 118:mculib3/src/net_buffer.h **** Net_buffer<size_>& Net_buffer<size_>::operator>> (uint16_t& v)
 3070              		.loc 10 118 0
 3071 000c 0400     		movs	r4, r0
 3072 000e 0D00     		movs	r5, r1
 3073              	.LBB1679:
 120:mculib3/src/net_buffer.h ****     if (end_i > begin_i + 1) {
 3074              		.loc 10 120 0
 3075 0010 9A42     		cmp	r2, r3
 3076 0012 0BD9     		bls	.L165
 3077              	.LVL223:
 3078              	.LBE1679:
 3079              	.LBB1680:
 3080              	.LBB1681:
 121:mculib3/src/net_buffer.h ****         auto _1 = pop_front();
 3081              		.loc 10 121 0
 3082 0014 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 3083              	.LVL224:
 3084 0018 0600     		movs	r6, r0
 3085              	.LVL225:
 122:mculib3/src/net_buffer.h ****         auto _2 = pop_front();
 3086              		.loc 10 122 0
 3087 001a 2000     		movs	r0, r4
 3088 001c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 3089              	.LVL226:
 3090              	.LBB1682:
 3091              	.LBB1683:
  64:mculib3/src/net_buffer.h ****         u.d8 = {v2, v1};
 3092              		.loc 10 64 0
 3093 0020 3602     		lsls	r6, r6, #8
 3094              	.LVL227:
 3095 0022 C0B2     		uxtb	r0, r0
 3096 0024 3043     		orrs	r0, r6
 3097              	.LVL228:
 3098              	.LBE1683:
 3099              	.LBE1682:
 123:mculib3/src/net_buffer.h ****         v = from_bytes (_1, _2);
 3100              		.loc 10 123 0
 3101 0026 2880     		strh	r0, [r5]
 3102              	.LVL229:
 3103              	.L166:
 3104              	.LBE1681:
 3105              	.LBE1680:
 129:mculib3/src/net_buffer.h **** }
 3106              		.loc 10 129 0
 3107 0028 2000     		movs	r0, r4
 3108              		@ sp needed
 3109              	.LVL230:
 3110              	.LVL231:
 3111 002a 70BD     		pop	{r4, r5, r6, pc}
ARM GAS  /tmp/ccsHKAo0.s 			page 99


 3112              	.LVL232:
 3113              	.L165:
 3114              	.LBB1684:
 125:mculib3/src/net_buffer.h ****         v = 0;
 3115              		.loc 10 125 0
 3116 002c 0023     		movs	r3, #0
 3117 002e 0B80     		strh	r3, [r1]
 3118 0030 FAE7     		b	.L166
 3119              	.LBE1684:
 3120              		.cfi_endproc
 3121              	.LFE4331:
 3123              		.section	.text.startup.main,"ax",%progbits
 3124              		.align	1
 3125              		.global	main
 3126              		.syntax unified
 3127              		.code	16
 3128              		.thumb_func
 3129              		.fpu softvfp
 3131              	main:
 3132              	.LFB3690:
  11:src/main.cpp  **** 
  12:src/main.cpp  **** using DI1  = mcu::PA9 ;  using DO1  = mcu::PB0 ;
  13:src/main.cpp  **** using DI2  = mcu::PA8 ;  using DO2  = mcu::PA7 ;
  14:src/main.cpp  **** using DI3  = mcu::PB15;  using DO3  = mcu::PA6 ;
  15:src/main.cpp  **** using DI4  = mcu::PB14;  using DO4  = mcu::PA5 ;
  16:src/main.cpp  **** 
  17:src/main.cpp  **** 
  18:src/main.cpp  **** using TX_slave  = mcu::PA2;
  19:src/main.cpp  **** using RX_slave  = mcu::PA3;
  20:src/main.cpp  **** using RTS_slave = mcu::PB1;
  21:src/main.cpp  **** 
  22:src/main.cpp  **** 
  23:src/main.cpp  **** int main()
  24:src/main.cpp  **** {
 3133              		.loc 17 24 0
 3134              		.cfi_startproc
 3135              		@ args = 0, pretend = 0, frame = 32
 3136              		@ frame_needed = 0, uses_anonymous_args = 0
 3137              	.LBB1973:
 3138              	.LBB1974:
 3139              	.LBB1975:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3140              		.loc 12 21 0
 3141 0000 0121     		movs	r1, #1
 3142              	.LBE1975:
 3143              	.LBE1974:
 3144              	.LBE1973:
 3145              		.loc 17 24 0
 3146 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 3147              	.LCFI21:
 3148              		.cfi_def_cfa_offset 20
 3149              		.cfi_offset 4, -20
 3150              		.cfi_offset 5, -16
 3151              		.cfi_offset 6, -12
 3152              		.cfi_offset 7, -8
 3153              		.cfi_offset 14, -4
 3154              	.LBB2050:
ARM GAS  /tmp/ccsHKAo0.s 			page 100


 3155              	.LBB1991:
 3156              	.LBB1989:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3157              		.loc 12 21 0
 3158 0004 D24A     		ldr	r2, .L236
 3159              	.LBE1989:
 3160              	.LBE1991:
 3161              	.LBE2050:
 3162              		.loc 17 24 0
 3163 0006 89B0     		sub	sp, sp, #36
 3164              	.LCFI22:
 3165              		.cfi_def_cfa_offset 56
 3166              	.LBB2051:
 3167              	.LBB1992:
 3168              	.LBB1990:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3169              		.loc 12 21 0
 3170 0008 1368     		ldr	r3, [r2]
 3171 000a D24F     		ldr	r7, .L236+4
 3172 000c 0B40     		ands	r3, r1
 3173 000e 03D1     		bne	.L168
 3174              	.LVL233:
 3175              	.LBB1976:
 3176              	.LBB1977:
 3177              	.LBB1978:
  17:mculib3/src/pin.h **** 
 3178              		.loc 12 17 0
 3179 0010 D148     		ldr	r0, .L236+8
 3180 0012 7B60     		str	r3, [r7, #4]
 3181              	.LVL234:
 3182 0014 3860     		str	r0, [r7]
 3183              	.LBE1978:
 3184              	.LBE1977:
 3185              	.LBE1976:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3186              		.loc 12 21 0
 3187 0016 1160     		str	r1, [r2]
 3188              	.L168:
 3189              	.LBB1979:
 3190              	.LBB1980:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3191              		.loc 14 58 0
 3192 0018 8022     		movs	r2, #128
 3193 001a D04B     		ldr	r3, .L236+12
 3194 001c D202     		lsls	r2, r2, #11
 3195 001e 5969     		ldr	r1, [r3, #20]
 3196 0020 0A43     		orrs	r2, r1
 3197              	.LBE1980:
 3198              	.LBE1979:
 3199              	.LBB1982:
 3200              	.LBB1983:
 3201              	.LBB1984:
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 3202              		.loc 13 90 0
 3203 0022 0321     		movs	r1, #3
 3204              	.LBE1984:
 3205              	.LBE1983:
ARM GAS  /tmp/ccsHKAo0.s 			page 101


 3206              	.LBE1982:
 3207              	.LBB1987:
 3208              	.LBB1981:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3209              		.loc 14 58 0
 3210 0024 5A61     		str	r2, [r3, #20]
 3211              	.LBE1981:
 3212              	.LBE1987:
  24:mculib3/src/pin.h ****       return pin;
 3213              		.loc 12 24 0
 3214 0026 3868     		ldr	r0, [r7]
 3215              	.LVL235:
 3216              	.LBB1988:
 3217              	.LBB1986:
 3218              	.LBB1985:
  90:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 1)  { MODER.MODE1  = v; return *this; }
 3219              		.loc 13 90 0
 3220 0028 0268     		ldr	r2, [r0]
 3221 002a 8A43     		bics	r2, r1
 3222 002c 0239     		subs	r1, r1, #2
 3223 002e 0A43     		orrs	r2, r1
 3224 0030 0260     		str	r2, [r0]
 3225              	.LVL236:
 3226              	.LBE1985:
 3227              	.LBE1986:
 3228              	.LBE1988:
 3229              	.LBE1990:
 3230              	.LBE1992:
 3231              	.LBB1993:
 3232              	.LBB1994:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3233              		.loc 12 21 0
 3234 0032 CB4A     		ldr	r2, .L236+16
 3235 0034 1068     		ldr	r0, [r2]
 3236 0036 0842     		tst	r0, r1
 3237 0038 06D1     		bne	.L169
 3238              	.LVL237:
 3239              	.LBB1995:
 3240              	.LBB1996:
 3241              	.LBB1997:
  17:mculib3/src/pin.h **** 
 3242              		.loc 12 17 0
 3243 003a 9020     		movs	r0, #144
 3244 003c C94C     		ldr	r4, .L236+20
 3245 003e C005     		lsls	r0, r0, #23
 3246 0040 2060     		str	r0, [r4]
 3247 0042 0720     		movs	r0, #7
 3248              	.LBE1997:
 3249              	.LBE1996:
 3250              	.LBE1995:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3251              		.loc 12 21 0
 3252 0044 1160     		str	r1, [r2]
 3253              	.LBB2000:
 3254              	.LBB1999:
 3255              	.LBB1998:
  17:mculib3/src/pin.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 102


 3256              		.loc 12 17 0
 3257 0046 6060     		str	r0, [r4, #4]
 3258              	.LVL238:
 3259              	.L169:
 3260              	.LBE1998:
 3261              	.LBE1999:
 3262              	.LBE2000:
 3263              	.LBB2001:
 3264              	.LBB2002:
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3265              		.loc 14 57 0
 3266 0048 8022     		movs	r2, #128
 3267 004a 5969     		ldr	r1, [r3, #20]
 3268 004c 9202     		lsls	r2, r2, #10
 3269 004e 0A43     		orrs	r2, r1
 3270 0050 5A61     		str	r2, [r3, #20]
 3271              	.LBE2002:
 3272              	.LBE2001:
  24:mculib3/src/pin.h ****       return pin;
 3273              		.loc 12 24 0
 3274 0052 C44A     		ldr	r2, .L236+20
 3275              	.LBB2003:
 3276              	.LBB2004:
 3277              	.LBB2005:
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 3278              		.loc 13 97 0
 3279 0054 C449     		ldr	r1, .L236+24
 3280              	.LBE2005:
 3281              	.LBE2004:
 3282              	.LBE2003:
  24:mculib3/src/pin.h ****       return pin;
 3283              		.loc 12 24 0
 3284 0056 1068     		ldr	r0, [r2]
 3285              	.LVL239:
 3286              	.LBB2010:
 3287              	.LBB2008:
 3288              	.LBB2006:
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 3289              		.loc 13 97 0
 3290 0058 0268     		ldr	r2, [r0]
 3291 005a 1140     		ands	r1, r2
 3292 005c 8022     		movs	r2, #128
 3293 005e D201     		lsls	r2, r2, #7
 3294 0060 0A43     		orrs	r2, r1
 3295              	.LBE2006:
 3296              	.LBE2008:
 3297              	.LBE2010:
 3298              	.LBE1994:
 3299              	.LBE1993:
 3300              	.LBB2013:
 3301              	.LBB2014:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3302              		.loc 12 21 0
 3303 0062 0121     		movs	r1, #1
 3304              	.LBE2014:
 3305              	.LBE2013:
 3306              	.LBB2030:
ARM GAS  /tmp/ccsHKAo0.s 			page 103


 3307              	.LBB2012:
 3308              	.LBB2011:
 3309              	.LBB2009:
 3310              	.LBB2007:
  97:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 8)  { MODER.MODE8  = v; return *this; }
 3311              		.loc 13 97 0
 3312 0064 0260     		str	r2, [r0]
 3313              	.LVL240:
 3314              	.LBE2007:
 3315              	.LBE2009:
 3316              	.LBE2011:
 3317              	.LBE2012:
 3318              	.LBE2030:
 3319              	.LBB2031:
 3320              	.LBB2029:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3321              		.loc 12 21 0
 3322 0066 C14A     		ldr	r2, .L236+28
 3323 0068 1068     		ldr	r0, [r2]
 3324 006a 0842     		tst	r0, r1
 3325 006c 06D1     		bne	.L170
 3326              	.LVL241:
 3327              	.LBB2015:
 3328              	.LBB2016:
 3329              	.LBB2017:
  17:mculib3/src/pin.h **** 
 3330              		.loc 12 17 0
 3331 006e 9020     		movs	r0, #144
 3332 0070 BF4C     		ldr	r4, .L236+32
 3333 0072 C005     		lsls	r0, r0, #23
 3334 0074 2060     		str	r0, [r4]
 3335 0076 0620     		movs	r0, #6
 3336              	.LBE2017:
 3337              	.LBE2016:
 3338              	.LBE2015:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3339              		.loc 12 21 0
 3340 0078 1160     		str	r1, [r2]
 3341              	.LBB2020:
 3342              	.LBB2019:
 3343              	.LBB2018:
  17:mculib3/src/pin.h **** 
 3344              		.loc 12 17 0
 3345 007a 6060     		str	r0, [r4, #4]
 3346              	.LVL242:
 3347              	.L170:
 3348              	.LBE2018:
 3349              	.LBE2019:
 3350              	.LBE2020:
 3351              	.LBB2021:
 3352              	.LBB2022:
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3353              		.loc 14 57 0
 3354 007c 8022     		movs	r2, #128
 3355 007e 5969     		ldr	r1, [r3, #20]
 3356 0080 9202     		lsls	r2, r2, #10
 3357 0082 0A43     		orrs	r2, r1
ARM GAS  /tmp/ccsHKAo0.s 			page 104


 3358 0084 5A61     		str	r2, [r3, #20]
 3359              	.LBE2022:
 3360              	.LBE2021:
  24:mculib3/src/pin.h ****       return pin;
 3361              		.loc 12 24 0
 3362 0086 BA4A     		ldr	r2, .L236+32
 3363              	.LBB2023:
 3364              	.LBB2024:
 3365              	.LBB2025:
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
 3366              		.loc 13 96 0
 3367 0088 BA4D     		ldr	r5, .L236+36
 3368              	.LBE2025:
 3369              	.LBE2024:
 3370              	.LBE2023:
  24:mculib3/src/pin.h ****       return pin;
 3371              		.loc 12 24 0
 3372 008a 1068     		ldr	r0, [r2]
 3373              	.LVL243:
 3374              	.LBB2028:
 3375              	.LBB2027:
 3376              	.LBB2026:
  96:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 7)  { MODER.MODE7  = v; return *this; }
 3377              		.loc 13 96 0
 3378 008c 8022     		movs	r2, #128
 3379 008e 0168     		ldr	r1, [r0]
 3380 0090 5201     		lsls	r2, r2, #5
 3381 0092 2940     		ands	r1, r5
 3382 0094 0A43     		orrs	r2, r1
 3383 0096 0260     		str	r2, [r0]
 3384              	.LVL244:
 3385              	.LBE2026:
 3386              	.LBE2027:
 3387              	.LBE2028:
 3388              	.LBE2029:
 3389              	.LBE2031:
 3390              	.LBB2032:
 3391              	.LBB2033:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3392              		.loc 12 21 0
 3393 0098 0120     		movs	r0, #1
 3394 009a B749     		ldr	r1, .L236+40
 3395 009c B74A     		ldr	r2, .L236+44
 3396 009e 0C68     		ldr	r4, [r1]
 3397 00a0 0442     		tst	r4, r0
 3398 00a2 05D1     		bne	.L171
 3399              	.LVL245:
 3400              	.LBB2034:
 3401              	.LBB2035:
 3402              	.LBB2036:
  17:mculib3/src/pin.h **** 
 3403              		.loc 12 17 0
 3404 00a4 9024     		movs	r4, #144
 3405 00a6 E405     		lsls	r4, r4, #23
 3406 00a8 1460     		str	r4, [r2]
 3407 00aa 0524     		movs	r4, #5
 3408              	.LBE2036:
ARM GAS  /tmp/ccsHKAo0.s 			page 105


 3409              	.LBE2035:
 3410              	.LBE2034:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3411              		.loc 12 21 0
 3412 00ac 0860     		str	r0, [r1]
 3413              	.LBB2039:
 3414              	.LBB2038:
 3415              	.LBB2037:
  17:mculib3/src/pin.h **** 
 3416              		.loc 12 17 0
 3417 00ae 5460     		str	r4, [r2, #4]
 3418              	.LVL246:
 3419              	.L171:
 3420              	.LBE2037:
 3421              	.LBE2038:
 3422              	.LBE2039:
 3423              	.LBB2040:
 3424              	.LBB2041:
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3425              		.loc 14 57 0
 3426 00b0 8021     		movs	r1, #128
 3427 00b2 5869     		ldr	r0, [r3, #20]
 3428 00b4 8902     		lsls	r1, r1, #10
 3429 00b6 0143     		orrs	r1, r0
 3430 00b8 5961     		str	r1, [r3, #20]
 3431              	.LBE2041:
 3432              	.LBE2040:
  24:mculib3/src/pin.h ****       return pin;
 3433              		.loc 12 24 0
 3434 00ba 1068     		ldr	r0, [r2]
 3435              	.LVL247:
 3436              	.LBB2042:
 3437              	.LBB2043:
 3438              	.LBB2044:
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3439              		.loc 13 95 0
 3440 00bc B049     		ldr	r1, .L236+48
 3441 00be 0268     		ldr	r2, [r0]
 3442 00c0 1140     		ands	r1, r2
 3443 00c2 8022     		movs	r2, #128
 3444 00c4 D200     		lsls	r2, r2, #3
 3445 00c6 0A43     		orrs	r2, r1
 3446              	.LBE2044:
 3447              	.LBE2043:
 3448              	.LBE2042:
 3449              	.LBE2033:
 3450              	.LBE2032:
 3451              	.LBE2051:
 3452              	.LBB2052:
 3453              	.LBB2053:
 3454              	.LBB2054:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3455              		.loc 12 21 0
 3456 00c8 0121     		movs	r1, #1
 3457              	.LBE2054:
 3458              	.LBE2053:
 3459              	.LBE2052:
ARM GAS  /tmp/ccsHKAo0.s 			page 106


 3460              	.LBB2139:
 3461              	.LBB2049:
 3462              	.LBB2048:
 3463              	.LBB2047:
 3464              	.LBB2046:
 3465              	.LBB2045:
  95:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 6)  { MODER.MODE6  = v; return *this; }
 3466              		.loc 13 95 0
 3467 00ca 0260     		str	r2, [r0]
 3468              	.LVL248:
 3469              	.LBE2045:
 3470              	.LBE2046:
 3471              	.LBE2047:
 3472              	.LBE2048:
 3473              	.LBE2049:
 3474              	.LBE2139:
 3475              	.LBB2140:
 3476              	.LBB2074:
 3477              	.LBB2072:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3478              		.loc 12 21 0
 3479 00cc AD4A     		ldr	r2, .L236+52
 3480 00ce 1068     		ldr	r0, [r2]
 3481 00d0 0842     		tst	r0, r1
 3482 00d2 06D1     		bne	.L172
 3483              	.LVL249:
 3484              	.LBB2055:
 3485              	.LBB2056:
 3486              	.LBB2057:
  17:mculib3/src/pin.h **** 
 3487              		.loc 12 17 0
 3488 00d4 9020     		movs	r0, #144
 3489 00d6 AC4C     		ldr	r4, .L236+56
 3490 00d8 C005     		lsls	r0, r0, #23
 3491 00da 2060     		str	r0, [r4]
 3492 00dc 0920     		movs	r0, #9
 3493              	.LBE2057:
 3494              	.LBE2056:
 3495              	.LBE2055:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3496              		.loc 12 21 0
 3497 00de 1160     		str	r1, [r2]
 3498              	.LBB2060:
 3499              	.LBB2059:
 3500              	.LBB2058:
  17:mculib3/src/pin.h **** 
 3501              		.loc 12 17 0
 3502 00e0 6060     		str	r0, [r4, #4]
 3503              	.LVL250:
 3504              	.L172:
 3505              	.LBE2058:
 3506              	.LBE2059:
 3507              	.LBE2060:
 3508              	.LBB2061:
 3509              	.LBB2062:
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3510              		.loc 14 57 0
ARM GAS  /tmp/ccsHKAo0.s 			page 107


 3511 00e2 8022     		movs	r2, #128
 3512 00e4 5969     		ldr	r1, [r3, #20]
 3513 00e6 9202     		lsls	r2, r2, #10
 3514 00e8 0A43     		orrs	r2, r1
 3515 00ea 5A61     		str	r2, [r3, #20]
 3516              	.LBE2062:
 3517              	.LBE2061:
  24:mculib3/src/pin.h ****       return pin;
 3518              		.loc 12 24 0
 3519 00ec A64A     		ldr	r2, .L236+56
 3520              	.LBB2063:
 3521              	.LBB2064:
 3522              	.LBB2065:
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 3523              		.loc 13 99 0
 3524 00ee A748     		ldr	r0, .L236+60
 3525              	.LBE2065:
 3526              	.LBE2064:
 3527              	.LBE2063:
  24:mculib3/src/pin.h ****       return pin;
 3528              		.loc 12 24 0
 3529 00f0 1168     		ldr	r1, [r2]
 3530              	.LVL251:
 3531              	.LBB2070:
 3532              	.LBB2068:
 3533              	.LBB2066:
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 3534              		.loc 13 99 0
 3535 00f2 0A68     		ldr	r2, [r1]
 3536 00f4 0240     		ands	r2, r0
 3537              	.LBE2066:
 3538              	.LBE2068:
 3539              	.LBE2070:
 3540              	.LBE2072:
 3541              	.LBE2074:
 3542              	.LBB2075:
 3543              	.LBB2076:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3544              		.loc 12 21 0
 3545 00f6 0120     		movs	r0, #1
 3546              	.LBE2076:
 3547              	.LBE2075:
 3548              	.LBB2093:
 3549              	.LBB2073:
 3550              	.LBB2071:
 3551              	.LBB2069:
 3552              	.LBB2067:
  99:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 10) { MODER.MODE10 = v; return *this; }
 3553              		.loc 13 99 0
 3554 00f8 0A60     		str	r2, [r1]
 3555              	.LVL252:
 3556              	.LBE2067:
 3557              	.LBE2069:
 3558              	.LBE2071:
 3559              	.LBE2073:
 3560              	.LBE2093:
 3561              	.LBB2094:
ARM GAS  /tmp/ccsHKAo0.s 			page 108


 3562              	.LBB2091:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3563              		.loc 12 21 0
 3564 00fa A549     		ldr	r1, .L236+64
 3565 00fc A54A     		ldr	r2, .L236+68
 3566 00fe 0C68     		ldr	r4, [r1]
 3567 0100 0442     		tst	r4, r0
 3568 0102 05D1     		bne	.L173
 3569              	.LVL253:
 3570              	.LBB2077:
 3571              	.LBB2078:
 3572              	.LBB2079:
  17:mculib3/src/pin.h **** 
 3573              		.loc 12 17 0
 3574 0104 9024     		movs	r4, #144
 3575 0106 E405     		lsls	r4, r4, #23
 3576 0108 1460     		str	r4, [r2]
 3577 010a 0824     		movs	r4, #8
 3578              	.LBE2079:
 3579              	.LBE2078:
 3580              	.LBE2077:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3581              		.loc 12 21 0
 3582 010c 0860     		str	r0, [r1]
 3583              	.LBB2082:
 3584              	.LBB2081:
 3585              	.LBB2080:
  17:mculib3/src/pin.h **** 
 3586              		.loc 12 17 0
 3587 010e 5460     		str	r4, [r2, #4]
 3588              	.LVL254:
 3589              	.L173:
 3590              	.LBE2080:
 3591              	.LBE2081:
 3592              	.LBE2082:
 3593              	.LBB2083:
 3594              	.LBB2084:
  57:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOB)  AHBENR .IOPBEN  = true;
 3595              		.loc 14 57 0
 3596 0110 8021     		movs	r1, #128
 3597 0112 5869     		ldr	r0, [r3, #20]
 3598 0114 8902     		lsls	r1, r1, #10
 3599 0116 0143     		orrs	r1, r0
 3600 0118 5961     		str	r1, [r3, #20]
 3601              	.LBE2084:
 3602              	.LBE2083:
  24:mculib3/src/pin.h ****       return pin;
 3603              		.loc 12 24 0
 3604 011a 1168     		ldr	r1, [r2]
 3605              	.LVL255:
 3606              	.LBB2085:
 3607              	.LBB2086:
 3608              	.LBB2087:
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 3609              		.loc 13 98 0
 3610 011c 9E48     		ldr	r0, .L236+72
 3611 011e 0A68     		ldr	r2, [r1]
ARM GAS  /tmp/ccsHKAo0.s 			page 109


 3612 0120 0240     		ands	r2, r0
 3613              	.LBE2087:
 3614              	.LBE2086:
 3615              	.LBE2085:
 3616              	.LBE2091:
 3617              	.LBE2094:
 3618              	.LBB2095:
 3619              	.LBB2096:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3620              		.loc 12 21 0
 3621 0122 0120     		movs	r0, #1
 3622              	.LBE2096:
 3623              	.LBE2095:
 3624              	.LBB2112:
 3625              	.LBB2092:
 3626              	.LBB2090:
 3627              	.LBB2089:
 3628              	.LBB2088:
  98:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 9)  { MODER.MODE9  = v; return *this; }
 3629              		.loc 13 98 0
 3630 0124 0A60     		str	r2, [r1]
 3631              	.LVL256:
 3632              	.LBE2088:
 3633              	.LBE2089:
 3634              	.LBE2090:
 3635              	.LBE2092:
 3636              	.LBE2112:
 3637              	.LBB2113:
 3638              	.LBB2110:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3639              		.loc 12 21 0
 3640 0126 9D49     		ldr	r1, .L236+76
 3641 0128 9D4A     		ldr	r2, .L236+80
 3642 012a 0C68     		ldr	r4, [r1]
 3643 012c 0442     		tst	r4, r0
 3644 012e 04D1     		bne	.L174
 3645              	.LVL257:
 3646              	.LBB2097:
 3647              	.LBB2098:
 3648              	.LBB2099:
  17:mculib3/src/pin.h **** 
 3649              		.loc 12 17 0
 3650 0130 894C     		ldr	r4, .L236+8
 3651              	.LBE2099:
 3652              	.LBE2098:
 3653              	.LBE2097:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3654              		.loc 12 21 0
 3655 0132 0860     		str	r0, [r1]
 3656              	.LBB2102:
 3657              	.LBB2101:
 3658              	.LBB2100:
  17:mculib3/src/pin.h **** 
 3659              		.loc 12 17 0
 3660 0134 1460     		str	r4, [r2]
 3661 0136 0F24     		movs	r4, #15
 3662 0138 5460     		str	r4, [r2, #4]
ARM GAS  /tmp/ccsHKAo0.s 			page 110


 3663              	.LVL258:
 3664              	.L174:
 3665              	.LBE2100:
 3666              	.LBE2101:
 3667              	.LBE2102:
 3668              	.LBB2103:
 3669              	.LBB2104:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3670              		.loc 14 58 0
 3671 013a 8021     		movs	r1, #128
 3672 013c 5869     		ldr	r0, [r3, #20]
 3673 013e C902     		lsls	r1, r1, #11
 3674 0140 0143     		orrs	r1, r0
 3675              	.LBE2104:
 3676              	.LBE2103:
 3677              	.LBE2110:
 3678              	.LBE2113:
 3679              	.LBB2114:
 3680              	.LBB2115:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3681              		.loc 12 21 0
 3682 0142 0120     		movs	r0, #1
 3683              	.LBE2115:
 3684              	.LBE2114:
 3685              	.LBB2135:
 3686              	.LBB2111:
 3687              	.LBB2106:
 3688              	.LBB2105:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3689              		.loc 14 58 0
 3690 0144 5961     		str	r1, [r3, #20]
 3691              	.LBE2105:
 3692              	.LBE2106:
  24:mculib3/src/pin.h ****       return pin;
 3693              		.loc 12 24 0
 3694 0146 1168     		ldr	r1, [r2]
 3695              	.LVL259:
 3696              	.LBB2107:
 3697              	.LBB2108:
 3698              	.LBB2109:
 105:mculib3/src/periph/gpio_f0_f4_f7.h **** }
 3699              		.loc 13 105 0
 3700 0148 0A68     		ldr	r2, [r1]
 3701 014a 9200     		lsls	r2, r2, #2
 3702 014c 9208     		lsrs	r2, r2, #2
 3703 014e 0A60     		str	r2, [r1]
 3704              	.LVL260:
 3705              	.LBE2109:
 3706              	.LBE2108:
 3707              	.LBE2107:
 3708              	.LBE2111:
 3709              	.LBE2135:
 3710              	.LBB2136:
 3711              	.LBB2132:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3712              		.loc 12 21 0
 3713 0150 9449     		ldr	r1, .L236+84
ARM GAS  /tmp/ccsHKAo0.s 			page 111


 3714 0152 954A     		ldr	r2, .L236+88
 3715 0154 0C68     		ldr	r4, [r1]
 3716 0156 0442     		tst	r4, r0
 3717 0158 04D1     		bne	.L175
 3718              	.LVL261:
 3719              	.LBB2116:
 3720              	.LBB2117:
 3721              	.LBB2118:
  17:mculib3/src/pin.h **** 
 3722              		.loc 12 17 0
 3723 015a 7F4C     		ldr	r4, .L236+8
 3724              	.LBE2118:
 3725              	.LBE2117:
 3726              	.LBE2116:
  21:mculib3/src/pin.h ****       mcu::make_reference<mcu::Periph::RCC>()
 3727              		.loc 12 21 0
 3728 015c 0860     		str	r0, [r1]
 3729              	.LBB2121:
 3730              	.LBB2120:
 3731              	.LBB2119:
  17:mculib3/src/pin.h **** 
 3732              		.loc 12 17 0
 3733 015e 1460     		str	r4, [r2]
 3734 0160 0E24     		movs	r4, #14
 3735 0162 5460     		str	r4, [r2, #4]
 3736              	.LVL262:
 3737              	.L175:
 3738              	.LBE2119:
 3739              	.LBE2120:
 3740              	.LBE2121:
 3741              	.LBB2122:
 3742              	.LBB2123:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3743              		.loc 14 58 0
 3744 0164 8021     		movs	r1, #128
 3745              	.LBE2123:
 3746              	.LBE2122:
 3747              	.LBE2132:
 3748              	.LBE2136:
 3749              	.LBE2140:
 3750              	.LBB2141:
 3751              	.LBB2142:
 130:mculib3/src/modbus_slave.h ****               address
 3752              		.loc 3 130 0
 3753 0166 0126     		movs	r6, #1
 3754              	.LBE2142:
 3755              	.LBE2141:
 3756              	.LBB2200:
 3757              	.LBB2137:
 3758              	.LBB2133:
 3759              	.LBB2125:
 3760              	.LBB2124:
  58:mculib3/src/periph/rcc_f0.h **** 		else if constexpr (p == Periph::GPIOC)  AHBENR .IOPCEN  = true;
 3761              		.loc 14 58 0
 3762 0168 5869     		ldr	r0, [r3, #20]
 3763 016a C902     		lsls	r1, r1, #11
 3764 016c 0143     		orrs	r1, r0
ARM GAS  /tmp/ccsHKAo0.s 			page 112


 3765 016e 5961     		str	r1, [r3, #20]
 3766              	.LBE2124:
 3767              	.LBE2125:
  24:mculib3/src/pin.h ****       return pin;
 3768              		.loc 12 24 0
 3769 0170 1268     		ldr	r2, [r2]
 3770              	.LVL263:
 3771              	.LBB2126:
 3772              	.LBB2127:
 3773              	.LBB2128:
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 3774              		.loc 13 104 0
 3775 0172 8E49     		ldr	r1, .L236+92
 3776 0174 1368     		ldr	r3, [r2]
 3777              	.LBE2128:
 3778              	.LBE2127:
 3779              	.LBE2126:
 3780              	.LBE2133:
 3781              	.LBE2137:
 3782              	.LBE2200:
  25:src/main.cpp  ****    auto[do1,do2,do3,do4]
  26:src/main.cpp  ****      = make_pins<mcu::PinMode::Output, DO1,DO2,DO3,DO4>();
  27:src/main.cpp  ****    auto[di1,di2,di3,di4] 
  28:src/main.cpp  ****       = make_pins<mcu::PinMode::Input, DI1,DI2,DI3,DI4>();
  29:src/main.cpp  ****    
  30:src/main.cpp  ****    struct Flash_data {
  31:src/main.cpp  ****       uint16_t factory_number = 0;
  32:src/main.cpp  ****       UART::Settings uart_set = {
  33:src/main.cpp  ****          .parity_enable  = false,
  34:src/main.cpp  ****          .parity         = USART::Parity::even,
  35:src/main.cpp  ****          .data_bits      = USART::DataBits::_8,
  36:src/main.cpp  ****          .stop_bits      = USART::StopBits::_1,
  37:src/main.cpp  ****          .baudrate       = USART::Baudrate::BR9600,
  38:src/main.cpp  ****          .res            = 0
  39:src/main.cpp  ****       };
  40:src/main.cpp  ****       uint8_t  modbus_address = 1;
  41:src/main.cpp  ****    } flash;
 3783              		.loc 17 41 0
 3784 0176 06A8     		add	r0, sp, #24
 3785              	.LBB2201:
 3786              	.LBB2138:
 3787              	.LBB2134:
 3788              	.LBB2131:
 3789              	.LBB2130:
 3790              	.LBB2129:
 104:mculib3/src/periph/gpio_f0_f4_f7.h ****    else if constexpr (n == 15) { MODER.MODE15 = v; return *this; }
 3791              		.loc 13 104 0
 3792 0178 0B40     		ands	r3, r1
 3793 017a 1360     		str	r3, [r2]
 3794              	.LVL264:
 3795              	.LBE2129:
 3796              	.LBE2130:
 3797              	.LBE2131:
 3798              	.LBE2134:
 3799              	.LBE2138:
 3800              	.LBE2201:
 3801              		.loc 17 41 0
ARM GAS  /tmp/ccsHKAo0.s 			page 113


 3802 017c 0021     		movs	r1, #0
 3803 017e 0622     		movs	r2, #6
 3804 0180 FFF7FEFF 		bl	memset
 3805              	.LVL265:
 3806              	.LBB2202:
 3807              	.LBB2199:
 128:mculib3/src/modbus_slave.h **** 
 3808              		.loc 3 128 0
 3809 0184 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2E
 3810              	.LVL266:
 130:mculib3/src/modbus_slave.h ****               address
 3811              		.loc 3 130 0
 3812 0188 894B     		ldr	r3, .L236+96
 3813 018a 8A4C     		ldr	r4, .L236+100
 3814 018c 1B68     		ldr	r3, [r3]
 3815 018e 3340     		ands	r3, r6
 3816 0190 5AD1     		bne	.L176
 3817              	.LVL267:
 3818              	.LBB2143:
 3819              	.LBB2144:
 3820              	.LBB2145:
 122:mculib3/src/modbus_slave.h ****     {}
 3821              		.loc 3 122 0
 3822 0192 2061     		str	r0, [r4, #16]
 3823 0194 601D     		adds	r0, r4, #5
 3824              	.LVL268:
 3825 0196 C677     		strb	r6, [r0, #31]
 3826 0198 2000     		movs	r0, r4
 3827 019a 2C30     		adds	r0, r0, #44
 3828              	.LBB2146:
 3829              	.LBB2147:
 3830              	.LBB2148:
 3831              	.LBB2149:
 3832              	.LBB2150:
   6:mculib3/src/list.h **** {
 3833              		.loc 7 6 0
 3834 019c 6360     		str	r3, [r4, #4]
 3835 019e A360     		str	r3, [r4, #8]
 3836              	.LVL269:
 3837              	.LBE2150:
 3838              	.LBE2149:
 3839              	.LBE2148:
  30:mculib3/src/timers.h **** {
 3840              		.loc 2 30 0
 3841 01a0 2373     		strb	r3, [r4, #12]
 3842              	.LVL270:
 3843              	.LBE2147:
 3844              	.LBE2146:
 122:mculib3/src/modbus_slave.h ****     {}
 3845              		.loc 3 122 0
 3846 01a2 854A     		ldr	r2, .L236+104
 3847 01a4 E361     		str	r3, [r4, #28]
 3848 01a6 2362     		str	r3, [r4, #32]
 3849 01a8 E384     		strh	r3, [r4, #38]
 3850 01aa 2385     		strh	r3, [r4, #40]
 3851 01ac 6385     		strh	r3, [r4, #42]
 3852 01ae 0370     		strb	r3, [r0]
ARM GAS  /tmp/ccsHKAo0.s 			page 114


 3853 01b0 2386     		strh	r3, [r4, #48]
 3854              	.LVL271:
 3855              	.LBB2151:
 3856              	.LBB2152:
 3857              	.LBB2153:
 3858              	.LBB2154:
 3859              	.LBB2155:
  12:mculib3/src/interrupt.h **** {
 3860              		.loc 4 12 0
 3861 01b2 E363     		str	r3, [r4, #60]
 3862              	.LVL272:
 3863              	.LBE2155:
 3864              	.LBE2154:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 3865              		.loc 3 71 0
 3866 01b4 814B     		ldr	r3, .L236+108
 3867              	.LBE2153:
 3868              	.LBE2152:
 3869              	.LBE2151:
 122:mculib3/src/modbus_slave.h ****     {}
 3870              		.loc 3 122 0
 3871 01b6 8249     		ldr	r1, .L236+112
 3872 01b8 0832     		adds	r2, r2, #8
 3873              	.LBB2168:
 3874              	.LBB2164:
 3875              	.LBB2160:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 3876              		.loc 3 71 0
 3877 01ba 0833     		adds	r3, r3, #8
 3878              	.LBE2160:
 3879              	.LBE2164:
 3880              	.LBE2168:
 122:mculib3/src/modbus_slave.h ****     {}
 3881              		.loc 3 122 0
 3882 01bc 2260     		str	r2, [r4]
 3883              	.LBB2169:
 3884              	.LBB2165:
 3885              	.LBB2161:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 3886              		.loc 3 71 0
 3887 01be A363     		str	r3, [r4, #56]
 3888              	.LBE2161:
 3889              	.LBE2165:
 3890              	.LBE2169:
 122:mculib3/src/modbus_slave.h ****     {}
 3891              		.loc 3 122 0
 3892 01c0 804A     		ldr	r2, .L236+116
 3893              	.LBB2170:
 3894              	.LBB2166:
 3895              	.LBB2162:
 3896              	.LBB2156:
 3897              	.LBB2157:
  32:mculib3/src/interrupt.h ****         if (p) {
 3898              		.loc 4 32 0
 3899 01c2 0B68     		ldr	r3, [r1]
 3900              	.LBE2157:
 3901              	.LBE2156:
ARM GAS  /tmp/ccsHKAo0.s 			page 115


 3902              	.LBE2162:
 3903              	.LBE2166:
 3904              	.LBE2170:
 122:mculib3/src/modbus_slave.h ****     {}
 3905              		.loc 3 122 0
 3906 01c4 6161     		str	r1, [r4, #20]
 3907 01c6 A261     		str	r2, [r4, #24]
 3908              	.LBB2171:
 3909              	.LBB2167:
 3910              	.LBB2163:
  71:mculib3/src/modbus_slave.h ****             parent.interrupt_usart.subscribe (this);
 3911              		.loc 3 71 0
 3912 01c8 2464     		str	r4, [r4, #64]
 3913              	.LVL273:
 3914              	.LBB2159:
 3915              	.LBB2158:
  33:mculib3/src/interrupt.h ****             while (p->next)
 3916              		.loc 4 33 0
 3917 01ca 002B     		cmp	r3, #0
 3918 01cc 03D1     		bne	.L178
  38:mculib3/src/interrupt.h ****         } 
 3919              		.loc 4 38 0
 3920 01ce 7E4B     		ldr	r3, .L236+120
 3921              	.LVL274:
 3922 01d0 0B60     		str	r3, [r1]
 3923              	.LVL275:
 3924 01d2 05E0     		b	.L179
 3925              	.LVL276:
 3926              	.L219:
  34:mculib3/src/interrupt.h ****                 p = p->next;
 3927              		.loc 4 34 0
 3928 01d4 0B00     		movs	r3, r1
 3929              	.LVL277:
 3930              	.L178:
 3931 01d6 5968     		ldr	r1, [r3, #4]
 3932 01d8 0029     		cmp	r1, #0
 3933 01da FBD1     		bne	.L219
  36:mculib3/src/interrupt.h ****         } else {  
 3934              		.loc 4 36 0
 3935 01dc 7A49     		ldr	r1, .L236+120
 3936              	.LVL278:
 3937 01de 5960     		str	r1, [r3, #4]
 3938              	.LVL279:
 3939              	.L179:
 3940              	.LBE2158:
 3941              	.LBE2159:
 3942              	.LBE2163:
 3943              	.LBE2167:
 3944              	.LBE2171:
 3945              	.LBB2172:
 3946              	.LBB2173:
 3947              	.LBB2174:
 3948              	.LBB2175:
 3949              	.LBB2176:
  12:mculib3/src/interrupt.h **** {
 3950              		.loc 4 12 0
 3951 01e0 0021     		movs	r1, #0
ARM GAS  /tmp/ccsHKAo0.s 			page 116


 3952 01e2 744B     		ldr	r3, .L236+100
 3953 01e4 9964     		str	r1, [r3, #72]
 3954              	.LVL280:
 3955              	.LBE2176:
 3956              	.LBE2175:
  80:mculib3/src/modbus_slave.h ****             parent.interrupt_DMA_channel.subscribe (this);
 3957              		.loc 3 80 0
 3958 01e6 7949     		ldr	r1, .L236+124
 3959 01e8 DB64     		str	r3, [r3, #76]
 3960              	.LVL281:
 3961 01ea 0831     		adds	r1, r1, #8
 3962 01ec 5964     		str	r1, [r3, #68]
 3963              	.LBB2177:
 3964              	.LBB2178:
  32:mculib3/src/interrupt.h ****         if (p) {
 3965              		.loc 4 32 0
 3966 01ee 1368     		ldr	r3, [r2]
 3967              	.LVL282:
  33:mculib3/src/interrupt.h ****             while (p->next)
 3968              		.loc 4 33 0
 3969 01f0 002B     		cmp	r3, #0
 3970 01f2 03D1     		bne	.L181
  38:mculib3/src/interrupt.h ****         } 
 3971              		.loc 4 38 0
 3972 01f4 764B     		ldr	r3, .L236+128
 3973              	.LVL283:
 3974 01f6 1360     		str	r3, [r2]
 3975              	.LVL284:
 3976 01f8 05E0     		b	.L182
 3977              	.LVL285:
 3978              	.L220:
  34:mculib3/src/interrupt.h ****                 p = p->next;
 3979              		.loc 4 34 0
 3980 01fa 1300     		movs	r3, r2
 3981              	.LVL286:
 3982              	.L181:
 3983 01fc 5A68     		ldr	r2, [r3, #4]
 3984 01fe 002A     		cmp	r2, #0
 3985 0200 FBD1     		bne	.L220
  36:mculib3/src/interrupt.h ****         } else {  
 3986              		.loc 4 36 0
 3987 0202 734A     		ldr	r2, .L236+128
 3988              	.LVL287:
 3989 0204 5A60     		str	r2, [r3, #4]
 3990              	.LVL288:
 3991              	.L182:
 3992              	.LBE2178:
 3993              	.LBE2177:
 3994              	.LBE2174:
 3995              	.LBE2173:
 3996              	.LBE2172:
 122:mculib3/src/modbus_slave.h ****     {}
 3997              		.loc 3 122 0
 3998 0206 2000     		movs	r0, r4
 3999 0208 0A22     		movs	r2, #10
 4000 020a 0021     		movs	r1, #0
 4001 020c 5030     		adds	r0, r0, #80
ARM GAS  /tmp/ccsHKAo0.s 			page 117


 4002 020e FFF7FEFF 		bl	memset
 4003              	.LVL289:
 4004 0212 2000     		movs	r0, r4
 4005 0214 0A22     		movs	r2, #10
 4006 0216 0021     		movs	r1, #0
 4007 0218 5A30     		adds	r0, r0, #90
 4008 021a FFF7FEFF 		bl	memset
 4009              	.LVL290:
 4010 021e 2000     		movs	r0, r4
 4011 0220 0A22     		movs	r2, #10
 4012 0222 0021     		movs	r1, #0
 4013 0224 6430     		adds	r0, r0, #100
 4014 0226 FFF7FEFF 		bl	memset
 4015              	.LVL291:
 4016 022a 2000     		movs	r0, r4
 4017 022c 0A22     		movs	r2, #10
 4018 022e 0021     		movs	r1, #0
 4019 0230 6E30     		adds	r0, r0, #110
 4020 0232 FFF7FEFF 		bl	memset
 4021              	.LVL292:
 4022 0236 2000     		movs	r0, r4
 4023 0238 0522     		movs	r2, #5
 4024 023a 7830     		adds	r0, r0, #120
 4025 023c 0021     		movs	r1, #0
 4026 023e FFF7FEFF 		bl	memset
 4027              	.LVL293:
 4028              	.LBE2145:
 4029              	.LBE2144:
 4030              	.LBE2143:
 130:mculib3/src/modbus_slave.h ****               address
 4031              		.loc 3 130 0
 4032 0242 0122     		movs	r2, #1
 4033 0244 5A4B     		ldr	r3, .L236+96
 4034 0246 1A60     		str	r2, [r3]
 4035              	.LVL294:
 4036              	.L176:
 137:mculib3/src/modbus_slave.h ****                                     set.baudrate == UART_::Baudrate::BR14400 ? 3 :
 4037              		.loc 3 137 0
 4038 0248 0423     		movs	r3, #4
 4039 024a 2362     		str	r3, [r4, #32]
 4040              	.LBB2179:
 4041              	.LBB2180:
 137:mculib3/src/uart.h ****        .set(set.parity)
 4042              		.loc 8 137 0
 4043 024c 2369     		ldr	r3, [r4, #16]
 138:mculib3/src/uart.h ****        .set(set.data_bits)
 4044              		.loc 8 138 0
 4045 024e 0021     		movs	r1, #0
 137:mculib3/src/uart.h ****        .set(set.parity)
 4046              		.loc 8 137 0
 4047 0250 FC33     		adds	r3, r3, #252
 138:mculib3/src/uart.h ****        .set(set.data_bits)
 4048              		.loc 8 138 0
 4049 0252 9A6A     		ldr	r2, [r3, #40]
 4050 0254 D869     		ldr	r0, [r3, #28]
 4051 0256 FFF7FEFF 		bl	_ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
 4052              	.LVL295:
ARM GAS  /tmp/ccsHKAo0.s 			page 118


 4053              	.LBB2181:
 4054              	.LBB2182:
  43:mculib3/src/periph/usart_f0.h ****    USART& set (DataBits       v)         {CR1.M0    = v; return *this;}
 4055              		.loc 9 43 0
 4056 025a 5E4A     		ldr	r2, .L236+132
 4057 025c 0368     		ldr	r3, [r0]
 4058 025e 1340     		ands	r3, r2
 4059 0260 0360     		str	r3, [r0]
 4060              	.LVL296:
 4061              	.LBE2182:
 4062              	.LBE2181:
 4063              	.LBB2183:
 4064              	.LBB2184:
  44:mculib3/src/periph/usart_f0.h ****    USART& set (StopBits       v)         {CR2.STOP  = v; return *this;}
 4065              		.loc 9 44 0
 4066 0262 0368     		ldr	r3, [r0]
 4067 0264 5C4A     		ldr	r2, .L236+136
 4068 0266 1340     		ands	r3, r2
 4069 0268 0360     		str	r3, [r0]
 4070              	.LVL297:
 4071              	.LBE2184:
 4072              	.LBE2183:
 4073              	.LBB2185:
 4074              	.LBB2186:
  45:mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
 4075              		.loc 9 45 0
 4076 026a 4368     		ldr	r3, [r0, #4]
 4077              	.LBE2186:
 4078              	.LBE2185:
 4079              	.LBB2188:
 4080              	.LBB2189:
 4081              	.LBB2190:
  59:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
 4082              		.loc 9 59 0
 4083 026c 5B4A     		ldr	r2, .L236+140
 4084              	.LBE2190:
 4085              	.LBE2189:
 4086              	.LBE2188:
 4087              	.LBB2193:
 4088              	.LBB2187:
  45:mculib3/src/periph/usart_f0.h ****    USART& set (Baudrate, Periph);
 4089              		.loc 9 45 0
 4090 026e 1D40     		ands	r5, r3
 4091 0270 4560     		str	r5, [r0, #4]
 4092              	.LVL298:
 4093              	.LBE2187:
 4094              	.LBE2193:
 4095              	.LBB2194:
 4096              	.LBB2195:
  48:mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
 4097              		.loc 9 48 0
 4098 0272 0125     		movs	r5, #1
 4099              	.LBE2195:
 4100              	.LBE2194:
 4101              	.LBB2197:
 4102              	.LBB2192:
 4103              	.LBB2191:
ARM GAS  /tmp/ccsHKAo0.s 			page 119


  59:mculib3/src/periph/usart_f0.h ****    USART& parity_enable (bool enable){enable ? parity_enable() : parity_disable(); return *this;}
 4104              		.loc 9 59 0
 4105 0274 0368     		ldr	r3, [r0]
 4106 0276 1340     		ands	r3, r2
 4107 0278 0360     		str	r3, [r0]
 4108              	.LVL299:
 4109              	.LBE2191:
 4110              	.LBE2192:
 4111              	.LBE2197:
 4112              	.LBB2198:
 4113              	.LBB2196:
  48:mculib3/src/periph/usart_f0.h ****    USART& disable       (){CR1.UE   = false; return *this;}
 4114              		.loc 9 48 0
 4115 027a 0368     		ldr	r3, [r0]
 4116 027c 2B43     		orrs	r3, r5
 4117 027e 0360     		str	r3, [r0]
 4118              	.LVL300:
 4119              	.LBE2196:
 4120              	.LBE2198:
 4121              	.LBE2180:
 4122              	.LBE2179:
 143:mculib3/src/modbus_slave.h ****         return modbus;
 4123              		.loc 3 143 0
 4124 0280 2069     		ldr	r0, [r4, #16]
 4125 0282 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
 4126              	.LVL301:
 4127              	.LBE2199:
 4128              	.LBE2202:
  42:src/main.cpp  ****    
  43:src/main.cpp  ****    struct Sense {
  44:src/main.cpp  ****       bool DI1  :1;  // Bit 0
  45:src/main.cpp  ****       bool DI2  :1;  // Bit 1
  46:src/main.cpp  ****       bool DI3  :1;  // Bit 2
  47:src/main.cpp  ****       bool DI4  :1;  // Bit 3 
  48:src/main.cpp  ****       uint16_t  :12; // Bits 15:10 res: Reserved, must be kept cleared
  49:src/main.cpp  ****    };
  50:src/main.cpp  **** 
  51:src/main.cpp  ****    struct Control {
  52:src/main.cpp  ****       bool DO1  :1;  // Bit 0
  53:src/main.cpp  ****       bool DO2  :1;  // Bit 1
  54:src/main.cpp  ****       bool DO3  :1;  // Bit 2
  55:src/main.cpp  ****       bool DO4  :1;  // Bit 3 
  56:src/main.cpp  ****       uint16_t  :12; // Bits 15:8 res: Reserved, must be kept cleared
  57:src/main.cpp  ****    };
  58:src/main.cpp  ****    
  59:src/main.cpp  ****    
  60:src/main.cpp  ****    struct In_regs {
  61:src/main.cpp  ****    
  62:src/main.cpp  ****       UART::Settings uart_set;   // 0
  63:src/main.cpp  ****       uint16_t modbus_address;   // 1
  64:src/main.cpp  ****       uint16_t password;         // 2
  65:src/main.cpp  ****       uint16_t factory_number;   // 3
  66:src/main.cpp  ****       Control   output;          // 4 
  67:src/main.cpp  ****    
  68:src/main.cpp  ****    }__attribute__((packed));
  69:src/main.cpp  **** 
  70:src/main.cpp  **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 120


  71:src/main.cpp  ****    struct Out_regs {
  72:src/main.cpp  ****    
  73:src/main.cpp  ****       uint16_t device_code;      // 0
  74:src/main.cpp  ****       uint16_t factory_number;   // 1
  75:src/main.cpp  ****       UART::Settings uart_set;   // 2
  76:src/main.cpp  ****       uint16_t modbus_address;   // 3
  77:src/main.cpp  ****       Sense    input;            // 4
  78:src/main.cpp  **** 
  79:src/main.cpp  ****    }__attribute__((packed));
  80:src/main.cpp  **** 
  81:src/main.cpp  ****    auto& slave = Modbus_slave<In_regs, Out_regs>::
  82:src/main.cpp  ****       make<mcu::Periph::USART1, TX_slave, RX_slave, RTS_slave>
  83:src/main.cpp  ****          (flash.modbus_address, flash.uart_set);
  84:src/main.cpp  **** 
  85:src/main.cpp  **** 
  86:src/main.cpp  ****    slave.outRegs.device_code        = 7; //  -76
 4129              		.loc 17 86 0
 4130 0286 2300     		movs	r3, r4
 4131 0288 0722     		movs	r2, #7
 4132 028a 5A33     		adds	r3, r3, #90
 4133 028c 1A80     		strh	r2, [r3]
  87:src/main.cpp  ****    slave.outRegs.factory_number     = flash.factory_number;
 4134              		.loc 17 87 0
 4135 028e 2300     		movs	r3, r4
 4136 0290 0022     		movs	r2, #0
 4137 0292 5C33     		adds	r3, r3, #92
 4138 0294 1A80     		strh	r2, [r3]
  88:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
 4139              		.loc 17 88 0
 4140 0296 2300     		movs	r3, r4
 4141 0298 06AA     		add	r2, sp, #24
 4142 029a 5288     		ldrh	r2, [r2, #2]
 4143 029c 5E33     		adds	r3, r3, #94
  89:src/main.cpp  ****    slave.outRegs.modbus_address     = flash.modbus_address;
 4144              		.loc 17 89 0
 4145 029e 6034     		adds	r4, r4, #96
  88:src/main.cpp  ****    slave.outRegs.uart_set           = flash.uart_set;
 4146              		.loc 17 88 0
 4147 02a0 1A80     		strh	r2, [r3]
 4148              		.loc 17 89 0
 4149 02a2 2580     		strh	r5, [r4]
 4150              	.LBB2203:
 4151              	.LBB2204:
 4152              	.LBB2205:
 228:mculib3/src/modbus_slave.h **** }
 4153              		.loc 3 228 0
 4154 02a4 0195     		str	r5, [sp, #4]
 4155              	.L218:
 4156              	.LVL302:
 196:mculib3/src/modbus_slave.h ****         time = 0;
 4157              		.loc 3 196 0 discriminator 1
 4158 02a6 434D     		ldr	r5, .L236+100
 4159              	.LVL303:
 4160              	.LBB2206:
 4161              	.LBB2207:
  60:mculib3/src/uart.h **** 
 4162              		.loc 8 60 0 discriminator 1
ARM GAS  /tmp/ccsHKAo0.s 			page 121


 4163 02a8 2A69     		ldr	r2, [r5, #16]
 4164 02aa FC32     		adds	r2, r2, #252
 4165              	.LBB2208:
 4166              	.LBB2209:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 4167              		.loc 10 24 0 discriminator 1
 4168 02ac 9168     		ldr	r1, [r2, #8]
 4169              	.LBE2209:
 4170              	.LBE2208:
  60:mculib3/src/uart.h **** 
 4171              		.loc 8 60 0 discriminator 1
 4172 02ae 536A     		ldr	r3, [r2, #36]
 4173              	.LVL304:
 4174              	.LBB2212:
 4175              	.LBB2210:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 4176              		.loc 10 24 0 discriminator 1
 4177 02b0 5268     		ldr	r2, [r2, #4]
 4178              	.LBE2210:
 4179              	.LBE2212:
 4180              	.LBB2213:
 4181              	.LBB2214:
 4182              		.loc 11 41 0 discriminator 1
 4183 02b2 5B68     		ldr	r3, [r3, #4]
 4184              	.LVL305:
 4185              	.LBE2214:
 4186              	.LBE2213:
 4187              	.LBB2215:
 4188              	.LBB2211:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 4189              		.loc 10 24 0 discriminator 1
 4190 02b4 8A1A     		subs	r2, r1, r2
 4191              	.LBE2211:
 4192              	.LBE2215:
  60:mculib3/src/uart.h **** 
 4193              		.loc 8 60 0 discriminator 1
 4194 02b6 FF21     		movs	r1, #255
 4195 02b8 9BB2     		uxth	r3, r3
 4196 02ba CB1A     		subs	r3, r1, r3
 4197              	.LBE2207:
 4198              	.LBE2206:
 196:mculib3/src/modbus_slave.h ****         time = 0;
 4199              		.loc 3 196 0 discriminator 1
 4200 02bc 9A42     		cmp	r2, r3
 4201 02be 33D2     		bcs	.L183
 197:mculib3/src/modbus_slave.h ****         tick_unsubscribe();
 4202              		.loc 3 197 0
 4203 02c0 0023     		movs	r3, #0
 198:mculib3/src/modbus_slave.h ****         return;
 4204              		.loc 3 198 0
 4205 02c2 2800     		movs	r0, r5
 197:mculib3/src/modbus_slave.h ****         tick_unsubscribe();
 4206              		.loc 3 197 0
 4207 02c4 EB61     		str	r3, [r5, #28]
 198:mculib3/src/modbus_slave.h ****         return;
 4208              		.loc 3 198 0
 4209 02c6 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
ARM GAS  /tmp/ccsHKAo0.s 			page 122


 4210              	.LVL306:
 4211              	.L184:
 4212              	.LBE2205:
 4213              	.LBE2204:
 4214              	.LBB2290:
 4215              	.LBB2291:
  34:mculib3/src/pin.h ****    bool operator^= (bool v) 
  35:mculib3/src/pin.h ****    {
  36:mculib3/src/pin.h ****       auto tmp {is_set()};
  37:mculib3/src/pin.h ****       if (v) toggle();
  38:mculib3/src/pin.h ****       return tmp ^ v;
  39:mculib3/src/pin.h ****    }
  40:mculib3/src/pin.h ****    operator bool() { return is_set(); }
 4216              		.loc 12 40 0 discriminator 1
 4217 02ca 2F48     		ldr	r0, .L236+56
 4218 02cc FFF7FEFF 		bl	_ZN3Pin6is_setEv
 4219              	.LVL307:
 4220              	.LBE2291:
 4221              	.LBE2290:
  90:src/main.cpp  **** 
  91:src/main.cpp  ****    while(1){
  92:src/main.cpp  **** 
  93:src/main.cpp  ****       slave ([&](uint16_t registrAddress) {
  94:src/main.cpp  ****             static bool unblock = false;
  95:src/main.cpp  ****          switch (registrAddress) {
  96:src/main.cpp  ****             case ADR(uart_set):
  97:src/main.cpp  ****                flash.uart_set
  98:src/main.cpp  ****                   = slave.outRegs.uart_set
  99:src/main.cpp  ****                   = slave.inRegs.uart_set;
 100:src/main.cpp  ****             break;
 101:src/main.cpp  ****             case ADR(modbus_address):
 102:src/main.cpp  ****                flash.modbus_address 
 103:src/main.cpp  ****                   = slave.outRegs.modbus_address
 104:src/main.cpp  ****                   = slave.inRegs.modbus_address;
 105:src/main.cpp  ****             break;
 106:src/main.cpp  ****             case ADR(password):
 107:src/main.cpp  ****                unblock = slave.inRegs.password == 208;
 108:src/main.cpp  ****             break;
 109:src/main.cpp  ****             case ADR(factory_number):
 110:src/main.cpp  ****                if (unblock) {
 111:src/main.cpp  ****                   unblock = false;
 112:src/main.cpp  ****                   flash.factory_number 
 113:src/main.cpp  ****                      = slave.outRegs.factory_number
 114:src/main.cpp  ****                      = slave.inRegs.factory_number;
 115:src/main.cpp  ****                }
 116:src/main.cpp  ****                unblock = true;
 117:src/main.cpp  ****             break;
 118:src/main.cpp  ****             case ADR(output):
 119:src/main.cpp  ****                do1 = slave.inRegs.output.DO1;
 120:src/main.cpp  ****                do2 = slave.inRegs.output.DO2;
 121:src/main.cpp  ****                do3 = slave.inRegs.output.DO3;
 122:src/main.cpp  ****                do4 = slave.inRegs.output.DO4;
 123:src/main.cpp  ****             break;
 124:src/main.cpp  ****          }
 125:src/main.cpp  **** 
 126:src/main.cpp  ****       });
 127:src/main.cpp  **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 123


 128:src/main.cpp  ****       slave.outRegs.input.DI1 = di1;
 4222              		.loc 17 128 0 discriminator 1
 4223 02d0 384C     		ldr	r4, .L236+100
 4224 02d2 019B     		ldr	r3, [sp, #4]
 4225 02d4 6234     		adds	r4, r4, #98
 4226 02d6 0340     		ands	r3, r0
 4227 02d8 019A     		ldr	r2, [sp, #4]
 4228 02da 2078     		ldrb	r0, [r4]
 4229 02dc 9043     		bics	r0, r2
 4230 02de 1843     		orrs	r0, r3
 4231 02e0 2070     		strb	r0, [r4]
 4232              	.LVL308:
 4233              	.LBB2292:
 4234              	.LBB2293:
 4235              		.loc 12 40 0 discriminator 1
 4236 02e2 2C48     		ldr	r0, .L236+68
 4237 02e4 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 4238              	.LVL309:
 4239              	.LBE2293:
 4240              	.LBE2292:
 129:src/main.cpp  ****       slave.outRegs.input.DI2 = di2;
 4241              		.loc 17 129 0 discriminator 1
 4242 02e8 0222     		movs	r2, #2
 4243 02ea 019B     		ldr	r3, [sp, #4]
 4244 02ec 1840     		ands	r0, r3
 4245 02ee 4300     		lsls	r3, r0, #1
 4246 02f0 2078     		ldrb	r0, [r4]
 4247 02f2 9043     		bics	r0, r2
 4248 02f4 1843     		orrs	r0, r3
 4249 02f6 2070     		strb	r0, [r4]
 4250              	.LVL310:
 4251              	.LBB2294:
 4252              	.LBB2295:
 4253              		.loc 12 40 0 discriminator 1
 4254 02f8 2948     		ldr	r0, .L236+80
 4255 02fa FFF7FEFF 		bl	_ZN3Pin6is_setEv
 4256              	.LVL311:
 4257              	.LBE2295:
 4258              	.LBE2294:
 130:src/main.cpp  ****       slave.outRegs.input.DI3 = di3;
 4259              		.loc 17 130 0 discriminator 1
 4260 02fe 0422     		movs	r2, #4
 4261 0300 019B     		ldr	r3, [sp, #4]
 4262 0302 1840     		ands	r0, r3
 4263 0304 8300     		lsls	r3, r0, #2
 4264 0306 2078     		ldrb	r0, [r4]
 4265 0308 9043     		bics	r0, r2
 4266 030a 1843     		orrs	r0, r3
 4267 030c 2070     		strb	r0, [r4]
 4268              	.LVL312:
 4269              	.LBB2296:
 4270              	.LBB2297:
 4271              		.loc 12 40 0 discriminator 1
 4272 030e 2648     		ldr	r0, .L236+88
 4273 0310 FFF7FEFF 		bl	_ZN3Pin6is_setEv
 4274              	.LVL313:
 4275              	.LBE2297:
ARM GAS  /tmp/ccsHKAo0.s 			page 124


 4276              	.LBE2296:
 131:src/main.cpp  ****       slave.outRegs.input.DI4 = di4;
 4277              		.loc 17 131 0 discriminator 1
 4278 0314 0822     		movs	r2, #8
 4279 0316 019B     		ldr	r3, [sp, #4]
 4280 0318 1840     		ands	r0, r3
 4281 031a C300     		lsls	r3, r0, #3
 4282 031c 2078     		ldrb	r0, [r4]
 4283 031e 9043     		bics	r0, r2
 4284 0320 1843     		orrs	r0, r3
 4285 0322 2070     		strb	r0, [r4]
 4286              	.LBB2298:
 4287              	.LBB2299:
 4288              		.file 20 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h"
   1:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**************************************************************************//**
   2:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @brief    CMSIS Cortex-M Core Function/Instruction Header File
   4:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @version  V4.30
   5:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * @date     20. October 2015
   6:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  ******************************************************************************/
   7:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
   9:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    All rights reserved.
  10:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    Redistribution and use in source and binary forms, with or without
  11:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    modification, are permitted provided that the following conditions are met:
  12:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions of source code must retain the above copyright
  13:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer.
  14:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Redistributions in binary form must reproduce the above copyright
  15:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      notice, this list of conditions and the following disclaimer in the
  16:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      documentation and/or other materials provided with the distribution.
  17:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      to endorse or promote products derived from this software without
  19:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****      specific prior written permission.
  20:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    *
  21:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    ---------------------------------------------------------------------------*/
  33:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  34:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  35:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  36:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_H
  37:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  38:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ignore some GCC warnings */
  39:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined ( __GNUC__ )
  40:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic push
  41:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  42:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  43:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
ARM GAS  /tmp/ccsHKAo0.s 			page 125


  44:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
  45:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  46:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  47:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
  48:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
  49:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
  50:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
  51:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  52:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  53:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  54:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
  55:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
  56:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
  57:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  58:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
  59:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  60:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
  61:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  62:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  63:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  64:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  65:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
  66:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  67:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Can only be executed in Privileged modes.
  68:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  69:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
  70:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  71:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
  72:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  73:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  74:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  75:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  76:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Control Register
  77:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the Control Register.
  78:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Control Register value
  79:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  80:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)
  81:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  82:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
  83:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  84:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
  85:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
  86:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  87:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  88:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  89:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
  90:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Control Register
  91:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
  92:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
  93:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
  94:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)
  95:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
  96:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
  97:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
  98:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
  99:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 100:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccsHKAo0.s 			page 126


 101:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get IPSR Register
 102:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 103:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               IPSR Register value
 104:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 105:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
 106:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 107:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 108:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 109:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 110:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 111:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 112:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 113:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 114:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 115:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get APSR Register
 116:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 117:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               APSR Register value
 118:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 119:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)
 120:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 121:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 122:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 123:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 124:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 125:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 126:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 127:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 128:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 129:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get xPSR Register
 130:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 131:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 132:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \return               xPSR Register value
 133:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 134:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)
 135:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 136:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 137:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 138:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 139:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 140:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 141:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 142:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 143:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 144:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 145:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 146:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               PSP Register value
 147:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 148:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)
 149:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 150:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 151:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 152:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp\n"  : "=r" (result) );
 153:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 154:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 155:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 156:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 157:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
ARM GAS  /tmp/ccsHKAo0.s 			page 127


 158:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 159:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 160:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 161:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 162:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
 163:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 164:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0\n" : : "r" (topOfProcStack) : "sp");
 165:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 166:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 167:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 168:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 169:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 170:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 171:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               MSP Register value
 172:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 173:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)
 174:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 175:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   register uint32_t result;
 176:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 177:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 178:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 179:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 180:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 181:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 182:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 183:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 184:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 185:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 186:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****     \param [in]    topOfMainStack  Main Stack Pointer value to set
 187:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 188:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
 189:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 190:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0\n" : : "r" (topOfMainStack) : "sp");
 191:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 192:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 193:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 194:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 195:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Priority Mask
 196:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 197:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Priority Mask value
 198:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 199:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
 200:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 201:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 202:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 203:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 204:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 205:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 206:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 207:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 208:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 209:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Priority Mask
 210:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 211:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 212:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 213:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
 214:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
ARM GAS  /tmp/ccsHKAo0.s 			page 128


 215:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 216:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 217:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 218:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 219:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M >= 0x03U)
 220:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 221:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 222:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Enable FIQ
 223:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 224:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 225:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 226:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)
 227:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 228:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 229:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 230:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 231:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 232:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 233:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Disable FIQ
 234:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 235:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 236:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 237:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)
 238:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 239:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 240:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 241:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 242:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 243:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 244:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Base Priority
 245:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 246:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Base Priority register value
 247:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 248:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)
 249:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 250:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 251:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 252:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 253:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 254:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 255:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 256:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 257:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 258:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority
 259:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 260:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 261:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 262:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)
 263:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 264:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (value) : "memory");
 265:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 266:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 267:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 268:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 269:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 270:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 271:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
ARM GAS  /tmp/ccsHKAo0.s 			page 129


 272:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 273:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 274:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)
 275:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 276:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (value) : "memory");
 277:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 278:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 279:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 280:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 281:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get Fault Mask
 282:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 283:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Fault Mask register value
 284:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 285:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)
 286:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 287:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 288:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 289:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 290:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 291:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 292:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 293:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 294:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 295:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set Fault Mask
 296:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 297:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 298:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 299:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
 300:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 301:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 302:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 303:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 304:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M >= 0x03U) */
 305:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 306:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 307:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if       (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U)
 308:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 309:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 310:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Get FPSCR
 311:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 312:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 313:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 314:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)
 315:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 316:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 317:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   uint32_t result;
 318:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 319:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 320:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 321:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 322:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 323:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   return(result);
 324:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 325:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****    return(0);
 326:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 327:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 328:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
ARM GAS  /tmp/ccsHKAo0.s 			page 130


 329:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 330:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 331:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Set FPSCR
 332:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 333:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 334:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 335:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
 336:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 337:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if (__FPU_PRESENT == 1U) && (__FPU_USED == 1U)
 338:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   /* Empty asm statement works as a scheduling barrier */
 339:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 340:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc");
 341:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("");
 342:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 343:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 344:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 345:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif /* (__CORTEX_M == 0x04U) || (__CORTEX_M == 0x07U) */
 346:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 347:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 348:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 349:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 350:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 351:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 352:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 353:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 354:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   Access to dedicated instructions
 355:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   @{
 356:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** */
 357:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 358:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 359:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 360:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 361:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 362:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 363:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 364:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #else
 365:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 366:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 367:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** #endif
 368:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 369:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 370:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   No Operation
 371:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 372:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 373:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
 374:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 375:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("nop");
 376:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** }
 377:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 378:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** 
 379:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** /**
 380:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \brief   Wait For Interrupt
 381:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 382:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****  */
 383:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** __attribute__((always_inline)) __STATIC_INLINE void __WFI(void)
 384:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h **** {
 385:mculib3/STM32F0_files/CMSIS/cmsis_gcc.h ****   __ASM volatile ("wfi");
ARM GAS  /tmp/ccsHKAo0.s 			page 131


 4289              		.loc 20 385 0 discriminator 1
 4290              		.syntax divided
 4291              	@ 385 "mculib3/STM32F0_files/CMSIS/cmsis_gcc.h" 1
 4292 0324 30BF     		wfi
 4293              	@ 0 "" 2
 4294              		.thumb
 4295              		.syntax unified
 4296 0326 BEE7     		b	.L218
 4297              	.LVL314:
 4298              	.L183:
 4299              	.LBE2299:
 4300              	.LBE2298:
 4301              	.LBB2300:
 4302              	.LBB2289:
 202:mculib3/src/modbus_slave.h ****         return;
 4303              		.loc 3 202 0
 4304 0328 EB69     		ldr	r3, [r5, #28]
 4305 032a 2A6A     		ldr	r2, [r5, #32]
 4306 032c 9342     		cmp	r3, r2
 4307 032e CCDB     		blt	.L184
 205:mculib3/src/modbus_slave.h ****     tick_unsubscribe();
 4308              		.loc 3 205 0
 4309 0330 0024     		movs	r4, #0
 206:mculib3/src/modbus_slave.h ****     
 4310              		.loc 3 206 0
 4311 0332 2800     		movs	r0, r5
 205:mculib3/src/modbus_slave.h ****     tick_unsubscribe();
 4312              		.loc 3 205 0
 4313 0334 EC61     		str	r4, [r5, #28]
 206:mculib3/src/modbus_slave.h ****     
 4314              		.loc 3 206 0
 4315 0336 FFF7FEFF 		bl	_ZN14TickSubscriber16tick_unsubscribeEv
 4316              	.LVL315:
 208:mculib3/src/modbus_slave.h ****         uart.receive();
 4317              		.loc 3 208 0
 4318 033a 2869     		ldr	r0, [r5, #16]
 4319              	.LVL316:
 4320              	.LBB2216:
 4321              	.LBB2217:
  24:mculib3/src/net_buffer.h ****     auto size()  { return end_i - begin_i; }
 4322              		.loc 10 24 0
 4323 033c 0200     		movs	r2, r0
 4324 033e FC32     		adds	r2, r2, #252
 4325 0340 9368     		ldr	r3, [r2, #8]
 4326 0342 5168     		ldr	r1, [r2, #4]
 4327              	.LVL317:
 4328 0344 5E1A     		subs	r6, r3, r1
 4329              	.LBE2217:
 4330              	.LBE2216:
 208:mculib3/src/modbus_slave.h ****         uart.receive();
 4331              		.loc 3 208 0
 4332 0346 072E     		cmp	r6, #7
 4333 0348 4AD8     		bhi	.L185
 4334              	.L233:
 218:mculib3/src/modbus_slave.h ****         return;
 4335              		.loc 3 218 0
 4336 034a FFF7FEFF 		bl	_ZN10UART_sizedILj255EE7receiveEv
ARM GAS  /tmp/ccsHKAo0.s 			page 132


 4337              	.LVL318:
 4338 034e BCE7     		b	.L184
 4339              	.L237:
 4340              		.align	2
 4341              	.L236:
 4342 0350 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 4343 0354 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 4344 0358 00040048 		.word	1207960576
 4345 035c 00100240 		.word	1073876992
 4346 0360 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 4347 0364 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 4348 0368 FF3FFFFF 		.word	-49153
 4349 036c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 4350 0370 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 4351 0374 FFCFFFFF 		.word	-12289
 4352 0378 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 4353 037c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 4354 0380 FFF3FFFF 		.word	-3073
 4355 0384 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 4356 0388 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 4357 038c FFFFF3FF 		.word	-786433
 4358 0390 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 4359 0394 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 4360 0398 FFFFFCFF 		.word	-196609
 4361 039c 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 4362 03a0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 4363 03a4 00000000 		.word	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 4364 03a8 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 4365 03ac FFFFFFCF 		.word	-805306369
 4366 03b0 00000000 		.word	.LANCHOR5
 4367 03b4 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 4368 03b8 00000000 		.word	.LANCHOR6
 4369 03bc 00000000 		.word	.LANCHOR7
 4370 03c0 00000000 		.word	.LANCHOR4
 4371 03c4 00000000 		.word	.LANCHOR2
 4372 03c8 38000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 4373 03cc 00000000 		.word	.LANCHOR8
 4374 03d0 44000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 4375 03d4 FFFDFFFF 		.word	-513
 4376 03d8 FFEFFFFF 		.word	-4097
 4377 03dc FFFBFFFF 		.word	-1025
 4378              	.L185:
 213:mculib3/src/modbus_slave.h ****         uart.receive();
 4379              		.loc 3 213 0
 4380 03e0 465C     		ldrb	r6, [r0, r1]
 4381 03e2 B446     		mov	ip, r6
 4382 03e4 A74E     		ldr	r6, .L238
 4383 03e6 F67F     		ldrb	r6, [r6, #31]
 4384 03e8 B445     		cmp	ip, r6
 4385 03ea AED1     		bne	.L233
 4386              	.LVL319:
 4387              	.LBB2218:
 4388              	.LBB2219:
 4389              	.LBB2220:
 4390              	.LBB2221:
 136:mculib3/src/net_buffer.h ****     return 0;
 4391              		.loc 10 136 0
ARM GAS  /tmp/ccsHKAo0.s 			page 133


 4392 03ec 0394     		str	r4, [sp, #12]
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 4393              		.loc 10 134 0
 4394 03ee 8B42     		cmp	r3, r1
 4395 03f0 03D9     		bls	.L187
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 4396              		.loc 10 135 0
 4397 03f2 013B     		subs	r3, r3, #1
 4398 03f4 9360     		str	r3, [r2, #8]
 4399 03f6 C35C     		ldrb	r3, [r0, r3]
 4400 03f8 0393     		str	r3, [sp, #12]
 4401              	.L187:
 4402              	.LVL320:
 4403              	.LBE2221:
 4404              	.LBE2220:
 4405              	.LBB2222:
 4406              	.LBB2223:
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 4407              		.loc 10 134 0
 4408 03fa 0200     		movs	r2, r0
 136:mculib3/src/net_buffer.h ****     return 0;
 4409              		.loc 10 136 0
 4410 03fc 0024     		movs	r4, #0
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 4411              		.loc 10 134 0
 4412 03fe FC32     		adds	r2, r2, #252
 4413 0400 9368     		ldr	r3, [r2, #8]
 136:mculib3/src/net_buffer.h ****     return 0;
 4414              		.loc 10 136 0
 4415 0402 0294     		str	r4, [sp, #8]
 134:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 4416              		.loc 10 134 0
 4417 0404 9942     		cmp	r1, r3
 4418 0406 03D2     		bcs	.L188
 135:mculib3/src/net_buffer.h ****         return base()[--end_i];
 4419              		.loc 10 135 0
 4420 0408 013B     		subs	r3, r3, #1
 4421 040a 9360     		str	r3, [r2, #8]
 4422 040c C35C     		ldrb	r3, [r0, r3]
 4423 040e 0293     		str	r3, [sp, #8]
 4424              	.L188:
 4425              	.LVL321:
 4426              	.LBE2223:
 4427              	.LBE2222:
 4428              	.LBB2225:
 4429              	.LBB2226:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 4430              		.loc 10 23 0
 4431 0410 0300     		movs	r3, r0
 4432 0412 FC33     		adds	r3, r3, #252
 4433 0414 9A68     		ldr	r2, [r3, #8]
 4434              	.LBE2226:
 4435              	.LBE2225:
 245:mculib3/src/modbus_slave.h ****     return (high == high_) and (low == low_);
 4436              		.loc 3 245 0
 4437 0416 05AE     		add	r6, sp, #20
 4438              	.LBB2228:
ARM GAS  /tmp/ccsHKAo0.s 			page 134


 4439              	.LBB2227:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 4440              		.loc 10 23 0
 4441 0418 8218     		adds	r2, r0, r2
 4442              	.LBE2227:
 4443              	.LBE2228:
 4444              	.LBB2229:
 4445              	.LBB2230:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 4446              		.loc 10 22 0
 4447 041a 4118     		adds	r1, r0, r1
 4448              	.LBE2230:
 4449              	.LBE2229:
 245:mculib3/src/modbus_slave.h ****     return (high == high_) and (low == low_);
 4450              		.loc 3 245 0
 4451 041c 3000     		movs	r0, r6
 4452 041e FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 4453              	.LVL322:
 246:mculib3/src/modbus_slave.h **** }
 4454              		.loc 3 246 0
 4455 0422 3378     		ldrb	r3, [r6]
 4456 0424 039A     		ldr	r2, [sp, #12]
 4457 0426 984C     		ldr	r4, .L238+4
 4458 0428 9342     		cmp	r3, r2
 4459 042a 27D1     		bne	.L189
 4460 042c 7378     		ldrb	r3, [r6, #1]
 4461 042e 029A     		ldr	r2, [sp, #8]
 4462 0430 2069     		ldr	r0, [r4, #16]
 4463 0432 9342     		cmp	r3, r2
 4464 0434 22D1     		bne	.L189
 4465              	.LBE2219:
 4466              	.LBE2218:
 221:mculib3/src/modbus_slave.h ****     func = uart.buffer.pop_front();
 4467              		.loc 3 221 0
 4468 0436 FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 4469              	.LVL323:
 222:mculib3/src/modbus_slave.h ****     if (func == static_cast<uint8_t>(Modbus_function::read_03)) // operator ==
 4470              		.loc 3 222 0
 4471 043a 2069     		ldr	r0, [r4, #16]
 4472 043c FFF7FEFF 		bl	_ZN10Net_bufferILj255EE9pop_frontEv
 4473              	.LVL324:
 4474 0440 A31D     		adds	r3, r4, #6
 4475 0442 0600     		movs	r6, r0
 4476 0444 D877     		strb	r0, [r3, #31]
 223:mculib3/src/modbus_slave.h ****         answer_03();
 4477              		.loc 3 223 0
 4478 0446 0328     		cmp	r0, #3
 4479 0448 50D1     		bne	.L227
 4480              	.LVL325:
 4481              	.LBB2233:
 4482              	.LBB2234:
 4483              	.LBB2235:
 4484              	.LBB2236:
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4485              		.loc 3 255 0
 4486 044a 2500     		movs	r5, r4
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
ARM GAS  /tmp/ccsHKAo0.s 			page 135


 4487              		.loc 3 252 0
 4488 044c 8F49     		ldr	r1, .L238+8
 4489 044e 2069     		ldr	r0, [r4, #16]
 4490 0450 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 4491              	.LVL326:
 253:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 4492              		.loc 3 253 0
 4493 0454 8E49     		ldr	r1, .L238+12
 4494 0456 2069     		ldr	r0, [r4, #16]
 4495 0458 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 4496              	.LVL327:
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4497              		.loc 3 254 0
 4498 045c 628D     		ldrh	r2, [r4, #42]
 4499 045e E38C     		ldrh	r3, [r4, #38]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4500              		.loc 3 255 0
 4501 0460 2C35     		adds	r5, r5, #44
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4502              		.loc 3 254 0
 4503 0462 D318     		adds	r3, r2, r3
 4504 0464 013B     		subs	r3, r3, #1
 4505 0466 9BB2     		uxth	r3, r3
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4506              		.loc 3 255 0
 4507 0468 5200     		lsls	r2, r2, #1
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4508              		.loc 3 254 0
 4509 046a 2385     		strh	r3, [r4, #40]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4510              		.loc 3 255 0
 4511 046c 2A70     		strb	r2, [r5]
 4512              	.LVL328:
 4513              	.LBE2236:
 4514              	.LBE2235:
 275:mculib3/src/modbus_slave.h **** 
 276:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 277:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_03()
 278:mculib3/src/modbus_slave.h **** {
 279:mculib3/src/modbus_slave.h ****     if (not check_reg(OutRegQty)) {
 4515              		.loc 3 279 0
 4516 046e 042B     		cmp	r3, #4
 4517 0470 06D9     		bls	.L192
 4518              	.LVL329:
 4519              	.L235:
 4520              	.LBE2234:
 4521              	.LBE2233:
 4522              	.LBB2248:
 4523              	.LBB2249:
 280:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 281:mculib3/src/modbus_slave.h ****         return;
 282:mculib3/src/modbus_slave.h ****     }
 283:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 284:mculib3/src/modbus_slave.h ****     //     
 285:mculib3/src/modbus_slave.h ****     uart.buffer << address << static_cast<uint8_t>(Modbus_function::read_03) << qty_byte;
 286:mculib3/src/modbus_slave.h ****     while(qty_reg--)
 287:mculib3/src/modbus_slave.h ****         uart.buffer << arOutRegs[first_reg++];
ARM GAS  /tmp/ccsHKAo0.s 			page 136


 288:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 289:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 290:mculib3/src/modbus_slave.h ****     uart.transmit();
 291:mculib3/src/modbus_slave.h **** }
 292:mculib3/src/modbus_slave.h **** 
 293:mculib3/src/modbus_slave.h **** template <class InReg, class OutRegs_t>
 294:mculib3/src/modbus_slave.h **** template <class function>
 295:mculib3/src/modbus_slave.h **** void Modbus_slave<InReg, OutRegs_t>::answer_16(function reaction)
 296:mculib3/src/modbus_slave.h **** {
 297:mculib3/src/modbus_slave.h ****     if (not check_reg(InRegQty)) {
 298:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 4524              		.loc 3 298 0
 4525 0472 0221     		movs	r1, #2
 4526              	.L232:
 4527              	.LBE2249:
 4528              	.LBE2248:
 228:mculib3/src/modbus_slave.h **** }
 4529              		.loc 3 228 0
 4530 0474 2000     		movs	r0, r4
 4531              	.L231:
 4532 0476 FFF7FEFF 		bl	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
 4533              	.LVL330:
 4534 047a 26E7     		b	.L184
 4535              	.L189:
 218:mculib3/src/modbus_slave.h ****         return;
 4536              		.loc 3 218 0
 4537 047c 2069     		ldr	r0, [r4, #16]
 4538 047e 64E7     		b	.L233
 4539              	.LVL331:
 4540              	.L192:
 4541              	.LBB2284:
 4542              	.LBB2247:
 283:mculib3/src/modbus_slave.h ****     //     
 4543              		.loc 3 283 0
 4544 0480 2069     		ldr	r0, [r4, #16]
 4545              	.LVL332:
 4546              	.LBB2237:
 4547              	.LBB2238:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
 4548              		.loc 10 21 0
 4549 0482 0022     		movs	r2, #0
 4550 0484 0300     		movs	r3, r0
 4551 0486 FC33     		adds	r3, r3, #252
 4552 0488 5A60     		str	r2, [r3, #4]
 4553 048a 9A60     		str	r2, [r3, #8]
 4554              	.LVL333:
 4555              	.LBE2238:
 4556              	.LBE2237:
 285:mculib3/src/modbus_slave.h ****     while(qty_reg--)
 4557              		.loc 3 285 0
 4558 048c 0534     		adds	r4, r4, #5
 4559 048e E17F     		ldrb	r1, [r4, #31]
 4560 0490 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4561              	.LVL334:
 4562 0494 3100     		movs	r1, r6
 4563 0496 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4564              	.LVL335:
ARM GAS  /tmp/ccsHKAo0.s 			page 137


 4565 049a 2978     		ldrb	r1, [r5]
 4566 049c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4567              	.LVL336:
 4568              	.L194:
 286:mculib3/src/modbus_slave.h ****         uart.buffer << arOutRegs[first_reg++];
 4569              		.loc 3 286 0
 4570 04a0 794C     		ldr	r4, .L238+4
 4571 04a2 638D     		ldrh	r3, [r4, #42]
 4572 04a4 2069     		ldr	r0, [r4, #16]
 4573 04a6 5A1E     		subs	r2, r3, #1
 4574 04a8 6285     		strh	r2, [r4, #42]
 4575 04aa 002B     		cmp	r3, #0
 4576 04ac 09D0     		beq	.L193
 287:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 4577              		.loc 3 287 0
 4578 04ae E38C     		ldrh	r3, [r4, #38]
 4579 04b0 5A1C     		adds	r2, r3, #1
 4580 04b2 2C33     		adds	r3, r3, #44
 4581 04b4 5B00     		lsls	r3, r3, #1
 4582 04b6 E284     		strh	r2, [r4, #38]
 4583 04b8 E418     		adds	r4, r4, r3
 4584 04ba 6188     		ldrh	r1, [r4, #2]
 4585 04bc FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 4586              	.LVL337:
 4587 04c0 EEE7     		b	.L194
 4588              	.L193:
 4589              	.LBB2239:
 4590              	.LBB2240:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 4591              		.loc 10 23 0
 4592 04c2 0300     		movs	r3, r0
 4593 04c4 FC33     		adds	r3, r3, #252
 4594 04c6 9A68     		ldr	r2, [r3, #8]
 4595              	.LBE2240:
 4596              	.LBE2239:
 4597              	.LBB2242:
 4598              	.LBB2243:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 4599              		.loc 10 22 0
 4600 04c8 5968     		ldr	r1, [r3, #4]
 4601              	.LBE2243:
 4602              	.LBE2242:
 288:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 4603              		.loc 3 288 0
 4604 04ca 05AD     		add	r5, sp, #20
 4605              	.LBB2245:
 4606              	.LBB2241:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 4607              		.loc 10 23 0
 4608 04cc 8218     		adds	r2, r0, r2
 4609              	.LBE2241:
 4610              	.LBE2245:
 4611              	.LBB2246:
 4612              	.LBB2244:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 4613              		.loc 10 22 0
 4614 04ce 4118     		adds	r1, r0, r1
ARM GAS  /tmp/ccsHKAo0.s 			page 138


 4615              	.LVL338:
 4616              	.L230:
 4617              	.LBE2244:
 4618              	.LBE2246:
 4619              	.LBE2247:
 4620              	.LBE2284:
 4621              	.LBB2285:
 4622              	.LBB2281:
 299:mculib3/src/modbus_slave.h ****         return;
 300:mculib3/src/modbus_slave.h ****     }
 301:mculib3/src/modbus_slave.h **** 
 302:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_byte;
 303:mculib3/src/modbus_slave.h **** 
 304:mculib3/src/modbus_slave.h ****     if (not check_value()) {
 305:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_value);
 306:mculib3/src/modbus_slave.h ****         // uart.receive();
 307:mculib3/src/modbus_slave.h ****         return;
 308:mculib3/src/modbus_slave.h ****     }
 309:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 310:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 311:mculib3/src/modbus_slave.h ****     }
 312:mculib3/src/modbus_slave.h ****     uart.buffer.clear();
 313:mculib3/src/modbus_slave.h ****     uart.buffer << address << func << first_reg << qty_reg;
 314:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 4623              		.loc 3 314 0
 4624 04d0 2800     		movs	r0, r5
 4625 04d2 FFF7FEFF 		bl	_Z5CRC16IPhEDaT_S1_
 4626              	.LVL339:
 315:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 4627              		.loc 3 315 0
 4628 04d6 6978     		ldrb	r1, [r5, #1]
 4629 04d8 2069     		ldr	r0, [r4, #16]
 4630 04da FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4631              	.LVL340:
 4632 04de 2978     		ldrb	r1, [r5]
 4633 04e0 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4634              	.LVL341:
 316:mculib3/src/modbus_slave.h ****     uart.transmit();
 4635              		.loc 3 316 0
 4636 04e4 2069     		ldr	r0, [r4, #16]
 4637 04e6 FFF7FEFF 		bl	_ZN10UART_sizedILj255EE8transmitEv
 4638              	.LVL342:
 4639 04ea EEE6     		b	.L184
 4640              	.L227:
 4641              	.LBE2281:
 4642              	.LBE2285:
 228:mculib3/src/modbus_slave.h **** }
 4643              		.loc 3 228 0
 4644 04ec 0199     		ldr	r1, [sp, #4]
 225:mculib3/src/modbus_slave.h ****         answer_16(reaction);
 4645              		.loc 3 225 0
 4646 04ee 1028     		cmp	r0, #16
 4647 04f0 C0D1     		bne	.L232
 4648              	.LVL343:
 4649              	.LBB2286:
 4650              	.LBB2282:
 4651              	.LBB2250:
ARM GAS  /tmp/ccsHKAo0.s 			page 139


 4652              	.LBB2251:
 252:mculib3/src/modbus_slave.h ****     uart.buffer >> qty_reg; 
 4653              		.loc 3 252 0
 4654 04f2 6649     		ldr	r1, .L238+8
 4655 04f4 2069     		ldr	r0, [r4, #16]
 4656 04f6 FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 4657              	.LVL344:
 253:mculib3/src/modbus_slave.h ****     last_reg = first_reg + qty_reg - 1;
 4658              		.loc 3 253 0
 4659 04fa 6549     		ldr	r1, .L238+12
 4660 04fc 2069     		ldr	r0, [r4, #16]
 4661 04fe FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 4662              	.LVL345:
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4663              		.loc 3 255 0
 4664 0502 2100     		movs	r1, r4
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4665              		.loc 3 254 0
 4666 0504 628D     		ldrh	r2, [r4, #42]
 4667 0506 E38C     		ldrh	r3, [r4, #38]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4668              		.loc 3 255 0
 4669 0508 2C31     		adds	r1, r1, #44
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4670              		.loc 3 254 0
 4671 050a D318     		adds	r3, r2, r3
 4672 050c 013B     		subs	r3, r3, #1
 4673 050e 9BB2     		uxth	r3, r3
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4674              		.loc 3 255 0
 4675 0510 5200     		lsls	r2, r2, #1
 254:mculib3/src/modbus_slave.h ****     qty_byte = qty_reg * 2;
 4676              		.loc 3 254 0
 4677 0512 2385     		strh	r3, [r4, #40]
 255:mculib3/src/modbus_slave.h ****     return (last_reg <= (qty_reg_device - 1));
 4678              		.loc 3 255 0
 4679 0514 0A70     		strb	r2, [r1]
 4680              	.LVL346:
 4681              	.LBE2251:
 4682              	.LBE2250:
 297:mculib3/src/modbus_slave.h ****         answer_error(Modbus_error_code::wrong_reg);
 4683              		.loc 3 297 0
 4684 0516 042B     		cmp	r3, #4
 4685 0518 ABD8     		bhi	.L235
 302:mculib3/src/modbus_slave.h **** 
 4686              		.loc 3 302 0
 4687 051a 2069     		ldr	r0, [r4, #16]
 4688              	.LVL347:
 4689              	.LBB2252:
 4690              	.LBB2253:
 110:mculib3/src/net_buffer.h ****     if (end_i > begin_i)
 4691              		.loc 10 110 0
 4692 051c 0200     		movs	r2, r0
 4693 051e FC32     		adds	r2, r2, #252
 4694 0520 5368     		ldr	r3, [r2, #4]
 4695 0522 9468     		ldr	r4, [r2, #8]
 4696 0524 9C42     		cmp	r4, r3
ARM GAS  /tmp/ccsHKAo0.s 			page 140


 4697 0526 2ED9     		bls	.L198
 111:mculib3/src/net_buffer.h ****         v = base()[begin_i++];
 4698              		.loc 10 111 0
 4699 0528 5C1C     		adds	r4, r3, #1
 4700 052a 5460     		str	r4, [r2, #4]
 4701 052c C35C     		ldrb	r3, [r0, r3]
 4702              	.L228:
 4703              	.LBE2253:
 4704              	.LBE2252:
 4705              	.LBE2282:
 4706              	.LBE2286:
 4707              	.LBB2287:
 4708              	.LBB2232:
 4709              	.LBB2231:
 4710              	.LBB2224:
 136:mculib3/src/net_buffer.h ****     return 0;
 4711              		.loc 10 136 0
 4712 052e 0026     		movs	r6, #0
 4713              	.LBE2224:
 4714              	.LBE2231:
 4715              	.LBE2232:
 4716              	.LBE2287:
 4717              	.LBB2288:
 4718              	.LBB2283:
 4719              	.LBB2256:
 4720              	.LBB2254:
 113:mculib3/src/net_buffer.h ****         v = 0;
 4721              		.loc 10 113 0
 4722 0530 0B70     		strb	r3, [r1]
 4723              	.LVL348:
 4724              	.L208:
 4725              	.LBE2254:
 4726              	.LBE2256:
 4727              	.LBB2257:
 4728              	.LBB2258:
 317:mculib3/src/modbus_slave.h **** }
 318:mculib3/src/modbus_slave.h **** 
 319:mculib3/src/modbus_slave.h **** template <class InRegs_t, class OutRegs_t>
 320:mculib3/src/modbus_slave.h **** bool Modbus_slave<InRegs_t, OutRegs_t>::check_value()
 321:mculib3/src/modbus_slave.h **** {
 322:mculib3/src/modbus_slave.h ****     for (uint16_t i = 0; i < qty_reg; i++) {
 4729              		.loc 3 322 0
 4730 0532 554C     		ldr	r4, .L238+4
 4731 0534 638D     		ldrh	r3, [r4, #42]
 4732 0536 B342     		cmp	r3, r6
 4733 0538 3CD9     		bls	.L223
 323:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 4734              		.loc 3 323 0
 4735 053a 5649     		ldr	r1, .L238+16
 4736 053c 2069     		ldr	r0, [r4, #16]
 4737 053e FFF7FEFF 		bl	_ZN10Net_bufferILj255EErsERt
 4738              	.LVL349:
 324:mculib3/src/modbus_slave.h ****         if (signed_[first_reg + i]) {
 4739              		.loc 3 324 0
 4740 0542 E38C     		ldrh	r3, [r4, #38]
 4741 0544 9B19     		adds	r3, r3, r6
 4742 0546 1900     		movs	r1, r3
ARM GAS  /tmp/ccsHKAo0.s 			page 141


 4743 0548 E218     		adds	r2, r4, r3
 4744 054a 7832     		adds	r2, r2, #120
 4745 054c 1078     		ldrb	r0, [r2]
 4746 054e 3031     		adds	r1, r1, #48
 4747 0550 E28D     		ldrh	r2, [r4, #46]
 4748 0552 0028     		cmp	r0, #0
 4749 0554 19D0     		beq	.L201
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 4750              		.loc 3 325 0
 4751 0556 10B2     		sxth	r0, r2
 4752 0558 8446     		mov	ip, r0
 4753 055a 4900     		lsls	r1, r1, #1
 4754 055c 6418     		adds	r4, r4, r1
 4755 055e A188     		ldrh	r1, [r4, #4]
 4756 0560 08B2     		sxth	r0, r1
 4757 0562 8445     		cmp	ip, r0
 4758 0564 01DA     		bge	.L202
 4759 0566 0029     		cmp	r1, #0
 4760 0568 0AD1     		bne	.L203
 4761              	.L202:
 326:mculib3/src/modbus_slave.h ****                  (int16_t(data) > int16_t(arInRegsMax[first_reg + i]) and int16_t(arInRegsMax[first
 4762              		.loc 3 326 0
 4763 056a 1800     		movs	r0, r3
 4764 056c 4649     		ldr	r1, .L238+4
 4765 056e 3430     		adds	r0, r0, #52
 4766 0570 4000     		lsls	r0, r0, #1
 4767 0572 0818     		adds	r0, r1, r0
 4768 0574 C088     		ldrh	r0, [r0, #6]
 325:mculib3/src/modbus_slave.h ****             if ((int16_t(data) < int16_t(arInRegsMin[first_reg + i]) and int16_t(arInRegsMin[first_
 4769              		.loc 3 325 0
 4770 0576 04B2     		sxth	r4, r0
 4771 0578 A445     		cmp	ip, r4
 4772 057a 15DD     		ble	.L207
 4773              	.L234:
 327:mculib3/src/modbus_slave.h ****                 return false;
 328:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = int16_t(data);
 329:mculib3/src/modbus_slave.h ****         } else {
 330:mculib3/src/modbus_slave.h ****             if ((data < arInRegsMin[first_reg + i] and arInRegsMin[first_reg + i] != 0) or
 331:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 4774              		.loc 3 331 0
 4775 057c 0028     		cmp	r0, #0
 4776 057e 13D0     		beq	.L207
 4777              	.L203:
 4778              	.LVL350:
 4779              	.LBE2258:
 4780              	.LBE2257:
 305:mculib3/src/modbus_slave.h ****         // uart.receive();
 4781              		.loc 3 305 0
 4782 0580 0321     		movs	r1, #3
 4783 0582 4148     		ldr	r0, .L238+4
 4784 0584 77E7     		b	.L231
 4785              	.LVL351:
 4786              	.L198:
 4787              	.LBB2260:
 4788              	.LBB2255:
 113:mculib3/src/net_buffer.h ****         v = 0;
 4789              		.loc 10 113 0
ARM GAS  /tmp/ccsHKAo0.s 			page 142


 4790 0586 0023     		movs	r3, #0
 4791 0588 D1E7     		b	.L228
 4792              	.LVL352:
 4793              	.L201:
 4794              	.LBE2255:
 4795              	.LBE2260:
 4796              	.LBB2261:
 4797              	.LBB2259:
 330:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 4798              		.loc 3 330 0
 4799 058a 4900     		lsls	r1, r1, #1
 4800 058c 6418     		adds	r4, r4, r1
 4801 058e A188     		ldrh	r1, [r4, #4]
 4802 0590 8A42     		cmp	r2, r1
 4803 0592 01D2     		bcs	.L206
 4804 0594 0029     		cmp	r1, #0
 4805 0596 F3D1     		bne	.L203
 4806              	.L206:
 4807              		.loc 3 331 0
 4808 0598 1800     		movs	r0, r3
 4809 059a 3B49     		ldr	r1, .L238+4
 4810 059c 3430     		adds	r0, r0, #52
 4811 059e 4000     		lsls	r0, r0, #1
 4812 05a0 0818     		adds	r0, r1, r0
 4813 05a2 C088     		ldrh	r0, [r0, #6]
 330:mculib3/src/modbus_slave.h ****                  (data > arInRegsMax[first_reg + i] and arInRegsMax[first_reg + i] != 0))
 4814              		.loc 3 330 0
 4815 05a4 8242     		cmp	r2, r0
 4816 05a6 E9D8     		bhi	.L234
 4817              	.L207:
 332:mculib3/src/modbus_slave.h ****                 return false;
 333:mculib3/src/modbus_slave.h ****             arInRegs[first_reg + i] = data;
 4818              		.loc 3 333 0
 4819 05a8 2833     		adds	r3, r3, #40
 4820 05aa 5B00     		lsls	r3, r3, #1
 322:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 4821              		.loc 3 322 0
 4822 05ac 0136     		adds	r6, r6, #1
 4823              	.LVL353:
 4824              		.loc 3 333 0
 4825 05ae CA52     		strh	r2, [r1, r3]
 322:mculib3/src/modbus_slave.h ****         uart.buffer >> data;
 4826              		.loc 3 322 0
 4827 05b0 B6B2     		uxth	r6, r6
 4828              	.LVL354:
 4829 05b2 BEE7     		b	.L208
 4830              	.L223:
 4831              	.LBE2259:
 4832              	.LBE2261:
 4833              	.LBB2262:
 309:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 4834              		.loc 3 309 0
 4835 05b4 0026     		movs	r6, #0
 4836              	.LVL355:
 4837              	.L200:
 4838 05b6 344C     		ldr	r4, .L238+4
 4839 05b8 638D     		ldrh	r3, [r4, #42]
ARM GAS  /tmp/ccsHKAo0.s 			page 143


 4840 05ba B342     		cmp	r3, r6
 4841 05bc 44D9     		bls	.L209
 4842              	.LVL356:
 310:mculib3/src/modbus_slave.h ****     }
 4843              		.loc 3 310 0
 4844 05be E08C     		ldrh	r0, [r4, #38]
 4845 05c0 3018     		adds	r0, r6, r0
 4846              	.LBB2263:
 4847              	.LBB2264:
 4848              	.LBB2265:
  95:src/main.cpp  ****             case ADR(uart_set):
 4849              		.loc 17 95 0
 4850 05c2 80B2     		uxth	r0, r0
 4851 05c4 0428     		cmp	r0, #4
 4852 05c6 09D8     		bhi	.L210
 4853 05c8 FFF7FEFF 		bl	__gnu_thumb1_case_uqi
 4854              	.L212:
 4855 05cc 03       		.byte	(.L211-.L212)/2
 4856 05cd 0B       		.byte	(.L213-.L212)/2
 4857 05ce 0F       		.byte	(.L214-.L212)/2
 4858 05cf 17       		.byte	(.L215-.L212)/2
 4859 05d0 23       		.byte	(.L216-.L212)/2
 4860 05d1 00       		.p2align 1
 4861              	.L211:
  99:src/main.cpp  ****             break;
 4862              		.loc 17 99 0
 4863 05d2 2300     		movs	r3, r4
 4864 05d4 5E34     		adds	r4, r4, #94
 4865 05d6 5033     		adds	r3, r3, #80
 4866              	.L229:
 104:src/main.cpp  ****             break;
 4867              		.loc 17 104 0
 4868 05d8 1B88     		ldrh	r3, [r3]
 4869 05da 2380     		strh	r3, [r4]
 4870              	.LVL357:
 4871              	.L210:
 4872              	.LBE2265:
 4873              	.LBE2264:
 4874              	.LBE2263:
 309:mculib3/src/modbus_slave.h ****         reaction (first_reg + i);
 4875              		.loc 3 309 0
 4876 05dc 0136     		adds	r6, r6, #1
 4877              	.LVL358:
 4878 05de B6B2     		uxth	r6, r6
 4879              	.LVL359:
 4880 05e0 E9E7     		b	.L200
 4881              	.LVL360:
 4882              	.L213:
 4883              	.LBB2268:
 4884              	.LBB2267:
 4885              	.LBB2266:
 104:src/main.cpp  ****             break;
 4886              		.loc 17 104 0
 4887 05e2 2300     		movs	r3, r4
 4888 05e4 6034     		adds	r4, r4, #96
 4889 05e6 5233     		adds	r3, r3, #82
 4890 05e8 F6E7     		b	.L229
ARM GAS  /tmp/ccsHKAo0.s 			page 144


 4891              	.L214:
 107:src/main.cpp  ****             break;
 4892              		.loc 17 107 0
 4893 05ea 5434     		adds	r4, r4, #84
 4894 05ec 2388     		ldrh	r3, [r4]
 4895 05ee D03B     		subs	r3, r3, #208
 4896 05f0 5A42     		rsbs	r2, r3, #0
 4897 05f2 5341     		adcs	r3, r3, r2
 4898 05f4 284A     		ldr	r2, .L238+20
 4899 05f6 1370     		strb	r3, [r2]
 4900 05f8 F0E7     		b	.L210
 4901              	.L215:
 110:src/main.cpp  ****                   unblock = false;
 4902              		.loc 17 110 0
 4903 05fa 274B     		ldr	r3, .L238+20
 4904 05fc 1A78     		ldrb	r2, [r3]
 4905 05fe 002A     		cmp	r2, #0
 4906 0600 04D0     		beq	.L217
 114:src/main.cpp  ****                }
 4907              		.loc 17 114 0
 4908 0602 2200     		movs	r2, r4
 4909 0604 5632     		adds	r2, r2, #86
 4910 0606 1288     		ldrh	r2, [r2]
 4911 0608 5C34     		adds	r4, r4, #92
 4912 060a 2280     		strh	r2, [r4]
 4913              	.L217:
 116:src/main.cpp  ****             break;
 4914              		.loc 17 116 0
 4915 060c 019A     		ldr	r2, [sp, #4]
 4916 060e 1A70     		strb	r2, [r3]
 4917 0610 E4E7     		b	.L210
 4918              	.L216:
 119:src/main.cpp  ****                do2 = slave.inRegs.output.DO2;
 4919              		.loc 17 119 0
 4920 0612 2C00     		movs	r4, r5
 4921 0614 5834     		adds	r4, r4, #88
 4922 0616 2178     		ldrb	r1, [r4]
 4923 0618 3800     		movs	r0, r7
 4924 061a C907     		lsls	r1, r1, #31
 4925 061c C90F     		lsrs	r1, r1, #31
 4926 061e FFF7FEFF 		bl	_ZN3PinaSEb
 4927              	.LVL361:
 120:src/main.cpp  ****                do3 = slave.inRegs.output.DO3;
 4928              		.loc 17 120 0
 4929 0622 2178     		ldrb	r1, [r4]
 4930 0624 1D48     		ldr	r0, .L238+24
 4931 0626 8907     		lsls	r1, r1, #30
 4932 0628 C90F     		lsrs	r1, r1, #31
 4933 062a FFF7FEFF 		bl	_ZN3PinaSEb
 4934              	.LVL362:
 121:src/main.cpp  ****                do4 = slave.inRegs.output.DO4;
 4935              		.loc 17 121 0
 4936 062e 2178     		ldrb	r1, [r4]
 4937 0630 1B48     		ldr	r0, .L238+28
 4938 0632 4907     		lsls	r1, r1, #29
 4939 0634 C90F     		lsrs	r1, r1, #31
 4940 0636 FFF7FEFF 		bl	_ZN3PinaSEb
ARM GAS  /tmp/ccsHKAo0.s 			page 145


 4941              	.LVL363:
 122:src/main.cpp  ****             break;
 4942              		.loc 17 122 0
 4943 063a 2178     		ldrb	r1, [r4]
 4944 063c 1948     		ldr	r0, .L238+32
 4945 063e 0907     		lsls	r1, r1, #28
 4946 0640 C90F     		lsrs	r1, r1, #31
 4947 0642 FFF7FEFF 		bl	_ZN3PinaSEb
 4948              	.LVL364:
 4949 0646 C9E7     		b	.L210
 4950              	.LVL365:
 4951              	.L209:
 4952              	.LBE2266:
 4953              	.LBE2267:
 4954              	.LBE2268:
 4955              	.LBE2262:
 4956              	.LBB2269:
 4957              	.LBB2270:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
 4958              		.loc 10 21 0
 4959 0648 0022     		movs	r2, #0
 4960 064a 2369     		ldr	r3, [r4, #16]
 4961              	.LBE2270:
 4962              	.LBE2269:
 313:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 4963              		.loc 3 313 0
 4964 064c 2069     		ldr	r0, [r4, #16]
 4965              	.LBB2272:
 4966              	.LBB2271:
  21:mculib3/src/net_buffer.h ****     void clear() { begin_i = 0; end_i = 0; }
 4967              		.loc 10 21 0
 4968 064e FC33     		adds	r3, r3, #252
 4969 0650 5A60     		str	r2, [r3, #4]
 4970 0652 9A60     		str	r2, [r3, #8]
 4971              	.LVL366:
 4972              	.LBE2271:
 4973              	.LBE2272:
 313:mculib3/src/modbus_slave.h ****     auto [low_, high_] = CRC16(uart.buffer.begin(), uart.buffer.end());
 4974              		.loc 3 313 0
 4975 0654 631D     		adds	r3, r4, #5
 4976 0656 D97F     		ldrb	r1, [r3, #31]
 4977 0658 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4978              	.LVL367:
 4979 065c A31D     		adds	r3, r4, #6
 4980 065e D97F     		ldrb	r1, [r3, #31]
 4981 0660 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEh
 4982              	.LVL368:
 4983 0664 E18C     		ldrh	r1, [r4, #38]
 4984 0666 FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 4985              	.LVL369:
 4986 066a 618D     		ldrh	r1, [r4, #42]
 4987 066c FFF7FEFF 		bl	_ZN10Net_bufferILj255EElsEt
 4988              	.LVL370:
 314:mculib3/src/modbus_slave.h ****     uart.buffer << low_ << high_;
 4989              		.loc 3 314 0
 4990 0670 2169     		ldr	r1, [r4, #16]
 4991 0672 05AD     		add	r5, sp, #20
ARM GAS  /tmp/ccsHKAo0.s 			page 146


 4992              	.LBB2273:
 4993              	.LBB2274:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 4994              		.loc 10 23 0
 4995 0674 0B00     		movs	r3, r1
 4996 0676 FC33     		adds	r3, r3, #252
 4997 0678 9A68     		ldr	r2, [r3, #8]
 4998              	.LBE2274:
 4999              	.LBE2273:
 5000              	.LBB2276:
 5001              	.LBB2277:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 5002              		.loc 10 22 0
 5003 067a 5B68     		ldr	r3, [r3, #4]
 5004              	.LBE2277:
 5005              	.LBE2276:
 5006              	.LBB2279:
 5007              	.LBB2275:
  23:mculib3/src/net_buffer.h ****     auto end()   { return base().begin() + end_i; }
 5008              		.loc 10 23 0
 5009 067c 8A18     		adds	r2, r1, r2
 5010              	.LBE2275:
 5011              	.LBE2279:
 5012              	.LBB2280:
 5013              	.LBB2278:
  22:mculib3/src/net_buffer.h ****     auto begin() { return base().begin() + begin_i; }
 5014              		.loc 10 22 0
 5015 067e C918     		adds	r1, r1, r3
 5016 0680 26E7     		b	.L230
 5017              	.L239:
 5018 0682 C046     		.align	2
 5019              	.L238:
 5020 0684 05000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 5021 0688 00000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 5022 068c 26000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 5023 0690 2A000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 5024 0694 2E000000 		.word	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2
 5025 0698 00000000 		.word	.LANCHOR9
 5026 069c 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 5027 06a0 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 5028 06a4 00000000 		.word	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 5029              	.LBE2278:
 5030              	.LBE2280:
 5031              	.LBE2283:
 5032              	.LBE2288:
 5033              	.LBE2289:
 5034              	.LBE2300:
 5035              	.LBE2203:
 5036              		.cfi_endproc
 5037              	.LFE3690:
 5039              		.section	.text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv,"ax",%progbits
 5040              		.align	1
 5041              		.syntax unified
 5042              		.code	16
 5043              		.thumb_func
 5044              		.fpu softvfp
 5046              	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:
ARM GAS  /tmp/ccsHKAo0.s 			page 147


 5047              	.LFB4426:
 132:src/main.cpp  **** 
 133:src/main.cpp  ****       __WFI();
 134:src/main.cpp  **** 
 135:src/main.cpp  ****    } //while
 136:src/main.cpp  **** }...
 5048              		.loc 17 136 0
 5049              		.cfi_startproc
 5050              		@ args = 0, pretend = 0, frame = 0
 5051              		@ frame_needed = 0, uses_anonymous_args = 0
 5052              		@ link register save eliminated.
 5053              	.LVL371:
 5054              	.LBB2340:
 5055              	.LBB2341:
 5056              	.LBB2342:
 5057              	.LBB2343:
 5058              	.LBB2344:
 5059              	.LBB2345:
 5060              	.LBB2346:
  12:mculib3/src/list.h **** {
 5061              		.loc 7 12 0
 5062 0000 0023     		movs	r3, #0
 5063 0002 154A     		ldr	r2, .L241
 5064              	.LBE2346:
 5065              	.LBE2345:
 5066              	.LBE2344:
 5067              	.LBB2349:
 5068              	.LBB2350:
 5069              	.LBB2351:
 5070              	.LBB2352:
 5071              		.file 21 "mculib3/src/periph/systick.h"
   1:mculib3/src/periph/systick.h **** #pragma once
   2:mculib3/src/periph/systick.h **** #define PERIPH_SYSTICK_H_
   3:mculib3/src/periph/systick.h **** 
   4:mculib3/src/periph/systick.h **** #include "periph.h"
   5:mculib3/src/periph/systick.h **** #include "bits_systick_f0_f4.h"
   6:mculib3/src/periph/systick.h **** 
   7:mculib3/src/periph/systick.h **** 
   8:mculib3/src/periph/systick.h **** 
   9:mculib3/src/periph/systick.h **** namespace mcu {
  10:mculib3/src/periph/systick.h **** 
  11:mculib3/src/periph/systick.h **** 
  12:mculib3/src/periph/systick.h **** class SysTick {
  13:mculib3/src/periph/systick.h **** protected:
  14:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CTRL     CTRL;  // Offset: 0x000 (R/W)  SysTick Control and Status Regist
  15:mculib3/src/periph/systick.h ****    volatile uint32_t               LOAD;  // Offset: 0x004 (R/W)  SysTick Reload Value Register
  16:mculib3/src/periph/systick.h ****    volatile uint32_t               VAL;   // Offset: 0x008 (R/W)  SysTick Current Value Register
  17:mculib3/src/periph/systick.h ****    volatile SysTick_bits::CALIB    CALIB; // Offset: 0x00C (R/ )  SysTick Calibration Register
  18:mculib3/src/periph/systick.h **** public:
  19:mculib3/src/periph/systick.h ****    using Clock = SysTick_bits::CTRL::Clock;
  20:mculib3/src/periph/systick.h ****    
  21:mculib3/src/periph/systick.h ****    void load (uint32_t v)   { LOAD = v; }
 5072              		.loc 21 21 0
 5073 0004 1549     		ldr	r1, .L241+4
 5074              	.LBE2352:
 5075              	.LBE2351:
 5076              	.LBE2350:
ARM GAS  /tmp/ccsHKAo0.s 			page 148


 5077              	.LBE2349:
 5078              	.LBB2369:
 5079              	.LBB2348:
 5080              	.LBB2347:
  12:mculib3/src/list.h **** {
 5081              		.loc 7 12 0
 5082 0006 1360     		str	r3, [r2]
 5083 0008 5360     		str	r3, [r2, #4]
 5084              	.LVL372:
 5085              	.LBE2347:
 5086              	.LBE2348:
 5087              	.LBE2369:
 5088              	.LBB2370:
 5089              	.LBB2367:
 5090              	.LBB2355:
 5091              	.LBB2353:
 5092              		.loc 21 21 0
 5093 000a 154A     		ldr	r2, .L241+8
 5094              	.LBE2353:
 5095              	.LBE2355:
 5096              	.LBE2367:
 5097              	.LBE2370:
 5098              	.LBE2343:
 5099              	.LBE2342:
 5100              	.LBE2341:
 5101              	.LBE2340:
 5102              		.loc 17 136 0
 5103              		@ sp needed
 5104              	.LBB2393:
 5105              	.LBB2392:
 5106              	.LBB2373:
 5107              	.LBB2372:
 5108              	.LBB2371:
 5109              	.LBB2368:
 5110              	.LBB2356:
 5111              	.LBB2354:
 5112              		.loc 21 21 0
 5113 000c 5160     		str	r1, [r2, #4]
 5114              	.LVL373:
 5115              	.LBE2354:
 5116              	.LBE2356:
 5117              	.LBB2357:
 5118              	.LBB2358:
  22:mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
  23:mculib3/src/periph/systick.h ****    void setSource (Clock v) { CTRL.CLKSOURCE = v; }
 5119              		.loc 21 23 0
 5120 000e 0421     		movs	r1, #4
 5121              	.LBE2358:
 5122              	.LBE2357:
 5123              	.LBB2360:
 5124              	.LBB2361:
  22:mculib3/src/periph/systick.h ****    void clear()             { VAL = 0; }
 5125              		.loc 21 22 0
 5126 0010 9360     		str	r3, [r2, #8]
 5127              	.LVL374:
 5128              	.LBE2361:
 5129              	.LBE2360:
ARM GAS  /tmp/ccsHKAo0.s 			page 149


 5130              	.LBB2362:
 5131              	.LBB2359:
 5132              		.loc 21 23 0
 5133 0012 1068     		ldr	r0, [r2]
 5134 0014 0143     		orrs	r1, r0
 5135 0016 1160     		str	r1, [r2]
 5136              	.LVL375:
 5137              	.LBE2359:
 5138              	.LBE2362:
 5139              	.LBB2363:
 5140              	.LBB2364:
  24:mculib3/src/periph/systick.h ****    void enableInterrupt()   { CTRL.TICKINT = true; }
 5141              		.loc 21 24 0
 5142 0018 0221     		movs	r1, #2
 5143 001a 1068     		ldr	r0, [r2]
 5144 001c 0143     		orrs	r1, r0
 5145 001e 1160     		str	r1, [r2]
 5146              	.LVL376:
 5147              	.LBE2364:
 5148              	.LBE2363:
 5149              	.LBB2365:
 5150              	.LBB2366:
  25:mculib3/src/periph/systick.h ****    void enable()            { CTRL.ENABLE = true; }
 5151              		.loc 21 25 0
 5152 0020 0121     		movs	r1, #1
 5153 0022 1068     		ldr	r0, [r2]
 5154 0024 0143     		orrs	r1, r0
 5155 0026 1160     		str	r1, [r2]
 5156              	.LVL377:
 5157              	.LBE2366:
 5158              	.LBE2365:
 5159              	.LBE2368:
 5160              	.LBE2371:
 5161              	.LBE2372:
 5162              	.LBE2373:
 5163              	.LBB2374:
 5164              	.LBB2375:
 5165              	.LBB2376:
  24:mculib3/src/interrupt.h **** 
 5166              		.loc 4 24 0
 5167 0028 1B21     		movs	r1, #27
 5168 002a 0E4A     		ldr	r2, .L241+12
 5169 002c 1171     		strb	r1, [r2, #4]
 5170              	.LVL378:
 5171 002e 1360     		str	r3, [r2]
 5172              	.LBE2376:
 5173              	.LBE2375:
 5174              	.LBE2374:
 5175              	.LBB2377:
 5176              	.LBB2378:
 5177              	.LBB2379:
 5178 0030 0D4A     		ldr	r2, .L241+16
 5179 0032 1239     		subs	r1, r1, #18
 5180 0034 1171     		strb	r1, [r2, #4]
 5181              	.LVL379:
 5182 0036 1360     		str	r3, [r2]
 5183              	.LBE2379:
ARM GAS  /tmp/ccsHKAo0.s 			page 150


 5184              	.LBE2378:
 5185              	.LBE2377:
 5186              	.LBB2380:
 5187              	.LBB2381:
 5188              	.LBB2382:
 5189 0038 0C4A     		ldr	r2, .L241+20
 5190 003a 0131     		adds	r1, r1, #1
 5191 003c 1171     		strb	r1, [r2, #4]
 5192              	.LVL380:
 5193 003e 1360     		str	r3, [r2]
 5194              	.LBE2382:
 5195              	.LBE2381:
 5196              	.LBE2380:
 5197              	.LBB2383:
 5198              	.LBB2384:
 5199              	.LBB2385:
 5200 0040 0B4A     		ldr	r2, .L241+24
 5201 0042 1171     		strb	r1, [r2, #4]
 5202              	.LVL381:
 5203 0044 1360     		str	r3, [r2]
 5204              	.LBE2385:
 5205              	.LBE2384:
 5206              	.LBE2383:
 5207              	.LBB2386:
 5208              	.LBB2387:
 5209              	.LBB2388:
 5210 0046 0B4A     		ldr	r2, .L241+28
 5211 0048 0131     		adds	r1, r1, #1
 5212 004a 1360     		str	r3, [r2]
 5213 004c 1171     		strb	r1, [r2, #4]
 5214              	.LVL382:
 5215              	.LBE2388:
 5216              	.LBE2387:
 5217              	.LBE2386:
 5218              	.LBB2389:
 5219              	.LBB2390:
 5220              	.LBB2391:
 5221 004e 0A4A     		ldr	r2, .L241+32
 5222 0050 1360     		str	r3, [r2]
 5223 0052 1171     		strb	r1, [r2, #4]
 5224              	.LVL383:
 5225              	.LBE2391:
 5226              	.LBE2390:
 5227              	.LBE2389:
 5228              	.LBE2392:
 5229              	.LBE2393:
 5230              		.loc 17 136 0
 5231 0054 7047     		bx	lr
 5232              	.L242:
 5233 0056 C046     		.align	2
 5234              	.L241:
 5235 0058 00000000 		.word	.LANCHOR0
 5236 005c 7FBB0000 		.word	47999
 5237 0060 10E000E0 		.word	-536813552
 5238 0064 00000000 		.word	.LANCHOR4
 5239 0068 00000000 		.word	.LANCHOR1
 5240 006c 00000000 		.word	.LANCHOR2
ARM GAS  /tmp/ccsHKAo0.s 			page 151


 5241 0070 00000000 		.word	.LANCHOR3
 5242 0074 00000000 		.word	.LANCHOR10
 5243 0078 00000000 		.word	.LANCHOR11
 5244              		.cfi_endproc
 5245              	.LFE4426:
 5247              		.section	.init_array,"aw",%init_array
 5248              		.align	2
 5249 0000 00000000 		.word	_GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv(target1)
 5250              		.global	_ZTV5Timer
 5251              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 5252              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 5253              		.align	2
 5256              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 5257 0000 00000000 		.space	4
 5258              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
 5259              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 5260              		.align	2
 5263              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:
 5264 0000 00000000 		.space	8
 5264      00000000 
 5265              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 5266              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%
 5267              		.align	2
 5270              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 5271 0000 00000000 		.space	4
 5272              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
 5273              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin,"awG",%no
 5274              		.align	2
 5277              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:
 5278 0000 00000000 		.space	8
 5278      00000000 
 5279              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 5280              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 5281              		.align	2
 5284              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 5285 0000 00000000 		.space	4
 5286              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
 5287              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 5288              		.align	2
 5291              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:
 5292 0000 00000000 		.space	8
 5292      00000000 
 5293              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 5294              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%n
 5295              		.align	2
 5298              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 5299 0000 00000000 		.space	4
 5300              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
 5301              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin,"awG",%nob
 5302              		.align	2
 5305              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:
 5306 0000 00000000 		.space	8
 5306      00000000 
 5307              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 5308              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 5309              		.align	2
 5312              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
ARM GAS  /tmp/ccsHKAo0.s 			page 152


 5313 0000 00000000 		.space	4
 5314              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
 5315              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 5316              		.align	2
 5319              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:
 5320 0000 00000000 		.space	8
 5320      00000000 
 5321              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 5322              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 5323              		.align	2
 5326              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 5327 0000 00000000 		.space	4
 5328              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
 5329              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 5330              		.align	2
 5333              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:
 5334 0000 00000000 		.space	8
 5334      00000000 
 5335              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 5336              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 5337              		.align	2
 5340              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 5341 0000 00000000 		.space	4
 5342              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
 5343              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 5344              		.align	2
 5347              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:
 5348 0000 00000000 		.space	8
 5348      00000000 
 5349              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 5350              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 5351              		.align	2
 5354              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 5355 0000 00000000 		.space	4
 5356              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
 5357              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 5358              		.align	2
 5361              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:
 5362 0000 00000000 		.space	8
 5362      00000000 
 5363              		.weak	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_I
 5364              		.section	.bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3
 5365              		.align	2
 5368              	_ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2EL
 5369 0000 00000000 		.space	4
 5370              		.weak	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS
 5371              		.section	.bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EE
 5372              		.align	2
 5375              	_ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1
 5376 0000 00000000 		.space	300
 5376      00000000 
 5376      00000000 
 5376      00000000 
 5376      00000000 
 5377              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 5378              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%n
 5379              		.align	2
ARM GAS  /tmp/ccsHKAo0.s 			page 153


 5382              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 5383 0000 00000000 		.space	4
 5384              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
 5385              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin,"awG",%nob
 5386              		.align	2
 5389              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:
 5390 0000 00000000 		.space	8
 5390      00000000 
 5391              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 5392              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 5393              		.align	2
 5396              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
 5397 0000 00000000 		.space	4
 5398              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
 5399              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 5400              		.align	2
 5403              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:
 5404 0000 00000000 		.space	8
 5404      00000000 
 5405              		.weak	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 5406              		.section	.bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%n
 5407              		.align	2
 5410              	_ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 5411 0000 00000000 		.space	4
 5412              		.weak	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
 5413              		.section	.bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin,"awG",%nob
 5414              		.align	2
 5417              	_ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:
 5418 0000 00000000 		.space	8
 5418      00000000 
 5419              		.global	interrupt_DMA1_channel5
 5420              		.global	interrupt_DMA1_channel4
 5421              		.global	interrupt_DMA1_channel3
 5422              		.global	interrupt_DMA1_channel2
 5423              		.global	interrupt_DMA1_channel1
 5424              		.global	interrupt_usart1
 5425              		.global	tickUpdater
 5426              		.section	.bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_
 5427              		.align	2
 5428              		.set	.LANCHOR5,. + 0
 5431              	_ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS
 5432 0000 00000000 		.space	4
 5433              		.section	.bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_IL
 5434              		.align	2
 5437              	_ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_
 5438 0000 00000000 		.space	128
 5438      00000000 
 5438      00000000 
 5438      00000000 
 5438      00000000 
 5439              		.section	.bss._ZZZ4mainENKUltE_clEtE7unblock,"aw",%nobits
 5440              		.set	.LANCHOR9,. + 0
 5443              	_ZZZ4mainENKUltE_clEtE7unblock:
 5444 0000 00       		.space	1
 5445              		.section	.bss.interrupt_DMA1_channel1,"aw",%nobits
 5446              		.align	2
 5447              		.set	.LANCHOR1,. + 0
ARM GAS  /tmp/ccsHKAo0.s 			page 154


 5450              	interrupt_DMA1_channel1:
 5451 0000 00000000 		.space	8
 5451      00000000 
 5452              		.section	.bss.interrupt_DMA1_channel2,"aw",%nobits
 5453              		.align	2
 5454              		.set	.LANCHOR2,. + 0
 5457              	interrupt_DMA1_channel2:
 5458 0000 00000000 		.space	8
 5458      00000000 
 5459              		.section	.bss.interrupt_DMA1_channel3,"aw",%nobits
 5460              		.align	2
 5461              		.set	.LANCHOR3,. + 0
 5464              	interrupt_DMA1_channel3:
 5465 0000 00000000 		.space	8
 5465      00000000 
 5466              		.section	.bss.interrupt_DMA1_channel4,"aw",%nobits
 5467              		.align	2
 5468              		.set	.LANCHOR10,. + 0
 5471              	interrupt_DMA1_channel4:
 5472 0000 00000000 		.space	8
 5472      00000000 
 5473              		.section	.bss.interrupt_DMA1_channel5,"aw",%nobits
 5474              		.align	2
 5475              		.set	.LANCHOR11,. + 0
 5478              	interrupt_DMA1_channel5:
 5479 0000 00000000 		.space	8
 5479      00000000 
 5480              		.section	.bss.interrupt_usart1,"aw",%nobits
 5481              		.align	2
 5482              		.set	.LANCHOR4,. + 0
 5485              	interrupt_usart1:
 5486 0000 00000000 		.space	8
 5486      00000000 
 5487              		.section	.bss.tickUpdater,"aw",%nobits
 5488              		.align	2
 5489              		.set	.LANCHOR0,. + 0
 5492              	tickUpdater:
 5493 0000 00000000 		.space	8
 5493      00000000 
 5494              		.section	.rodata._ZL13crc_low_table,"a",%progbits
 5497              	_ZL13crc_low_table:
 5498 0000 00       		.byte	0
 5499 0001 C1       		.byte	-63
 5500 0002 81       		.byte	-127
 5501 0003 40       		.byte	64
 5502 0004 01       		.byte	1
 5503 0005 C0       		.byte	-64
 5504 0006 80       		.byte	-128
 5505 0007 41       		.byte	65
 5506 0008 01       		.byte	1
 5507 0009 C0       		.byte	-64
 5508 000a 80       		.byte	-128
 5509 000b 41       		.byte	65
 5510 000c 00       		.byte	0
 5511 000d C1       		.byte	-63
 5512 000e 81       		.byte	-127
 5513 000f 40       		.byte	64
ARM GAS  /tmp/ccsHKAo0.s 			page 155


 5514 0010 01       		.byte	1
 5515 0011 C0       		.byte	-64
 5516 0012 80       		.byte	-128
 5517 0013 41       		.byte	65
 5518 0014 00       		.byte	0
 5519 0015 C1       		.byte	-63
 5520 0016 81       		.byte	-127
 5521 0017 40       		.byte	64
 5522 0018 00       		.byte	0
 5523 0019 C1       		.byte	-63
 5524 001a 81       		.byte	-127
 5525 001b 40       		.byte	64
 5526 001c 01       		.byte	1
 5527 001d C0       		.byte	-64
 5528 001e 80       		.byte	-128
 5529 001f 41       		.byte	65
 5530 0020 01       		.byte	1
 5531 0021 C0       		.byte	-64
 5532 0022 80       		.byte	-128
 5533 0023 41       		.byte	65
 5534 0024 00       		.byte	0
 5535 0025 C1       		.byte	-63
 5536 0026 81       		.byte	-127
 5537 0027 40       		.byte	64
 5538 0028 00       		.byte	0
 5539 0029 C1       		.byte	-63
 5540 002a 81       		.byte	-127
 5541 002b 40       		.byte	64
 5542 002c 01       		.byte	1
 5543 002d C0       		.byte	-64
 5544 002e 80       		.byte	-128
 5545 002f 41       		.byte	65
 5546 0030 00       		.byte	0
 5547 0031 C1       		.byte	-63
 5548 0032 81       		.byte	-127
 5549 0033 40       		.byte	64
 5550 0034 01       		.byte	1
 5551 0035 C0       		.byte	-64
 5552 0036 80       		.byte	-128
 5553 0037 41       		.byte	65
 5554 0038 01       		.byte	1
 5555 0039 C0       		.byte	-64
 5556 003a 80       		.byte	-128
 5557 003b 41       		.byte	65
 5558 003c 00       		.byte	0
 5559 003d C1       		.byte	-63
 5560 003e 81       		.byte	-127
 5561 003f 40       		.byte	64
 5562 0040 01       		.byte	1
 5563 0041 C0       		.byte	-64
 5564 0042 80       		.byte	-128
 5565 0043 41       		.byte	65
 5566 0044 00       		.byte	0
 5567 0045 C1       		.byte	-63
 5568 0046 81       		.byte	-127
 5569 0047 40       		.byte	64
 5570 0048 00       		.byte	0
ARM GAS  /tmp/ccsHKAo0.s 			page 156


 5571 0049 C1       		.byte	-63
 5572 004a 81       		.byte	-127
 5573 004b 40       		.byte	64
 5574 004c 01       		.byte	1
 5575 004d C0       		.byte	-64
 5576 004e 80       		.byte	-128
 5577 004f 41       		.byte	65
 5578 0050 00       		.byte	0
 5579 0051 C1       		.byte	-63
 5580 0052 81       		.byte	-127
 5581 0053 40       		.byte	64
 5582 0054 01       		.byte	1
 5583 0055 C0       		.byte	-64
 5584 0056 80       		.byte	-128
 5585 0057 41       		.byte	65
 5586 0058 01       		.byte	1
 5587 0059 C0       		.byte	-64
 5588 005a 80       		.byte	-128
 5589 005b 41       		.byte	65
 5590 005c 00       		.byte	0
 5591 005d C1       		.byte	-63
 5592 005e 81       		.byte	-127
 5593 005f 40       		.byte	64
 5594 0060 00       		.byte	0
 5595 0061 C1       		.byte	-63
 5596 0062 81       		.byte	-127
 5597 0063 40       		.byte	64
 5598 0064 01       		.byte	1
 5599 0065 C0       		.byte	-64
 5600 0066 80       		.byte	-128
 5601 0067 41       		.byte	65
 5602 0068 01       		.byte	1
 5603 0069 C0       		.byte	-64
 5604 006a 80       		.byte	-128
 5605 006b 41       		.byte	65
 5606 006c 00       		.byte	0
 5607 006d C1       		.byte	-63
 5608 006e 81       		.byte	-127
 5609 006f 40       		.byte	64
 5610 0070 01       		.byte	1
 5611 0071 C0       		.byte	-64
 5612 0072 80       		.byte	-128
 5613 0073 41       		.byte	65
 5614 0074 00       		.byte	0
 5615 0075 C1       		.byte	-63
 5616 0076 81       		.byte	-127
 5617 0077 40       		.byte	64
 5618 0078 00       		.byte	0
 5619 0079 C1       		.byte	-63
 5620 007a 81       		.byte	-127
 5621 007b 40       		.byte	64
 5622 007c 01       		.byte	1
 5623 007d C0       		.byte	-64
 5624 007e 80       		.byte	-128
 5625 007f 41       		.byte	65
 5626 0080 01       		.byte	1
 5627 0081 C0       		.byte	-64
ARM GAS  /tmp/ccsHKAo0.s 			page 157


 5628 0082 80       		.byte	-128
 5629 0083 41       		.byte	65
 5630 0084 00       		.byte	0
 5631 0085 C1       		.byte	-63
 5632 0086 81       		.byte	-127
 5633 0087 40       		.byte	64
 5634 0088 00       		.byte	0
 5635 0089 C1       		.byte	-63
 5636 008a 81       		.byte	-127
 5637 008b 40       		.byte	64
 5638 008c 01       		.byte	1
 5639 008d C0       		.byte	-64
 5640 008e 80       		.byte	-128
 5641 008f 41       		.byte	65
 5642 0090 00       		.byte	0
 5643 0091 C1       		.byte	-63
 5644 0092 81       		.byte	-127
 5645 0093 40       		.byte	64
 5646 0094 01       		.byte	1
 5647 0095 C0       		.byte	-64
 5648 0096 80       		.byte	-128
 5649 0097 41       		.byte	65
 5650 0098 01       		.byte	1
 5651 0099 C0       		.byte	-64
 5652 009a 80       		.byte	-128
 5653 009b 41       		.byte	65
 5654 009c 00       		.byte	0
 5655 009d C1       		.byte	-63
 5656 009e 81       		.byte	-127
 5657 009f 40       		.byte	64
 5658 00a0 00       		.byte	0
 5659 00a1 C1       		.byte	-63
 5660 00a2 81       		.byte	-127
 5661 00a3 40       		.byte	64
 5662 00a4 01       		.byte	1
 5663 00a5 C0       		.byte	-64
 5664 00a6 80       		.byte	-128
 5665 00a7 41       		.byte	65
 5666 00a8 01       		.byte	1
 5667 00a9 C0       		.byte	-64
 5668 00aa 80       		.byte	-128
 5669 00ab 41       		.byte	65
 5670 00ac 00       		.byte	0
 5671 00ad C1       		.byte	-63
 5672 00ae 81       		.byte	-127
 5673 00af 40       		.byte	64
 5674 00b0 01       		.byte	1
 5675 00b1 C0       		.byte	-64
 5676 00b2 80       		.byte	-128
 5677 00b3 41       		.byte	65
 5678 00b4 00       		.byte	0
 5679 00b5 C1       		.byte	-63
 5680 00b6 81       		.byte	-127
 5681 00b7 40       		.byte	64
 5682 00b8 00       		.byte	0
 5683 00b9 C1       		.byte	-63
 5684 00ba 81       		.byte	-127
ARM GAS  /tmp/ccsHKAo0.s 			page 158


 5685 00bb 40       		.byte	64
 5686 00bc 01       		.byte	1
 5687 00bd C0       		.byte	-64
 5688 00be 80       		.byte	-128
 5689 00bf 41       		.byte	65
 5690 00c0 00       		.byte	0
 5691 00c1 C1       		.byte	-63
 5692 00c2 81       		.byte	-127
 5693 00c3 40       		.byte	64
 5694 00c4 01       		.byte	1
 5695 00c5 C0       		.byte	-64
 5696 00c6 80       		.byte	-128
 5697 00c7 41       		.byte	65
 5698 00c8 01       		.byte	1
 5699 00c9 C0       		.byte	-64
 5700 00ca 80       		.byte	-128
 5701 00cb 41       		.byte	65
 5702 00cc 00       		.byte	0
 5703 00cd C1       		.byte	-63
 5704 00ce 81       		.byte	-127
 5705 00cf 40       		.byte	64
 5706 00d0 01       		.byte	1
 5707 00d1 C0       		.byte	-64
 5708 00d2 80       		.byte	-128
 5709 00d3 41       		.byte	65
 5710 00d4 00       		.byte	0
 5711 00d5 C1       		.byte	-63
 5712 00d6 81       		.byte	-127
 5713 00d7 40       		.byte	64
 5714 00d8 00       		.byte	0
 5715 00d9 C1       		.byte	-63
 5716 00da 81       		.byte	-127
 5717 00db 40       		.byte	64
 5718 00dc 01       		.byte	1
 5719 00dd C0       		.byte	-64
 5720 00de 80       		.byte	-128
 5721 00df 41       		.byte	65
 5722 00e0 01       		.byte	1
 5723 00e1 C0       		.byte	-64
 5724 00e2 80       		.byte	-128
 5725 00e3 41       		.byte	65
 5726 00e4 00       		.byte	0
 5727 00e5 C1       		.byte	-63
 5728 00e6 81       		.byte	-127
 5729 00e7 40       		.byte	64
 5730 00e8 00       		.byte	0
 5731 00e9 C1       		.byte	-63
 5732 00ea 81       		.byte	-127
 5733 00eb 40       		.byte	64
 5734 00ec 01       		.byte	1
 5735 00ed C0       		.byte	-64
 5736 00ee 80       		.byte	-128
 5737 00ef 41       		.byte	65
 5738 00f0 00       		.byte	0
 5739 00f1 C1       		.byte	-63
 5740 00f2 81       		.byte	-127
 5741 00f3 40       		.byte	64
ARM GAS  /tmp/ccsHKAo0.s 			page 159


 5742 00f4 01       		.byte	1
 5743 00f5 C0       		.byte	-64
 5744 00f6 80       		.byte	-128
 5745 00f7 41       		.byte	65
 5746 00f8 01       		.byte	1
 5747 00f9 C0       		.byte	-64
 5748 00fa 80       		.byte	-128
 5749 00fb 41       		.byte	65
 5750 00fc 00       		.byte	0
 5751 00fd C1       		.byte	-63
 5752 00fe 81       		.byte	-127
 5753 00ff 40       		.byte	64
 5754              		.section	.rodata._ZL14crc_high_table,"a",%progbits
 5757              	_ZL14crc_high_table:
 5758 0000 00       		.byte	0
 5759 0001 C0       		.byte	-64
 5760 0002 C1       		.byte	-63
 5761 0003 01       		.byte	1
 5762 0004 C3       		.byte	-61
 5763 0005 03       		.byte	3
 5764 0006 02       		.byte	2
 5765 0007 C2       		.byte	-62
 5766 0008 C6       		.byte	-58
 5767 0009 06       		.byte	6
 5768 000a 07       		.byte	7
 5769 000b C7       		.byte	-57
 5770 000c 05       		.byte	5
 5771 000d C5       		.byte	-59
 5772 000e C4       		.byte	-60
 5773 000f 04       		.byte	4
 5774 0010 CC       		.byte	-52
 5775 0011 0C       		.byte	12
 5776 0012 0D       		.byte	13
 5777 0013 CD       		.byte	-51
 5778 0014 0F       		.byte	15
 5779 0015 CF       		.byte	-49
 5780 0016 CE       		.byte	-50
 5781 0017 0E       		.byte	14
 5782 0018 0A       		.byte	10
 5783 0019 CA       		.byte	-54
 5784 001a CB       		.byte	-53
 5785 001b 0B       		.byte	11
 5786 001c C9       		.byte	-55
 5787 001d 09       		.byte	9
 5788 001e 08       		.byte	8
 5789 001f C8       		.byte	-56
 5790 0020 D8       		.byte	-40
 5791 0021 18       		.byte	24
 5792 0022 19       		.byte	25
 5793 0023 D9       		.byte	-39
 5794 0024 1B       		.byte	27
 5795 0025 DB       		.byte	-37
 5796 0026 DA       		.byte	-38
 5797 0027 1A       		.byte	26
 5798 0028 1E       		.byte	30
 5799 0029 DE       		.byte	-34
 5800 002a DF       		.byte	-33
ARM GAS  /tmp/ccsHKAo0.s 			page 160


 5801 002b 1F       		.byte	31
 5802 002c DD       		.byte	-35
 5803 002d 1D       		.byte	29
 5804 002e 1C       		.byte	28
 5805 002f DC       		.byte	-36
 5806 0030 14       		.byte	20
 5807 0031 D4       		.byte	-44
 5808 0032 D5       		.byte	-43
 5809 0033 15       		.byte	21
 5810 0034 D7       		.byte	-41
 5811 0035 17       		.byte	23
 5812 0036 16       		.byte	22
 5813 0037 D6       		.byte	-42
 5814 0038 D2       		.byte	-46
 5815 0039 12       		.byte	18
 5816 003a 13       		.byte	19
 5817 003b D3       		.byte	-45
 5818 003c 11       		.byte	17
 5819 003d D1       		.byte	-47
 5820 003e D0       		.byte	-48
 5821 003f 10       		.byte	16
 5822 0040 F0       		.byte	-16
 5823 0041 30       		.byte	48
 5824 0042 31       		.byte	49
 5825 0043 F1       		.byte	-15
 5826 0044 33       		.byte	51
 5827 0045 F3       		.byte	-13
 5828 0046 F2       		.byte	-14
 5829 0047 32       		.byte	50
 5830 0048 36       		.byte	54
 5831 0049 F6       		.byte	-10
 5832 004a F7       		.byte	-9
 5833 004b 37       		.byte	55
 5834 004c F5       		.byte	-11
 5835 004d 35       		.byte	53
 5836 004e 34       		.byte	52
 5837 004f F4       		.byte	-12
 5838 0050 3C       		.byte	60
 5839 0051 FC       		.byte	-4
 5840 0052 FD       		.byte	-3
 5841 0053 3D       		.byte	61
 5842 0054 FF       		.byte	-1
 5843 0055 3F       		.byte	63
 5844 0056 3E       		.byte	62
 5845 0057 FE       		.byte	-2
 5846 0058 FA       		.byte	-6
 5847 0059 3A       		.byte	58
 5848 005a 3B       		.byte	59
 5849 005b FB       		.byte	-5
 5850 005c 39       		.byte	57
 5851 005d F9       		.byte	-7
 5852 005e F8       		.byte	-8
 5853 005f 38       		.byte	56
 5854 0060 28       		.byte	40
 5855 0061 E8       		.byte	-24
 5856 0062 E9       		.byte	-23
 5857 0063 29       		.byte	41
ARM GAS  /tmp/ccsHKAo0.s 			page 161


 5858 0064 EB       		.byte	-21
 5859 0065 2B       		.byte	43
 5860 0066 2A       		.byte	42
 5861 0067 EA       		.byte	-22
 5862 0068 EE       		.byte	-18
 5863 0069 2E       		.byte	46
 5864 006a 2F       		.byte	47
 5865 006b EF       		.byte	-17
 5866 006c 2D       		.byte	45
 5867 006d ED       		.byte	-19
 5868 006e EC       		.byte	-20
 5869 006f 2C       		.byte	44
 5870 0070 E4       		.byte	-28
 5871 0071 24       		.byte	36
 5872 0072 25       		.byte	37
 5873 0073 E5       		.byte	-27
 5874 0074 27       		.byte	39
 5875 0075 E7       		.byte	-25
 5876 0076 E6       		.byte	-26
 5877 0077 26       		.byte	38
 5878 0078 22       		.byte	34
 5879 0079 E2       		.byte	-30
 5880 007a E3       		.byte	-29
 5881 007b 23       		.byte	35
 5882 007c E1       		.byte	-31
 5883 007d 21       		.byte	33
 5884 007e 20       		.byte	32
 5885 007f E0       		.byte	-32
 5886 0080 A0       		.byte	-96
 5887 0081 60       		.byte	96
 5888 0082 61       		.byte	97
 5889 0083 A1       		.byte	-95
 5890 0084 63       		.byte	99
 5891 0085 A3       		.byte	-93
 5892 0086 A2       		.byte	-94
 5893 0087 62       		.byte	98
 5894 0088 66       		.byte	102
 5895 0089 A6       		.byte	-90
 5896 008a A7       		.byte	-89
 5897 008b 67       		.byte	103
 5898 008c A5       		.byte	-91
 5899 008d 65       		.byte	101
 5900 008e 64       		.byte	100
 5901 008f A4       		.byte	-92
 5902 0090 6C       		.byte	108
 5903 0091 AC       		.byte	-84
 5904 0092 AD       		.byte	-83
 5905 0093 6D       		.byte	109
 5906 0094 AF       		.byte	-81
 5907 0095 6F       		.byte	111
 5908 0096 6E       		.byte	110
 5909 0097 AE       		.byte	-82
 5910 0098 AA       		.byte	-86
 5911 0099 6A       		.byte	106
 5912 009a 6B       		.byte	107
 5913 009b AB       		.byte	-85
 5914 009c 69       		.byte	105
ARM GAS  /tmp/ccsHKAo0.s 			page 162


 5915 009d A9       		.byte	-87
 5916 009e A8       		.byte	-88
 5917 009f 68       		.byte	104
 5918 00a0 78       		.byte	120
 5919 00a1 B8       		.byte	-72
 5920 00a2 B9       		.byte	-71
 5921 00a3 79       		.byte	121
 5922 00a4 BB       		.byte	-69
 5923 00a5 7B       		.byte	123
 5924 00a6 7A       		.byte	122
 5925 00a7 BA       		.byte	-70
 5926 00a8 BE       		.byte	-66
 5927 00a9 7E       		.byte	126
 5928 00aa 7F       		.byte	127
 5929 00ab BF       		.byte	-65
 5930 00ac 7D       		.byte	125
 5931 00ad BD       		.byte	-67
 5932 00ae BC       		.byte	-68
 5933 00af 7C       		.byte	124
 5934 00b0 B4       		.byte	-76
 5935 00b1 74       		.byte	116
 5936 00b2 75       		.byte	117
 5937 00b3 B5       		.byte	-75
 5938 00b4 77       		.byte	119
 5939 00b5 B7       		.byte	-73
 5940 00b6 B6       		.byte	-74
 5941 00b7 76       		.byte	118
 5942 00b8 72       		.byte	114
 5943 00b9 B2       		.byte	-78
 5944 00ba B3       		.byte	-77
 5945 00bb 73       		.byte	115
 5946 00bc B1       		.byte	-79
 5947 00bd 71       		.byte	113
 5948 00be 70       		.byte	112
 5949 00bf B0       		.byte	-80
 5950 00c0 50       		.byte	80
 5951 00c1 90       		.byte	-112
 5952 00c2 91       		.byte	-111
 5953 00c3 51       		.byte	81
 5954 00c4 93       		.byte	-109
 5955 00c5 53       		.byte	83
 5956 00c6 52       		.byte	82
 5957 00c7 92       		.byte	-110
 5958 00c8 96       		.byte	-106
 5959 00c9 56       		.byte	86
 5960 00ca 57       		.byte	87
 5961 00cb 97       		.byte	-105
 5962 00cc 55       		.byte	85
 5963 00cd 95       		.byte	-107
 5964 00ce 94       		.byte	-108
 5965 00cf 54       		.byte	84
 5966 00d0 9C       		.byte	-100
 5967 00d1 5C       		.byte	92
 5968 00d2 5D       		.byte	93
 5969 00d3 9D       		.byte	-99
 5970 00d4 5F       		.byte	95
 5971 00d5 9F       		.byte	-97
ARM GAS  /tmp/ccsHKAo0.s 			page 163


 5972 00d6 9E       		.byte	-98
 5973 00d7 5E       		.byte	94
 5974 00d8 5A       		.byte	90
 5975 00d9 9A       		.byte	-102
 5976 00da 9B       		.byte	-101
 5977 00db 5B       		.byte	91
 5978 00dc 99       		.byte	-103
 5979 00dd 59       		.byte	89
 5980 00de 58       		.byte	88
 5981 00df 98       		.byte	-104
 5982 00e0 88       		.byte	-120
 5983 00e1 48       		.byte	72
 5984 00e2 49       		.byte	73
 5985 00e3 89       		.byte	-119
 5986 00e4 4B       		.byte	75
 5987 00e5 8B       		.byte	-117
 5988 00e6 8A       		.byte	-118
 5989 00e7 4A       		.byte	74
 5990 00e8 4E       		.byte	78
 5991 00e9 8E       		.byte	-114
 5992 00ea 8F       		.byte	-113
 5993 00eb 4F       		.byte	79
 5994 00ec 8D       		.byte	-115
 5995 00ed 4D       		.byte	77
 5996 00ee 4C       		.byte	76
 5997 00ef 8C       		.byte	-116
 5998 00f0 44       		.byte	68
 5999 00f1 84       		.byte	-124
 6000 00f2 85       		.byte	-123
 6001 00f3 45       		.byte	69
 6002 00f4 87       		.byte	-121
 6003 00f5 47       		.byte	71
 6004 00f6 46       		.byte	70
 6005 00f7 86       		.byte	-122
 6006 00f8 82       		.byte	-126
 6007 00f9 42       		.byte	66
 6008 00fa 43       		.byte	67
 6009 00fb 83       		.byte	-125
 6010 00fc 41       		.byte	65
 6011 00fd 81       		.byte	-127
 6012 00fe 80       		.byte	-128
 6013 00ff 40       		.byte	64
 6014              		.section	.rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE,"a",%progbits
 6015              		.align	2
 6016              		.set	.LANCHOR6,. + 0
 6019              	_ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:
 6020 0000 00000000 		.word	0
 6021 0004 00000000 		.word	0
 6022 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
 6023              		.section	.rodata._ZTV5Timer,"a",%progbits
 6024              		.align	2
 6027              	_ZTV5Timer:
 6028 0000 00000000 		.word	0
 6029 0004 00000000 		.word	0
 6030 0008 00000000 		.word	_ZN5Timer6notifyEv
 6031              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE,"a",%progbit
 6032              		.align	2
ARM GAS  /tmp/ccsHKAo0.s 			page 164


 6033              		.set	.LANCHOR8,. + 0
 6036              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:
 6037 0000 00000000 		.word	0
 6038 0004 00000000 		.word	0
 6039 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
 6040              		.section	.rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE,"a",%progbi
 6041              		.align	2
 6042              		.set	.LANCHOR7,. + 0
 6045              	_ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:
 6046 0000 00000000 		.word	0
 6047 0004 00000000 		.word	0
 6048 0008 00000000 		.word	_ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
 6049              		.text
 6050              	.Letext0:
 6051              		.file 22 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6052              		.file 23 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6053              		.file 24 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6054              		.file 25 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6055              		.file 26 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6056              		.file 27 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6057              		.file 28 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6058              		.file 29 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6059              		.file 30 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6060              		.file 31 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6061              		.file 32 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6062              		.file 33 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6063              		.file 34 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6064              		.file 35 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6065              		.file 36 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6066              		.file 37 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6067              		.file 38 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6068              		.file 39 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6069              		.file 40 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6070              		.file 41 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6071              		.file 42 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6072              		.file 43 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6073              		.file 44 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6074              		.file 45 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6075              		.file 46 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6076              		.file 47 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6077              		.file 48 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6078              		.file 49 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6079              		.file 50 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6080              		.file 51 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6081              		.file 52 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6082              		.file 53 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6083              		.file 54 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/c++/7.3.1/
 6084              		.file 55 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 6085              		.file 56 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_d
 6086              		.file 57 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdin
 6087              		.file 58 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdint.h"
 6088              		.file 59 "mculib3/STM32F0_files/stm32f030x6.h"
 6089              		.file 60 "<built-in>"
 6090              		.file 61 "mculib3/src/periph/periph.h"
 6091              		.file 62 "mculib3/src/bits/bits_rcc_f0.h"
 6092              		.file 63 "mculib3/src/bits/bits_flash_f0.h"
 6093              		.file 64 "mculib3/src/bits/bits_systick_f0_f4.h"
ARM GAS  /tmp/ccsHKAo0.s 			page 165


 6094              		.file 65 "mculib3/src/bits/bits_usart_f0.h"
 6095              		.file 66 "mculib3/src/bits/bits_gpio_f0_f4_f7.h"
 6096              		.file 67 "mculib3/src/bits/bits_dma_f0.h"
 6097              		.file 68 "mculib3/src/bits/bits_dma_stream_f0_f1.h"
 6098              		.file 69 "mculib3/src/pins.h"
 6099              		.file 70 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/lock.h
 6100              		.file 71 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_types
 6101              		.file 72 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/reent.
 6102              		.file 73 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/lib/gcc/arm-none-eabi/7.3.1/incl
 6103              		.file 74 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wchar.h"
 6104              		.file 75 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/locale.h"
 6105              		.file 76 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/ctype.h"
 6106              		.file 77 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdlib.h"
 6107              		.file 78 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/stdio.h"
 6108              		.file 79 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/errno.
 6109              		.file 80 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/wctype.h"
 6110              		.file 81 "mculib3/src/meta.h"
 6111              		.file 82 "/home/users/aag/code/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/string.h"
 6112              		.file 83 "mculib3/src/modbus_common.h"
 6113              		.file 84 "mculib3/src/periph/init_clock_f0.h"
ARM GAS  /tmp/ccsHKAo0.s 			page 166


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.cpp
     /tmp/ccsHKAo0.s:16     .text.NVIC_EnableIRQ:0000000000000000 $t
     /tmp/ccsHKAo0.s:22     .text.NVIC_EnableIRQ:0000000000000000 NVIC_EnableIRQ
     /tmp/ccsHKAo0.s:47     .text.NVIC_EnableIRQ:0000000000000010 $d
     /tmp/ccsHKAo0.s:52     .text._ZN5Timer6notifyEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:59     .text._ZN5Timer6notifyEv:0000000000000000 _ZN5Timer6notifyEv
     /tmp/ccsHKAo0.s:81     .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:87     .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE6notifyEv
     /tmp/ccsHKAo0.s:109    .text._ZN9Interrupt9interruptEv.isra.5:0000000000000000 $t
     /tmp/ccsHKAo0.s:115    .text._ZN9Interrupt9interruptEv.isra.5:0000000000000000 _ZN9Interrupt9interruptEv.isra.5
     /tmp/ccsHKAo0.s:152    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:159    .text._ZN3mcu5FLASH6unlockEv:0000000000000000 _ZN3mcu5FLASH6unlockEv
     /tmp/ccsHKAo0.s:190    .text._ZN3mcu5FLASH6unlockEv:0000000000000010 $d
     /tmp/ccsHKAo0.s:196    .text.SysTick_Handler:0000000000000000 $t
     /tmp/ccsHKAo0.s:203    .text.SysTick_Handler:0000000000000000 SysTick_Handler
     /tmp/ccsHKAo0.s:257    .text.SysTick_Handler:0000000000000018 $d
     /tmp/ccsHKAo0.s:262    .text._ZN5Timer5eventEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:269    .text._ZN5Timer5eventEv:0000000000000000 _ZN5Timer5eventEv
     /tmp/ccsHKAo0.s:297    .text._ZN5Timer4doneEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:304    .text._ZN5Timer4doneEv:0000000000000000 _ZN5Timer4doneEv
     /tmp/ccsHKAo0.s:326    .text._ZN5Timer7isCountEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:333    .text._ZN5Timer7isCountEv:0000000000000000 _ZN5Timer7isCountEv
     /tmp/ccsHKAo0.s:350    .text._ZN5Timer10timePassedEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:357    .text._ZN5Timer10timePassedEv:0000000000000000 _ZN5Timer10timePassedEv
     /tmp/ccsHKAo0.s:374    .text._ZN5Timer8timeLeftEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:381    .text._ZN5Timer8timeLeftEv:0000000000000000 _ZN5Timer8timeLeftEv
     /tmp/ccsHKAo0.s:400    .text._ZN5Timer9isGreaterEm:0000000000000000 $t
     /tmp/ccsHKAo0.s:407    .text._ZN5Timer9isGreaterEm:0000000000000000 _ZN5Timer9isGreaterEm
     /tmp/ccsHKAo0.s:427    .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:434    .text._ZN14TickSubscriber16tick_unsubscribeEv:0000000000000000 _ZN14TickSubscriber16tick_unsubscribeEv
     /tmp/ccsHKAo0.s:525    .text._ZN14TickSubscriber16tick_unsubscribeEv:000000000000003c $d
     /tmp/ccsHKAo0.s:535    .text._ZN5Timer4stopEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:542    .text._ZN5Timer4stopEv:0000000000000000 _ZN5Timer4stopEv
     /tmp/ccsHKAo0.s:569    .text._ZN5Timer5pauseEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:576    .text._ZN5Timer5pauseEv:0000000000000000 _ZN5Timer5pauseEv
     /tmp/ccsHKAo0.s:597    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:604    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000000 _ZN14TickSubscriber14tick_subscribeEv
     /tmp/ccsHKAo0.s:658    .text._ZN14TickSubscriber14tick_subscribeEv:0000000000000024 $d
     /tmp/ccsHKAo0.s:663    .text._ZN5Timer5startEm:0000000000000000 $t
     /tmp/ccsHKAo0.s:670    .text._ZN5Timer5startEm:0000000000000000 _ZN5Timer5startEm
     /tmp/ccsHKAo0.s:694    .text._ZN5Timer5startEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:701    .text._ZN5Timer5startEv:0000000000000000 _ZN5Timer5startEv
     /tmp/ccsHKAo0.s:722    .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:728    .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interrupt9interruptEv
     /tmp/ccsHKAo0.s:824    .text._ZN3Pin6is_setEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:831    .text._ZN3Pin6is_setEv:0000000000000000 _ZN3Pin6is_setEv
     /tmp/ccsHKAo0.s:872    .text._ZN3PinaSEb:0000000000000000 $t
     /tmp/ccsHKAo0.s:879    .text._ZN3PinaSEb:0000000000000000 _ZN3PinaSEb
     /tmp/ccsHKAo0.s:937    .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 $t
     /tmp/ccsHKAo0.s:944    .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000000 _ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE
     /tmp/ccsHKAo0.s:1009   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:000000000000002e $d
     /tmp/ccsHKAo0.s:1018   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000036 $t
     /tmp/ccsHKAo0.s:1106   .text._ZN3mcu5USART3setENS0_8BaudrateENS_6PeriphE:0000000000000074 $d
     /tmp/ccsHKAo0.s:1115   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 $t
     /tmp/ccsHKAo0.s:1122   .text._ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA21clear_interrupt_flagsENS0_7ChannelE
     /tmp/ccsHKAo0.s:1148   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 $t
ARM GAS  /tmp/ccsHKAo0.s 			page 167


     /tmp/ccsHKAo0.s:1155   .text._ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE:0000000000000000 _ZN3mcu3DMA30is_transfer_complete_interruptENS0_7ChannelE
     /tmp/ccsHKAo0.s:1185   .text.DMA1_Channel1_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1192   .text.DMA1_Channel1_IRQHandler:0000000000000000 DMA1_Channel1_IRQHandler
     /tmp/ccsHKAo0.s:1230   .text.DMA1_Channel1_IRQHandler:0000000000000014 $d
     /tmp/ccsHKAo0.s:1236   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1243   .text.DMA1_Channel2_3_IRQHandler:0000000000000000 DMA1_Channel2_3_IRQHandler
     /tmp/ccsHKAo0.s:1296   .text.DMA1_Channel2_3_IRQHandler:0000000000000020 $d
     /tmp/ccsHKAo0.s:1303   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1310   .text.DMA1_Channel4_5_IRQHandler:0000000000000000 DMA1_Channel4_5_IRQHandler
     /tmp/ccsHKAo0.s:1324   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1331   .text.TIM1_BRK_TIM9_IRQHandler:0000000000000000 TIM1_BRK_TIM9_IRQHandler
     /tmp/ccsHKAo0.s:1345   .text.TIM1_CC_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1352   .text.TIM1_CC_IRQHandler:0000000000000000 TIM1_CC_IRQHandler
     /tmp/ccsHKAo0.s:1366   .text.TIM3_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1373   .text.TIM3_IRQHandler:0000000000000000 TIM3_IRQHandler
     /tmp/ccsHKAo0.s:1387   .text.TIM14_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1394   .text.TIM14_IRQHandler:0000000000000000 TIM14_IRQHandler
     /tmp/ccsHKAo0.s:1408   .text.TIM16_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1415   .text.TIM16_IRQHandler:0000000000000000 TIM16_IRQHandler
     /tmp/ccsHKAo0.s:1429   .text.TIM17_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1436   .text.TIM17_IRQHandler:0000000000000000 TIM17_IRQHandler
     /tmp/ccsHKAo0.s:1450   .text.USART1_IRQHandler:0000000000000000 $t
     /tmp/ccsHKAo0.s:1457   .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
     /tmp/ccsHKAo0.s:1490   .text.USART1_IRQHandler:0000000000000014 $d
     /tmp/ccsHKAo0.s:1496   .text.init_clock:0000000000000000 $t
     /tmp/ccsHKAo0.s:1503   .text.init_clock:0000000000000000 init_clock
     /tmp/ccsHKAo0.s:1627   .text.init_clock:000000000000005c $d
     /tmp/ccsHKAo0.s:1634   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:0000000000000000 $t
     /tmp/ccsHKAo0.s:1641   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:0000000000000000 _ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav
     /tmp/ccsHKAo0.s:2311   .text._ZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDav:00000000000001a4 $d
     /tmp/ccsHKAo0.s:5368   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 _ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart
     /tmp/ccsHKAo0.s:5410   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccsHKAo0.s:5417   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccsHKAo0.s:5396   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccsHKAo0.s:5403   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin
     /tmp/ccsHKAo0.s:5382   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5389   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5375   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 _ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart
     /tmp/ccsHKAo0.s:2335   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:2342   .text._ZN10UART_sizedILj255EE7receiveEv:0000000000000000 _ZN10UART_sizedILj255EE7receiveEv
     /tmp/ccsHKAo0.s:2467   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:2473   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interrupt9interruptEv
     /tmp/ccsHKAo0.s:2520   .text._Z5CRC16IPhEDaT_S1_:0000000000000000 $t
     /tmp/ccsHKAo0.s:2527   .text._Z5CRC16IPhEDaT_S1_:0000000000000000 _Z5CRC16IPhEDaT_S1_
     /tmp/ccsHKAo0.s:2599   .text._Z5CRC16IPhEDaT_S1_:0000000000000020 $d
     /tmp/ccsHKAo0.s:5497   .rodata._ZL13crc_low_table:0000000000000000 _ZL13crc_low_table
     /tmp/ccsHKAo0.s:5757   .rodata._ZL14crc_high_table:0000000000000000 _ZL14crc_high_table
     /tmp/ccsHKAo0.s:2605   .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:2612   .text._ZN10Net_bufferILj255EE9pop_frontEv:0000000000000000 _ZN10Net_bufferILj255EE9pop_frontEv
     /tmp/ccsHKAo0.s:2650   .text._ZN10Net_bufferILj255EElsEh:0000000000000000 $t
     /tmp/ccsHKAo0.s:2657   .text._ZN10Net_bufferILj255EElsEh:0000000000000000 _ZN10Net_bufferILj255EElsEh
     /tmp/ccsHKAo0.s:2685   .text._ZN10Net_bufferILj255EElsEt:0000000000000000 $t
     /tmp/ccsHKAo0.s:2692   .text._ZN10Net_bufferILj255EElsEt:0000000000000000 _ZN10Net_bufferILj255EElsEt
     /tmp/ccsHKAo0.s:2727   .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:2734   .text._ZN10UART_sizedILj255EE8transmitEv:0000000000000000 _ZN10UART_sizedILj255EE8transmitEv
     /tmp/ccsHKAo0.s:2885   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 $t
     /tmp/ccsHKAo0.s:2891   .text._ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code:0000000000000000 _ZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE12answer_errorE17Modbus_error_code
ARM GAS  /tmp/ccsHKAo0.s 			page 168


     /tmp/ccsHKAo0.s:3037   .text._ZN10Net_bufferILj255EErsERt:0000000000000000 $t
     /tmp/ccsHKAo0.s:3044   .text._ZN10Net_bufferILj255EErsERt:0000000000000000 _ZN10Net_bufferILj255EErsERt
     /tmp/ccsHKAo0.s:3124   .text.startup.main:0000000000000000 $t
     /tmp/ccsHKAo0.s:3131   .text.startup.main:0000000000000000 main
     /tmp/ccsHKAo0.s:4342   .text.startup.main:0000000000000350 $d
     /tmp/ccsHKAo0.s:5354   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5361   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5340   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5347   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5326   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5333   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5312   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5319   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin
     /tmp/ccsHKAo0.s:5298   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5305   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5284   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5291   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5270   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5277   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5256   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5263   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 _ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin
     /tmp/ccsHKAo0.s:5437   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccsHKAo0.s:4380   .text.startup.main:00000000000003e0 $t
     /tmp/ccsHKAo0.s:4855   .text.startup.main:00000000000005cc $d
     /tmp/ccsHKAo0.s:5020   .text.startup.main:0000000000000684 $d
     /tmp/ccsHKAo0.s:5040   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 $t
     /tmp/ccsHKAo0.s:5046   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000000 _GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv
     /tmp/ccsHKAo0.s:5235   .text.startup._GLOBAL__sub_I__ZN3mcu5FLASH6unlockEv:0000000000000058 $d
     /tmp/ccsHKAo0.s:5248   .init_array:0000000000000000 $d
     /tmp/ccsHKAo0.s:6027   .rodata._ZTV5Timer:0000000000000000 _ZTV5Timer
     /tmp/ccsHKAo0.s:5253   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5260   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi14EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5267   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5274   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi15EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5281   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5288   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi8EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5295   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5302   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi9EEELNS1_7PinModeE0EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5309   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5316   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi5EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5323   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5330   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi6EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5337   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5344   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi7EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5351   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5358   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi0EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5365   .bss._ZGVZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccsHKAo0.s:5372   .bss._ZZN10UART_sizedILj255EE4makeILN3mcu6PeriphE6ENS2_4Pin_ILS3_1ELi2EEENS4_ILS3_1ELi3EEENS4_ILS3_2ELi1EEEEERDavE4uart:0000000000000000 $d
     /tmp/ccsHKAo0.s:5379   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5386   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE2ELi1EEELNS1_7PinModeE1EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5393   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5400   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi3EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5407   .bss._ZGVZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5414   .bss._ZZN3Pin4makeIN3mcu4Pin_ILNS1_6PeriphE1ELi2EEELNS1_7PinModeE4EEERDavE3pin:0000000000000000 $d
     /tmp/ccsHKAo0.s:5478   .bss.interrupt_DMA1_channel5:0000000000000000 interrupt_DMA1_channel5
     /tmp/ccsHKAo0.s:5471   .bss.interrupt_DMA1_channel4:0000000000000000 interrupt_DMA1_channel4
     /tmp/ccsHKAo0.s:5464   .bss.interrupt_DMA1_channel3:0000000000000000 interrupt_DMA1_channel3
ARM GAS  /tmp/ccsHKAo0.s 			page 169


     /tmp/ccsHKAo0.s:5457   .bss.interrupt_DMA1_channel2:0000000000000000 interrupt_DMA1_channel2
     /tmp/ccsHKAo0.s:5450   .bss.interrupt_DMA1_channel1:0000000000000000 interrupt_DMA1_channel1
     /tmp/ccsHKAo0.s:5485   .bss.interrupt_usart1:0000000000000000 interrupt_usart1
     /tmp/ccsHKAo0.s:5492   .bss.tickUpdater:0000000000000000 tickUpdater
     /tmp/ccsHKAo0.s:5427   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccsHKAo0.s:5431   .bss._ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 _ZGVZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus
     /tmp/ccsHKAo0.s:5434   .bss._ZZN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE4makeILN3mcu6PeriphE6ENS4_4Pin_ILS5_1ELi2EEENS6_ILS5_1ELi3EEENS6_ILS5_2ELi1EEEEERDahN10UART_sizedILj255EE8SettingsEE6modbus:0000000000000000 $d
     /tmp/ccsHKAo0.s:5443   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 _ZZZ4mainENKUltE_clEtE7unblock
     /tmp/ccsHKAo0.s:5444   .bss._ZZZ4mainENKUltE_clEtE7unblock:0000000000000000 $d
     /tmp/ccsHKAo0.s:5446   .bss.interrupt_DMA1_channel1:0000000000000000 $d
     /tmp/ccsHKAo0.s:5453   .bss.interrupt_DMA1_channel2:0000000000000000 $d
     /tmp/ccsHKAo0.s:5460   .bss.interrupt_DMA1_channel3:0000000000000000 $d
     /tmp/ccsHKAo0.s:5467   .bss.interrupt_DMA1_channel4:0000000000000000 $d
     /tmp/ccsHKAo0.s:5474   .bss.interrupt_DMA1_channel5:0000000000000000 $d
     /tmp/ccsHKAo0.s:5481   .bss.interrupt_usart1:0000000000000000 $d
     /tmp/ccsHKAo0.s:5488   .bss.tickUpdater:0000000000000000 $d
     /tmp/ccsHKAo0.s:6015   .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 $d
     /tmp/ccsHKAo0.s:6019   .rodata._ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE:0000000000000000 _ZTV12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE
     /tmp/ccsHKAo0.s:6024   .rodata._ZTV5Timer:0000000000000000 $d
     /tmp/ccsHKAo0.s:6032   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 $d
     /tmp/ccsHKAo0.s:6036   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE13dma_interruptE
     /tmp/ccsHKAo0.s:6041   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 $d
     /tmp/ccsHKAo0.s:6045   .rodata._ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE:0000000000000000 _ZTVN12Modbus_slaveIZ4mainE7In_regsZ4mainE8Out_regsE14uart_interruptE
     /tmp/ccsHKAo0.s:4860   .text.startup.main:00000000000005d1 $d
     /tmp/ccsHKAo0.s:4860   .text.startup.main:00000000000005d2 $t

UNDEFINED SYMBOLS
__aeabi_uidiv
__aeabi_idiv
__gnu_thumb1_case_uqi
memset
