

================================================================
== Vivado HLS Report for 'jedi_multiply_float_float_mult_1_struct_s'
================================================================
* Date:           Sun Jul 18 14:02:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.084 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3786273|  3786273| 18.931 ms | 18.931 ms |  3786273|  3786273|   none  |
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Product1         |  3786272|  3786272|    236642|          -|          -|    16|    no    |
        | + Product1.1      |   236640|   236640|       272|          -|          -|   870|    no    |
        |  ++ Product1.1.1  |      270|      270|         9|          -|          -|    30|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 13 [1/1] (0.60ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.63>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %Product1_end ]"   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i14 [ 0, %0 ], [ %add_ln50, %Product1_end ]" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 15 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.55ns)   --->   "%add_ln50 = add i14 %phi_mul2, 870" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.63ns)   --->   "%icmp_ln50 = icmp eq i5 %i_0, -16" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 17 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%i = add i5 %i_0, 1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 19 'add' 'i' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln50, label %5, label %Product1_begin" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 21 'specloopname' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 22 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 23 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i10 %tmp_3 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 24 'zext' 'zext_ln61' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln61_4 = zext i6 %tmp_4 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 26 'zext' 'zext_ln61_4' <Predicate = (!icmp_ln50)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.54ns)   --->   "%sub_ln61 = sub i11 %zext_ln61, %zext_ln61_4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 27 'sub' 'sub_ln61' <Predicate = (!icmp_ln50)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "br label %.loopexit" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 28 'br' <Predicate = (!icmp_ln50)> <Delay = 0.60>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [../../nnet_utils/nnet_jedi.h:65]   --->   Operation 29 'ret' <Predicate = (icmp_ln50)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %Product1_begin ], [ %j, %.loopexit.loopexit ]"   --->   Operation 30 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.60ns)   --->   "%icmp_ln56 = icmp eq i10 %j_0, -154" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 31 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 0.60> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 870, i64 870, i64 870)"   --->   Operation 32 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.54ns)   --->   "%j = add i10 %j_0, 1" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %Product1_end, label %2" [../../nnet_utils/nnet_jedi.h:56]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %j_0 to i15" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 35 'zext' 'zext_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln57_3 = zext i10 %j_0 to i14" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 36 'zext' 'zext_ln57_3' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.55ns)   --->   "%add_ln57 = add i14 %phi_mul2, %zext_ln57_3" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 37 'add' 'add_ln57' <Predicate = (!icmp_ln56)> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln57_4 = zext i14 %add_ln57 to i64" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 38 'zext' 'zext_ln57_4' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [13920 x float]* %res, i64 0, i64 %zext_ln57_4" [../../nnet_utils/nnet_jedi.h:57]   --->   Operation 39 'getelementptr' 'res_addr' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.60ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 40 'br' <Predicate = (!icmp_ln56)> <Delay = 0.60>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_5)" [../../nnet_utils/nnet_jedi.h:63]   --->   Operation 41 'specregionend' 'empty_18' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [../../nnet_utils/nnet_jedi.h:50]   --->   Operation 42 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.73>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%storemerge = phi float [ 0.000000e+00, %2 ], [ %tmp_s, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 43 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%k_0 = phi i5 [ 0, %2 ], [ %k, %4 ]"   --->   Operation 44 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%phi_mul = phi i15 [ 0, %2 ], [ %add_ln61_3, %4 ]" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 45 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.15ns)   --->   "store float %storemerge, float* %res_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 46 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 47 [1/1] (0.63ns)   --->   "%icmp_ln59 = icmp eq i5 %k_0, -2" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 47 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 48 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.34ns)   --->   "%k = add i5 %k_0, 1" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 49 'add' 'k' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %icmp_ln59, label %.loopexit.loopexit, label %4" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i5 %k_0 to i11" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 51 'zext' 'zext_ln61_5' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.53ns)   --->   "%add_ln61 = add i11 %sub_ln61, %zext_ln61_5" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 52 'add' 'add_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i11 %add_ln61 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 53 'sext' 'sext_ln61' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr [900 x float]* %data1, i64 0, i64 %sext_ln61" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 54 'getelementptr' 'data1_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.58ns)   --->   "%add_ln61_3 = add i15 %phi_mul, 870" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 55 'add' 'add_ln61_3' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.58ns)   --->   "%add_ln61_2 = add i15 %phi_mul, %zext_ln57" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 56 'add' 'add_ln61_2' <Predicate = (!icmp_ln59)> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln61_6 = zext i15 %add_ln61_2 to i64" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 57 'zext' 'zext_ln61_6' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr [26100 x float]* %data2, i64 0, i64 %zext_ln61_6" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 58 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 59 'load' 'data1_load' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 60 [2/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 60 'load' 'data2_load' <Predicate = (!icmp_ln59)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 61 'br' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 62 [1/2] (1.15ns)   --->   "%data1_load = load float* %data1_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 62 'load' 'data1_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>
ST_5 : Operation 63 [1/2] (1.15ns)   --->   "%data2_load = load float* %data2_addr, align 4" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 63 'load' 'data2_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 26100> <RAM>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 64 [3/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 64 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 65 [2/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 65 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.08>
ST_8 : Operation 66 [1/3] (4.08ns)   --->   "%tmp = fmul float %data1_load, %data2_load" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 66 'fmul' 'tmp' <Predicate = true> <Delay = 4.08> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.86>
ST_9 : Operation 67 [4/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 67 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.86>
ST_10 : Operation 68 [3/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 68 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.86>
ST_11 : Operation 69 [2/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 69 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.86>
ST_12 : Operation 70 [1/4] (3.86ns)   --->   "%tmp_s = fadd float %storemerge, %tmp" [../../nnet_utils/nnet_jedi.h:61]   --->   Operation 70 'fadd' 'tmp_s' <Predicate = true> <Delay = 3.86> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 3.86> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "br label %3" [../../nnet_utils/nnet_jedi.h:59]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln50           (br               ) [ 0111111111111]
i_0               (phi              ) [ 0010000000000]
phi_mul2          (phi              ) [ 0011111111111]
add_ln50          (add              ) [ 0111111111111]
icmp_ln50         (icmp             ) [ 0011111111111]
empty             (speclooptripcount) [ 0000000000000]
i                 (add              ) [ 0111111111111]
br_ln50           (br               ) [ 0000000000000]
specloopname_ln50 (specloopname     ) [ 0000000000000]
tmp_5             (specregionbegin  ) [ 0001111111111]
tmp_3             (bitconcatenate   ) [ 0000000000000]
zext_ln61         (zext             ) [ 0000000000000]
tmp_4             (bitconcatenate   ) [ 0000000000000]
zext_ln61_4       (zext             ) [ 0000000000000]
sub_ln61          (sub              ) [ 0001111111111]
br_ln56           (br               ) [ 0011111111111]
ret_ln65          (ret              ) [ 0000000000000]
j_0               (phi              ) [ 0001000000000]
icmp_ln56         (icmp             ) [ 0011111111111]
empty_16          (speclooptripcount) [ 0000000000000]
j                 (add              ) [ 0011111111111]
br_ln56           (br               ) [ 0000000000000]
zext_ln57         (zext             ) [ 0000111111111]
zext_ln57_3       (zext             ) [ 0000000000000]
add_ln57          (add              ) [ 0000000000000]
zext_ln57_4       (zext             ) [ 0000000000000]
res_addr          (getelementptr    ) [ 0000111111111]
br_ln59           (br               ) [ 0011111111111]
empty_18          (specregionend    ) [ 0000000000000]
br_ln50           (br               ) [ 0111111111111]
storemerge        (phi              ) [ 0000111111111]
k_0               (phi              ) [ 0000100000000]
phi_mul           (phi              ) [ 0000100000000]
store_ln61        (store            ) [ 0000000000000]
icmp_ln59         (icmp             ) [ 0011111111111]
empty_17          (speclooptripcount) [ 0000000000000]
k                 (add              ) [ 0011111111111]
br_ln59           (br               ) [ 0000000000000]
zext_ln61_5       (zext             ) [ 0000000000000]
add_ln61          (add              ) [ 0000000000000]
sext_ln61         (sext             ) [ 0000000000000]
data1_addr        (getelementptr    ) [ 0000010000000]
add_ln61_3        (add              ) [ 0011111111111]
add_ln61_2        (add              ) [ 0000000000000]
zext_ln61_6       (zext             ) [ 0000000000000]
data2_addr        (getelementptr    ) [ 0000010000000]
br_ln0            (br               ) [ 0011111111111]
data1_load        (load             ) [ 0000001110000]
data2_load        (load             ) [ 0000001110000]
tmp               (fmul             ) [ 0000000001111]
tmp_s             (fadd             ) [ 0011111111111]
br_ln59           (br               ) [ 0011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="res_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="14" slack="0"/>
<pin id="58" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln61_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="14" slack="1"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data1_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="data2_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="15" slack="0"/>
<pin id="77" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data1_load/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="15" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data2_load/4 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_0_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="1"/>
<pin id="94" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="5" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="phi_mul2_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="1"/>
<pin id="105" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="phi_mul2_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="j_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="10" slack="1"/>
<pin id="117" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="j_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="storemerge_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="storemerge_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="32" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/4 "/>
</bind>
</comp>

<comp id="139" class="1005" name="k_0_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="1"/>
<pin id="141" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="k_0_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="5" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="phi_mul_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="1"/>
<pin id="152" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="phi_mul_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="15" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="5"/>
<pin id="163" dir="0" index="1" bw="32" slack="1"/>
<pin id="164" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_s/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="0" index="1" bw="32" slack="1"/>
<pin id="169" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln50_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="14" slack="0"/>
<pin id="172" dir="0" index="1" bw="11" slack="0"/>
<pin id="173" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln50_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="5" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln50/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln61_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="10" slack="0"/>
<pin id="198" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln61_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln61_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="10" slack="0"/>
<pin id="214" dir="0" index="1" bw="6" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln56_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="9" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln56/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="j_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln57_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="0"/>
<pin id="232" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln57_3_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="10" slack="0"/>
<pin id="236" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_3/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln57_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="14" slack="1"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln57_4_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_4/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln59_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="2" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/4 "/>
</bind>
</comp>

<comp id="255" class="1004" name="k_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln61_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_5/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln61_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="11" slack="2"/>
<pin id="267" dir="0" index="1" bw="5" slack="0"/>
<pin id="268" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="sext_ln61_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln61_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="15" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_3/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln61_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="15" slack="0"/>
<pin id="283" dir="0" index="1" bw="10" slack="1"/>
<pin id="284" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln61_2/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln61_6_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="15" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_6/4 "/>
</bind>
</comp>

<comp id="291" class="1005" name="add_ln50_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="14" slack="0"/>
<pin id="293" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="add_ln50 "/>
</bind>
</comp>

<comp id="299" class="1005" name="i_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="304" class="1005" name="sub_ln61_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="2"/>
<pin id="306" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln61 "/>
</bind>
</comp>

<comp id="312" class="1005" name="j_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="317" class="1005" name="zext_ln57_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="15" slack="1"/>
<pin id="319" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln57 "/>
</bind>
</comp>

<comp id="322" class="1005" name="res_addr_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="14" slack="1"/>
<pin id="324" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="330" class="1005" name="k_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="335" class="1005" name="data1_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="add_ln61_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="15" slack="0"/>
<pin id="342" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="add_ln61_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="data2_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="15" slack="1"/>
<pin id="347" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="data1_load_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="1"/>
<pin id="352" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_load "/>
</bind>
</comp>

<comp id="355" class="1005" name="data2_load_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="1"/>
<pin id="357" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_load "/>
</bind>
</comp>

<comp id="360" class="1005" name="tmp_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="365" class="1005" name="tmp_s_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="40" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="40" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="40" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="66" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="32" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="61" pin=1"/></net>

<net id="138"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="46" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="126" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="107" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="96" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="12" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="96" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="96" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="96" pin="4"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="30" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="211"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="196" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="119" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="34" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="119" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="38" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="119" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="119" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="103" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="253"><net_src comp="143" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="143" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="143" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="279"><net_src comp="154" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="154" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="281" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="294"><net_src comp="170" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="302"><net_src comp="182" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="307"><net_src comp="212" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="315"><net_src comp="224" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="320"><net_src comp="230" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="325"><net_src comp="54" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="333"><net_src comp="255" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="338"><net_src comp="66" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="343"><net_src comp="275" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="348"><net_src comp="73" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="353"><net_src comp="80" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="358"><net_src comp="86" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="363"><net_src comp="166" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="368"><net_src comp="161" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: jedi_multiply<float, float, mult_1_struct> : data1 | {4 5 }
	Port: jedi_multiply<float, float, mult_1_struct> : data2 | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln50 : 1
		icmp_ln50 : 1
		i : 1
		br_ln50 : 2
		tmp_3 : 1
		zext_ln61 : 2
		tmp_4 : 1
		zext_ln61_4 : 2
		sub_ln61 : 3
	State 3
		icmp_ln56 : 1
		j : 1
		br_ln56 : 2
		zext_ln57 : 1
		zext_ln57_3 : 1
		add_ln57 : 2
		zext_ln57_4 : 3
		res_addr : 4
	State 4
		store_ln61 : 1
		icmp_ln59 : 1
		k : 1
		br_ln59 : 2
		zext_ln61_5 : 1
		add_ln61 : 2
		sext_ln61 : 3
		data1_addr : 4
		add_ln61_3 : 1
		add_ln61_2 : 1
		zext_ln61_6 : 2
		data2_addr : 3
		data1_load : 5
		data2_load : 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_161     |    2    |   231   |   225   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_166     |    3    |   128   |    77   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln50_fu_170  |    0    |    0    |    14   |
|          |      i_fu_182      |    0    |    0    |    6    |
|          |      j_fu_224      |    0    |    0    |    10   |
|    add   |   add_ln57_fu_238  |    0    |    0    |    14   |
|          |      k_fu_255      |    0    |    0    |    6    |
|          |   add_ln61_fu_265  |    0    |    0    |    11   |
|          |  add_ln61_3_fu_275 |    0    |    0    |    15   |
|          |  add_ln61_2_fu_281 |    0    |    0    |    15   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln50_fu_176  |    0    |    0    |    11   |
|   icmp   |  icmp_ln56_fu_218  |    0    |    0    |    13   |
|          |  icmp_ln59_fu_249  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln61_fu_212  |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_188    |    0    |    0    |    0    |
|          |    tmp_4_fu_200    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln61_fu_196  |    0    |    0    |    0    |
|          | zext_ln61_4_fu_208 |    0    |    0    |    0    |
|          |  zext_ln57_fu_230  |    0    |    0    |    0    |
|   zext   | zext_ln57_3_fu_234 |    0    |    0    |    0    |
|          | zext_ln57_4_fu_244 |    0    |    0    |    0    |
|          | zext_ln61_5_fu_261 |    0    |    0    |    0    |
|          | zext_ln61_6_fu_286 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   |  sext_ln61_fu_270  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   359   |   438   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln50_reg_291 |   14   |
|add_ln61_3_reg_340|   15   |
|data1_addr_reg_335|   10   |
|data1_load_reg_350|   32   |
|data2_addr_reg_345|   15   |
|data2_load_reg_355|   32   |
|    i_0_reg_92    |    5   |
|     i_reg_299    |    5   |
|    j_0_reg_115   |   10   |
|     j_reg_312    |   10   |
|    k_0_reg_139   |    5   |
|     k_reg_330    |    5   |
| phi_mul2_reg_103 |   14   |
|  phi_mul_reg_150 |   15   |
| res_addr_reg_322 |   14   |
|storemerge_reg_126|   32   |
| sub_ln61_reg_304 |   11   |
|    tmp_reg_360   |   32   |
|   tmp_s_reg_365  |   32   |
| zext_ln57_reg_317|   15   |
+------------------+--------+
|       Total      |   323  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_80  |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_86  |  p0  |   2  |  15  |   30   ||    9    |
|  phi_mul2_reg_103  |  p0  |   2  |  14  |   28   ||    9    |
| storemerge_reg_126 |  p0  |   2  |  32  |   64   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   142  ||  2.412  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   359  |   438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   682  |   474  |
+-----------+--------+--------+--------+--------+
