# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/myclockgen.vhd" \
"../../../../project_1.srcs/sources_1/new/parallel_to_serial_axi_stream.vhd" \
"../../../../project_1.srcs/sources_1/new/axis2c_splitter.vhd" \
"../../../../project_1.srcs/sources_1/new/axis-streamer.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_dds_compiler_0_0/sim/design_1_dds_compiler_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_cic_compiler_0_0/sim/design_1_cic_compiler_0_0.vhd" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_c_counter_binary_0_0/sim/design_1_c_counter_binary_0_0.vhd" \

# Do not sort compile order
nosort
