Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 15:46:33 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_double_div11_control_sets_placed.rpt
| Design       : operator_double_div11
| Device       : xc7k160t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|     12 |            1 |
|     14 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             116 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |            1154 |          161 |
| Yes          | No                    | No                     |             780 |          116 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              32 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
| Clock Signal |                                     Enable Signal                                     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------------------------------+------------------------------+------------------+----------------+
|  ap_clk      | grp_int_57_div11_fu_68/grp_lut_div11_chunk_fu_142/grp_lut_div11_chunk_fu_142_ap_ready | ap_rst                       |                1 |              8 |
|  ap_clk      | grp_int_57_div11_fu_68/grp_lut_div11_chunk_fu_142/E[0]                                |                              |                1 |              8 |
|  ap_clk      | ap_CS_fsm_state11                                                                     | xf_V_7_reg_419[53]           |                1 |             10 |
|  ap_clk      | grp_int_57_div11_fu_68/grp_lut_div11_chunk_fu_142/q1_U/lut_div11_chunk_q1_rom_U/ce0   |                              |                3 |             12 |
|  ap_clk      | ap_CS_fsm_state3                                                                      | shift_V_4_reg_378[9]_i_1_n_0 |                1 |             14 |
|  ap_clk      | ap_CS_fsm_state3                                                                      |                              |                5 |             32 |
|  ap_clk      | ap_CS_fsm_state2                                                                      |                              |                9 |             48 |
|  ap_clk      | ap_CS_fsm_state11                                                                     |                              |               12 |            104 |
|  ap_clk      | r_V_reg_4090                                                                          |                              |               14 |            104 |
|  ap_clk      | ap_CS_fsm_state12                                                                     |                              |               15 |            114 |
|  ap_clk      | grp_int_57_div11_fu_68/ap_NS_fsm127_out                                               |                              |               15 |            114 |
|  ap_clk      | r_V_1_reg_4140                                                                        |                              |               17 |            114 |
|  ap_clk      |                                                                                       |                              |               26 |            128 |
|  ap_clk      | ap_NS_fsm1                                                                            |                              |               25 |            130 |
|  ap_clk      |                                                                                       | ap_rst                       |              161 |           1154 |
+--------------+---------------------------------------------------------------------------------------+------------------------------+------------------+----------------+


