\begin{table*}[t]
\centering
\caption{Cumulative latency and cache breakdown across all circuit–qubit–depth configurations.}
\label{tab:cache_all}
\resizebox{\textwidth}{!}{
\renewcommand{\arraystretch}{1.2}
\begin{tabular}{| l || r r c || r r r r r c |}
\hline
Circuit & E2E (Base) & E2E (TC) & \textbf{E2E Speedup} & Transpile (B) & Cache Search (TC) & Transpile (TC) & Cache Write (TC) & TC Sum $^\dagger$ & \textbf{Compile Speedup} \\
\hline
\hline
GHZ-Chain\_all\_QD & $8.191$ & $2.263$ & $\textbf{3.62}$$\times$ & $7.386$ & $0.037$ & $0.716$ & $0.836$ & $1.588$ & $\textbf{4.65}$$\times$ \\
LinearEnt\_all\_QD & $20.101$ & $4.405$ & $\textbf{4.56}$$\times$ & $18.356$ & $0.135$ & $2.063$ & $0.551$ & $2.749$ & $\textbf{6.68}$$\times$ \\
QFT-Like\_all\_QD & $100.409$ & $17.026$ & $\textbf{5.90}$$\times$ & $93.864$ & $0.236$ & $9.683$ & $0.988$ & $10.906$ & $\textbf{8.61}$$\times$ \\
\hline
\end{tabular}
}
\end{table*}
