#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Jul  4 10:24:59 2025
# Process ID: 496151
# Current directory: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1
# Command line: vivado -log top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace
# Log file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.vdi
# Journal file: /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: open_checkpoint /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2449.691 ; gain = 6.938 ; free physical = 2796 ; free virtual = 5582
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2510.793 ; gain = 0.000 ; free physical = 3308 ; free virtual = 6096
INFO: [Netlist 29-17] Analyzing 527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2510.793 ; gain = 0.000 ; free physical = 2786 ; free virtual = 5574
Restored from archive | CPU: 0.100000 secs | Memory: 1.438148 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2510.793 ; gain = 0.000 ; free physical = 2786 ; free virtual = 5574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.793 ; gain = 0.000 ; free physical = 2786 ; free virtual = 5574
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 88 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2021.1 (64-bit) build 3247384
open_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 2510.793 ; gain = 69.008 ; free physical = 2786 ; free virtual = 5574
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/sysgen'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/shishir/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2593.590 ; gain = 82.797 ; free physical = 2754 ; free virtual = 5543

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 179961574

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2668.402 ; gain = 74.812 ; free physical = 2742 ; free virtual = 5533

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 14 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 227d8250d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2564 ; free virtual = 5355
INFO: [Opt 31-389] Phase Retarget created 154 cells and removed 211 cells
INFO: [Opt 31-1021] In phase Retarget, 8 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18c081040

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2564 ; free virtual = 5352
INFO: [Opt 31-389] Phase Constant propagation created 109 cells and removed 479 cells
INFO: [Opt 31-1021] In phase Constant propagation, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 204046429

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2564 ; free virtual = 5352
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 358 cells
INFO: [Opt 31-1021] In phase Sweep, 14 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 204046429

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2559 ; free virtual = 5351
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1fe328db3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2559 ; free virtual = 5351
INFO: [Opt 31-389] Phase Shift Register Optimization created 12 cells and removed 40 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c5b7a1d0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2559 ; free virtual = 5351
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 6 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             154  |             211  |                                              8  |
|  Constant propagation         |             109  |             479  |                                              6  |
|  Sweep                        |               0  |             358  |                                             14  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              12  |              40  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              6  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2883.430 ; gain = 0.000 ; free physical = 2558 ; free virtual = 5350
Ending Logic Optimization Task | Checksum: d2d54d62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2883.430 ; gain = 56.027 ; free physical = 2558 ; free virtual = 5350

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 16 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 28 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 1cd3b28c2

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2444 ; free virtual = 5237
Ending Power Optimization Task | Checksum: 1cd3b28c2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3233.285 ; gain = 349.855 ; free physical = 2454 ; free virtual = 5247

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 20dff9f30

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5268
Ending Final Cleanup Task | Checksum: 20dff9f30

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5268

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5268
Ending Netlist Obfuscation Task | Checksum: 20dff9f30

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5268
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 3233.285 ; gain = 722.492 ; free physical = 2475 ; free virtual = 5268
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2476 ; free virtual = 5273
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 has an input control pin axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 has an input control pin axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 has an input control pin axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 has an input control pin axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/ENBWREN (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0_ENBWREN_cooolgate_en_sig_9) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/ENBWREN (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1_ENBWREN_cooolgate_en_sig_10) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ENBWREN (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2_ENBWREN_cooolgate_en_sig_11) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/ENBWREN (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3_ENBWREN_cooolgate_en_sig_12) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 has an input control pin axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/ENBWREN (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0_ENBWREN_cooolgate_en_sig_13) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/ENBWREN (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1_ENBWREN_cooolgate_en_sig_14) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ENBWREN (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2_ENBWREN_cooolgate_en_sig_15) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/ENBWREN (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3_ENBWREN_cooolgate_en_sig_16) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3 has an input control pin axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/WEBWE[0] (net: axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/ipb_mosi[wreq]) which is driven by a register (axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[wreq]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2401 ; free virtual = 5203
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b1d4a70

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2401 ; free virtual = 5203
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2401 ; free virtual = 5203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 174f88511

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2403 ; free virtual = 5214

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e47b7b0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2420 ; free virtual = 5233

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e47b7b0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2420 ; free virtual = 5233
Phase 1 Placer Initialization | Checksum: 1e47b7b0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2420 ; free virtual = 5234

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 207c40a64

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2490 ; free virtual = 5313

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27078e591

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2499 ; free virtual = 5322

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27078e591

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2499 ; free virtual = 5322

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 122 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 53 nets or LUTs. Breaked 0 LUT, combined 53 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5332

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             53  |                    53  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             53  |                    53  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1372c338e

Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5333
Phase 2.4 Global Placement Core | Checksum: 13e4fac02

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2502 ; free virtual = 5332
Phase 2 Global Placement | Checksum: 13e4fac02

Time (s): cpu = 00:00:47 ; elapsed = 00:00:12 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2502 ; free virtual = 5332

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 116cbcda4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:13 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2504 ; free virtual = 5334

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a7183e5a

Time (s): cpu = 00:00:51 ; elapsed = 00:00:14 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5334

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2326341f9

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5334

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 242febb56

Time (s): cpu = 00:00:52 ; elapsed = 00:00:14 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2503 ; free virtual = 5334

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16eb3ecb3

Time (s): cpu = 00:00:55 ; elapsed = 00:00:15 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2500 ; free virtual = 5330

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 239a942a9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2490 ; free virtual = 5321

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2085e174f

Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2490 ; free virtual = 5321

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 275c69afd

Time (s): cpu = 00:00:57 ; elapsed = 00:00:16 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2490 ; free virtual = 5321

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 24209c2f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:17 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5318
Phase 3 Detail Placement | Checksum: 24209c2f7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:18 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2488 ; free virtual = 5318

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22b496f3f

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.016 | TNS=-0.016 |
Phase 1 Physical Synthesis Initialization | Checksum: 27ed2a877

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2479 ; free virtual = 5312
INFO: [Place 46-33] Processed net test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/ce_w2c, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 264cc7695

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2479 ; free virtual = 5312
Phase 4.1.1.1 BUFG Insertion | Checksum: 22b496f3f

Time (s): cpu = 00:01:12 ; elapsed = 00:00:20 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2478 ; free virtual = 5312

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.103. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 20fc11db2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2476 ; free virtual = 5308

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2476 ; free virtual = 5308
Phase 4.1 Post Commit Optimization | Checksum: 20fc11db2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2476 ; free virtual = 5308

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20fc11db2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20fc11db2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307
Phase 4.3 Placer Reporting | Checksum: 20fc11db2

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307

Time (s): cpu = 00:01:19 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18880f746

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307
Ending Placer Task | Checksum: e535074a

Time (s): cpu = 00:01:20 ; elapsed = 00:00:24 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2475 ; free virtual = 5307
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:25 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2484 ; free virtual = 5315
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2434 ; free virtual = 5291
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2418 ; free virtual = 5261
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3233.285 ; gain = 0.000 ; free physical = 2404 ; free virtual = 5247
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Begin power optimizations | Checksum: 1d8175c0a
INFO: [Pwropt 34-50] Optimizing power for module top ...
INFO: [Pwropt 34-207] Design is in post-place state. Running in post-place mode.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.103 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3366.211 ; gain = 109.176 ; free physical = 2093 ; free virtual = 4932
Found 2568 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3440.238 ; gain = 183.203 ; free physical = 2080 ; free virtual = 4920
INFO: [Pwropt 34-9] Applying IDT optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 3568.383 ; gain = 128.145 ; free physical = 2024 ; free virtual = 4865
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 452 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 36 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2012 ; free virtual = 4853
Power optimization passes: Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3568.383 ; gain = 311.348 ; free physical = 2012 ; free virtual = 4853

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2292 ; free virtual = 5133


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design top ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original ram clusters 30 accepted clusters 22
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 143 accepted clusters 11

Number of Slice Registers augmented: 0 newly gated: 33 Total: 7627
Number of SRLs augmented: 0  newly gated: 0 Total: 1412
Number of BRAM Ports augmented: 14 newly gated: 4 Total Ports: 56
Number of Flops added for Enable Generation: 0

Flops dropped: 0/89 RAMS dropped: 0/22 Clusters dropped: 0/33 Enables dropped: 0

Number of LUTs created for enable logic : 
    LUT1 : 0
    LUT2 : 2
    LUT3 : 1
    LUT4 : 0
    LUT5 : 0
    LUT6 : 17

Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 155d44c2d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:05 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2328 ; free virtual = 5170
INFO: [Pwropt 34-30] Power optimization finished successfully.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2328 ; free virtual = 5170
End power optimizations | Checksum: 1500ca423
Power optimization: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.383 ; gain = 335.098 ; free physical = 2329 ; free virtual = 5170
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 33648488 bytes

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2329 ; free virtual = 5170
Ending Netlist Obfuscation Task | Checksum: 1500ca423

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2329 ; free virtual = 5170
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:13 . Memory (MB): peak = 3568.383 ; gain = 335.098 ; free physical = 2329 ; free virtual = 5170
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2313 ; free virtual = 5178
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_postplace_pwropt.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2309 ; free virtual = 5194
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: ba25e58a ConstDB: 0 ShapeSum: 946d65ba RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: de88ee5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2295 ; free virtual = 5164
Post Restoration Checksum: NetGraph: 5287ce01 NumContArr: 8c012059 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: de88ee5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2289 ; free virtual = 5158

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: de88ee5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5127

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: de88ee5a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5127
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 201c34a3a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2242 ; free virtual = 5115
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.161  | TNS=0.000  | WHS=-0.357 | THS=-323.794|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1f98310b5

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5113
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.161  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17e36cab7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5113
Phase 2 Router Initialization | Checksum: 18f0b3dad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2246 ; free virtual = 5113

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 12322
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 12322
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18f0b3dad

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2250 ; free virtual = 5118
Phase 3 Initial Routing | Checksum: 237edde61

Time (s): cpu = 00:00:29 ; elapsed = 00:00:11 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2255 ; free virtual = 5122

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 365
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.041 | TNS=-0.041 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 15821bc06

Time (s): cpu = 00:00:38 ; elapsed = 00:00:15 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2255 ; free virtual = 5119

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.034 | TNS=-0.034 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 178c8b77a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121
Phase 4 Rip-up And Reroute | Checksum: 178c8b77a

Time (s): cpu = 00:00:40 ; elapsed = 00:00:16 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 16c4f194b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: ecc6f60b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ecc6f60b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121
Phase 5 Delay and Skew Optimization | Checksum: ecc6f60b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2257 ; free virtual = 5121

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 162631b48

Time (s): cpu = 00:00:45 ; elapsed = 00:00:17 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2258 ; free virtual = 5121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=-1.018 | THS=-11.896|

Phase 6.1 Hold Fix Iter | Checksum: 16ec65fdc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2245 ; free virtual = 5112
Phase 6 Post Hold Fix | Checksum: 1831e2d1a

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2245 ; free virtual = 5112

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.97002 %
  Global Horizontal Routing Utilization  = 7.35662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 52.2523%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 63.0631%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 23c2e6990

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2245 ; free virtual = 5112

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23c2e6990

Time (s): cpu = 00:00:47 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5111

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d796fccb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:18 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5111

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1a51af078

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5111
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a51af078

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2244 ; free virtual = 5111
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2287 ; free virtual = 5154

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:21 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2298 ; free virtual = 5162
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2252 ; free virtual = 5144
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
143 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.02s |  WALL: 0.36s
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2169 ; free virtual = 5051

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=0.049 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 22a27668b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:01 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2170 ; free virtual = 5052

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.020 | TNS=-0.020 | WHS=0.049 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dsp_clk_mmcm. Processed net: test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dsp_clk_mmcm. Processed net: red_pitaya_infr_inst/dsp_clk_mmcm.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dsp_clk_mmcm. Processed net: test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dsp_clk_mmcm. Processed net: test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S[29].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: dsp_clk_mmcm. Processed net: test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/P[0].
INFO: [Physopt 32-663] Processed net test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/q[14].  Re-placed instance test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2
INFO: [Physopt 32-735] Processed net test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/q[14]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.071 | TNS=0.000 | WHS=0.049 | THS=0.000 |
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.071 | TNS=0.000 | WHS=0.049 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 22a27668b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2162 ; free virtual = 5045
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2162 ; free virtual = 5045
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.071 | TNS=0.000 | WHS=0.049 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.091  |          0.020  |            0  |              0  |                     1  |           0  |           1  |  00:00:06  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2162 ; free virtual = 5045
Ending Physical Synthesis Task | Checksum: 147b83f84

Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2164 ; free virtual = 5046
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2194 ; free virtual = 5077
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3568.383 ; gain = 0.000 ; free physical = 2171 ; free virtual = 5081
INFO: [Common 17-1381] The checkpoint '/home/shishir/pythontest/Red-Pitaya-Casper-Toolflow/red_pitaya/test_spec/test_spec/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul  4 10:28:39 2025...
