	.cpu cortex-a72
	.arch armv8-a
	.fpu vfpv3-d16
	.arch_extension crc
	.arm
.data
.global __HELLO
.size __HELLO, 400
__HELLO:
	.word 87
	.word 101
	.word 108
	.word 99
	.word 111
	.word 109
	.word 101
	.word 32
	.word 116
	.word 111
	.word 32
	.word 116
	.word 104
	.word 101
	.word 32
	.word 74
	.word 97
	.word 112
	.word 97
	.word 114
	.word 105
	.word 32
	.word 80
	.word 97
	.word 114
	.word 107
	.word 33
	.word 10
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
.global N4__mE___
.size N4__mE___, 1200
N4__mE___:
	.word 83
	.word 97
	.word 97
	.word 98
	.word 97
	.word 114
	.word 117
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 75
	.word 97
	.word 98
	.word 97
	.word 110
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 72
	.word 97
	.word 115
	.word 104
	.word 105
	.word 98
	.word 105
	.word 114
	.word 111
	.word 107
	.word 111
	.word 117
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 65
	.word 114
	.word 97
	.word 105
	.word 103
	.word 117
	.word 109
	.word 97
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 72
	.word 117
	.word 110
	.word 98
	.word 111
	.word 114
	.word 117
	.word 116
	.word 111
	.word 32
	.word 80
	.word 101
	.word 110
	.word 103
	.word 105
	.word 110
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 84
	.word 97
	.word 105
	.word 114
	.word 105
	.word 107
	.word 117
	.word 32
	.word 79
	.word 111
	.word 107
	.word 97
	.word 109
	.word 105
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
.global saY_HeI10_To
.size saY_HeI10_To, 160
saY_HeI10_To:
	.word 32
	.word 115
	.word 97
	.word 121
	.word 115
	.word 32
	.word 104
	.word 101
	.word 108
	.word 108
	.word 111
	.word 32
	.word 116
	.word 111
	.word 32
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
	.word 0
.global RET
.size RET, 20
RET:
	.word 10
	.word 0
	.word 0
	.word 0
	.word 0

	.text
	.global putstr
	.type putstr , %function
putstr:
	push {fp, lr}
	mov fp, sp
	sub sp, sp, #8
	lsr sp, sp, #3
	lsl sp, sp, #3
.L47:
	str r0, [fp, #-8]
	mov r0, #0
	str r0, [fp, #-4]
	ldr r1, [fp, #-8]
	ldr r0, [fp, #-4]
	lsl r0, r0, #2
	add r0, r1, r0
	mov r0, r0
	ldr r0, [r0]
	cmp r0, #0
	movne r0, #1
	moveq r0, #0
	bne .L51
	b .L55
.L50:
	ldr r1, [fp, #-8]
	ldr r0, [fp, #-4]
	lsl r0, r0, #2
	add r0, r1, r0
	mov r0, r0
	ldr r0, [r0]
	cmp r0, #0
	movne r0, #1
	moveq r0, #0
	bne .L51
	b .L60
.L51:
	ldr r1, [fp, #-8]
	ldr r0, [fp, #-4]
	lsl r0, r0, #2
	add r0, r1, r0
	mov r0, r0
	ldr r0, [r0]
	mov r0, r0
	bl putch
	ldr r0, [fp, #-4]
	add r0, r0, #1
	str r0, [fp, #-4]
	b .L50
.L52:
	ldr r0, [fp, #-4]
	mov r0, r0
	mov sp, fp
	pop {fp, lr}
	bx lr
.L55:
	b .L52
.L60:
	b .L52
	.global main
	.type main , %function
main:
	push {fp, lr}
	mov fp, sp
	sub sp, sp, #12
	lsr sp, sp, #3
	lsl sp, sp, #3
.L61:
	ldr r0, addr___HELLO_0
	mov r0, r0
	mov r0, r0
	bl putstr
	mov r0, r0
	mov r0, #0
	str r0, [fp, #-12]
	mov r0, #1
	cmp r0, #0
	movne r0, #1
	moveq r0, #0
	bne .L64
	b .L66
.L63:
	mov r0, #1
	cmp r0, #0
	movne r0, #1
	moveq r0, #0
	bne .L64
	b .L76
.L64:
	ldr r1, [fp, #-12]
	mov r0, #6
	sdiv r0, r1, r0
	str r0, [fp, #-8]
	ldr r2, [fp, #-12]
	mov r1, #6
	sdiv r0, r2, r1
	mul r0, r0, r1
	sub r0, r2, r0
	str r0, [fp, #-4]
	ldr r1, [fp, #-8]
	ldr r0, [fp, #-4]
	cmp r1, r0
	movne r0, #1
	moveq r0, #0
	bne .L69
	b .L71
.L65:
	mov r0, #0
	mov r0, r0
	mov sp, fp
	pop {fp, lr}
	bx lr
.L66:
	b .L65
.L69:
	ldr r2, [fp, #-8]
	ldr r1, addr_N4__mE____0
	mov r0, #200
	mul r0, r2, r0
	add r0, r1, r0
	mov r0, r0
	mov r0, r0
	bl putstr
	mov r0, r0
	ldr r0, addr_saY_HeI10_To_0
	mov r0, r0
	mov r0, r0
	bl putstr
	mov r0, r0
	ldr r2, [fp, #-4]
	ldr r1, addr_N4__mE____0
	mov r0, #200
	mul r0, r2, r0
	add r0, r1, r0
	mov r0, r0
	mov r0, r0
	bl putstr
	mov r0, r0
	ldr r0, addr_RET_0
	mov r0, r0
	mov r0, r0
	bl putstr
	mov r0, r0
	b .L70
.L70:
	ldr r1, [fp, #-12]
	mov r0, #17
	mul r0, r1, r0
	add r0, r0, #23
	and r0, r0, #31
	str r0, [fp, #-12]
	ldr r0, [fp, #-12]
	cmp r0, #0
	moveq r0, #1
	movne r0, #0
	beq .L72
	b .L74
.L71:
	b .L70
.L72:
	b .L65
.L73:
	b .L63
.L74:
	b .L73
.L76:
	b .L65

.LTORG
addr___HELLO_0:
	.word __HELLO
addr_N4__mE____0:
	.word N4__mE___
addr_saY_HeI10_To_0:
	.word saY_HeI10_To
addr_RET_0:
	.word RET
