ROCKET_FREQ_MHZ: 80
ROCKET_CLOCK_FREQ: 80000000
ROCKET_TIMEBASE_FREQ: 800000
[1;34m[Make state] rocket-dts [0m
rm -rf workspace/rocket64b1_partition_test/tmp
mkdir -p workspace/rocket64b1_partition_test/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition_test/tmp` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] Compiling 1 Scala source to /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/classes ...
[warn] /home/name/vivado_prj/vivado-risc-v/src/main/scala/rocket.scala:43:26: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case DebugModuleKey => up(DebugModuleKey, site).map(_.copy(nProgramBufferWords = prog_buf_words, hasImplicitEbreak = imp_break))
[warn]                          ^
[warn] /home/name/vivado_prj/vivado-risc-v/src/main/scala/rocket.scala:132:24: method apply in class View is deprecated (since CDE 0.1): up(XYZ, site) is no longer necessary; remove the superfluous site argument
[warn]   case SystemBusKey => up(SystemBusKey, site).copy(beatBytes = bits / 8)
[warn]                        ^
[warn] two warnings found
[info] Done compiling.
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/tmp --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <524288>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <42>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 19 s, completed 2025年7月25日 下午5:20:10
mv workspace/rocket64b1_partition_test/tmp/Vivado.Rocket64b1_partition_test.dts workspace/rocket64b1_partition_test/system.dts
rm -rf workspace/rocket64b1_partition_test/tmp
[1;34m[Make state] rocket-assembly [0m
rm -rf workspace/rocket64b1_partition_test/system-vc707
mkdir -p workspace/rocket64b1_partition_test/system-vc707
# 合成 Rocket SoC + fpga 的设备树
cat workspace/rocket64b1_partition_test/system.dts board/vc707/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x40000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x40000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <80000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <800000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=vc707 clean bootrom.img
make[1]: Entering directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #address-cells (1) differs from / (2)
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #size-cells (1) differs from / (2)
system.dts:80.28-83.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
system.dts:105.28-110.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
system.dts:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
system.dts:84.36-93.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003b10 memsz 0x0000000000003b10 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003b10  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   000027d7  0000000000000000  0000000000000000  00004b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ae3  0000000000000000  0000000000000000  000072e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bdca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c750  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cbb  0000000000000000  0000000000000000  0000ca20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d6e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000602a  0000000000000000  0000000000000000  0000e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  000142da  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  000142f0  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 name name 15120  7月 25 17:20 bootrom.img
make[1]: Leaving directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
mv bootrom/system.dts workspace/rocket64b1_partition_test/system-vc707.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition_test/system-vc707` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/system-vc707 --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <1024>;
			cache-size = <524288>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <42>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 15 s, completed 2025年7月25日 下午5:20:32
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar assembly
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] 348 file(s) merged using strategy 'Discard' (Run the task at debug level to see the details)
[info] 28 file(s) merged using strategy 'First' (Run the task at debug level to see the details)
[info] Built: /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/system.jar
[info] Jar hash: c3b02b3411844b8ed3047efc3c258383a0b840f1
[success] Total time: 10 s, completed 2025年7月25日 下午5:20:48
rm workspace/bootrom.img
[1;34m[Make state] rocket-firrtl [0m
java -Xmx25G -Xss8M  -cp `realpath target/scala-*/system.jar` firrtl.stage.FirrtlMain -i workspace/rocket64b1_partition_test/system-vc707/RocketSystem.fir -o RocketSystem.v --compiler verilog \
  --annotation-file workspace/rocket64b1_partition_test/system-vc707/RocketSystem.anno.json \
  --custom-transforms firrtl.passes.InlineInstances \
  --target:fpga
cp workspace/rocket64b1_partition_test/system-vc707/RocketSystem.v workspace/rocket64b1_partition_test/system-vc707.sv
# Copy any additional Verilog files generated by FIRRTL (e.g., for RoCC accelerators)
for vfile in workspace/rocket64b1_partition_test/system-vc707/*.v; do \
	if [ "$vfile" != "workspace/rocket64b1_partition_test/system-vc707/RocketSystem.v" ] && [ -f "$vfile" ]; then \
		cp "$vfile" workspace/rocket64b1_partition_test/$(basename $vfile .v).sv; \
	fi \
done
[1;34m[Make state] rocket-vhdl [0m
mkdir -p vhdl-wrapper/bin
javac -g -nowarn \
  -sourcepath vhdl-wrapper/src -d vhdl-wrapper/bin \
  -classpath vhdl-wrapper/antlr-4.8-complete.jar \
  vhdl-wrapper/src/net/largest/riscv/vhdl/Main.java
java -Xmx25G -Xss8M  -cp \
  vhdl-wrapper/src:vhdl-wrapper/bin:vhdl-wrapper/antlr-4.8-complete.jar \
  net.largest.riscv.vhdl.Main -m Rocket64b1_partition_test \
  workspace/rocket64b1_partition_test/system-vc707.sv >workspace/rocket64b1_partition_test/rocket.vhdl
[1;34m[Make state] vivado-tcl [0m
echo "set vivado_board_name vc707" >workspace/rocket64b1_partition_test/system-vc707.tcl
if [ "xilinx.com:vc707:part0:1.4" != "" -a "xilinx.com:vc707:part0:1.4" != "NONE" ] ; then echo "set vivado_board_part xilinx.com:vc707:part0:1.4" >>workspace/rocket64b1_partition_test/system-vc707.tcl ; fi
if [ "" != "" ] ; then echo "set board_config " >>workspace/rocket64b1_partition_test/system-vc707.tcl ; fi
echo "set xilinx_part xc7vx485tffg1761-2" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set rocket_module_name Rocket64b1_partition_test" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set riscv_clock_frequency 80" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set memory_size 0x40000000" >>workspace/rocket64b1_partition_test/system-vc707.tcl
# Generate list of additional Verilog files
echo "set additional_verilog_files {}" >>workspace/rocket64b1_partition_test/system-vc707.tcl
for vfile in workspace/rocket64b1_partition_test/*.sv; do \
	if [ "$vfile" != "workspace/rocket64b1_partition_test/system-vc707.sv" ] && [ -f "$vfile" ]; then \
		echo "lappend additional_verilog_files [file normalize \"$(realpath $vfile)\"]" >>workspace/rocket64b1_partition_test/system-vc707.tcl; \
	fi \
done
echo 'cd [file dirname [file normalize [info script]]]' >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo 'source ../../vivado.tcl' >>workspace/rocket64b1_partition_test/system-vc707.tcl
[1;34m[Make state] vivado-project [0m
if [ ! -e workspace/rocket64b1_partition_test/vivado-vc707-riscv ] ; then env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/system-vc707.tcl || ( rm -rf workspace/rocket64b1_partition_test/vivado-vc707-riscv ; exit 1 ) ; fi
date >workspace/rocket64b1_partition_test/vivado-vc707-riscv/timestamp.txt
[1;34m[Make state] synthesis [0m
echo "set_param general.maxThreads 4" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "open_project workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "update_compile_order -fileset sources_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "reset_run synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "launch_runs -jobs 4 synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "wait_on_run synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1326.586 ; gain = 1.023 ; free physical = 7087 ; free virtual = 31321
update_compile_order: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 1534.688 ; gain = 208.102 ; free physical = 7064 ; free virtual = 31298
INFO: [Project 1-1161] Replacing file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/riscv_wrapper.dcp
[Fri Jul 25 17:22:07 2025] Launched synth_1...
Run output will be captured here: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 1534.688 ; gain = 0.000 ; free physical = 6909 ; free virtual = 31142
[Fri Jul 25 17:22:07 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1471.719 ; gain = 144.070 ; free physical = 6684 ; free virtual = 30918
Command: read_checkpoint -auto_incremental -incremental /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top riscv_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 783443
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/name/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2192.805 ; gain = 361.766 ; free physical = 5754 ; free virtual = 29988
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3210.910; parent = 2198.746; children = 1012.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_wrapper' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/imports/hdl/riscv_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1517]
INFO: [Synth 8-6157] synthesizing module 'DDR_imp_10J4PB3' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'riscv_axi_smc_1_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_axi_smc_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_axi_smc_1_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_axi_smc_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_mem_reset_control_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_mem_reset_control_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mem_reset_control_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_mem_reset_control_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_mig_7series_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_mig_7series_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'app_sr_active' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'app_ref_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'app_zq_ack' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7071] port 'device_temp' of module 'riscv_mig_7series_0_0' is unconnected for instance 'mig_7series_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'riscv_mig_7series_0_0' has 64 connections declared, but only 58 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:367]
INFO: [Synth 8-6155] done synthesizing module 'DDR_imp_10J4PB3' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:12]
INFO: [Synth 8-6157] synthesizing module 'IO_imp_44488Y' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:612]
INFO: [Synth 8-6157] synthesizing module 'riscv_Ethernet_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_Ethernet_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_Ethernet_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_Ethernet_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'EthernetVC707_imp_1RFHSR3' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:428]
INFO: [Synth 8-6157] synthesizing module 'riscv_ethernet_stream_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_ethernet_stream_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_ethernet_stream_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_ethernet_stream_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_gig_ethernet_pcs_pma_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_gig_ethernet_pcs_pma_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_gig_ethernet_pcs_pma_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'gtrefclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gtrefclk_bufg_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'resetdone' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'rxuserclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'rxuserclk2_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'pma_reset_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gt0_qplloutclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7071] port 'gt0_qplloutrefclk_out' of module 'riscv_gig_ethernet_pcs_pma_0_0' is unconnected for instance 'gig_ethernet_pcs_pma_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
WARNING: [Synth 8-7023] instance 'gig_ethernet_pcs_pma_0' of module 'riscv_gig_ethernet_pcs_pma_0_0' has 37 connections declared, but only 29 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:580]
INFO: [Synth 8-6155] done synthesizing module 'EthernetVC707_imp_1RFHSR3' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:428]
INFO: [Synth 8-6157] synthesizing module 'riscv_SD_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_SD_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_SD_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_SD_0_stub.v:5]
WARNING: [Synth 8-7071] port 'sdio_reset' of module 'riscv_SD_0' is unconnected for instance 'SD' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1202]
WARNING: [Synth 8-7023] instance 'SD' of module 'riscv_SD_0' has 44 connections declared, but only 43 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1202]
INFO: [Synth 8-6157] synthesizing module 'riscv_UART_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_UART_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_UART_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_UART_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_XADC_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_XADC_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_XADC_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_XADC_0_stub.v:5]
WARNING: [Synth 8-7071] port 'ip2intc_irpt' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'channel_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'busy_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'eoc_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'eos_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'ot_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7071] port 'alarm_out' of module 'riscv_XADC_0' is unconnected for instance 'XADC' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
WARNING: [Synth 8-7023] instance 'XADC' of module 'riscv_XADC_0' has 30 connections declared, but only 23 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1270]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_m_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_io_axi_m_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_m_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_io_axi_m_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_io_axi_s_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_io_axi_s_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_io_axi_s_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_io_axi_s_0_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M00_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_wstrb' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M02_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M03_AXI_awprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7071] port 'M03_AXI_arprot' of module 'riscv_io_axi_s_0' is unconnected for instance 'io_axi_s' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
WARNING: [Synth 8-7023] instance 'io_axi_s' of module 'riscv_io_axi_s_0' has 117 connections declared, but only 106 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1398]
INFO: [Synth 8-6157] synthesizing module 'riscv_xlconcat_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'riscv_xlconcat_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_xlconcat_0_0/synth/riscv_xlconcat_0_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'IO_imp_44488Y' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:612]
INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_RocketChip_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_RocketChip_0_stub.v:5]
WARNING: [Synth 8-7071] port 'dma_axi4_bid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
WARNING: [Synth 8-7071] port 'dma_axi4_rid' of module 'riscv_RocketChip_0' is unconnected for instance 'RocketChip' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
WARNING: [Synth 8-7023] instance 'RocketChip' of module 'riscv_RocketChip_0' has 118 connections declared, but only 116 given [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1937]
INFO: [Synth 8-6157] synthesizing module 'riscv_clk_wiz_0_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_clk_wiz_0_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'riscv_sys_diff_clock_buf_0' [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_sys_diff_clock_buf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv_sys_diff_clock_buf_0' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/.Xil/Vivado-782710-cranberry/realtime/riscv_sys_diff_clock_buf_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v:1517]
INFO: [Synth 8-6155] done synthesizing module 'riscv_wrapper' (0#1) [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/imports/hdl/riscv_wrapper.v:12]
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In102[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In103[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In104[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In105[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In106[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In107[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2270.711 ; gain = 439.672 ; free physical = 5663 ; free virtual = 29898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3282.879; parent = 2270.715; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.523 ; gain = 457.484 ; free physical = 5663 ; free virtual = 29898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.691; parent = 2288.527; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2288.523 ; gain = 457.484 ; free physical = 5663 ; free virtual = 29898
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3300.691; parent = 2288.527; children = 1012.164
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2288.523 ; gain = 0.000 ; free physical = 5662 ; free virtual = 29897
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0/riscv_axi_smc_1_0_in_context.xdc] for cell 'riscv_i/DDR/axi_smc_1'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0_in_context.xdc] for cell 'riscv_i/DDR/mem_reset_control_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc] for cell 'riscv_i/IO/Ethernet'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_in_context.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc] for cell 'riscv_i/IO/SD'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0/riscv_UART_0_in_context.xdc] for cell 'riscv_i/IO/UART'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0/riscv_XADC_0_in_context.xdc] for cell 'riscv_i/IO/XADC'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0/riscv_io_axi_m_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_m'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0/riscv_io_axi_s_0_in_context.xdc] for cell 'riscv_i/IO/io_axi_s'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0/riscv_RocketChip_0_in_context.xdc] for cell 'riscv_i/RocketChip'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_in_context.xdc] for cell 'riscv_i/clk_wiz_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc] for cell 'riscv_i/sys_diff_clock_buf'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc] for cell 'riscv_i/sys_diff_clock_buf'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.422 ; gain = 0.000 ; free physical = 5771 ; free virtual = 29977
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.422 ; gain = 0.000 ; free physical = 5771 ; free virtual = 29977
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/name/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5870 ; free virtual = 30076
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5870 ; free virtual = 30076
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_addr[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ba[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cas_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ck_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cke[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_cs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dm[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dm[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[10]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[11]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[12]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[13]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[14]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[15]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[16]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[17]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[18]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[19]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[20]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[21]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[22]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[23]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[24]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[25]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[26]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[27]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[28]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[29]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[30]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[31]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[32]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[32]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[33]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[33]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[34]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[34]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[35]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[35]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[36]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[36]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[37]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[37]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[38]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[38]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[39]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[39]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[40]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[40]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[41]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[41]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[42]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[42]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[43]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[43]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[44]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[44]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[45]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[45]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[46]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[46]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[47]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[47]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[48]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[48]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[49]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[49]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[50]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[50]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[51]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[51]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[52]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[52]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[53]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[53]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[54]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[54]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[55]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[55]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[56]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[56]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[57]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[57]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[58]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[58]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[59]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[59]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[60]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[60]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[61]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[61]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[62]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[62]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[63]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[63]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[8]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dq[9]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_n[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_n[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[4]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[5]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[6]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_dqs_p[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_dqs_p[7]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_odt[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_ras_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_reset_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_0_we_n. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/riscv_mig_7series_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for eth_mdio_data. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0/riscv_Ethernet_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_cmd. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[1]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[2]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sdio_dat[3]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0/riscv_SD_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p[0]. (constraint file  /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/axi_smc_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mem_reset_control_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/DDR/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/Ethernet. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/EthernetVC707/ethernet_stream_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/SD. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/UART. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/XADC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_m. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/io_axi_s. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/IO/xlconcat_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/RocketChip. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for riscv_i/sys_diff_clock_buf. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5885 ; free virtual = 30091
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5889 ; free virtual = 30096
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5895 ; free virtual = 30106
Synthesis current peak Physical Memory [PSS] (MB): peak = 1594.907; parent = 1390.271; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5899 ; free virtual = 30110
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.319; parent = 1474.746; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5899 ; free virtual = 30110
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5876 ; free virtual = 30088
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5898 ; free virtual = 30110
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |riscv_RocketChip_0             |         1|
|2     |riscv_clk_wiz_0_0              |         1|
|3     |riscv_sys_diff_clock_buf_0     |         1|
|4     |riscv_axi_smc_1_0              |         1|
|5     |riscv_mem_reset_control_0_0    |         1|
|6     |riscv_mig_7series_0_0          |         1|
|7     |riscv_Ethernet_0               |         1|
|8     |riscv_SD_0                     |         1|
|9     |riscv_UART_0                   |         1|
|10    |riscv_XADC_0                   |         1|
|11    |riscv_io_axi_m_0               |         1|
|12    |riscv_io_axi_s_0               |         1|
|13    |riscv_ethernet_stream_0_0      |         1|
|14    |riscv_gig_ethernet_pcs_pma_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |riscv_Ethernet               |     1|
|2     |riscv_RocketChip             |     1|
|3     |riscv_SD                     |     1|
|4     |riscv_UART                   |     1|
|5     |riscv_XADC                   |     1|
|6     |riscv_axi_smc_1              |     1|
|7     |riscv_clk_wiz_0              |     1|
|8     |riscv_ethernet_stream_0      |     1|
|9     |riscv_gig_ethernet_pcs_pma_0 |     1|
|10    |riscv_io_axi_m               |     1|
|11    |riscv_io_axi_s               |     1|
|12    |riscv_mem_reset_control_0    |     1|
|13    |riscv_mig_7series_0          |     1|
|14    |riscv_sys_diff_clock_buf     |     1|
|15    |IBUF                         |     9|
|16    |OBUF                         |     8|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5905 ; free virtual = 30116
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.513; parent = 1474.949; children = 204.636
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.574; parent = 2316.410; children = 1012.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2348.422 ; gain = 457.484 ; free physical = 5930 ; free virtual = 30142
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 2348.422 ; gain = 517.383 ; free physical = 5930 ; free virtual = 30142
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2348.422 ; gain = 0.000 ; free physical = 6045 ; free virtual = 30256
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2348.422 ; gain = 0.000 ; free physical = 6023 ; free virtual = 30235
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a1ffa105
INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 142 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 2348.422 ; gain = 876.703 ; free physical = 6157 ; free virtual = 30368
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/riscv_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_synth.rpt -pb riscv_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 17:23:03 2025...
[Fri Jul 25 17:23:07 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:00 . Memory (MB): peak = 1534.688 ; gain = 0.000 ; free physical = 7337 ; free virtual = 31543
if find workspace/rocket64b1_partition_test/vivado-vc707-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi 
[1;34m[Make state] bitstream [0m
echo "set_param general.maxThreads 4" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
echo "open_project workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
echo "reset_run impl_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
echo "launch_runs -to_step write_bitstream -jobs 4 impl_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
echo "wait_on_run impl_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-bitstream.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1327.109 ; gain = 62.969 ; free physical = 7316 ; free virtual = 31521
[Fri Jul 25 17:23:43 2025] Launched impl_1...
Run output will be captured here: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:44 ; elapsed = 00:00:20 . Memory (MB): peak = 1521.203 ; gain = 194.094 ; free physical = 7010 ; free virtual = 31217
[Fri Jul 25 17:23:43 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.723 ; gain = 152.074 ; free physical = 3989 ; free virtual = 30598
Command: link_design -top riscv_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0.dcp' for cell 'riscv_i/sys_diff_clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.469 ; gain = 0.000 ; free physical = 3417 ; free virtual = 29908
INFO: [Netlist 29-17] Analyzing 21105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: riscv_i/sys_diff_clock_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3446.395 ; gain = 806.664 ; free physical = 2207 ; free virtual = 28715
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: riscv_i/sys_clock). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc:12]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -regexp -filter {(ORIG_REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?" ||
REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?")}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 248 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3528.355 ; gain = 0.000 ; free physical = 2386 ; free virtual = 28894
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6787 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 6 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 273 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5401 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 588 instances
  RAM64M => RAM64M (RAMD64E(x4)): 440 instances

30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 3528.355 ; gain = 2051.633 ; free physical = 2386 ; free virtual = 28894
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3600.391 ; gain = 64.031 ; free physical = 2361 ; free virtual = 28870

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cedaf1f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.391 ; gain = 0.000 ; free physical = 2183 ; free virtual = 28692

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_2ms_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/state_1_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/ram_opcode_reg_0_1_0_2_i_8__1, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/a_first_counter[7]_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/stalls_id_1[1]_i_2__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_8__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_5, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__10 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__10, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__2, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/robin_filter[11]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/req_r_opcode[1]_i_6, which resulted in an inversion of 162 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[10]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/req_r_source[3]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__1, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__4, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__5, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__6 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__6, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__7, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__8 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__8, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__9 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__9, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_20, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_15, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_16, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_23, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_pb_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_d_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/counter[2]_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/beatsLeft[2]_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_2, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_2, which resulted in an inversion of 88 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_2, which resulted in an inversion of 103 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_5__5, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_4__6, which resulted in an inversion of 145 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_2, which resulted in an inversion of 141 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_5__2, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_param_reg_0_1_0_0_i_3, which resulted in an inversion of 150 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_8__2, which resulted in an inversion of 144 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_source_reg_0_1_6_8_i_4__0, which resulted in an inversion of 89 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/cam_a_0_bits_source[7]_i_2, which resulted in an inversion of 91 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_3__0, which resulted in an inversion of 132 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_2__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/read_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/i___92_i_5, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/i___224_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/read_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/i___92_i_1__1, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[1]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/i___224_i_1__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[3]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/read_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/i___92_i_1__0, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/i___224_i_1__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[3]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_wdata[63]_i_32, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_param[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[33]_i_3, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[0]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_valid_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[2]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[6]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_2, which resulted in an inversion of 185 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/_roundedSig_T_2_carry__6_i_3__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/io_out_pipe_b_data[30]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_2__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxPages_1[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/i___216_i_1, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_11 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_40, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_12 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_41, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_8 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_37, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_9 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_38, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_6, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_7, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_9, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_10, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_btb_resp_bits_bht_history[7]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_valid_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_tag[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_addr[39]_i_5, which resulted in an inversion of 61 pins
INFO: [Opt 31-138] Pushed 48 inverter(s) to 226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: edc0c6c4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2044 ; free virtual = 28551
INFO: [Opt 31-389] Phase Retarget created 343 cells and removed 545 cells
INFO: [Opt 31-1021] In phase Retarget, 199 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 25 inverter(s) to 33 load pin(s).
Phase 2 Constant propagation | Checksum: c114f238

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2066 ; free virtual = 28573
INFO: [Opt 31-389] Phase Constant propagation created 395 cells and removed 1543 cells
INFO: [Opt 31-1021] In phase Constant propagation, 630 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115f2eaa2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:15 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2103 ; free virtual = 28610
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3224 cells
INFO: [Opt 31-1021] In phase Sweep, 288 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 115f2eaa2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2109 ; free virtual = 28616
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 115f2eaa2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2109 ; free virtual = 28616
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_vector1_carry__0_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_5__2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_vector1_carry_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_3__1, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 175afeb52

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2115 ; free virtual = 28622
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             343  |             545  |                                            199  |
|  Constant propagation         |             395  |            1543  |                                            630  |
|  Sweep                        |               1  |            3224  |                                            288  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            148  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3869.289 ; gain = 0.000 ; free physical = 2135 ; free virtual = 28641
Ending Logic Optimization Task | Checksum: 149f0c158

Time (s): cpu = 00:00:39 ; elapsed = 00:00:20 . Memory (MB): peak = 3869.289 ; gain = 77.961 ; free physical = 2135 ; free virtual = 28641

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 111 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 222
Ending PowerOpt Patch Enables Task | Checksum: 9e6377f5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 1280 ; free virtual = 27650
Ending Power Optimization Task | Checksum: 9e6377f5

Time (s): cpu = 00:01:37 ; elapsed = 00:00:45 . Memory (MB): peak = 4886.539 ; gain = 1017.250 ; free physical = 1397 ; free virtual = 27767

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14a91a832

Time (s): cpu = 00:00:41 ; elapsed = 00:00:18 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 338 ; free virtual = 26300
Ending Final Cleanup Task | Checksum: 14a91a832

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 309 ; free virtual = 26272

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 309 ; free virtual = 26272
Ending Netlist Obfuscation Task | Checksum: 14a91a832

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 309 ; free virtual = 26272
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:22 ; elapsed = 00:01:37 . Memory (MB): peak = 4886.539 ; gain = 1358.184 ; free physical = 430 ; free virtual = 26396
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.32 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 1514 ; free virtual = 27485
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:47 ; elapsed = 00:00:28 . Memory (MB): peak = 4886.539 ; gain = 0.000 ; free physical = 460 ; free virtual = 25229
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 4920.570 ; gain = 34.031 ; free physical = 3225 ; free virtual = 27464
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2794 ; free virtual = 27032
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df811651

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.13 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2794 ; free virtual = 27032
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2794 ; free virtual = 27032

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0 replication was created for riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148b8d93d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 1586 ; free virtual = 25830

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:12 ; elapsed = 00:01:04 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2959 ; free virtual = 27386

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:13 ; elapsed = 00:01:04 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2955 ; free virtual = 27383
Phase 1 Placer Initialization | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:13 ; elapsed = 00:01:05 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2961 ; free virtual = 27390

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Phase 2.1 Floorplanning | Checksum: 1c970bb24

Time (s): cpu = 00:03:01 ; elapsed = 00:01:18 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2972 ; free virtual = 27405
Phase 2 Global Placement | Checksum: 1c970bb24

Time (s): cpu = 00:03:01 ; elapsed = 00:01:18 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 2972 ; free virtual = 27405
INFO: [Place 30-491] Placement has been cancelled by the user.
Ending Placer Task | Checksum: 13b98e07f

Time (s): cpu = 00:03:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4920.570 ; gain = 0.000 ; free physical = 3388 ; free virtual = 27822
INFO: [Common 17-83] Releasing license: Implementation
171 Infos, 9 Warnings, 0 Critical Warnings and 1 Errors encountered.
place_design failed
INFO: [Common 17-344] 'place_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 17:19:25 2025...

*** Running vivado
    with args -log riscv_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
source riscv_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1465.285 ; gain = 199.117 ; free physical = 6878 ; free virtual = 31087
Command: link_design -top riscv_wrapper -part xc7vx485tffg1761-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_RocketChip_0/riscv_RocketChip_0.dcp' for cell 'riscv_i/RocketChip'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.dcp' for cell 'riscv_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0.dcp' for cell 'riscv_i/sys_diff_clock_buf'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/riscv_axi_smc_1_0.dcp' for cell 'riscv_i/DDR/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mem_reset_control_0_0/riscv_mem_reset_control_0_0.dcp' for cell 'riscv_i/DDR/mem_reset_control_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0.dcp' for cell 'riscv_i/DDR/mig_7series_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_Ethernet_0/riscv_Ethernet_0.dcp' for cell 'riscv_i/IO/Ethernet'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_SD_0/riscv_SD_0.dcp' for cell 'riscv_i/IO/SD'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_UART_0/riscv_UART_0.dcp' for cell 'riscv_i/IO/UART'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.dcp' for cell 'riscv_i/IO/XADC'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/riscv_io_axi_m_0.dcp' for cell 'riscv_i/IO/io_axi_m'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/riscv_io_axi_s_0.dcp' for cell 'riscv_i/IO/io_axi_s'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_ethernet_stream_0_0/riscv_ethernet_stream_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/ethernet_stream_0'
INFO: [Project 1-454] Reading design checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0.dcp' for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2156.207 ; gain = 0.000 ; free physical = 6173 ; free virtual = 30378
INFO: [Netlist 29-17] Analyzing 21105 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: riscv_i/sys_diff_clock_buf/U0/<const0>.
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'riscv_i/sys_diff_clock_buf/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_sys_diff_clock_buf_0/riscv_sys_diff_clock_buf_0_board.xdc] for cell 'riscv_i/sys_diff_clock_buf/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_board.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0_board.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_XADC_0/riscv_XADC_0.xdc] for cell 'riscv_i/IO/XADC/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc:42]
get_clocks: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3446.211 ; gain = 800.703 ; free physical = 5045 ; free virtual = 29258
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/synth/riscv_gig_ethernet_pcs_pma_0_0.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_gig_ethernet_pcs_pma_0_0/riscv_gig_ethernet_pcs_pma_0_0_board.xdc] for cell 'riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0_board.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0'
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: riscv_i/sys_clock). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc:12]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/top.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/sdc.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/uart.xdc]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/board/vc707/ethernet.xdc]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {(ORIG_REF_NAME == sync_reset || REF_NAME == sync_reset)}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance riscv_i/IO/EthernetVC707/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -regexp -filter {(ORIG_REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?" ||
REF_NAME =~ "eth_mac_(10g|1g_(gmii|rgmii)|mii)_fifo(__\w+__\d+)?")}'. [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/ethernet/verilog-ethernet/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Finished Sourcing Tcl File [/home/name/vivado_prj/vivado-risc-v/board/timing-constraints.tcl]
Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst'
INFO: [Project 1-1714] 248 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5573] Port sdio_dat[0] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[1] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[2] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
WARNING: [Constraints 18-5573] Port sdio_dat[3] has IOB constraint set, However, the instance riscv_i/IO/SD/inst/sd_dat_reg_t_reg connected to it does not seem to have valid I/O connection to be placed into I/O. The constraint on the port will be ignored.
INFO: [Project 1-1687] 6 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3528.172 ; gain = 0.000 ; free physical = 5198 ; free virtual = 29411
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6787 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 6 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT(x2), INV, OBUFTDS_DCIEN(x2)): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 6 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 273 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5401 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 588 instances
  RAM64M => RAM64M (RAMD64E(x4)): 440 instances

30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:41 ; elapsed = 00:01:18 . Memory (MB): peak = 3528.172 ; gain = 2062.887 ; free physical = 5204 ; free virtual = 29417
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3600.207 ; gain = 64.031 ; free physical = 5187 ; free virtual = 29400

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: cedaf1f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3600.207 ; gain = 0.000 ; free physical = 4998 ; free virtual = 29212

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1129]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__4, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1131]_i_1 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/shift_reg_reg[0]_srl16_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/complex_victim_inc_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/samples_cnt_r[11]_i_3, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[0]_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_7, which resulted in an inversion of 20 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_wrdata_en_i_1 into driver instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_cmd[1]_i_2, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_counter[0]_i_1 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_rxresetfsm_i/time_out_2ms_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_counter[0]_i_1__0 into driver instance riscv_i/IO/EthernetVC707/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/gtwizard_inst/inst/gt0_txresetfsm_i/time_out_2ms_i_2__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/state_1_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/ram_opcode_reg_0_1_0_2_i_8__1, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/a_first_counter[7]_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/stalls_id_1[1]_i_2__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_2__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/ram_size_reg_0_1_0_3_i_8__0, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_source_reg_0_1_0_3_i_6, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_5, which resulted in an inversion of 10 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__0, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__10 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__10, which resulted in an inversion of 33 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_1__2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/bad_grant_i_3__2, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/bad_grant_i_3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/robin_filter[11]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/req_r_opcode[1]_i_6, which resulted in an inversion of 162 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[10]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/req_r_source[3]_i_3, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/robin_filter[9]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__1, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__3, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__4, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__5, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__6 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__6, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__7, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__8 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__8, which resulted in an inversion of 32 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_1__9 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_i_3__9, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_17, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_18, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_19, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/next_reg_0_63_0_2_i_20, which resulted in an inversion of 11 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_3 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_15, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_16, which resulted in an inversion of 76 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_7 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sinkA/putbuffer/tail_reg_0_31_0_0_i_23, which resulted in an inversion of 34 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_pb_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s2_need_d_i_8, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s3_retires_i_2, which resulted in an inversion of 25 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/sourceD/s4_full_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/counter[2]_i_1__5 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/beatsLeft[2]_i_2__5, which resulted in an inversion of 4 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_1_1_i_2, which resulted in an inversion of 117 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_0_i_2, which resulted in an inversion of 88 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_2_1_i_2, which resulted in an inversion of 103 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_5__5, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_opcode_reg_0_1_0_2_i_4__6, which resulted in an inversion of 145 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_3_2_i_2, which resulted in an inversion of 141 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_5__2, which resulted in an inversion of 146 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_param_reg_0_1_0_0_i_3, which resulted in an inversion of 150 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state_4_2_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_size_reg_0_1_0_3_i_8__2, which resulted in an inversion of 144 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__0_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/ram_source_reg_0_1_6_8_i_4__0, which resulted in an inversion of 89 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/state__1_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/cam_a_0_bits_source[7]_i_2, which resulted in an inversion of 91 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/counter[7]_i_3__0, which resulted in an inversion of 132 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/state_1_i_2__0, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/read_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/buf_info_queue/i___92_i_5, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/i___224_i_1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/load_info_queue/write_start_index[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/cache_line_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/read_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/buf_info_queue/i___92_i_1__1, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[1]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/i___224_i_1__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[3]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/load_info_queue/write_start_index[4]_i_1__1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/key_info_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/read_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/buf_info_queue/i___92_i_1__0, which resulted in an inversion of 47 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/i___224_i_1__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[3]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___226, which resulted in an inversion of 21 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/load_info_queue/write_start_index[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/tuple_length_loader/i___227, which resulted in an inversion of 27 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_br_taken_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_wdata[63]_i_32, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[1]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[2]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[3]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[5]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/mem_resp_data[6]_i_3, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_param[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/probe_bits_address[33]_i_3, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[0]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[4]_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[1]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_valid_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/r_sectored_hit_bits[2]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state_vec_0[6]_i_3, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[1]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2[4]_i_2, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[5]_i_2, which resulted in an inversion of 185 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_out_pipe_b_data[61]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/_roundedSig_T_2_carry__6_i_3__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/i2f_1/roundAnyRawFNToRecFN/io_out_pipe_b_data[30]_i_2__1, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_1__0 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/mulAddRecFNToRaw_preMul/mulAddRecFNToRaw_postMul_io_fromPreMul_pipe_b_CDom_CAlignDist[4]_i_2__0, which resulted in an inversion of 83 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxPages_1[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/i___216_i_1, which resulted in an inversion of 59 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_11 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_40, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_12 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_41, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_8 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_37, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_9 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r1_0_31_0_5_i_38, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_6, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_2 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_7, which resulted in an inversion of 23 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_4 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_9, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_5 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/rf_reg_r2_0_31_0_5_i_10, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_btb_resp_bits_bht_history[7]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s2_valid_i_3, which resulted in an inversion of 87 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[0]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_2, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/r_sectored_hit_bits[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/i___198_i_3, which resulted in an inversion of 7 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_tag[1]_i_1 into driver instance riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/s1_req_addr[39]_i_5, which resulted in an inversion of 61 pins
INFO: [Opt 31-138] Pushed 48 inverter(s) to 226 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: edc0c6c4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4915 ; free virtual = 29124
INFO: [Opt 31-389] Phase Retarget created 343 cells and removed 545 cells
INFO: [Opt 31-1021] In phase Retarget, 199 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 25 inverter(s) to 33 load pin(s).
Phase 2 Constant propagation | Checksum: c114f238

Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4933 ; free virtual = 29142
INFO: [Opt 31-389] Phase Constant propagation created 395 cells and removed 1543 cells
INFO: [Opt 31-1021] In phase Constant propagation, 630 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 115f2eaa2

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4905 ; free virtual = 29114
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 3224 cells
INFO: [Opt 31-1021] In phase Sweep, 288 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 115f2eaa2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4901 ; free virtual = 29110
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 115f2eaa2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4908 ; free virtual = 29118
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_vector1_carry__0_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[10].srl_nx1/shift_reg_reg[0]_srl16_i_5__2, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/s_vector1_carry_i_5 into driver instance riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_reg_reg[0]_srl16_i_3__1, which resulted in an inversion of 1 pins
Phase 6 Post Processing Netlist | Checksum: 175afeb52

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4916 ; free virtual = 29125
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 3 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 148 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             343  |             545  |                                            199  |
|  Constant propagation         |             395  |            1543  |                                            630  |
|  Sweep                        |               1  |            3224  |                                            288  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               3  |                                            148  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3868.105 ; gain = 0.000 ; free physical = 4934 ; free virtual = 29143
Ending Logic Optimization Task | Checksum: 149f0c158

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 3868.105 ; gain = 77.961 ; free physical = 4934 ; free virtual = 29143

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 111 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 0 Total Ports: 222
Ending PowerOpt Patch Enables Task | Checksum: 9e6377f5

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4669 ; free virtual = 28877
Ending Power Optimization Task | Checksum: 9e6377f5

Time (s): cpu = 00:01:26 ; elapsed = 00:00:36 . Memory (MB): peak = 4882.824 ; gain = 1014.719 ; free physical = 4830 ; free virtual = 29038

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 14a91a832

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4772 ; free virtual = 28980
Ending Final Cleanup Task | Checksum: 14a91a832

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4783 ; free virtual = 28991

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4783 ; free virtual = 28991
Ending Netlist Obfuscation Task | Checksum: 14a91a832

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4783 ; free virtual = 28991
INFO: [Common 17-83] Releasing license: Implementation
152 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:07 ; elapsed = 00:01:22 . Memory (MB): peak = 4882.824 ; gain = 1354.652 ; free physical = 4786 ; free virtual = 28994
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.17 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4557 ; free virtual = 28772
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 4882.824 ; gain = 0.000 ; free physical = 4598 ; free virtual = 28805
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
Command: report_drc -file riscv_wrapper_drc_opted.rpt -pb riscv_wrapper_drc_opted.pb -rpx riscv_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:19 ; elapsed = 00:00:06 . Memory (MB): peak = 4920.855 ; gain = 38.031 ; free physical = 4481 ; free virtual = 28772
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 4411 ; free virtual = 28739
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: df811651

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 4411 ; free virtual = 28739
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 4411 ; free virtual = 28739

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Place 30-1907] riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400_REPLICATED_0 replication was created for riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/idelayctrl_gen_1.u_idelayctrl_300_400 IDELAYCTRL
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 148b8d93d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 4393 ; free virtual = 28721

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:06 ; elapsed = 00:00:58 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3935 ; free virtual = 28353

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3944 ; free virtual = 28363
Phase 1 Placer Initialization | Checksum: 1e0a1bc52

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3950 ; free virtual = 28369

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d81040c5

Time (s): cpu = 00:02:58 ; elapsed = 00:01:15 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3890 ; free virtual = 28207

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1271939d1

Time (s): cpu = 00:03:46 ; elapsed = 00:01:29 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3920 ; free virtual = 28244

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1271939d1

Time (s): cpu = 00:03:47 ; elapsed = 00:01:30 . Memory (MB): peak = 4920.855 ; gain = 0.000 ; free physical = 3923 ; free virtual = 28248

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f0825d39

Time (s): cpu = 00:09:06 ; elapsed = 00:03:29 . Memory (MB): peak = 4973.961 ; gain = 53.105 ; free physical = 3673 ; free virtual = 28042

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 368 LUTNM shape to break, 6241 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 141, two critical 227, total 368, new lutff created 22
INFO: [Physopt 32-1138] End 1 Pass. Optimized 3145 nets or LUTs. Breaked 368 LUTs, combined 2777 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_reg_0. Replicated 10 times.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy. Replicated 8 times.
INFO: [Physopt 32-81] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 25 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 25 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.11 . Memory (MB): peak = 4993.852 ; gain = 0.000 ; free physical = 3634 ; free virtual = 28009
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4993.852 ; gain = 0.000 ; free physical = 3648 ; free virtual = 28024
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4993.852 ; gain = 0.000 ; free physical = 3643 ; free virtual = 28019

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          368  |           2777  |                  3145  |           0  |           1  |  00:00:05  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |           25  |              0  |                     3  |           0  |           1  |  00:00:02  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          393  |           2777  |                  3148  |           0  |          11  |  00:00:08  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17006fc71

Time (s): cpu = 00:10:04 ; elapsed = 00:03:54 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3634 ; free virtual = 28016
Phase 2.4 Global Placement Core | Checksum: 1647659c2

Time (s): cpu = 00:10:23 ; elapsed = 00:04:01 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3597 ; free virtual = 27983
Phase 2 Global Placement | Checksum: 1647659c2

Time (s): cpu = 00:10:24 ; elapsed = 00:04:01 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3687 ; free virtual = 28072

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 119a0c907

Time (s): cpu = 00:11:16 ; elapsed = 00:04:16 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3612 ; free virtual = 28086

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 24f971234

Time (s): cpu = 00:13:32 ; elapsed = 00:05:21 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3283 ; free virtual = 28016

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27a924781

Time (s): cpu = 00:13:36 ; elapsed = 00:05:23 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3373 ; free virtual = 28111

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b1a602a9

Time (s): cpu = 00:13:37 ; elapsed = 00:05:24 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3383 ; free virtual = 28119

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1a6c1589c

Time (s): cpu = 00:15:37 ; elapsed = 00:05:58 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3367 ; free virtual = 28119

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 104725841

Time (s): cpu = 00:16:39 ; elapsed = 00:06:56 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3227 ; free virtual = 28002

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17d2ed244

Time (s): cpu = 00:16:49 ; elapsed = 00:07:05 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3256 ; free virtual = 28030

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a4c25cc9

Time (s): cpu = 00:16:51 ; elapsed = 00:07:07 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3254 ; free virtual = 28029

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 131982910

Time (s): cpu = 00:19:28 ; elapsed = 00:07:48 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3110 ; free virtual = 27903
Phase 3 Detail Placement | Checksum: 131982910

Time (s): cpu = 00:19:30 ; elapsed = 00:07:49 . Memory (MB): peak = 5025.867 ; gain = 105.012 ; free physical = 3120 ; free virtual = 27913

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b6942a53

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.951 | TNS=-455.859 |
Phase 1 Physical Synthesis Initialization | Checksum: 16913f806

Time (s): cpu = 00:00:36 ; elapsed = 00:00:09 . Memory (MB): peak = 5114.664 ; gain = 0.000 ; free physical = 3018 ; free virtual = 27830
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_key/mem_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_fifo_key/mem_data, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 10fc4bada

Time (s): cpu = 00:00:45 ; elapsed = 00:00:13 . Memory (MB): peak = 5114.664 ; gain = 0.000 ; free physical = 3003 ; free virtual = 27818
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b6942a53

Time (s): cpu = 00:22:28 ; elapsed = 00:08:45 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 3004 ; free virtual = 27821

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.289. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f4a58efd

Time (s): cpu = 00:24:24 ; elapsed = 00:09:39 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2904 ; free virtual = 27755

Time (s): cpu = 00:24:24 ; elapsed = 00:09:39 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2905 ; free virtual = 27757
Phase 4.1 Post Commit Optimization | Checksum: f4a58efd

Time (s): cpu = 00:24:25 ; elapsed = 00:09:40 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2906 ; free virtual = 27758

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f4a58efd

Time (s): cpu = 00:24:28 ; elapsed = 00:09:42 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2916 ; free virtual = 27770

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                8x8|
|___________|___________________|___________________|
|      South|                4x4|                8x8|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                4x4|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f4a58efd

Time (s): cpu = 00:24:29 ; elapsed = 00:09:43 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2914 ; free virtual = 27769
Phase 4.3 Placer Reporting | Checksum: f4a58efd

Time (s): cpu = 00:24:30 ; elapsed = 00:09:44 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2913 ; free virtual = 27769

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5114.664 ; gain = 0.000 ; free physical = 2913 ; free virtual = 27769

Time (s): cpu = 00:24:30 ; elapsed = 00:09:44 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2913 ; free virtual = 27769
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c9730397

Time (s): cpu = 00:24:32 ; elapsed = 00:09:45 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2911 ; free virtual = 27768
Ending Placer Task | Checksum: ad3375a3

Time (s): cpu = 00:24:33 ; elapsed = 00:09:47 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 2912 ; free virtual = 27771
INFO: [Common 17-83] Releasing license: Implementation
205 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:24:44 ; elapsed = 00:09:52 . Memory (MB): peak = 5114.664 ; gain = 193.809 ; free physical = 3220 ; free virtual = 28079
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 5130.672 ; gain = 8.004 ; free physical = 2905 ; free virtual = 28041
report_design_analysis: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 5138.676 ; gain = 8.004 ; free physical = 2753 ; free virtual = 27908
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:16 ; elapsed = 00:00:39 . Memory (MB): peak = 5138.676 ; gain = 24.012 ; free physical = 2670 ; free virtual = 27656
INFO: [runtcl-4] Executing : report_io -file riscv_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.57 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 2600 ; free virtual = 27586
INFO: [runtcl-4] Executing : report_utilization -file riscv_wrapper_utilization_placed.rpt -pb riscv_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.96 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 2552 ; free virtual = 27540
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'

Starting Initial Update Timing Task

Time (s): cpu = 00:02:13 ; elapsed = 00:00:38 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 2138 ; free virtual = 27200
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 138.32s |  WALL: 39.70s
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 2138 ; free virtual = 27200

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-16.677 |
Phase 1 Physical Synthesis Initialization | Checksum: 15a22a302

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1704 ; free virtual = 26816
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-16.677 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 15a22a302

Time (s): cpu = 00:01:11 ; elapsed = 00:00:28 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1692 ; free virtual = 26807

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.289 | TNS=-16.677 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0 was not replicated.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/w_rprobeacklast_i_6__6_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.282 | TNS=-16.460 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/bad_grant_reg_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-16.108 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_9. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1__2_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/directoryFanout_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-15.520 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_8/w_pprobeack.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_8/w_pprobeack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_8/w_pprobeack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-15.437 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_3. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/directoryFanout_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-15.013 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grant.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grant_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grant. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.267 | TNS=-14.977 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantlast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-14.941 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_25. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1__10_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/directoryFanout_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.262 | TNS=-14.036 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.260 | TNS=-14.028 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.259 | TNS=-14.008 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.256 | TNS=-13.879 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantfirst.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantfirst_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/w_grantfirst. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.854 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_release_i_1__1_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.599 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_acquire.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_acquire_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_acquire. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.580 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_grantack_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/reset_reg. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/w_grantlast_i_1__0_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.515 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_release_i_1__4_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_14. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.275 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_pprobe.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_pprobe_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_pprobe. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-13.127 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_5. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1__0_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/directoryFanout_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.810 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0_repN.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/w_grantlast_i_3__0_comp
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.790 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag_reg[19]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.352 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_acquire.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_acquire_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_acquire. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.256 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_grantack.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_grantack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_grantack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.160 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/w_grant.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/w_grant_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/w_grant. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-12.064 |
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/w_rprobeacklast_i_6__6_comp_1.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/valid_reg[31]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-11.914 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-11.754 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_8/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_19. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1__7_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_reg_8. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-11.074 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/s_pprobe.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/s_pprobe_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_9/s_pprobe. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.958 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_pprobe.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_pprobe_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_pprobe. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.861 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeacklast.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeacklast_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeacklast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.737 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/s_release.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/s_release_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/s_release. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.562 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-10.342 |
INFO: [Physopt 32-571] Net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_17__6 was not replicated.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_17__6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_17__6. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/request_valid_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.950 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_clients32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag_reg[19]_i_4__7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.850 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/w_grant. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_2. Rewiring did not optimize the net.
INFO: [Physopt 32-571] Net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_2 was not replicated.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.287 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeack.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_pprobeack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.182 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/s_release. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/s_release0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/s_release_i_1__5_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.030 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-9.010 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_28[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-8.990 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[0]. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag[0]_i_1__0_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/mshrs_1_io_allocate_valid0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-8.889 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeackfirst.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeackfirst_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeackfirst. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-8.872 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeacklast.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeacklast_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/w_pprobeacklast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-8.855 |
INFO: [Physopt 32-663] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]_0[6].  Re-placed instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[6]
INFO: [Physopt 32-735] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]_0[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.185 | TNS=-8.785 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/axaddr_incr_reg[29]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_6_n_0.  Re-placed instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_6
INFO: [Physopt 32-735] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axlen_cnt[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.149 | TNS=-8.596 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_clients32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_6[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_28[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-8.326 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_grantack_2.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_grantack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_grantack_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-8.307 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_acquire.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_acquire_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_acquire. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.138 | TNS=-8.282 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grant.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grant_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grant. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-8.257 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_grantack_3.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_grantack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_grantack_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-8.235 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grantfirst_2.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grantfirst_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/w_grantfirst_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-8.213 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_grantack.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_grantack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_grantack. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.135 | TNS=-8.194 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_grantlast.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_grantlast_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/w_grantlast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.134 | TNS=-8.171 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_acquire.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_acquire_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_acquire. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.134 | TNS=-8.140 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grantfirst.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grantfirst_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grantfirst. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-8.109 |
INFO: [Physopt 32-702] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/po_rd_enable. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_stg2_fincdec[0].  Re-placed instance riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_stg2_f_incdec0
INFO: [Physopt 32-735] Processed net riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/po_stg2_fincdec[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-8.074 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-8.074 |
Phase 3 Critical Path Optimization | Checksum: 212d76457

Time (s): cpu = 00:02:13 ; elapsed = 00:01:02 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1623 ; free virtual = 26795

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.132 | TNS=-8.074 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_6/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_15. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/w_pprobeacklast_i_1__5_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[6]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.130 | TNS=-7.690 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grant. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.125 | TNS=-7.663 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/w_rprobeacklast_i_6__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/w_rprobeacklast_i_6__3_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/w_rprobeacklast_i_6__3_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_3/meta_hit_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.122 | TNS=-7.339 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_4__6_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/meta_hit_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-7.269 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_grantack_3.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_grantack_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_grantack_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-7.251 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/w_grantlast. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_state[0]_i_2__4_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/w_grantlast_i_3__3
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_state[0]_i_2__4_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.119 | TNS=-7.011 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_acquire. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag_reg[19]_i_4__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-6.741 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/s_grantack. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_10/meta_hit_reg_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-6.346 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/s_acquire. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/meta_hit_reg_1. Rewiring did not optimize the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_0/meta_hit_reg_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.113 | TNS=-5.780 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/s_acquire. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/w_grantlast_i_1__10_n_0. Critical path length was reduced through logic transformation on cell riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/w_grantlast_i_1__10_comp.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_11/w_grantlast_i_3__7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-5.262 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s_pprobe.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s_pprobe_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s_pprobe. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.112 | TNS=-5.241 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_pprobeacklast.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_pprobeacklast_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/w_pprobeacklast. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.109 | TNS=-5.220 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/clk_wiz_0/inst/clk_out1_riscv_clk_wiz_0_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/meta_hit_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_2/meta_hit_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/valid_reg[2]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/mshrs_2_io_allocate_bits_repeat0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_32[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.103 | TNS=-5.130 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-5.078 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_32[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/mshrs_2_io_allocate_valid0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.093 | TNS=-4.376 |
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_release.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_release_reg
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_7/s_release. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.091 | TNS=-4.283 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_reg_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/bad_grant_reg_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_24[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-4.267 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/s_pprobe. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/bad_grant_reg_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/bad_grant_reg_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/meta_clients32_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_10__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.090 | TNS=-4.195 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/directoryFanout_reg[7]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_n_0.  Re-placed instance riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_comp
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/s_writeback_i_12__6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.089 | TNS=-3.855 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_1/s_acquire. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/write_q/meta_hit_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_tag_reg[18]_3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.088 | TNS=-3.846 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_16[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.087 | TNS=-3.648 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_8__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_24[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.087 | TNS=-3.648 |
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/meta_tag[19]_i_11__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/request_valid_reg_24[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_4/mshrs_4_io_allocate_valid0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/directory/request_tag[19]_i_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/requests/_request_alloc_cases_T. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/l2/inclusive_cache_bank_sched/mshrs_5/tag[19]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-3.569 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.086 | TNS=-3.569 |
Phase 4 Critical Path Optimization | Checksum: 284b95f75

Time (s): cpu = 00:02:53 ; elapsed = 00:01:23 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1595 ; free virtual = 26820
Netlist sorting complete. Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1607 ; free virtual = 26832
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.086 | TNS=-3.569 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Critical Path  |          0.203  |         13.109  |            0  |              0  |                    77  |           0  |           2  |  00:00:55  |
|  Total          |          0.203  |         13.109  |            0  |              0  |                    77  |           0  |           3  |  00:00:56  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1614 ; free virtual = 26845
Ending Physical Synthesis Task | Checksum: 1258a028f

Time (s): cpu = 00:02:56 ; elapsed = 00:01:26 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1615 ; free virtual = 26848
INFO: [Common 17-83] Releasing license: Implementation
548 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:05:10 ; elapsed = 00:02:06 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1733 ; free virtual = 26966
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1843 ; free virtual = 27621
report_design_analysis: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 1820 ; free virtual = 27616
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:00:35 . Memory (MB): peak = 5138.676 ; gain = 0.000 ; free physical = 2043 ; free virtual = 27653
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 21857657 ConstDB: 0 ShapeSum: 74fa5372 RouteDB: 0
Post Restoration Checksum: NetGraph: 3424e93a NumContArr: d0d1d85d Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 104f6c197

Time (s): cpu = 00:02:48 ; elapsed = 00:01:05 . Memory (MB): peak = 5146.680 ; gain = 0.000 ; free physical = 928 ; free virtual = 26786

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 104f6c197

Time (s): cpu = 00:02:50 ; elapsed = 00:01:07 . Memory (MB): peak = 5146.680 ; gain = 0.000 ; free physical = 830 ; free virtual = 26683

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 104f6c197

Time (s): cpu = 00:02:52 ; elapsed = 00:01:09 . Memory (MB): peak = 5146.680 ; gain = 0.000 ; free physical = 565 ; free virtual = 26422
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1bc0f3afe

Time (s): cpu = 00:05:54 ; elapsed = 00:02:34 . Memory (MB): peak = 5291.035 ; gain = 144.355 ; free physical = 459 ; free virtual = 19226
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=-0.473 | THS=-6979.678|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1703d446d

Time (s): cpu = 00:08:35 ; elapsed = 00:03:15 . Memory (MB): peak = 5291.035 ; gain = 144.355 ; free physical = 6634 ; free virtual = 25406
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.119  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1a2b72b65

Time (s): cpu = 00:08:37 ; elapsed = 00:03:17 . Memory (MB): peak = 5307.035 ; gain = 160.355 ; free physical = 6362 ; free virtual = 25196

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00206987 %
  Global Horizontal Routing Utilization  = 0.000512352 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 171796
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 171789
  Number of Partially Routed Nets     = 7
  Number of Node Overlaps             = 4

Phase 2 Router Initialization | Checksum: 14765d2eb

Time (s): cpu = 00:08:42 ; elapsed = 00:03:20 . Memory (MB): peak = 5307.035 ; gain = 160.355 ; free physical = 6192 ; free virtual = 25032

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14765d2eb

Time (s): cpu = 00:08:43 ; elapsed = 00:03:20 . Memory (MB): peak = 5307.035 ; gain = 160.355 ; free physical = 6192 ; free virtual = 25032
Phase 3 Initial Routing | Checksum: 1dcba3eb4

Time (s): cpu = 00:10:32 ; elapsed = 00:03:52 . Memory (MB): peak = 5324.035 ; gain = 177.355 ; free physical = 7300 ; free virtual = 26269
INFO: [Route 35-580] Design has 98 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===================================================================================================================================================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                                                                                                                                               |
+====================+===================+===================================================================================================================================================================================================================================================================+
| oserdes_clk_8      | oserdes_clk_8     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_1      | oserdes_clk_1     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_2      | oserdes_clk_2     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
| oserdes_clk_5      | oserdes_clk_5     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.sdr.oserdes_dq_i/RST |
| oserdes_clk_9      | oserdes_clk_9     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[4].oserdes_dq_.ddr.oserdes_dq_i/RST |
+--------------------+-------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 32828
 Number of Nodes with overlaps = 2901
 Number of Nodes with overlaps = 540
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.918 | TNS=-128.731| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ab7ae995

Time (s): cpu = 00:16:00 ; elapsed = 00:07:16 . Memory (MB): peak = 5404.980 ; gain = 258.301 ; free physical = 1039 ; free virtual = 21536

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2832
 Number of Nodes with overlaps = 767
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.867 | TNS=-67.594| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16e055c0f

Time (s): cpu = 00:18:15 ; elapsed = 00:08:49 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 6018 ; free virtual = 25837

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 2768
 Number of Nodes with overlaps = 561
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.789 | TNS=-52.408| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 11af08817

Time (s): cpu = 00:20:30 ; elapsed = 00:10:23 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5957 ; free virtual = 26056

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 2489
 Number of Nodes with overlaps = 693
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.500 | TNS=-27.623| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: aa9fcfe5

Time (s): cpu = 00:22:15 ; elapsed = 00:11:29 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5818 ; free virtual = 25921

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 2247
 Number of Nodes with overlaps = 276
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.496 | TNS=-40.775| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 20a09247d

Time (s): cpu = 00:23:32 ; elapsed = 00:12:15 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5813 ; free virtual = 25923
Phase 4 Rip-up And Reroute | Checksum: 20a09247d

Time (s): cpu = 00:23:33 ; elapsed = 00:12:16 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5775 ; free virtual = 25885

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1a2e76068

Time (s): cpu = 00:24:14 ; elapsed = 00:12:27 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5734 ; free virtual = 25853
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.432 | TNS=-25.707| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 2022ad2d4

Time (s): cpu = 00:24:21 ; elapsed = 00:12:30 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5661 ; free virtual = 25866

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2022ad2d4

Time (s): cpu = 00:24:21 ; elapsed = 00:12:30 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5659 ; free virtual = 25864
Phase 5 Delay and Skew Optimization | Checksum: 2022ad2d4

Time (s): cpu = 00:24:22 ; elapsed = 00:12:31 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5630 ; free virtual = 25835

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1c3ae4a5a

Time (s): cpu = 00:25:11 ; elapsed = 00:12:47 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5751 ; free virtual = 25957
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.432 | TNS=-24.220| WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e5d6142b

Time (s): cpu = 00:25:12 ; elapsed = 00:12:48 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5737 ; free virtual = 25943
Phase 6 Post Hold Fix | Checksum: 1e5d6142b

Time (s): cpu = 00:25:12 ; elapsed = 00:12:49 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5734 ; free virtual = 25940

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 13.0027 %
  Global Horizontal Routing Utilization  = 14.3793 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 94.5946%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X119Y320 -> INT_R_X119Y320
   INT_R_X119Y317 -> INT_R_X119Y317
   INT_L_X28Y281 -> INT_L_X28Y281
   INT_R_X83Y276 -> INT_R_X83Y276
   INT_R_X87Y271 -> INT_R_X87Y271
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X44Y281 -> INT_L_X44Y281
   INT_R_X131Y278 -> INT_R_X131Y278
   INT_R_X31Y276 -> INT_R_X31Y276
   INT_R_X89Y272 -> INT_R_X89Y272
   INT_L_X84Y269 -> INT_L_X84Y269
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X122Y311 -> INT_L_X122Y311
   INT_R_X29Y288 -> INT_R_X29Y288
   INT_R_X25Y279 -> INT_R_X25Y279
   INT_L_X44Y276 -> INT_L_X44Y276
   INT_L_X44Y267 -> INT_L_X44Y267
West Dir 2x2 Area, Max Cong = 89.7059%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X88Y276 -> INT_R_X89Y277
   INT_L_X86Y272 -> INT_R_X87Y273
   INT_L_X84Y266 -> INT_R_X85Y267
   INT_L_X86Y266 -> INT_R_X87Y267
   INT_L_X86Y264 -> INT_R_X87Y265

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.6 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 2511a48cb

Time (s): cpu = 00:25:15 ; elapsed = 00:12:50 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5716 ; free virtual = 25922

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2511a48cb

Time (s): cpu = 00:25:16 ; elapsed = 00:12:51 . Memory (MB): peak = 5418.965 ; gain = 272.285 ; free physical = 5758 ; free virtual = 25965

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 201af1b78

Time (s): cpu = 00:25:37 ; elapsed = 00:13:04 . Memory (MB): peak = 5450.980 ; gain = 304.301 ; free physical = 5690 ; free virtual = 25895

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.432 | TNS=-24.220| WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 201af1b78

Time (s): cpu = 00:26:20 ; elapsed = 00:13:14 . Memory (MB): peak = 5450.980 ; gain = 304.301 ; free physical = 5830 ; free virtual = 26037
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:26:20 ; elapsed = 00:13:14 . Memory (MB): peak = 5450.980 ; gain = 304.301 ; free physical = 6013 ; free virtual = 26220

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
571 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:26:39 ; elapsed = 00:13:25 . Memory (MB): peak = 5450.980 ; gain = 312.305 ; free physical = 6013 ; free virtual = 26220
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 5450.980 ; gain = 0.000 ; free physical = 7193 ; free virtual = 27845
report_design_analysis: Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 5450.980 ; gain = 0.000 ; free physical = 6991 ; free virtual = 27661
INFO: [Common 17-1381] The checkpoint '/home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:33 ; elapsed = 00:00:51 . Memory (MB): peak = 5450.980 ; gain = 0.000 ; free physical = 7301 ; free virtual = 27772
INFO: [runtcl-4] Executing : report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
Command: report_drc -file riscv_wrapper_drc_routed.rpt -pb riscv_wrapper_drc_routed.pb -rpx riscv_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 5451.004 ; gain = 0.023 ; free physical = 7449 ; free virtual = 27939
INFO: [runtcl-4] Executing : report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file riscv_wrapper_methodology_drc_routed.rpt -pb riscv_wrapper_methodology_drc_routed.pb -rpx riscv_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:04:53 ; elapsed = 00:01:00 . Memory (MB): peak = 5451.004 ; gain = 0.000 ; free physical = 7270 ; free virtual = 27774
INFO: [runtcl-4] Executing : report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
Command: report_power -file riscv_wrapper_power_routed.rpt -pb riscv_wrapper_power_summary_routed.pb -rpx riscv_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
583 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:02:46 ; elapsed = 00:00:56 . Memory (MB): peak = 5613.078 ; gain = 162.074 ; free physical = 11576 ; free virtual = 32318
INFO: [runtcl-4] Executing : report_route_status -file riscv_wrapper_route_status.rpt -pb riscv_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_wrapper_timing_summary_routed.rpt -pb riscv_wrapper_timing_summary_routed.pb -rpx riscv_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:46 ; elapsed = 00:00:12 . Memory (MB): peak = 5613.078 ; gain = 0.000 ; free physical = 11539 ; free virtual = 32307
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5613.078 ; gain = 0.000 ; free physical = 11481 ; free virtual = 32251
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_wrapper_bus_skew_routed.rpt -pb riscv_wrapper_bus_skew_routed.pb -rpx riscv_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[3].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[2].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force riscv_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2_r_reg input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2_r_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2_r_reg input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2_r_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 input riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 output riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2_r_reg multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final2_r_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_final4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_murmur_hash/x__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2_r_reg multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final2_r_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_final4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/h_process01__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[1].U_murmur_hash/x__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_prod_T_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/_mulAddResult_T__7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0 multiplier stage riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/_mulAddResult_T__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum_reg[2][7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/pre_sum_reg[2][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/valid1 is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/tuple_offsets_reg[1][7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_presum/tuple_offsets_reg[1][7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/cnt_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/cnt_reg[7]_i_2/O, cell riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/cnt_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/pll_clk3_out on the riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/ENARDEN (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_1_0) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/RSTRAMARSTRAM (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/reset0_out) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[1] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[2] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[3] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[4] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[5] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[6] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/mem_data_reg_0/WEBWE[7] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_ff_cache_line/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/ENARDEN (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0_2) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/ENBWREN (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/wr_en_s) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/U_task_dispatcher/w_req_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/RSTRAMARSTRAM (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/reset0_out) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[0] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[1] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[2] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[3] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[4] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[5] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[6] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0 has an input control pin riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/mem_data_reg_0/WEBWE[7] (net: riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/acc/streamer/partition/gen_excute[0].U_fifo_tuple/WEBWE[0]) which is driven by a register (riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 28 net(s) have no routable loads. The problem bus(es) and/or net(s) are riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe, riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe... and (the first 15 of 28 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 102 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 77486592 bits.
Writing bitstream ./riscv_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:04:25 ; elapsed = 00:01:33 . Memory (MB): peak = 6413.832 ; gain = 697.730 ; free physical = 10894 ; free virtual = 31940
INFO: [Common 17-206] Exiting Vivado at Fri Jul 25 17:59:02 2025...
[Fri Jul 25 17:59:08 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:35:25 . Memory (MB): peak = 1521.203 ; gain = 0.000 ; free physical = 14894 ; free virtual = 35970
if find workspace/rocket64b1_partition_test/vivado-vc707-riscv -name "*.log" -exec cat {} \; | grep 'ERROR: ' ; then exit 1 ; fi
[1;34m[Make state] cfgmem_file [0m
echo "open_project workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-mcs.tcl
echo "write_cfgmem -format mcs -interface BPIx16 -size 32 -loadbit {up 0x0 workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit}  -file workspace/rocket64b1_partition_test/vc707-riscv.mcs -force" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-mcs.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-mcs.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1326.613 ; gain = 3.023 ; free physical = 14750 ; free virtual = 36151
Command: write_cfgmem -format mcs -interface BPIx16 -size 32 -loadbit {up 0x0 workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit} -file workspace/rocket64b1_partition_test/vc707-riscv.mcs -force
Creating config memory files...
INFO: [Writecfgmem 68-23] Start address provided has been multiplied by a factor of 2 due to the use of interface BPIX16.
Creating bitstream load up from address 0x00000000
Loading bitfile workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit
Writing file workspace/rocket64b1_partition_test/vc707-riscv.mcs
Writing log file workspace/rocket64b1_partition_test/vc707-riscv.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          BPIX16
Size               32M
Start Address      0x00000000
End Address        0x01FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x00A18DD7    Jul 25 17:59:02 2025    workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/impl_1/riscv_wrapper.bit
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
