Release 9.1.03i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 1.78 s | Elapsed : 0.00 / 2.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 1.78 s | Elapsed : 0.00 / 2.00 s
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc3s250e-4-tq144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : top.lso
Keep Hierarchy                     : YES
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" in Library work.
Architecture behavioral of Entity low_dcm is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/heartbeat.vhd" in Library work.
Architecture behavioral of Entity heartbeat is up to date.
Compiling vhdl file "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/top.vhd" in Library work.
Entity <top> compiled.
Entity <top> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <top> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <low_dcm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <heartbeat> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <top> in library <work> (Architecture <Behavioral>).
Entity <top> analyzed. Unit <top> generated.

Analyzing Entity <low_dcm> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 94: Instantiating black box module <BUFG>.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 98: Instantiating black box module <IBUFG>.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 102: Instantiating black box module <BUFG>.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLK90' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLK180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLK270' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLK2X' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLK2X180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLKFX' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'CLKFX180' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'STATUS' of component 'DCM_SP'.
WARNING:Xst:753 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Unconnected output port 'PSDONE' of component 'DCM_SP'.
WARNING:Xst:2211 - "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd" line 106: Instantiating black box module <DCM_SP>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKDV_DIVIDE =  16.0000000000000000" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKIN_PERIOD =  166.6670000000000000" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <low_dcm>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <low_dcm>.
Entity <low_dcm> analyzed. Unit <low_dcm> generated.

Analyzing Entity <heartbeat> in library <work> (Architecture <behavioral>).
Entity <heartbeat> analyzed. Unit <heartbeat> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <heartbeat>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/heartbeat.vhd".
    Found 18-bit up counter for signal <count>.
    Summary:
	inferred   1 Counter(s).
Unit <heartbeat> synthesized.


Synthesizing Unit <low_dcm>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/low_dcm.vhd".
Unit <low_dcm> synthesized.


Synthesizing Unit <top>.
    Related source file is "C:/Xilinx/Projects/DLP-FPGA/lab2/heartbeat/top.vhd".
WARNING:Xst:646 - Signal <clock_6m> is assigned but never used.
WARNING:Xst:646 - Signal <no_connect> is assigned but never used.
Unit <top> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 18-bit up counter                                     : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s250e.nph' in environment C:\Xilinx\9.1.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 18-bit up counter                                     : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <top> ...

Optimizing unit <heartbeat> ...

Optimizing unit <low_dcm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 18
 Flip-Flops                                            : 18

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top.ngr
Top Level Output File Name         : top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES

Design Statistics
# IOs                              : 3

Cell Usage :
# BELS                             : 57
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 17
#      MUXCY                       : 17
#      VCC                         : 1
#      XORCY                       : 17
# FlipFlops/Latches                : 18
#      FDC                         : 18
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 3
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 1
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-4 

 Number of Slices:                      10  out of   2448     0%  
 Number of Slice Flip Flops:            18  out of   4896     0%  
 Number of 4 input LUTs:                20  out of   4896     0%  
 Number of IOs:                          3
 Number of bonded IOBs:                  2  out of    108     1%  
 Number of GCLKs:                        2  out of     24     8%  
 Number of DCMs:                         1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Inst_low_dcm/CLKDV_BUF             | BUFG                   | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------------+-------+
Control Signal                     | Buffer(FF name)              | Load  |
-----------------------------------+------------------------------+-------+
reset_locked(reset_locked1_INV_0:O)| NONE(Inst_heartbeat/count_12)| 18    |
-----------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 4.351ns (Maximum Frequency: 229.832MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: 2.675ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Inst_low_dcm/CLKDV_BUF'
  Clock period: 4.351ns (frequency: 229.832MHz)
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Delay:               4.351ns (Levels of Logic = 18)
  Source:            Inst_heartbeat/count_1 (FF)
  Destination:       Inst_heartbeat/count_17 (FF)
  Source Clock:      Inst_low_dcm/CLKDV_BUF rising
  Destination Clock: Inst_low_dcm/CLKDV_BUF rising

  Data Path: Inst_heartbeat/count_1 to Inst_heartbeat/count_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.591   0.595  count_1 (count_1)
     LUT1:I0->O            1   0.704   0.000  Mcount_count_cy<1>_rt (Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  Mcount_count_cy<1> (Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<2> (Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<3> (Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<4> (Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<5> (Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<6> (Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<7> (Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<8> (Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<9> (Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<10> (Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<11> (Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<12> (Mcount_count_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<13> (Mcount_count_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<14> (Mcount_count_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_count_cy<15> (Mcount_count_cy<15>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_count_cy<16> (Mcount_count_cy<16>)
     XORCY:CI->O           1   0.804   0.000  Mcount_count_xor<17> (Result<17>)
     FDC:D                     0.308          count_17
    ----------------------------------------
    Total                      4.351ns (3.756ns logic, 0.595ns route)
                                       (86.3% logic, 13.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Inst_low_dcm/CLKDV_BUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 2)
  Source:            Inst_heartbeat/count_17 (FF)
  Destination:       heartbeat_led (PAD)
  Source Clock:      Inst_low_dcm/CLKDV_BUF rising

  Data Path: Inst_heartbeat/count_17 to heartbeat_led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.447  count_17 (heartbeat_led)
     end scope: 'Inst_heartbeat'
     OBUF:I->O                 3.272          heartbeat_led_OBUF (heartbeat_led)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               2.675ns (Levels of Logic = 2)
  Source:            clk_in (PAD)
  Destination:       Inst_low_dcm/DCM_SP_INST:CLKIN (PAD)

  Data Path: clk_in to Inst_low_dcm/DCM_SP_INST:CLKIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'Inst_low_dcm'
     IBUFG:I->O            0   2.675   0.000  CLKIN_IBUFG_INST (CLKIN_IBUFG_OUT)
    DCM_SP:CLKIN               0.000          DCM_SP_INST
    ----------------------------------------
    Total                      2.675ns (2.675ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
CPU : 12.26 / 14.26 s | Elapsed : 12.00 / 14.00 s
 
--> 

Total memory usage is 157120 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    0 (   0 filtered)

