@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BN362 :"c:\users\worbb\desktop\ima\fpga\sws_ice40\source\impl_1\alu.vhd":129:20:129:21|Removing sequential instance flag_err_reg (in view: work.ALU(alu_behavior)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: MO225 :"c:\users\worbb\desktop\ima\fpga\sws_ice40\source\impl_1\rs232_transmitter.vhd":103:16:103:17|There are no possible illegal states for state machine current_state[0:3] (in view: work.RS232_transmitter(transmitter_behavior)); safe FSM implementation is not required.
@N: MO225 :"c:\users\worbb\desktop\ima\fpga\sws_ice40\source\impl_1\rs232_receiver.vhd":133:16:133:17|There are no possible illegal states for state machine current_state[0:3] (in view: work.RS232_receiver(receiver_behavior)); safe FSM implementation is not required.
@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist iCE_SWS 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\impl_1\SWS_iCE40_impl_1.sap.
