Fitter report for top
Tue Nov 26 16:36:23 2019
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. PLL Usage Summary
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Routing Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter INI Usage
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Successful - Tue Nov 26 16:36:23 2019           ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Standard Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA5F31C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 1,774 / 32,070 ( 6 % )                          ;
; Total registers                 ; 2539                                            ;
; Total pins                      ; 103 / 457 ( 23 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 41,216 / 4,065,280 ( 1 % )                      ;
; Total RAM Blocks                ; 6 / 397 ( 2 % )                                 ;
; Total DSP Blocks                ; 0 / 87 ( 0 % )                                  ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 2 / 6 ( 33 % )                                  ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA5F31C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Router Timing Optimization Level                                           ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                                ; 4.0                                   ; 1.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Fitter Effort                                                              ; Standard Fit                          ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;  12.4%      ;
;     Processor 4            ;  11.4%      ;
+----------------------------+-------------+


+-----------------------------------------------------------+
; I/O Assignment Warnings                                   ;
+--------------------+--------------------------------------+
; Pin Name           ; Reason                               ;
+--------------------+--------------------------------------+
; fpga_led_output[0] ; Missing drive strength and slew rate ;
; fpga_led_output[1] ; Missing drive strength and slew rate ;
; fpga_led_output[2] ; Missing drive strength and slew rate ;
; fpga_led_output[3] ; Missing drive strength and slew rate ;
; memory_mem_a[0]    ; Missing slew rate                    ;
; memory_mem_a[1]    ; Missing slew rate                    ;
; memory_mem_a[2]    ; Missing slew rate                    ;
; memory_mem_a[3]    ; Missing slew rate                    ;
; memory_mem_a[4]    ; Missing slew rate                    ;
; memory_mem_a[5]    ; Missing slew rate                    ;
; memory_mem_a[6]    ; Missing slew rate                    ;
; memory_mem_a[7]    ; Missing slew rate                    ;
; memory_mem_a[8]    ; Missing slew rate                    ;
; memory_mem_a[9]    ; Missing slew rate                    ;
; memory_mem_a[10]   ; Missing slew rate                    ;
; memory_mem_a[11]   ; Missing slew rate                    ;
; memory_mem_a[12]   ; Missing slew rate                    ;
; memory_mem_a[13]   ; Missing slew rate                    ;
; memory_mem_a[14]   ; Missing slew rate                    ;
; memory_mem_ba[0]   ; Missing slew rate                    ;
; memory_mem_ba[1]   ; Missing slew rate                    ;
; memory_mem_ba[2]   ; Missing slew rate                    ;
; memory_mem_cke     ; Missing slew rate                    ;
; memory_mem_cs_n    ; Missing slew rate                    ;
; memory_mem_ras_n   ; Missing slew rate                    ;
; memory_mem_cas_n   ; Missing slew rate                    ;
; memory_mem_we_n    ; Missing slew rate                    ;
; memory_mem_reset_n ; Missing slew rate                    ;
; memory_mem_odt     ; Missing slew rate                    ;
; emac_mdc           ; Missing drive strength and slew rate ;
; emac_tx_ctl        ; Missing drive strength and slew rate ;
; emac_tx_clk        ; Missing drive strength and slew rate ;
; emac_txd[0]        ; Missing drive strength and slew rate ;
; emac_txd[1]        ; Missing drive strength and slew rate ;
; emac_txd[2]        ; Missing drive strength and slew rate ;
; emac_txd[3]        ; Missing drive strength and slew rate ;
; sd_clk             ; Missing drive strength and slew rate ;
; uart_tx            ; Missing drive strength and slew rate ;
; emac_mdio          ; Missing drive strength and slew rate ;
; sd_cmd             ; Missing drive strength and slew rate ;
; sd_d[0]            ; Missing drive strength and slew rate ;
; sd_d[1]            ; Missing drive strength and slew rate ;
; sd_d[2]            ; Missing drive strength and slew rate ;
; sd_d[3]            ; Missing drive strength and slew rate ;
; led                ; Missing drive strength and slew rate ;
; i2c_sda            ; Missing drive strength and slew rate ;
; i2c_scl            ; Missing drive strength and slew rate ;
+--------------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                     ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                         ; Destination Port         ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0                                                                                                                                                                             ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                          ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0                                                                                                                                                                                                                                                                                     ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; memory_mem_dm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; memory_mem_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; memory_mem_dm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                               ; SERIESTERMINATIONCONTROL ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; fpga_clk_50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                 ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[0]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[0]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[1]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[1]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[2]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[2]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[3]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[3]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[4]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[4]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[5]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[5]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[6]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[6]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[7]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[7]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[8]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[8]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[9]                                                                                                                                                                                                                                                  ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[9]                                                                                                                                                                                              ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[10]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[10]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[11]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[11]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[12]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[12]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[13]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[13]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[14]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[14]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[15]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[15]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[16]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[16]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[17]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[17]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[18]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[18]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[19]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[19]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[20]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[20]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[21]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[21]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[22]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[22]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[23]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[23]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[24]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[24]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[25]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[25]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[26]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[26]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[27]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[27]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[28]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[28]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[29]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[29]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[30]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[30]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|readdata[31]                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|q_a[31]                                                                                                                                                                                             ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[0]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[0]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[1]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[1]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[2]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[2]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[3]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[3]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[4]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[4]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[5]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[5]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[6]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[6]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[7]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[7]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[8]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[8]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[9]                                                                                                                                                                                                        ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[9]                                                                                                                                                    ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[10]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[10]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[11]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[11]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[12]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[12]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[13]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[13]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[14]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[14]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[15]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[15]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[16]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[16]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[17]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[17]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[18]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[18]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[19]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[19]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[20]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[20]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[21]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[21]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[22]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[22]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[23]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[23]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[24]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[24]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[25]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[25]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[26]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[26]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[27]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[27]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[28]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[28]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[29]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[29]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[30]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[30]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[31]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[31]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[32]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[32]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[33]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[33]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[34]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[34]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[35]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[35]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[36]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[36]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[37]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[37]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[38]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[38]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[39]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[39]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[40]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[40]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[41]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[41]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[42]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[42]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[43]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[43]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[44]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[44]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[45]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[45]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[46]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[46]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[47]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[47]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[48]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[48]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[49]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[49]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[50]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[50]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[51]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[51]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[52]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[52]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[53]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[53]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[54]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[54]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[55]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[55]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[56]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[56]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[57]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[57]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[58]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[58]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[59]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[59]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[60]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[60]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[61]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[61]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[62]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[62]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|readdata[63]                                                                                                                                                                                                       ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|q_a[63]                                                                                                                                                   ; PORTADATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a0                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a1                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a2                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a3                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a4                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a5                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a6                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a7                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a8                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                              ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a9                                                                                                                                                                            ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a10                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a11                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a12                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a13                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a14                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a15                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a16                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a17                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a18                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a19                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a20                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a21                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a22                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a23                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a24                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a25                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a26                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a27                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a28                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a29                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a30                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                             ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ram_block1a31                                                                                                                                                                           ; PORTBDATAOUT             ;                       ;
; async_counter_30:AC30|count_b[14]                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; async_counter_30:AC30|count_b[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|any_c_cnt_changed~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|bwctrl_changed~DUPLICATE                                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[0]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[2]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[3]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[8]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[9]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[10]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[11]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_changed[13]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[1]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[2]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[4]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[8]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[13]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[14]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[17]~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|cp_current_changed~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|current_state.WAIT_ON_LOCK~DUPLICATE                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.FIVE~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.SEVEN~DUPLICATE                                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state.TWO~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[1]~DUPLICATE                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dps_changed~DUPLICATE                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED~DUPLICATE                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_DONE~DUPLICATE                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[3]~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[6]~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|count[0]~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|dprio_init_done~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|n_cnt_changed~DUPLICATE                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|usr_mode_init_wait~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_mode                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_mode~DUPLICATE                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][3]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[1]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[2]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[5]~DUPLICATE                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_hi[3]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[6]~DUPLICATE                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]~DUPLICATE                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[10]~DUPLICATE                                                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                                   ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[2]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|read_latency_shift_reg[2]~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[0]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[0]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[3]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[4]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[8]                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[8]~DUPLICATE                                                                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[11]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[11]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[12]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[12]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[14]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[14]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[19]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[19]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[20]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[20]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[24]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[24]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[27]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[27]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[28]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[28]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[29]                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter[29]~DUPLICATE                                                                                                                                                                                                                                                                          ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[2]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[2]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[9]                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_address[9]~DUPLICATE                                                                                                                                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[3]                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_writedata[3]~DUPLICATE                                                                                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[0]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][65]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][65]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][66]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][66]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem[0][67]~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[0]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[0]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[0]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[2]                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[2]~DUPLICATE                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle~DUPLICATE                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped~DUPLICATE                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[0]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[1]                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator|wait_latency_counter[1]~DUPLICATE                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator|read_latency_shift_reg[0]                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[1]                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[1]~DUPLICATE                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_valid~DUPLICATE                                                                                                                                                                                                                ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[0]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|wr_ptr[1]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]~DUPLICATE                                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[1]                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][59]~DUPLICATE                                                                                                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem_used[1]~DUPLICATE                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|mem_used[0]                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|mem_used[0]~DUPLICATE                                                                                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[0]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[1]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[2]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[3]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[4]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5]~DUPLICATE                                                                                                                                                               ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]~DUPLICATE                                                                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable~DUPLICATE                                                                                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]~DUPLICATE                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]~DUPLICATE                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]~DUPLICATE                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS~DUPLICATE                                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE~DUPLICATE                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]~DUPLICATE                                                                                                              ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                    ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]~DUPLICATE                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                            ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~DUPLICATE                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE                                                                                                                                 ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST~DUPLICATE                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]~DUPLICATE                                                                                                                                                           ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy~DUPLICATE                                                                                                                                                        ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]~DUPLICATE                                                                                                                                                                  ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]~DUPLICATE                                                                                                                                                                                                             ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|has_pending_responses~DUPLICATE                                                                                                                                                                                                         ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~DUPLICATE                                                                                                                                                                                                     ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]~DUPLICATE                                                                                                                                                                                      ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]~DUPLICATE                                                                                                                                                                                                                       ;                          ;                       ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~DUPLICATE                                                                                                                                                                                          ;                          ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                                                                                                                           ; Ignored Value                    ; Ignored Source                                                             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+
; Location                                                  ;                                             ;              ; memory_mem_dm[4]                                                                                                                                                                                                     ; PIN_W27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[32]                                                                                                                                                                                                    ; PIN_W26                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[33]                                                                                                                                                                                                    ; PIN_R24                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[34]                                                                                                                                                                                                    ; PIN_U27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[35]                                                                                                                                                                                                    ; PIN_V28                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[36]                                                                                                                                                                                                    ; PIN_T25                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[37]                                                                                                                                                                                                    ; PIN_U25                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[38]                                                                                                                                                                                                    ; PIN_V27                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dq[39]                                                                                                                                                                                                    ; PIN_Y29                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dqs[4]                                                                                                                                                                                                    ; PIN_T24                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                  ; PIN_T23                          ; QSF Assignment                                                             ;
; Location                                                  ;                                             ;              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1] ; PLLOUTPUTCOUNTER_X0_Y8_N1        ; QSF Assignment                                                             ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                                                                                                                            ; on                               ; Compiler or HDL Assignment                                                 ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDC[0]                                                                                                                                                                               ; PIN_P20B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_MDIO[0]                                                                                                                                                                              ; PIN_P20A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD0[0]                                                                                                                                                                              ; PIN_P20B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD1[0]                                                                                                                                                                              ; PIN_P21B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD2[0]                                                                                                                                                                              ; PIN_P22A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RXD3[0]                                                                                                                                                                              ; PIN_P22B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CLK[0]                                                                                                                                                                            ; PIN_P21A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_RX_CTL[0]                                                                                                                                                                            ; PIN_P21A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD0[0]                                                                                                                                                                              ; PIN_P19B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD1[0]                                                                                                                                                                              ; PIN_P19A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD2[0]                                                                                                                                                                              ; PIN_P19B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TXD3[0]                                                                                                                                                                              ; PIN_P20A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CLK[0]                                                                                                                                                                            ; PIN_P19A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_emac1_inst_TX_CTL[0]                                                                                                                                                                            ; PIN_P21B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_gpio_inst_GPIO53[0]                                                                                                                                                                             ; PIN_P15B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SCL[0]                                                                                                                                                                                ; PIN_P15A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_i2c1_inst_SDA[0]                                                                                                                                                                                ; PIN_P14B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CLK[0]                                                                                                                                                                                ; PIN_P27B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_CMD[0]                                                                                                                                                                                ; PIN_P25A0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D0[0]                                                                                                                                                                                 ; PIN_P25A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D1[0]                                                                                                                                                                                 ; PIN_P25B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D2[0]                                                                                                                                                                                 ; PIN_P27A1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_sdio_inst_D3[0]                                                                                                                                                                                 ; PIN_P27B1T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_RX[0]                                                                                                                                                                                ; PIN_P14B0T                       ; system/synthesis/system.qip                                                ;
; HPS_LOCATION                                              ; system_acl_iface_hps                        ;              ; hps_io|border|hps_io_uart0_inst_TX[0]                                                                                                                                                                                ; PIN_P14A1T                       ; system/synthesis/system.qip                                                ;
; Enable Beneficial Skew Optimization for non global clocks ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst                                                                                                                                                                          ; ON                               ; QSF Assignment                                                             ;
; Unforce Merging of PLL Output Counter                     ; top                                         ;              ; *system_acl_iface_acl_kernel_clk_kernel_pll*|altera_pll:altera_pll_i*|*                                                                                                                                              ; ON                               ; system/synthesis/submodules/system_acl_iface_acl_kernel_clk_kernel_pll.qip ;
; PLL Compensation Mode                                     ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                                                                                                                                               ; DIRECT                           ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer                                                                                                                   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer                                                                                                                   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer                                                                                                                   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer                                                                                                                   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[4].read_capture_clk_buffer                                                                                                                   ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]                                                                                                                      ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]                                                                                                                      ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]                                                                                                                      ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]                                                                                                                      ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[4]                                                                                                                      ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]                                                                                                                     ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]                                                                                                                     ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]                                                                                                                     ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]                                                                                                                     ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[4]                                                                                                                     ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n                                                                                                                                 ; OFF                              ; QSF Assignment                                                             ;
; Global Signal                                             ; top                                         ;              ; the_system|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                                                                                                                                            ; OFF                              ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                    ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Input Termination                                         ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                  ; PARALLEL 50 OHM WITH CALIBRATION ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dm[4]                                                                                                                                                                                                     ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                    ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; Output Termination                                        ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                  ; SERIES 50 OHM WITH CALIBRATION   ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dm[4]                                                                                                                                                                                                     ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[32]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[33]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[34]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[35]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[36]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[37]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[38]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dq[39]                                                                                                                                                                                                    ; SSTL-15 CLASS I                  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs[4]                                                                                                                                                                                                    ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment                                                             ;
; I/O Standard                                              ; top                                         ;              ; memory_mem_dqs_n[4]                                                                                                                                                                                                  ; DIFFERENTIAL 1.5-V SSTL CLASS I  ; QSF Assignment                                                             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 6163 ) ; 0.00 % ( 0 / 6163 )        ; 0.00 % ( 0 / 6163 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 6163 ) ; 0.00 % ( 0 / 6163 )        ; 0.00 % ( 0 / 6163 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                            ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                           ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                       ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                    ;
; system_acl_iface_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border ;
; hard_block:auto_generated_inst            ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                     ;
+-------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                                ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                            ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                       ; 0.00 % ( 0 / 5362 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; system_acl_iface_hps_hps_io_border:border ; 0.00 % ( 0 / 776 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst            ; 0.00 % ( 0 / 25 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+-------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1,774 / 32,070        ; 6 %   ;
; ALMs needed [=A-B+C]                                        ; 1,774                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2,034 / 32,070        ; 6 %   ;
;         [a] ALMs used for LUT logic and registers           ; 783                   ;       ;
;         [b] ALMs used for LUT logic                         ; 954                   ;       ;
;         [c] ALMs used for registers                         ; 297                   ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 273 / 32,070          ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 32,070           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ;       ;
;         [c] Due to LAB input limits                         ; 9                     ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 261 / 3,207           ; 8 %   ;
;     -- Logic LABs                                           ; 261                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 2,883                 ;       ;
;     -- 7 input functions                                    ; 53                    ;       ;
;     -- 6 input functions                                    ; 470                   ;       ;
;     -- 5 input functions                                    ; 661                   ;       ;
;     -- 4 input functions                                    ; 614                   ;       ;
;     -- <=3 input functions                                  ; 1,085                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 312                   ;       ;
; Dedicated logic registers                                   ; 2,313                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 2,160 / 64,140        ; 3 %   ;
;         -- Secondary logic registers                        ; 153 / 64,140          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 2,168                 ;       ;
;         -- Routing optimization registers                   ; 145                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 103 / 457             ; 23 %  ;
;     -- Clock pins                                           ; 1 / 8                 ; 13 %  ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 1 / 4 ( 25 % )        ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 5                     ;       ;
; M10K blocks                                                 ; 6 / 397               ; 2 %   ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 41,216 / 4,065,280    ; 1 %   ;
; Total block memory implementation bits                      ; 61,440 / 4,065,280    ; 2 %   ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 0 / 87                ; 0 %   ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 2 / 6                 ; 33 %  ;
; Global clocks                                               ; 4 / 16                ; 25 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 0 / 1                 ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 1.6% / 1.6% / 1.5%    ;       ;
; Peak interconnect usage (total/H/V)                         ; 18.7% / 20.1% / 14.3% ;       ;
; Maximum fan-out                                             ; 1893                  ;       ;
; Highest non-global fan-out                                  ; 625                   ;       ;
; Total fan-out                                               ; 22677                 ;       ;
; Average fan-out                                             ; 3.54                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                      ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                   ; system_acl_iface_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 1882 / 32070 ( 6 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 1882                  ; 0                                         ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 2034 / 32070 ( 6 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 783                   ; 0                                         ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 954                   ; 0                                         ; 0                              ;
;         [c] ALMs used for registers                         ; 297                   ; 0                                         ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ; 0                                         ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 165 / 32070 ( < 1 % ) ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 13 / 32070 ( < 1 % )  ; 0 / 32070 ( 0 % )                         ; 0 / 32070 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                     ; 0                                         ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 4                     ; 0                                         ; 0                              ;
;         [c] Due to LAB input limits                         ; 9                     ; 0                                         ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Difficulty packing design                                   ; Low                   ; Low                                       ; Low                            ;
;                                                             ;                       ;                                           ;                                ;
; Total LABs:  partially or completely used                   ; 261 / 3207 ( 8 % )    ; 0 / 3207 ( 0 % )                          ; 0 / 3207 ( 0 % )               ;
;     -- Logic LABs                                           ; 261                   ; 0                                         ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Combinational ALUT usage for logic                          ; 2883                  ; 0                                         ; 0                              ;
;     -- 7 input functions                                    ; 53                    ; 0                                         ; 0                              ;
;     -- 6 input functions                                    ; 470                   ; 0                                         ; 0                              ;
;     -- 5 input functions                                    ; 661                   ; 0                                         ; 0                              ;
;     -- 4 input functions                                    ; 614                   ; 0                                         ; 0                              ;
;     -- <=3 input functions                                  ; 1085                  ; 0                                         ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 312                   ; 0                                         ; 0                              ;
; Memory ALUT usage                                           ; 0                     ; 0                                         ; 0                              ;
;     -- 64-address deep                                      ; 0                     ; 0                                         ; 0                              ;
;     -- 32-address deep                                      ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Dedicated logic registers                                   ; 0                     ; 0                                         ; 0                              ;
;     -- By type:                                             ;                       ;                                           ;                                ;
;         -- Primary logic registers                          ; 2160 / 64140 ( 3 % )  ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;         -- Secondary logic registers                        ; 153 / 64140 ( < 1 % ) ; 0 / 64140 ( 0 % )                         ; 0 / 64140 ( 0 % )              ;
;     -- By function:                                         ;                       ;                                           ;                                ;
;         -- Design implementation registers                  ; 2168                  ; 0                                         ; 0                              ;
;         -- Routing optimization registers                   ; 145                   ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
;                                                             ;                       ;                                           ;                                ;
; Virtual pins                                                ; 0                     ; 0                                         ; 0                              ;
; I/O pins                                                    ; 46                    ; 55                                        ; 2                              ;
; I/O registers                                               ; 50                    ; 176                                       ; 0                              ;
; Total block memory bits                                     ; 41216                 ; 0                                         ; 0                              ;
; Total block memory implementation bits                      ; 61440                 ; 0                                         ; 0                              ;
; M10K block                                                  ; 6 / 397 ( 1 % )       ; 0 / 397 ( 0 % )                           ; 0 / 397 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 0 / 116 ( 0 % )       ; 0 / 116 ( 0 % )                           ; 4 / 116 ( 3 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )      ; 186 / 1325 ( 14 % )                       ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )       ; 66 / 400 ( 16 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )       ; 40 / 425 ( 9 % )                          ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )         ; 2 / 8 ( 25 % )                            ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )      ; 124 / 1300 ( 9 % )                        ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )       ; 40 / 400 ( 10 % )                         ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )       ; 5 / 400 ( 1 % )                           ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )        ; 6 / 36 ( 16 % )                           ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )       ; 26 / 175 ( 14 % )                         ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS EMAC peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS GPIO peripheral                                         ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS I2C peripheral                                          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                            ; 0 / 4 ( 0 % )                  ;
; HPS SDMMC peripheral                                        ; 0 / 1 ( 0 % )         ; 1 / 1 ( 100 % )                           ; 0 / 1 ( 0 % )                  ;
; HPS UART peripheral                                         ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA lightweight interface                           ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS interrupts interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                             ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )       ; 32 / 400 ( 8 % )                          ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )         ; 1 / 2 ( 50 % )                            ; 0 / 2 ( 0 % )                  ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )        ; 0 / 54 ( 0 % )                            ; 2 / 54 ( 3 % )                 ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )         ; 0 / 6 ( 0 % )                             ; 2 / 6 ( 33 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )        ; 4 / 25 ( 16 % )                           ; 0 / 25 ( 0 % )                 ;
;                                                             ;                       ;                                           ;                                ;
; Connections                                                 ;                       ;                                           ;                                ;
;     -- Input Connections                                    ; 2860                  ; 57                                        ; 100                            ;
;     -- Registered Input Connections                         ; 2331                  ; 0                                         ; 0                              ;
;     -- Output Connections                                   ; 108                   ; 83                                        ; 2826                           ;
;     -- Registered Output Connections                        ; 1                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Internal Connections                                        ;                       ;                                           ;                                ;
;     -- Total Connections                                    ; 21000                 ; 5120                                      ; 3004                           ;
;     -- Registered Connections                               ; 10260                 ; 100                                       ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; External Connections                                        ;                       ;                                           ;                                ;
;     -- Top                                                  ; 0                     ; 42                                        ; 2926                           ;
;     -- system_acl_iface_hps_hps_io_border:border            ; 42                    ; 98                                        ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 2926                  ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Partition Interface                                         ;                       ;                                           ;                                ;
;     -- Input Ports                                          ; 10                    ; 8                                         ; 102                            ;
;     -- Output Ports                                         ; 44                    ; 40                                        ; 140                            ;
;     -- Bidir Ports                                          ; 49                    ; 49                                        ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Registered Ports                                            ;                       ;                                           ;                                ;
;     -- Registered Input Ports                               ; 0                     ; 0                                         ; 0                              ;
;     -- Registered Output Ports                              ; 0                     ; 0                                         ; 0                              ;
;                                                             ;                       ;                                           ;                                ;
; Port Connectivity                                           ;                       ;                                           ;                                ;
;     -- Input Ports driven by GND                            ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Source                           ; 0                     ; 0                                         ; 0                              ;
;     -- Output Ports with no Source                          ; 0                     ; 0                                         ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                     ; 0                                         ; 1                              ;
;     -- Output Ports with no Fanout                          ; 0                     ; 0                                         ; 0                              ;
+-------------------------------------------------------------+-----------------------+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; emac_rx_clk      ; G20   ; 7B       ; 68           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rx_ctl      ; K17   ; 7B       ; 68           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[0]      ; A21   ; 7B       ; 69           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[1]      ; B20   ; 7B       ; 68           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[2]      ; B18   ; 7B       ; 66           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; emac_rxd[3]      ; D21   ; 7B       ; 66           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_clk_50      ; AA16  ; 4A       ; 56           ; 0            ; 0            ; 1895                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; fpga_reset_n     ; AA14  ; 3B       ; 36           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; memory_oct_rzqin ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; uart_rx          ; B25   ; 7A       ; 79           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name               ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; emac_mdc           ; B21   ; 7B       ; 69           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_clk        ; H19   ; 7B       ; 71           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_tx_ctl        ; A20   ; 7B       ; 68           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[0]        ; F20   ; 7B       ; 71           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[1]        ; J19   ; 7B       ; 71           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[2]        ; F21   ; 7B       ; 71           ; 81           ; 10           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; emac_txd[3]        ; F19   ; 7B       ; 69           ; 81           ; 1            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[1] ; W16   ; 4A       ; 52           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[2] ; V17   ; 4A       ; 60           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; fpga_led_output[3] ; V18   ; 4A       ; 80           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[13]   ; C29   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[14]   ; H25   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck      ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ck_n    ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[0]   ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[1]   ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[2]   ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_dm[3]   ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; memory_mem_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; sd_clk             ; A16   ; 7C       ; 55           ; 81           ; 7            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_tx            ; C25   ; 7A       ; 79           ; 81           ; 4            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                         ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; emac_mdio           ; E21   ; 7B       ; 69           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; i2c_scl             ; H23   ; 7A       ; 78           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                        ;
; i2c_sda             ; A25   ; 7A       ; 79           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[12]                                                                                                                                                                                                                                        ;
; led                 ; A24   ; 7A       ; 78           ; 81           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; memory_mem_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; memory_mem_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; memory_mem_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; memory_mem_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; memory_mem_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; memory_mem_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; memory_mem_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; memory_mem_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; memory_mem_dqs[0]   ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[1]   ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[2]   ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs[3]   ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; memory_mem_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; memory_mem_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; sd_cmd              ; F18   ; 7C       ; 58           ; 81           ; 1            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; sd_d[0]             ; G18   ; 7C       ; 58           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; sd_d[1]             ; C17   ; 7C       ; 58           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; sd_d[2]             ; D17   ; 7C       ; 55           ; 81           ; 4            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; sd_d[3]             ; B16   ; 7C       ; 55           ; 81           ; 10           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
+---------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 3B       ; 1 / 48 ( 2 % )   ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 5 / 80 ( 6 % )   ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 0 / 32 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 5B       ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 5 / 19 ( 26 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 14 / 22 ( 64 % ) ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 6 / 12 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 0 / 80 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C             ; sd_clk                          ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B             ; emac_tx_ctl                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A21      ; 411        ; 7B             ; emac_rxd[0]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A             ; led                             ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A25      ; 389        ; 7A             ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; A26      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA13     ; 90         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B             ; fpga_reset_n                    ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ; 146        ; 4A             ; fpga_clk_50                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA17     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 176        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA25     ; 224        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA26     ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A             ; #TDO                            ; output ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB10     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB13     ; 88         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB16     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB23     ; 227        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 226        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A             ; #TCK                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 199        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD28     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE17     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 231        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE29     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 173        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF25     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF29     ; 237        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF30     ; 239        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG3      ; 63         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 73         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ; 68         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG13     ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG18     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG23     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 203        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG29     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 61         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH11     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 148        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH21     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ2      ; 77         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ7      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ10     ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ12     ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ15     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ21     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ22     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ25     ; 180        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ28     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK12     ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK13     ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK14     ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK15     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK19     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK20     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK22     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK23     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK24     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK27     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK28     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C             ; sd_d[3]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B17      ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B             ; emac_rxd[2]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B             ; emac_rxd[1]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B21      ; 413        ; 7B             ; emac_mdc                        ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B22      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A             ; uart_rx                         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; B26      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A             ; memory_mem_a[12]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C             ; sd_d[1]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C18      ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A             ; uart_tx                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; C26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A             ; memory_mem_we_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C29      ; 367        ; 6A             ; memory_mem_a[13]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C30      ; 363        ; 6A             ; memory_mem_a[11]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ; 529        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C             ; sd_d[2]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D18      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B             ; emac_rxd[3]                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D22      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A             ; memory_oct_rzqin                ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D28      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A             ; memory_mem_a[10]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D30      ; 359        ; 6A             ; memory_mem_ras_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ; 527        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B             ; emac_mdio                       ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E22      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A             ; memory_mem_cas_n                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E28      ; 351        ; 6A             ; memory_mem_a[7]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E29      ; 353        ; 6A             ; memory_mem_ba[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F12      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C             ; sd_cmd                          ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F19      ; 410        ; 7B             ; emac_txd[3]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F20      ; 407        ; 7B             ; emac_txd[0]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F21      ; 409        ; 7B             ; emac_txd[2]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; F22      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A             ; memory_mem_a[0]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A             ; memory_mem_a[2]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F29      ; 349        ; 6A             ; memory_mem_a[6]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F30      ; 347        ; 6A             ; memory_mem_a[3]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C             ; sd_d[0]                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G19      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B             ; emac_rx_clk                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; G21      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A             ; memory_mem_a[9]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G27      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A             ; memory_mem_dq[3]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G29      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A             ; memory_mem_a[1]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B             ; emac_tx_clk                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H20      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A             ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; H24      ; 364        ; 6A             ; memory_mem_cs_n                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H25      ; 368        ; 6A             ; memory_mem_a[14]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A             ; memory_mem_a[8]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H28      ; 333        ; 6A             ; memory_mem_odt                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H29      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A             ; memory_mem_dq[2]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B             ; emac_txd[1]                     ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; J20      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A             ; memory_mem_ba[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 352        ; 6A             ; memory_mem_ba[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 344        ; 6A             ; memory_mem_a[4]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A             ; memory_mem_a[5]                 ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A             ; memory_mem_dq[7]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J30      ; 329        ; 6A             ; memory_mem_dq[6]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B             ; emac_rx_ctl                     ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; K18      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A             ; memory_mem_dq[1]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K23      ; 338        ; 6A             ; memory_mem_dq[0]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A             ; memory_mem_dq[8]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 319        ; 6A             ; memory_mem_dq[11]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K28      ; 325        ; 6A             ; memory_mem_dm[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K29      ; 321        ; 6A             ; memory_mem_dq[10]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K30      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A             ; memory_mem_ck_n                 ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ; 328        ; 6A             ; memory_mem_dq[5]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L25      ; 330        ; 6A             ; memory_mem_dq[4]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ; 320        ; 6A             ; memory_mem_dq[9]                ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A             ; memory_mem_dq[14]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L29      ; 315        ; 6A             ; memory_mem_cke                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L30      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A             ; memory_mem_dqs_n[0]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A             ; memory_mem_ck                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A             ; memory_mem_dq[12]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 312        ; 6A             ; memory_mem_dq[13]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 309        ; 6A             ; memory_mem_dm[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A             ; memory_mem_dq[15]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A             ; memory_mem_dqs[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A             ; memory_mem_dqs_n[1]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 316        ; 6A             ; memory_mem_dqs[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B             ; memory_mem_dq[22]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 303        ; 6B             ; memory_mem_dq[19]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N29      ; 305        ; 6B             ; memory_mem_dq[18]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N30      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B             ; memory_mem_dq[24]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P25      ; 288        ; 6B             ; memory_mem_dq[25]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P26      ; 298        ; 6B             ; memory_mem_dq[20]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P27      ; 296        ; 6B             ; memory_mem_dq[21]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P28      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B             ; memory_mem_reset_n              ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B             ; memory_mem_dqs_n[2]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 300        ; 6B             ; memory_mem_dqs[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B             ; memory_mem_dqs_n[3]             ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R22      ; 284        ; 6B             ; memory_mem_dqs[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R23      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B             ; memory_mem_dq[29]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 282        ; 6B             ; memory_mem_dq[28]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 293        ; 6B             ; memory_mem_dm[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R29      ; 295        ; 6B             ; memory_mem_dq[23]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B             ; memory_mem_dq[17]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B             ; memory_mem_dq[27]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T29      ; 289        ; 6B             ; memory_mem_dq[26]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T30      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A             ; #TDI                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B             ; memory_mem_dq[16]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U27      ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A             ; #TMS                            ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A             ; fpga_led_output[0]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A             ; fpga_led_output[2]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A             ; fpga_led_output[3]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V24      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B             ; memory_mem_dq[30]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A             ; fpga_led_output[1]              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 221        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ; 244        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B             ; memory_mem_dq[31]               ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W30      ; 277        ; 6B             ; memory_mem_dm[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y18      ; 178        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y22      ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y24      ; 234        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                  ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage Summary                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0|fpll ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Fractional PLL             ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X0_Y1_N0     ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; none                       ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 559.999999 MHz             ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Direct                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 71.428571 MHz              ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; 3355443 / 16777216         ;
;     -- M Counter                                                                                                                                                                                                                                ; 11                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 1                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X0_Y7_N0   ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_2                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; clk_2                      ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|counter[0].output_counter ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 139.999999 MHz             ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X0_Y7_N1  ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; Off                        ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 4                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                    ;                            ;
;     -- PLL Type                                                                                                                                                                                                                                 ; Integer PLL                ;
;     -- PLL Location                                                                                                                                                                                                                             ; FRACTIONALPLL_X89_Y1_N0    ;
;     -- PLL Feedback clock type                                                                                                                                                                                                                  ; Global Clock               ;
;     -- PLL Bandwidth                                                                                                                                                                                                                            ; Auto                       ;
;         -- PLL Bandwidth Range                                                                                                                                                                                                                  ; 2100000 to 1400000 Hz      ;
;     -- Reference Clock Frequency                                                                                                                                                                                                                ; 50.0 MHz                   ;
;     -- Reference Clock Sourced by                                                                                                                                                                                                               ; Dedicated Pin              ;
;     -- PLL VCO Frequency                                                                                                                                                                                                                        ; 300.0 MHz                  ;
;     -- PLL Operation Mode                                                                                                                                                                                                                       ; Normal                     ;
;     -- PLL Freq Min Lock                                                                                                                                                                                                                        ; 50.000000 MHz              ;
;     -- PLL Freq Max Lock                                                                                                                                                                                                                        ; 133.333333 MHz             ;
;     -- PLL Enable                                                                                                                                                                                                                               ; On                         ;
;     -- PLL Fractional Division                                                                                                                                                                                                                  ; N/A                        ;
;     -- M Counter                                                                                                                                                                                                                                ; 12                         ;
;     -- N Counter                                                                                                                                                                                                                                ; 2                          ;
;     -- PLL Refclk Select                                                                                                                                                                                                                        ;                            ;
;             -- PLL Refclk Select Location                                                                                                                                                                                                       ; PLLREFCLKSELECT_X89_Y7_N0  ;
;             -- PLL Reference Clock Input 0 source                                                                                                                                                                                               ; clk_0                      ;
;             -- PLL Reference Clock Input 1 source                                                                                                                                                                                               ; ref_clk1                   ;
;             -- ADJPLLIN source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CORECLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- IQTXRXCLKIN source                                                                                                                                                                                                               ; N/A                        ;
;             -- PLLIQCLKIN source                                                                                                                                                                                                                ; N/A                        ;
;             -- RXIQCLKIN source                                                                                                                                                                                                                 ; N/A                        ;
;             -- CLKIN(0) source                                                                                                                                                                                                                  ; fpga_clk_50~input          ;
;             -- CLKIN(1) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(2) source                                                                                                                                                                                                                  ; N/A                        ;
;             -- CLKIN(3) source                                                                                                                                                                                                                  ; N/A                        ;
;     -- PLL Output Counter                                                                                                                                                                                                                       ;                            ;
;         -- system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER                                                                                                     ;                            ;
;             -- Output Clock Frequency                                                                                                                                                                                                           ; 100.0 MHz                  ;
;             -- Output Clock Location                                                                                                                                                                                                            ; PLLOUTPUTCOUNTER_X89_Y3_N1 ;
;             -- C Counter Odd Divider Even Duty Enable                                                                                                                                                                                           ; On                         ;
;             -- Duty Cycle                                                                                                                                                                                                                       ; 50.0000                    ;
;             -- Phase Shift                                                                                                                                                                                                                      ; 0.000000 degrees           ;
;             -- C Counter                                                                                                                                                                                                                        ; 3                          ;
;             -- C Counter PH Mux PRST                                                                                                                                                                                                            ; 0                          ;
;             -- C Counter PRST                                                                                                                                                                                                                   ; 1                          ;
;                                                                                                                                                                                                                                                 ;                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                       ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top                                                                                             ; 1773.5 (0.0)         ; 2034.0 (0.0)                     ; 273.5 (0.0)                                       ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 2883 (0)            ; 2313 (0)                  ; 226 (226)     ; 41216             ; 6     ; 0          ; 103  ; 0            ; |top                                                                                                                                                                                                                                                                                                                                                                                             ; work         ;
;    |async_counter_30:AC30|                                                                       ; 15.0 (15.0)          ; 16.0 (16.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|async_counter_30:AC30                                                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |system:the_system|                                                                           ; 1758.5 (0.0)         ; 2018.0 (0.0)                     ; 272.5 (0.0)                                       ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 2853 (0)            ; 2282 (0)                  ; 0 (0)         ; 41216             ; 6     ; 0          ; 0    ; 0            ; |top|system:the_system                                                                                                                                                                                                                                                                                                                                                                           ; system       ;
;       |system_acl_iface:acl_iface|                                                               ; 1758.5 (0.0)         ; 2018.0 (0.0)                     ; 272.5 (0.0)                                       ; 13.0 (0.0)                       ; 0.0 (0.0)            ; 2853 (0)            ; 2282 (0)                  ; 0 (0)         ; 41216             ; 6     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface                                                                                                                                                                                                                                                                                                                                                ; system       ;
;          |altera_reset_controller:rst_controller|                                                ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                         ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                              ; system       ;
;          |altera_reset_controller:rst_controller_002|                                            ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                         ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; system       ;
;          |system_acl_iface_acl_kernel_clk:acl_kernel_clk|                                        ; 963.1 (0.0)          ; 1074.2 (0.0)                     ; 122.7 (0.0)                                       ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 1543 (0)            ; 1007 (0)                  ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk                                                                                                                                                                                                                                                                                                 ; system       ;
;             |altera_pll_reconfig_top:pll_reconfig_0|                                             ; 801.3 (0.0)          ; 877.1 (0.0)                      ; 87.3 (0.0)                                        ; 11.5 (0.0)                       ; 0.0 (0.0)            ; 1287 (0)            ; 695 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0                                                                                                                                                                                                                                                          ; system       ;
;                |altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|           ; 801.3 (695.8)        ; 877.1 (767.8)                    ; 87.3 (83.4)                                       ; 11.5 (11.4)                      ; 0.0 (0.0)            ; 1287 (1082)         ; 695 (624)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0                                                                                                                                                                                    ; system       ;
;                   |dprio_mux:dprio_mux_inst|                                                     ; 51.3 (51.3)          ; 54.0 (54.0)                      ; 2.8 (2.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 101 (101)           ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_mux:dprio_mux_inst                                                                                                                                                           ; system       ;
;                   |dyn_phase_shift:dyn_phase_shift_inst|                                         ; 36.3 (32.3)          ; 37.1 (33.1)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 71 (66)             ; 43 (43)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst                                                                                                                                               ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_0|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_0                                                                                                            ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_1|                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_1                                                                                                            ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_2|                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_2                                                                                                            ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_3|                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_3                                                                                                            ; system       ;
;                      |generic_lcell_comb:lcell_cnt_sel_4|                                        ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|generic_lcell_comb:lcell_cnt_sel_4                                                                                                            ; system       ;
;                   |fpll_dprio_init:fpll_dprio_init_inst|                                         ; 5.8 (5.8)            ; 6.7 (6.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst                                                                                                                                               ; system       ;
;                   |generic_lcell_comb:lcell_dprio_read|                                          ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_dprio_read                                                                                                                                                ; system       ;
;                   |generic_lcell_comb:lcell_fpll_0_1|                                            ; 1.1 (1.1)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|generic_lcell_comb:lcell_fpll_0_1                                                                                                                                                  ; system       ;
;                   |self_reset:self_reset_inst|                                                   ; 10.0 (10.0)          ; 10.0 (10.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst                                                                                                                                                         ; system       ;
;             |altera_reset_controller:rst_controller|                                             ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                          ; system       ;
;             |altera_reset_controller:rst_controller_001|                                         ; 3.0 (2.5)            ; 8.5 (5.5)                        ; 5.5 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 17 (11)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                  ; 0.5 (0.5)            ; 1.5 (1.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                       ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; system       ;
;             |altera_reset_controller:rst_controller_002|                                         ; 0.7 (0.0)            ; 1.5 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                      ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                           ; system       ;
;             |pll_lock_avs:pll_lock_avs_0|                                                        ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|pll_lock_avs:pll_lock_avs_0                                                                                                                                                                                                                                                                     ; system       ;
;             |sw_reset:pll_sw_reset|                                                              ; 6.8 (6.8)            ; 7.0 (7.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset                                                                                                                                                                                                                                                                           ; system       ;
;             |system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|                              ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll                                                                                                                                                                                                                                           ; system       ;
;                |altera_pll:altera_pll_i|                                                         ; 3.5 (0.0)            ; 3.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 6 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                   ; work         ;
;                   |altera_cyclonev_pll:cyclonev_pll|                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                                                                                                                                                                  ; work         ;
;                      |altera_cyclonev_pll_base:fpll_0|                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0                                                                                                                                                  ; work         ;
;                   |dps_extra_kick:dps_extra_inst|                                                ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst                                                                                                                                                                                     ; work         ;
;             |system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|                ; 129.4 (0.0)          ; 158.8 (0.0)                      ; 29.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 193 (0)             ; 227 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                             ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|                                ; 18.3 (18.3)          ; 32.3 (32.3)                      ; 13.9 (13.9)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo                                                                                                                                                                            ; system       ;
;                |altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|                                  ; 4.4 (4.4)            ; 4.4 (4.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo                                                                                                                                                                              ; system       ;
;                |altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo|                           ; 2.9 (2.9)            ; 2.9 (2.9)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_lock_avs_0_s_agent_rsp_fifo                                                                                                                                                                       ; system       ;
;                |altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|           ; 5.7 (5.7)            ; 6.5 (6.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo                                                                                                                                                       ; system       ;
;                |altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|                                 ; 3.8 (3.8)            ; 4.7 (4.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo                                                                                                                                                                             ; system       ;
;                |altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo|                             ; 3.7 (3.7)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_sw_reset_s_agent_rsp_fifo                                                                                                                                                                         ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                             ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                                         ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                ; 5.9 (0.0)            ; 7.2 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 14 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                            ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 5.9 (5.0)            ; 7.2 (6.0)                        ; 1.3 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 14 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                   ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                              ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.3 (0.3)            ; 0.7 (0.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                              ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                            ; 30.2 (0.0)           ; 32.5 (0.0)                       ; 2.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 73 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                        ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 30.2 (29.0)          ; 32.5 (31.5)                      ; 2.3 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 73 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                               ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                          ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.4 (0.4)            ; 0.4 (0.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                          ; system       ;
;                |altera_merlin_master_agent:ctrl_m0_agent|                                        ; -0.2 (-0.2)          ; 0.7 (0.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:ctrl_m0_agent                                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_agent:counter_s_agent|                                       ; 1.6 (1.6)            ; 1.9 (1.9)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent                                                                                                                                                                                   ; system       ;
;                |altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent|                ; 0.7 (0.7)            ; 1.2 (1.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_reconfig_0_mgmt_avalon_slave_agent                                                                                                                                                            ; system       ;
;                |altera_merlin_slave_agent:pll_sw_reset_s_agent|                                  ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent                                                                                                                                                                              ; system       ;
;                |altera_merlin_slave_translator:pll_lock_avs_0_s_translator|                      ; 3.1 (3.1)            ; 3.2 (3.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_lock_avs_0_s_translator                                                                                                                                                                  ; system       ;
;                |altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator|      ; 1.0 (1.0)            ; 1.9 (1.9)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_reconfig_0_mgmt_avalon_slave_translator                                                                                                                                                  ; system       ;
;                |altera_merlin_slave_translator:pll_rom_s1_translator|                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_rom_s1_translator                                                                                                                                                                        ; system       ;
;                |altera_merlin_slave_translator:pll_sw_reset_s_translator|                        ; 0.8 (0.8)            ; 1.8 (1.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pll_sw_reset_s_translator                                                                                                                                                                    ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                        ; 3.5 (3.5)            ; 4.0 (4.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                                    ; system       ;
;                |altera_merlin_traffic_limiter:ctrl_m0_limiter|                                   ; 10.8 (10.8)          ; 10.8 (10.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter                                                                                                                                                                               ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux|           ; 4.7 (4.7)            ; 5.3 (5.3)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                       ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router|                 ; 7.5 (7.5)            ; 8.7 (8.7)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_router:router                                                                                                                                                             ; system       ;
;                |system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux|               ; 16.4 (16.4)          ; 19.9 (19.9)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 36 (36)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|system_acl_iface_acl_kernel_clk_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                           ; system       ;
;             |system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|                                    ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom                                                                                                                                                                                                                                                 ; system       ;
;                |altsyncram:the_altsyncram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_fgh1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated                                                                                                                                                                                        ; work         ;
;             |timer:counter|                                                                      ; 16.0 (16.0)          ; 16.0 (16.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter                                                                                                                                                                                                                                                                                   ; system       ;
;          |system_acl_iface_acl_kernel_interface:acl_kernel_interface|                            ; 246.7 (0.0)          ; 374.4 (0.0)                      ; 127.8 (0.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 429 (0)             ; 613 (0)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface                                                                                                                                                                                                                                                                                     ; system       ;
;             |altera_address_span_extender:address_span_extender_0|                               ; -1.1 (-1.1)          ; 15.0 (15.0)                      ; 16.1 (16.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0                                                                                                                                                                                                                                ; system       ;
;             |altera_avalon_mm_bridge:kernel_cntrl|                                               ; 39.2 (39.2)          ; 59.2 (59.2)                      ; 20.0 (20.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 140 (140)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl                                                                                                                                                                                                                                                ; system       ;
;             |altera_avalon_mm_bridge:kernel_cra|                                                 ; -0.2 (-0.2)          ; 0.7 (0.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cra                                                                                                                                                                                                                                                  ; system       ;
;             |altera_reset_controller:reset_controller_sw|                                        ; 0.3 (0.3)            ; 1.8 (0.3)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw                                                                                                                                                                                                                                         ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                              ; system       ;
;             |altera_reset_controller:rst_controller|                                             ; 3.0 (2.7)            ; 8.5 (5.0)                        ; 5.5 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (5)               ; 16 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller                                                                                                                                                                                                                                              ; system       ;
;                |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                  ; 0.3 (0.3)            ; 2.0 (2.0)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                               ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                   ; system       ;
;             |altera_reset_controller:rst_controller_001|                                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                          ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                               ; system       ;
;             |altera_reset_controller:rst_controller_002|                                         ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                          ; system       ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                               ; system       ;
;             |irq_ena:irq_ena_0|                                                                  ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|irq_ena:irq_ena_0                                                                                                                                                                                                                                                                   ; system       ;
;             |mem_org_mode:mem_org_mode|                                                          ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|mem_org_mode:mem_org_mode                                                                                                                                                                                                                                                           ; system       ;
;             |sw_reset:sw_reset|                                                                  ; 6.8 (6.8)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset                                                                                                                                                                                                                                                                   ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|          ; 1.4 (0.0)            ; 2.3 (0.0)                        ; 0.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                           ; system       ;
;                |altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|                              ; 0.8 (0.8)            ; 1.5 (1.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo                                                                                                                                                        ; system       ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|        ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                  ; system       ;
;                |altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter|                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:kernel_cra_s0_cmd_width_adapter                                                                                                                                               ; system       ;
;             |system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|          ; 195.8 (0.0)          ; 275.2 (0.0)                      ; 79.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 387 (0)             ; 394 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                           ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|             ; 13.3 (13.3)          ; 21.8 (21.8)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo                                                                                                                                       ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|               ; 8.7 (8.7)            ; 12.4 (12.4)                      ; 3.7 (3.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo                                                                                                                                         ; system       ;
;                |altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|     ; 6.7 (6.7)            ; 10.0 (10.0)                      ; 3.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo                                                                                                                               ; system       ;
;                |altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|                                ; 4.5 (4.5)            ; 6.1 (6.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo                                                                                                                                                          ; system       ;
;                |altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|                             ; 5.3 (5.3)            ; 5.9 (5.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo                                                                                                                                                       ; system       ;
;                |altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|                                 ; 7.2 (7.2)            ; 10.2 (10.2)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 20 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo                                                                                                                                                           ; system       ;
;                |altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|                     ; 10.3 (10.3)          ; 15.8 (15.8)                      ; 5.5 (5.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 31 (31)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo                                                                                                                                               ; system       ;
;                |altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|                             ; 5.3 (5.3)            ; 6.8 (6.8)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo                                                                                                                                                       ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser|                                ; 7.5 (0.0)            ; 11.9 (0.0)                       ; 4.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (0)               ; 24 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                          ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 7.5 (6.5)            ; 11.9 (10.6)                      ; 4.4 (4.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 24 (20)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                 ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.5 (0.5)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                            ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                            ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_001|                            ; 10.2 (0.0)           ; 29.5 (0.0)                       ; 19.3 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 62 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                      ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 10.2 (9.2)           ; 29.5 (28.4)                      ; 19.3 (19.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 62 (58)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                             ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                        ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                        ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_002|                            ; 1.9 (0.0)            ; 5.8 (0.0)                        ; 3.9 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 17 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                      ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 1.9 (0.8)            ; 5.8 (4.4)                        ; 3.9 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 17 (13)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                             ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.6 (0.6)            ; 0.6 (0.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                        ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                        ; system       ;
;                |altera_avalon_st_handshake_clock_crosser:crosser_003|                            ; 6.3 (0.0)            ; 20.1 (0.0)                       ; 13.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 52 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                      ; system       ;
;                   |altera_avalon_st_clock_crosser:clock_xer|                                     ; 6.3 (5.3)            ; 20.1 (18.9)                      ; 13.8 (13.6)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 52 (48)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                             ; system       ;
;                      |altera_std_synchronizer_nocut:in_to_out_synchronizer|                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                        ; system       ;
;                      |altera_std_synchronizer_nocut:out_to_in_synchronizer|                      ; 0.5 (0.5)            ; 0.6 (0.6)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                        ; system       ;
;                |altera_merlin_master_agent:kernel_cntrl_m0_agent|                                ; 5.7 (5.7)            ; 6.7 (6.7)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:kernel_cntrl_m0_agent                                                                                                                                                          ; system       ;
;                |altera_merlin_slave_agent:address_span_extender_0_cntl_agent|                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:address_span_extender_0_cntl_agent                                                                                                                                              ; system       ;
;                |altera_merlin_slave_agent:sw_reset_s_agent|                                      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent                                                                                                                                                                ; system       ;
;                |altera_merlin_slave_translator:address_span_extender_0_cntl_translator|          ; 3.6 (3.6)            ; 4.2 (4.2)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:address_span_extender_0_cntl_translator                                                                                                                                    ; system       ;
;                |altera_merlin_slave_translator:irq_ena_0_s_translator|                           ; 1.5 (1.5)            ; 1.8 (1.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:irq_ena_0_s_translator                                                                                                                                                     ; system       ;
;                |altera_merlin_slave_translator:mem_org_mode_s_translator|                        ; 0.7 (0.7)            ; 1.9 (1.9)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:mem_org_mode_s_translator                                                                                                                                                  ; system       ;
;                |altera_merlin_slave_translator:sw_reset_s_translator|                            ; 0.5 (0.5)            ; 1.3 (1.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_reset_s_translator                                                                                                                                                      ; system       ;
;                |altera_merlin_slave_translator:sys_description_rom_s1_translator|                ; 1.1 (1.1)            ; 2.7 (2.7)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator                                                                                                                                          ; system       ;
;                |altera_merlin_slave_translator:version_id_0_s_translator|                        ; 2.2 (2.2)            ; 3.6 (3.6)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:version_id_0_s_translator                                                                                                                                                  ; system       ;
;                |altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|                           ; 8.7 (8.7)            ; 9.4 (9.4)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 14 (14)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter                                                                                                                                                     ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|      ; 13.2 (13.2)          ; 13.3 (13.3)                      ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (27)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter                                                                                                                                ; system       ;
;                |altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter|      ; 5.3 (5.3)            ; 6.6 (6.6)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (22)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_rsp_width_adapter                                                                                                                                ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter|            ; 32.8 (32.8)          ; 32.8 (32.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 72 (72)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_cmd_width_adapter                                                                                                                                      ; system       ;
;                |altera_merlin_width_adapter:sys_description_rom_s1_rsp_width_adapter|            ; 3.1 (3.1)            ; 3.1 (3.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:sys_description_rom_s1_rsp_width_adapter                                                                                                                                      ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux|     ; 4.1 (4.1)            ; 4.1 (4.1)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                               ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router|           ; 6.5 (6.5)            ; 6.8 (6.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_router:router                                                                                                                                     ; system       ;
;                |system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux|         ; 17.3 (17.3)          ; 19.6 (19.6)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|system_acl_iface_acl_kernel_interface_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                   ; system       ;
;             |system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|      ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom                                                                                                                                                                                                       ; system       ;
;                |altsyncram:the_altsyncram|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram                                                                                                                                                                             ; work         ;
;                   |altsyncram_sbi1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated                                                                                                                                              ; work         ;
;          |system_acl_iface_hps:hps|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps                                                                                                                                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_hps_fpga_interfaces:fpga_interfaces|                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                  ; system       ;
;             |system_acl_iface_hps_hps_io:hps_io|                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                    ; system       ;
;                |system_acl_iface_hps_hps_io_border:border|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border                                                                                                                                                                                                                                          ; system       ;
;                   |hps_sdram:hps_sdram_inst|                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; system       ;
;                      |altera_mem_if_dll_cyclonev:dll|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; system       ;
;                      |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; system       ;
;                      |altera_mem_if_oct_cyclonev:oct|                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; system       ;
;                      |hps_sdram_p0:p0|                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; system       ;
;                         |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; system       ;
;                            |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; system       ;
;                               |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; system       ;
;                                  |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; work         ;
;                                     |ddio_out_uqe:auto_generated|                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; work         ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; system       ;
;                                  |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; system       ;
;                                  |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; system       ;
;                                  |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; system       ;
;                                  |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; system       ;
;                               |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; system       ;
;                                  |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; system       ;
;                            |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; system       ;
;                      |hps_sdram_pll:pll|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; system       ;
;          |system_acl_iface_mm_interconnect_0:mm_interconnect_0|                                  ; 548.8 (0.0)          ; 566.4 (0.0)                      ; 19.1 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 879 (0)             ; 656 (0)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                           ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|                         ; 7.8 (7.8)            ; 7.8 (7.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 13 (13)                   ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo                                                                                                                                                                                                                                ; system       ;
;                |altsyncram:mem_rtl_0|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                           ; work         ;
;                   |altsyncram_00n1:auto_generated|                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 1     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated                                                                                                                                                                            ; work         ;
;             |altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|                           ; 52.5 (52.5)          ; 55.2 (55.2)                      ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 33 (33)             ; 111 (111)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo                                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|           ; 28.5 (28.5)          ; 29.2 (29.2)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 37 (37)             ; 68 (68)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo                                                                                                                                                                                                                  ; system       ;
;             |altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|             ; 19.6 (19.6)          ; 21.3 (21.3)                      ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 28 (28)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo                                                                                                                                                                                                                    ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|                                ; 2.7 (2.7)            ; 2.7 (2.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo                                                                                                                                                                                                                                       ; system       ;
;             |altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|                                  ; 18.0 (18.0)          ; 18.8 (18.8)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 24 (24)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo                                                                                                                                                                                                                                         ; system       ;
;             |altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|                            ; 71.8 (35.8)          ; 71.4 (36.8)                      ; 1.2 (1.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 120 (66)            ; 33 (7)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent                                                                                                                                                                                                                                   ; system       ;
;                |altera_merlin_address_alignment:align_address_to_size|                           ; 36.0 (36.0)          ; 34.7 (34.7)                      ; 0.2 (0.2)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 54 (54)             ; 26 (26)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                             ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|                      ; 90.7 (0.0)           ; 91.8 (0.0)                       ; 1.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (0)             ; 117 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter                                                                                                                                                                                                                             ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 90.7 (90.4)          ; 91.8 (91.4)                      ; 1.1 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 114 (113)           ; 117 (117)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                             ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                                       ; system       ;
;             |altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|        ; 86.7 (0.0)           ; 88.8 (0.0)                       ; 2.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (0)             ; 125 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter                                                                                                                                                                                                               ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 86.7 (86.4)          ; 88.8 (88.5)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 120 (119)           ; 125 (125)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                               ; system       ;
;                   |altera_merlin_address_alignment:align_address_to_size|                        ; 0.2 (0.2)            ; 0.2 (0.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                         ; system       ;
;             |altera_merlin_burst_adapter:version_id_s_burst_adapter|                             ; 20.8 (0.0)           ; 22.1 (0.0)                       ; 1.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (0)              ; 37 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 20.8 (20.8)          ; 22.1 (22.1)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (30)             ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                                    ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|                                ; 18.8 (8.2)           ; 19.2 (8.2)                       ; 0.4 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 30 (13)             ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent                                                                                                                                                                                                                                       ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 10.5 (10.5)          ; 11.0 (11.0)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                         ; system       ;
;             |altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|                  ; 12.5 (3.2)           ; 13.2 (3.5)                       ; 0.7 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 25 (9)              ; 8 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent                                                                                                                                                                                                                         ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.7 (9.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                           ; system       ;
;             |altera_merlin_slave_agent:version_id_s_agent|                                       ; 11.3 (2.0)           ; 11.3 (2.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (3)              ; 9 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent                                                                                                                                                                                                                                              ; system       ;
;                |altera_merlin_burst_uncompressor:uncompressor|                                   ; 9.3 (9.3)            ; 9.3 (9.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                ; system       ;
;             |altera_merlin_slave_translator:version_id_s_translator|                             ; 1.0 (1.0)            ; 2.7 (2.7)                        ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator                                                                                                                                                                                                                                    ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|                     ; 8.3 (8.3)            ; 9.2 (9.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                            ; system       ;
;             |altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|                     ; 8.2 (8.2)            ; 8.5 (8.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                            ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux|                             ; 2.2 (2.2)            ; 3.0 (3.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001|                         ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|                                 ; 4.2 (3.0)            ; 4.5 (3.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (12)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; system       ;
;                |altera_merlin_arbitrator:arb|                                                    ; 1.2 (1.2)            ; 1.5 (1.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|                             ; 19.3 (16.5)          ; 20.2 (16.8)                      ; 0.9 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 69 (64)             ; 4 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_arbitrator:arb|                                                    ; 2.8 (2.8)            ; 3.5 (3.5)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|                             ; 21.3 (16.7)          ; 22.6 (16.9)                      ; 1.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 70 (62)             ; 6 (2)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                    ; system       ;
;                |altera_merlin_arbitrator:arb|                                                    ; 4.7 (4.7)            ; 5.7 (5.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router|                                   ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router                                                                                                                                                                                                                                          ; system       ;
;             |system_acl_iface_mm_interconnect_0_router:router_001|                               ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                      ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001|                         ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002|                         ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux|                                 ; 3.3 (3.3)            ; 3.4 (3.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; system       ;
;             |system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001|                             ; 30.7 (30.7)          ; 30.7 (30.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 62 (62)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                    ; system       ;
;          |system_acl_iface_pll:pll|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll                                                                                                                                                                                                                                                                                                                       ; system       ;
;             |altera_pll:altera_pll_i|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |top|system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                               ; work         ;
+--------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; fpga_led_output[0]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[1]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[2]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; fpga_led_output[3]  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (1)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (6)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ck       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_ck_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; memory_mem_cke      ; Output   ; --   ; --   ; --   ; --   ; (4)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (7)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_we_n     ; Output   ; --   ; --   ; --   ; --   ; (2)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_odt      ; Output   ; --   ; --   ; --   ; --   ; (3)  ; --    ; --     ; --                     ; --                       ;
; memory_mem_dm[0]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[1]    ; Output   ; --   ; --   ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[2]    ; Output   ; --   ; --   ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dm[3]    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; emac_mdc            ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_ctl         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_tx_clk         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[0]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[1]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[2]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_txd[3]         ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_clk              ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; uart_tx             ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; memory_mem_dq[0]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[1]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[2]    ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[3]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[4]    ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[5]    ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[6]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[7]    ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[8]    ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[9]    ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[10]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[11]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[12]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[13]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[14]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[15]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[16]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[17]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[18]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[19]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[20]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[21]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (8)  ; (8)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[22]   ; Bidir    ; (6)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[23]   ; Bidir    ; (7)  ; (0)  ; --   ; --   ; (5)  ; (5)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[24]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[25]   ; Bidir    ; (3)  ; (0)  ; --   ; --   ; (7)  ; (7)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[26]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[27]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (4)  ; (4)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[28]   ; Bidir    ; (8)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[29]   ; Bidir    ; (2)  ; (0)  ; --   ; --   ; (6)  ; (6)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[30]   ; Bidir    ; (4)  ; (0)  ; --   ; --   ; (2)  ; (2)   ; (0)    ; --                     ; --                       ;
; memory_mem_dq[31]   ; Bidir    ; (5)  ; (0)  ; --   ; --   ; (3)  ; (3)   ; (0)    ; --                     ; --                       ;
; memory_mem_dqs[0]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[1]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[2]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs[3]   ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; memory_mem_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; emac_mdio           ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_cmd              ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[0]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[1]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[2]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; sd_d[3]             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; led                 ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl             ; Bidir    ; --   ; (0)  ; --   ; --   ; (0)  ; (31)  ; --     ; --                     ; --                       ;
; emac_rxd[0]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[1]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[2]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rxd[3]         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_clk         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; emac_rx_ctl         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; uart_rx             ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; memory_oct_rzqin    ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_clk_50         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; fpga_reset_n        ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                             ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; memory_mem_dq[0]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[1]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[2]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[3]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[4]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[5]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[6]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[7]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[8]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[9]                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[10]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[11]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[12]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[13]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[14]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[15]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[16]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[17]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[18]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[19]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[20]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[21]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[22]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[23]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[24]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[25]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[26]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[27]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[28]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[29]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[30]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dq[31]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; memory_mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[2]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs[3]                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; memory_mem_dqs_n[0]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[1]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[2]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; memory_mem_dqs_n[3]                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; emac_mdio                                                                                                                                                                                                                                                                                                                                                                                                       ;                   ;         ;
; sd_cmd                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; sd_d[0]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[1]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[2]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; sd_d[3]                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; led                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; emac_rxd[0]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[1]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[2]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rxd[3]                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_clk                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; emac_rx_ctl                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; uart_rx                                                                                                                                                                                                                                                                                                                                                                                                         ;                   ;         ;
; memory_oct_rzqin                                                                                                                                                                                                                                                                                                                                                                                                ;                   ;         ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                     ;                   ;         ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                   ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                    ; 0                 ; 0       ;
;      - system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                 ; Location                                     ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; async_counter_30:AC30|count_a[14]                                                                                                                                                                                                                                                                                                                                                                                    ; FF_X57_Y1_N41                                ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_clk_50                                                                                                                                                                                                                                                                                                                                                                                                          ; PIN_AA16                                     ; 1887    ; Clock                                 ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; fpga_reset_n                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_AA14                                     ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                           ; FF_X48_Y36_N38                               ; 49      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                               ; FF_X50_Y35_N29                               ; 625     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|c_cnt_done_q[10]~1                                                                                                                                                                                          ; LABCELL_X33_Y30_N42                          ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~33                                                                                                                                                                                          ; MLABCELL_X28_Y25_N3                          ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_cur_state~40                                                                                                                                                                                          ; MLABCELL_X28_Y25_N42                         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_1_q[2]~0                                                                                                                                                                          ; MLABCELL_X28_Y25_N51                         ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dprio_temp_m_n_c_readdata_2_q[0]~0                                                                                                                                                                          ; MLABCELL_X28_Y25_N45                         ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~0                                                                                                                                                 ; MLABCELL_X25_Y30_N51                         ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|phase_en_counter[13]~1                                                                                                                                                 ; LABCELL_X24_Y30_N57                          ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~0                                                                                                                                              ; LABCELL_X35_Y30_N51                          ; 18      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|shifts_done_counter[15]~1                                                                                                                                              ; LABCELL_X35_Y30_N57                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|int_dprio_init_done~0                                                                                                                                                  ; LABCELL_X24_Y26_N24                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|fpll_dprio_init:fpll_dprio_init_inst|rst_n[1]                                                                                                                                                               ; FF_X21_Y27_N32                               ; 9       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[6]~0                                                                                                                                                                     ; LABCELL_X33_Y32_N30                          ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|counter[6]~1                                                                                                                                                                     ; LABCELL_X33_Y32_N57                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset                                                                                                                                                                            ; LABCELL_X33_Y32_N39                          ; 594     ; Async. clear, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|slave_address_int_q[0]~1                                                                                                                                                                                    ; MLABCELL_X34_Y28_N6                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_bypass_en[0]~0                                                                                                                                                                                   ; LABCELL_X29_Y32_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[10][6]~6                                                                                                                                                                                      ; LABCELL_X23_Y27_N48                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[11][6]~0                                                                                                                                                                                      ; LABCELL_X27_Y28_N3                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[12][6]~7                                                                                                                                                                                      ; MLABCELL_X28_Y29_N27                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[14][7]~8                                                                                                                                                                                      ; LABCELL_X23_Y27_N21                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[16][3]~9                                                                                                                                                                                      ; MLABCELL_X21_Y27_N12                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[1][0]~2                                                                                                                                                                                       ; LABCELL_X29_Y27_N21                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[4][2]~3                                                                                                                                                                                       ; MLABCELL_X28_Y29_N54                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[5][5]~1                                                                                                                                                                                       ; MLABCELL_X28_Y29_N57                         ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[6][4]~4                                                                                                                                                                                       ; LABCELL_X29_Y27_N9                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_hi[8][0]~5                                                                                                                                                                                       ; LABCELL_X27_Y27_N54                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[15][1]~1                                                                                                                                                                                      ; MLABCELL_X25_Y27_N51                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[17][5]~0                                                                                                                                                                                      ; LABCELL_X23_Y27_N51                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[2][4]~5                                                                                                                                                                                       ; LABCELL_X29_Y27_N6                           ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[3][5]~4                                                                                                                                                                                       ; LABCELL_X27_Y28_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[7][2]~3                                                                                                                                                                                       ; LABCELL_X27_Y28_N21                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_lo[9][6]~2                                                                                                                                                                                       ; LABCELL_X27_Y27_N57                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|temp_c_cnt_odd_duty_div_en[13]~0                                                                                                                                                                            ; MLABCELL_X28_Y29_N24                         ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_bwctrl_value[1]~0                                                                                                                                                                                       ; LABCELL_X31_Y25_N27                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_c_cnt_lo[0]~1                                                                                                                                                                                           ; LABCELL_X31_Y29_N9                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cnt_sel[3]~1                                                                                                                                                                                            ; LABCELL_X33_Y30_N6                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_cp_current_value[2]~1                                                                                                                                                                                   ; LABCELL_X31_Y25_N42                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_dprio_writedata_0[2]~0                                                                                                                                                                                  ; LABCELL_X35_Y26_N3                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_k_value[29]~1                                                                                                                                                                                           ; LABCELL_X33_Y28_N36                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_m_cnt_lo[4]~0                                                                                                                                                                                           ; LABCELL_X33_Y28_N54                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_n_cnt_hi[6]~0                                                                                                                                                                                           ; LABCELL_X33_Y27_N9                           ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|usr_up_dn~0                                                                                                                                                                                                 ; LABCELL_X33_Y30_N33                          ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_early_rst                                                                                                                                                                                                                                                                   ; FF_X40_Y33_N19                               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                                                                    ; FF_X40_Y35_N53                               ; 127     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                            ; FF_X39_Y35_N41                               ; 164     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|sw_reset:pll_sw_reset|reset_count[0]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X37_Y33_N54                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]                                                                                                                                                                                                 ; PLLOUTPUTCOUNTER_X0_Y7_N1                    ; 419     ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always0~0                                                                                                                                                                                           ; LABCELL_X36_Y34_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rdata_fifo|always4~0                                                                                                                                                                                           ; LABCELL_X37_Y34_N36                          ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:counter_s_agent_rsp_fifo|always0~0                                                                                                                                                                                             ; LABCELL_X37_Y34_N21                          ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_reconfig_0_mgmt_avalon_slave_agent_rsp_fifo|mem_used[2]~3                                                                                                                                                                  ; LABCELL_X36_Y33_N42                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pll_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                                                        ; LABCELL_X37_Y35_N3                           ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                                           ; LABCELL_X36_Y34_N48                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                                             ; MLABCELL_X39_Y34_N21                         ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:counter_s_agent|m0_write~0                                                                                                                                                                                                 ; LABCELL_X37_Y34_N48                          ; 45      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pll_sw_reset_s_agent|m0_write~0                                                                                                                                                                                            ; LABCELL_X37_Y33_N45                          ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                                            ; LABCELL_X37_Y36_N9                           ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|save_dest_id~0                                                                                                                                                                                         ; MLABCELL_X39_Y34_N42                         ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|wren~1                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y36_N30                          ; 2       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][12]~0                                                                                                                                                                                                                                   ; LABCELL_X30_Y42_N0                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][16]~1                                                                                                                                                                                                                                   ; LABCELL_X30_Y42_N54                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_address_span_extender:address_span_extender_0|window_index[0][24]~2                                                                                                                                                                                                                                   ; LABCELL_X29_Y40_N36                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|cmd_waitrequest~0                                                                                                                                                                                                                                                       ; LABCELL_X36_Y41_N54                          ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|use_reg                                                                                                                                                                                                                                                                 ; FF_X35_Y41_N32                               ; 55      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_avalon_mm_bridge:kernel_cntrl|wait_rise                                                                                                                                                                                                                                                               ; LABCELL_X36_Y41_N36                          ; 51      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                               ; FF_X31_Y44_N13                               ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:reset_controller_sw|merged_reset~0                                                                                                                                                                                                                                                   ; MLABCELL_X34_Y39_N42                         ; 3       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X31_Y43_N23                               ; 228     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; FF_X34_Y38_N32                               ; 35      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                           ; FF_X30_Y39_N31                               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                            ; FF_X35_Y43_N14                               ; 322     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|sw_reset:sw_reset|reset_count[3]~1                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y39_N48                         ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:kernel_cra_s0_agent_rsp_fifo|write~0                                                                                                                                                                         ; MLABCELL_X34_Y42_N54                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rdata_fifo|always0~0                                                                                                                                                      ; LABCELL_X30_Y41_N39                          ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_cntl_agent_rsp_fifo|always0~0                                                                                                                                                        ; LABCELL_X30_Y41_N42                          ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|always0~0                                                                                                                                              ; LABCELL_X35_Y42_N45                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo|read~0                                                                                                                                                 ; LABCELL_X35_Y42_N30                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:irq_ena_0_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                     ; LABCELL_X31_Y39_N24                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:mem_org_mode_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                  ; LABCELL_X35_Y39_N42                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_reset_s_agent_rsp_fifo|mem_used[1]~1                                                                                                                                                                      ; LABCELL_X35_Y38_N39                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always0~0                                                                                                                                                              ; MLABCELL_X28_Y39_N33                         ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|always1~0                                                                                                                                                              ; MLABCELL_X28_Y39_N9                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[0]~2                                                                                                                                                          ; MLABCELL_X28_Y39_N36                         ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sys_description_rom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                            ; FF_X28_Y39_N41                               ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]~2                                                                                                                                                                  ; LABCELL_X33_Y39_N3                           ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_taken~0                                                                                                                     ; LABCELL_X29_Y42_N9                           ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|take_in_data~0                                                                                                                       ; LABCELL_X35_Y41_N42                          ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|take_in_data                                                                                                                         ; LABCELL_X30_Y41_N0                           ; 23      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|take_in_data~1                                                                                                                           ; LABCELL_X36_Y41_N51                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_reset_s_agent|m0_write~0                                                                                                                                                                              ; MLABCELL_X34_Y39_N45                         ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sys_description_rom_s1_translator|read_latency_shift_reg[1]                                                                                                                                         ; FF_X30_Y38_N41                               ; 39      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|pending_response_count[2]~0                                                                                                                                                  ; LABCELL_X36_Y41_N27                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:kernel_cntrl_m0_limiter|save_dest_id~0                                                                                                                                                               ; LABCELL_X35_Y39_N30                          ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:address_span_extender_0_cntl_cmd_width_adapter|always10~0                                                                                                                                              ; MLABCELL_X28_Y42_N30                         ; 27      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|wren~0                                                                                                                                                                                                                         ; LABCELL_X35_Y40_N36                          ; 4       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                         ; HPSINTERFACEHPS2FPGALIGHTWEIGHT_X52_Y43_N111 ; 27      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111        ; 3       ; Async. clear                          ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7                    ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4                    ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6                     ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8                    ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4                    ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                       ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9                    ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                       ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101                      ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111                     ; 98      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111                     ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; HPSPERIPHERALGPIO_X87_Y74_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; HPSPERIPHERALEMAC_X77_Y39_N111               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; HPSPERIPHERALSDMMC_X87_Y39_N111              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|internal_out_ready~0                                                                                                                                                                                                                                    ; LABCELL_X48_Y34_N24                          ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|write                                                                                                                                                                                                                                                   ; LABCELL_X37_Y36_N54                          ; 7       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                 ; LABCELL_X48_Y34_N27                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                 ; LABCELL_X46_Y34_N3                           ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                 ; LABCELL_X46_Y34_N42                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                 ; LABCELL_X45_Y34_N45                          ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                               ; FF_X40_Y34_N59                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                               ; FF_X40_Y34_N56                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                               ; FF_X40_Y34_N14                               ; 24      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[3]~4                                                                                                                                                                                                                                             ; LABCELL_X40_Y34_N18                          ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                 ; LABCELL_X37_Y39_N45                          ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                   ; LABCELL_X43_Y41_N18                          ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|read~0                                                                                                                                                                                                                                      ; LABCELL_X43_Y41_N51                          ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                        ; LABCELL_X48_Y40_N39                          ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                   ; LABCELL_X42_Y35_N39                          ; 64      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                    ; LABCELL_X42_Y35_N30                          ; 52      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                     ; LABCELL_X46_Y40_N33                          ; 65      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                      ; MLABCELL_X39_Y41_N18                         ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                          ; LABCELL_X46_Y42_N18                          ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                           ; LABCELL_X46_Y42_N0                           ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_clk_ctrl_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                        ; LABCELL_X48_Y34_N33                          ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                               ; LABCELL_X48_Y40_N36                          ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|internal_valid~0                                                                                                                                                                                                                                    ; LABCELL_X46_Y35_N57                          ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]~0                                                                                                                                                                                                                         ; LABCELL_X45_Y35_N48                          ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                            ; LABCELL_X43_Y35_N33                          ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|pending_response_count[2]~0                                                                                                                                                                                                                         ; LABCELL_X43_Y35_N3                           ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_wr_limiter|save_dest_id~0                                                                                                                                                                                                                                      ; LABCELL_X45_Y35_N12                          ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                 ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; fpga_clk_50                                                                                                                                                                                                          ; PIN_AA16                              ; 1887    ; Global Clock         ; GCLK5            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0] ; PLLOUTPUTCOUNTER_X0_Y7_N1             ; 419     ; Global Clock         ; GCLK6            ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                              ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 3       ; Global Clock         ; GCLK12           ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|fboutclk_wire[0]                                                                                                       ; FRACTIONALPLL_X89_Y1_N0               ; 1       ; Global Clock         ; --               ; --                        ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]                                                                                                         ; PLLOUTPUTCOUNTER_X89_Y3_N1            ; 1       ; Global Clock         ; GCLK9            ; --                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; system:the_system|system_acl_iface:acl_iface|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                    ; 625     ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|self_reset:self_reset_inst|reset ; 594     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; Name                                                                                                                                                                                                                                                      ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                 ; Location                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_pll_rom:pll_rom|altsyncram:the_altsyncram|altsyncram_fgh1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Single Port      ; Single Clock ; 256          ; 32           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 8192  ; 256                         ; 32                          ; --                          ; --                          ; 8192                ; 1           ; 0          ; pll_rom.hex         ; M10K_X41_Y36_N0                                                    ; Don't care           ; New data        ; New data        ; No - Single Port Feed Through New Data with Clock 1 ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_interface:acl_kernel_interface|system_acl_iface_acl_kernel_interface_sys_description_rom:sys_description_rom|altsyncram:the_altsyncram|altsyncram_sbi1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; Single Clock ; 512          ; 64           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 32768 ; 512                         ; 64                          ; --                          ; --                          ; 32768               ; 4           ; 0          ; sys_description.hex ; M10K_X38_Y40_N0, M10K_X26_Y41_N0, M10K_X26_Y40_N0, M10K_X26_Y39_N0 ; Don't care           ; New data        ; New data        ; No - Address Too Wide                               ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_00n1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1           ; 0          ; None                ; M10K_X38_Y36_N0                                                    ; Old data             ; New data        ; New data        ; No - Unsupported Mixed Feed Through Setting         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+-----------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------+
; Routing Usage Summary                                                 ;
+---------------------------------------------+-------------------------+
; Routing Resource Type                       ; Usage                   ;
+---------------------------------------------+-------------------------+
; Block interconnects                         ; 6,125 / 289,320 ( 2 % ) ;
; C12 interconnects                           ; 160 / 13,420 ( 1 % )    ;
; C2 interconnects                            ; 1,726 / 119,108 ( 1 % ) ;
; C4 interconnects                            ; 862 / 56,300 ( 2 % )    ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )         ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )          ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )         ;
; Direct links                                ; 682 / 289,320 ( < 1 % ) ;
; Global clocks                               ; 4 / 16 ( 25 % )         ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )           ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 0 / 7 ( 0 % )           ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )          ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )          ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )          ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )         ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 9 / 852 ( 1 % )         ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 0 / 408 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )         ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 63 / 67 ( 94 % )        ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 118 / 156 ( 76 % )      ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )         ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )          ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )          ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )         ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )          ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )           ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )           ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )           ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )          ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )          ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )          ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )         ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )         ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )          ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )          ;
; Local interconnects                         ; 1,603 / 84,580 ( 2 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )          ;
; R14 interconnects                           ; 179 / 12,676 ( 1 % )    ;
; R14/C12 interconnect drivers                ; 286 / 20,720 ( 1 % )    ;
; R3 interconnects                            ; 2,360 / 130,992 ( 2 % ) ;
; R6 interconnects                            ; 3,738 / 266,960 ( 1 % ) ;
; Spine clocks                                ; 12 / 360 ( 3 % )        ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )      ;
+---------------------------------------------+-------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 15    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules           ; IO_000002    ; IO_000003 ; IO_000001 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass          ; 0            ; 103       ; 103       ; 0            ; 32           ; 103       ; 103       ; 0            ; 0            ; 0            ; 0            ; 2            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 0            ; 0            ; 46           ; 25           ; 103       ; 103       ; 32           ;
; Total Unchecked     ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable  ; 103          ; 0         ; 0         ; 103          ; 71           ; 0         ; 0         ; 103          ; 103          ; 103          ; 103          ; 101          ; 57           ; 32           ; 103          ; 103          ; 103          ; 103          ; 57           ; 78           ; 103          ; 103          ; 103          ; 57           ; 78           ; 0         ; 0         ; 71           ;
; Total Fail          ; 0            ; 0         ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; fpga_led_output[0]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[1]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[2]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; fpga_led_output[3]  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_a[0]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[1]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[2]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[3]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[4]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[5]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[6]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[7]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[8]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[9]     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[10]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[11]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[12]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[13]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_a[14]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ba[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ck       ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_ck_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_cke      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cs_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_ras_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_cas_n    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_we_n     ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_reset_n  ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_odt      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dm[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_mdc            ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_tx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_txd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_clk              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_tx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dq[0]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[1]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[2]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[3]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[4]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[5]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[6]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[7]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[8]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[9]    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[10]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[11]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[12]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[13]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[14]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[15]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[16]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[17]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[18]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[19]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[20]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[21]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[22]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[23]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[24]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[25]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[26]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[27]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[28]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[29]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[30]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dq[31]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_mem_dqs[0]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[1]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[2]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs[3]   ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[0] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[1] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[2] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; memory_mem_dqs_n[3] ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_mdio           ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_cmd              ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[0]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[1]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[2]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; sd_d[3]             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; led                 ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_sda             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_scl             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; emac_rxd[0]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[1]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[2]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rxd[3]         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_clk         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; emac_rx_ctl         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_rx             ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; memory_oct_rzqin    ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_clk_50         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; fpga_reset_n        ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
+---------------------+--------------+-----------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                           ; Destination Clock(s)                                                                                      ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
; fpga_clk_50                                                                                               ; fpga_clk_50                                                                                               ; 205.6             ;
; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; 29.3              ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 1.151             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 1.092             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 1.065             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 1.060             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.986             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[1]                                                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.983             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.965             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem_used[1]                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                             ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|wait_latency_counter[0]                                                                                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|waitrequest_reset_override                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.963             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                           ; 0.940             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.882             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                            ; 0.838             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_s_translator|read_latency_shift_reg[0]                                                                                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.814             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rdata_fifo|mem_used[0]                                                                                                                        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.778             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                                                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                            ; 0.771             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                            ; 0.747             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.723             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.703             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS        ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.665             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[0]                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.658             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|altera_pll_reconfig_top:pll_reconfig_0|altera_pll_reconfig_core:reconfig_core.altera_pll_reconfig_core_inst0|dyn_phase_shift:dyn_phase_shift_inst|dps_current_state.DPS_CHANGED              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; 0.651             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_clk_ctrl_agent_rsp_fifo|mem_used[4]                                                                                                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.646             ;
; async_counter_30:AC30|count_a[0]                                                                                                                                                                                                                                                         ; async_counter_30:AC30|count_a[13]                                                                                                                                                                                                                                                        ; 0.633             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.621             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.617             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; 0.609             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[3]                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[2]                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|wait_latency_counter[1]                                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:version_id_0_s_translator|av_readdata_pre[0]                                              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[1]                                                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|last_channel[5]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[1]                         ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[60]                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:ctrl_m0_limiter|has_pending_responses                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[59]                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_0_s_agent_rsp_fifo|mem_used[0]                                                          ; 0.596             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; 0.590             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.583             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.572             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; 0.566             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.561             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|sop_enable                                                                                                                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.556             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.555             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.551             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_clk_ctrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ; 0.533             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][65]                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                            ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:version_id_s_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][69]                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][68]                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][67]                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][66]                                                                                                                           ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.531             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_h2f_lw_axi_master_agent|burst_bytecount[5]                                                                                                             ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.526             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.525             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3763                                                                                                                                 ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.511             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                    ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.508             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST                     ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.507             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE                                   ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:version_id_s_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                   ; 0.507             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5]                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                       ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:acl_kernel_interface_kernel_cntrl_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.505             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|system_acl_iface_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[3] ; 0.502             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4] ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS      ; 0.499             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:acl_kernel_interface_kernel_cntrl_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ; 0.490             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:version_id_s_agent_rsp_fifo|mem[0][115]                                                                                                                          ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][65]                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][69]                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][68]                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:acl_kernel_interface_kernel_cntrl_agent_rsp_fifo|mem[0][67]                                                                                                      ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[2]                                                                                               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[0]                                                                                               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|pending_response_count[1]                                                                                               ; system:the_system|system_acl_iface:acl_iface|system_acl_iface_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_h2f_lw_axi_master_rd_limiter|has_pending_responses                                                                                                   ; 0.475             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+----------------------------------------------------------------------------------------------------------------------------+
; Fitter INI Usage                                                                                                           ;
+------------------------------------------------+---------------------------------------------------------------------------+
; Option                                         ; Usage                                                                     ;
+------------------------------------------------+---------------------------------------------------------------------------+
; Initialization file:                           ; /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/quartus.ini ;
; enable_sin_legality_checker                    ; off                                                                       ;
; fiomgr_enable_early_iobank_assignment_check    ; off                                                                       ;
; fsv_run_auto_promote_io_std_before_io_legality ; off                                                                       ;
; fsv_skip_power_down                            ; on                                                                        ;
+------------------------------------------------+---------------------------------------------------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSEMA5F31C6 for design "top"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 3 clocks (3 global)
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[0]~CLKENA0 with 390 fanout uses global clock CLKCTRL_G6
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 3 fanout uses global clock CLKCTRL_G12
    Info (11162): system:the_system|system_acl_iface:acl_iface|system_acl_iface_pll:pll|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 9 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): fpga_clk_50~inputCLKENA0 with 2021 fanout uses global clock CLKCTRL_G5
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (332104): Reading SDC File: 'top.sdc'
Warning (332174): Ignored filter at top.sdc(5): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 5
Warning (332049): Ignored create_clock at top.sdc(5): Argument <targets> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 5
    Info (332050): create_clock -name {altera_reserved_tck} -period 40 {altera_reserved_tck} File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 5
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tdi could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(6): altera_reserved_tck could not be matched with a clock File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument <targets> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 6
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdi] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 6
Warning (332049): Ignored set_input_delay at top.sdc(6): Argument -clock is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 6
Warning (332174): Ignored filter at top.sdc(7): altera_reserved_tms could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument <targets> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 7
    Info (332050): set_input_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tms] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 7
Warning (332049): Ignored set_input_delay at top.sdc(7): Argument -clock is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 7
Warning (332174): Ignored filter at top.sdc(8): altera_reserved_tdo could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument <targets> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 8
    Info (332050): set_output_delay -clock altera_reserved_tck -clock_fall 3 [get_ports altera_reserved_tdo] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 8
Warning (332049): Ignored set_output_delay at top.sdc(8): Argument -clock is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 8
Warning (332174): Ignored filter at top.sdc(14): fpga_button_pio[0] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 14
Warning (332049): Ignored set_false_path at top.sdc(14): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 14
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[0]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 14
Warning (332174): Ignored filter at top.sdc(15): fpga_button_pio[1] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 15
Warning (332049): Ignored set_false_path at top.sdc(15): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 15
    Info (332050): set_false_path -from [get_ports {fpga_button_pio[1]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 15
Warning (332174): Ignored filter at top.sdc(16): fpga_dipsw_pio[0] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 16
Warning (332049): Ignored set_false_path at top.sdc(16): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 16
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[0]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 16
Warning (332174): Ignored filter at top.sdc(17): fpga_dipsw_pio[1] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 17
Warning (332049): Ignored set_false_path at top.sdc(17): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 17
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[1]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 17
Warning (332174): Ignored filter at top.sdc(18): fpga_dipsw_pio[2] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 18
Warning (332049): Ignored set_false_path at top.sdc(18): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 18
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[2]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 18
Warning (332174): Ignored filter at top.sdc(19): fpga_dipsw_pio[3] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 19
Warning (332049): Ignored set_false_path at top.sdc(19): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 19
    Info (332050): set_false_path -from [get_ports {fpga_dipsw_pio[3]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 19
Warning (332174): Ignored filter at top.sdc(20): fpga_led_pio[0] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 20
Warning (332049): Ignored set_false_path at top.sdc(20): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 20
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[0]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 20
Warning (332174): Ignored filter at top.sdc(21): fpga_led_pio[1] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 21
Warning (332049): Ignored set_false_path at top.sdc(21): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[1]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 21
Warning (332174): Ignored filter at top.sdc(22): fpga_led_pio[2] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 22
Warning (332049): Ignored set_false_path at top.sdc(22): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[2]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 22
Warning (332174): Ignored filter at top.sdc(23): fpga_led_pio[3] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 23
Warning (332049): Ignored set_false_path at top.sdc(23): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 23
    Info (332050): set_false_path -from * -to [get_ports {fpga_led_pio[3]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 23
Warning (332174): Ignored filter at top.sdc(26): hps_emac1_TX_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 26
Warning (332049): Ignored set_false_path at top.sdc(26): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CLK}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 26
Warning (332174): Ignored filter at top.sdc(27): hps_emac1_TXD0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 27
Warning (332049): Ignored set_false_path at top.sdc(27): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 27
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 27
Warning (332174): Ignored filter at top.sdc(28): hps_emac1_TXD1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 28
Warning (332049): Ignored set_false_path at top.sdc(28): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 28
Warning (332174): Ignored filter at top.sdc(29): hps_emac1_TXD2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 29
Warning (332049): Ignored set_false_path at top.sdc(29): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 29
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD2}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 29
Warning (332174): Ignored filter at top.sdc(30): hps_emac1_TXD3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 30
Warning (332049): Ignored set_false_path at top.sdc(30): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TXD3}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 30
Warning (332174): Ignored filter at top.sdc(31): hps_emac1_MDC could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 31
Warning (332049): Ignored set_false_path at top.sdc(31): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 31
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDC}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 31
Warning (332174): Ignored filter at top.sdc(32): hps_emac1_TX_CTL could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 32
Warning (332049): Ignored set_false_path at top.sdc(32): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_TX_CTL}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 32
Warning (332174): Ignored filter at top.sdc(33): hps_qspi_SS0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 33
Warning (332049): Ignored set_false_path at top.sdc(33): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 33
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_SS0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 33
Warning (332174): Ignored filter at top.sdc(34): hps_qspi_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 34
Warning (332049): Ignored set_false_path at top.sdc(34): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_CLK}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 34
Warning (332174): Ignored filter at top.sdc(35): hps_sdio_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 35
Warning (332049): Ignored set_false_path at top.sdc(35): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 35
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CLK}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 35
Warning (332174): Ignored filter at top.sdc(36): hps_usb1_STP could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 36
Warning (332049): Ignored set_false_path at top.sdc(36): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 36
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_STP}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 36
Warning (332174): Ignored filter at top.sdc(37): hps_spim0_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 37
Warning (332049): Ignored set_false_path at top.sdc(37): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 37
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_CLK}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 37
Warning (332174): Ignored filter at top.sdc(38): hps_spim0_MOSI could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 38
Warning (332049): Ignored set_false_path at top.sdc(38): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 38
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_MOSI}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 38
Warning (332174): Ignored filter at top.sdc(39): hps_spim0_SS0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 39
Warning (332049): Ignored set_false_path at top.sdc(39): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 39
    Info (332050): set_false_path -from * -to [get_ports {hps_spim0_SS0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 39
Warning (332174): Ignored filter at top.sdc(40): hps_uart0_TX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 40
Warning (332049): Ignored set_false_path at top.sdc(40): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 40
    Info (332050): set_false_path -from * -to [get_ports {hps_uart0_TX}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 40
Warning (332174): Ignored filter at top.sdc(41): hps_can0_TX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 41
Warning (332049): Ignored set_false_path at top.sdc(41): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 41
    Info (332050): set_false_path -from * -to [get_ports {hps_can0_TX}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 41
Warning (332174): Ignored filter at top.sdc(42): hps_trace_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 42
Warning (332049): Ignored set_false_path at top.sdc(42): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 42
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_CLK}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 42
Warning (332174): Ignored filter at top.sdc(43): hps_trace_D0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 43
Warning (332049): Ignored set_false_path at top.sdc(43): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 43
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 43
Warning (332174): Ignored filter at top.sdc(44): hps_trace_D1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 44
Warning (332049): Ignored set_false_path at top.sdc(44): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 44
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 44
Warning (332174): Ignored filter at top.sdc(45): hps_trace_D2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 45
Warning (332049): Ignored set_false_path at top.sdc(45): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 45
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D2}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 45
Warning (332174): Ignored filter at top.sdc(46): hps_trace_D3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 46
Warning (332049): Ignored set_false_path at top.sdc(46): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 46
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D3}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 46
Warning (332174): Ignored filter at top.sdc(47): hps_trace_D4 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 47
Warning (332049): Ignored set_false_path at top.sdc(47): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 47
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D4}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 47
Warning (332174): Ignored filter at top.sdc(48): hps_trace_D5 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 48
Warning (332049): Ignored set_false_path at top.sdc(48): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 48
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D5}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 48
Warning (332174): Ignored filter at top.sdc(49): hps_trace_D6 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 49
Warning (332049): Ignored set_false_path at top.sdc(49): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 49
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D6}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 49
Warning (332174): Ignored filter at top.sdc(50): hps_trace_D7 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 50
Warning (332049): Ignored set_false_path at top.sdc(50): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 50
    Info (332050): set_false_path -from * -to [get_ports {hps_trace_D7}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 50
Warning (332174): Ignored filter at top.sdc(52): hps_emac1_MDIO could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 52
Warning (332049): Ignored set_false_path at top.sdc(52): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 52
    Info (332050): set_false_path -from * -to [get_ports {hps_emac1_MDIO}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 52
Warning (332174): Ignored filter at top.sdc(53): hps_qspi_IO0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 53
Warning (332049): Ignored set_false_path at top.sdc(53): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 53
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 53
Warning (332174): Ignored filter at top.sdc(54): hps_qspi_IO1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 54
Warning (332049): Ignored set_false_path at top.sdc(54): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 54
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 54
Warning (332174): Ignored filter at top.sdc(55): hps_qspi_IO2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 55
Warning (332049): Ignored set_false_path at top.sdc(55): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 55
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO2}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 55
Warning (332174): Ignored filter at top.sdc(56): hps_qspi_IO3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 56
Warning (332049): Ignored set_false_path at top.sdc(56): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 56
    Info (332050): set_false_path -from * -to [get_ports {hps_qspi_IO3}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 56
Warning (332174): Ignored filter at top.sdc(57): hps_sdio_CMD could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 57
Warning (332049): Ignored set_false_path at top.sdc(57): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 57
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_CMD}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 57
Warning (332174): Ignored filter at top.sdc(58): hps_sdio_D0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 58
Warning (332049): Ignored set_false_path at top.sdc(58): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 58
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 58
Warning (332174): Ignored filter at top.sdc(59): hps_sdio_D1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 59
Warning (332049): Ignored set_false_path at top.sdc(59): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 59
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 59
Warning (332174): Ignored filter at top.sdc(60): hps_sdio_D2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 60
Warning (332049): Ignored set_false_path at top.sdc(60): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 60
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D2}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 60
Warning (332174): Ignored filter at top.sdc(61): hps_sdio_D3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 61
Warning (332049): Ignored set_false_path at top.sdc(61): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 61
    Info (332050): set_false_path -from * -to [get_ports {hps_sdio_D3}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 61
Warning (332174): Ignored filter at top.sdc(62): hps_usb1_D0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 62
Warning (332049): Ignored set_false_path at top.sdc(62): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 62
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D0}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 62
Warning (332174): Ignored filter at top.sdc(63): hps_usb1_D1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 63
Warning (332049): Ignored set_false_path at top.sdc(63): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 63
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 63
Warning (332174): Ignored filter at top.sdc(64): hps_usb1_D2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 64
Warning (332049): Ignored set_false_path at top.sdc(64): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 64
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D2}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 64
Warning (332174): Ignored filter at top.sdc(65): hps_usb1_D3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 65
Warning (332049): Ignored set_false_path at top.sdc(65): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 65
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D3}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 65
Warning (332174): Ignored filter at top.sdc(66): hps_usb1_D4 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 66
Warning (332049): Ignored set_false_path at top.sdc(66): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 66
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D4}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 66
Warning (332174): Ignored filter at top.sdc(67): hps_usb1_D5 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 67
Warning (332049): Ignored set_false_path at top.sdc(67): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 67
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D5}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 67
Warning (332174): Ignored filter at top.sdc(68): hps_usb1_D6 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 68
Warning (332049): Ignored set_false_path at top.sdc(68): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 68
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D6}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 68
Warning (332174): Ignored filter at top.sdc(69): hps_usb1_D7 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 69
Warning (332049): Ignored set_false_path at top.sdc(69): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 69
    Info (332050): set_false_path -from * -to [get_ports {hps_usb1_D7}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 69
Warning (332174): Ignored filter at top.sdc(70): hps_i2c0_SDA could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 70
Warning (332049): Ignored set_false_path at top.sdc(70): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 70
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SDA}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 70
Warning (332174): Ignored filter at top.sdc(71): hps_i2c0_SCL could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 71
Warning (332049): Ignored set_false_path at top.sdc(71): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 71
    Info (332050): set_false_path -from * -to [get_ports {hps_i2c0_SCL}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 71
Warning (332174): Ignored filter at top.sdc(72): hps_gpio_GPIO09 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 72
Warning (332049): Ignored set_false_path at top.sdc(72): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 72
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO09}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 72
Warning (332174): Ignored filter at top.sdc(73): hps_gpio_GPIO35 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 73
Warning (332049): Ignored set_false_path at top.sdc(73): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 73
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO35}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 73
Warning (332174): Ignored filter at top.sdc(74): hps_gpio_GPIO41 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 74
Warning (332049): Ignored set_false_path at top.sdc(74): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 74
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO41}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 74
Warning (332174): Ignored filter at top.sdc(75): hps_gpio_GPIO42 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 75
Warning (332049): Ignored set_false_path at top.sdc(75): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 75
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO42}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 75
Warning (332174): Ignored filter at top.sdc(76): hps_gpio_GPIO43 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 76
Warning (332049): Ignored set_false_path at top.sdc(76): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 76
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO43}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 76
Warning (332174): Ignored filter at top.sdc(77): hps_gpio_GPIO44 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(77): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 77
    Info (332050): set_false_path -from * -to [get_ports {hps_gpio_GPIO44}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 77
Warning (332049): Ignored set_false_path at top.sdc(79): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 79
    Info (332050): set_false_path -from [get_ports {hps_emac1_MDIO}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 79
Warning (332049): Ignored set_false_path at top.sdc(80): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 80
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO0}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 80
Warning (332049): Ignored set_false_path at top.sdc(81): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 81
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO1}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 81
Warning (332049): Ignored set_false_path at top.sdc(82): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 82
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO2}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 82
Warning (332049): Ignored set_false_path at top.sdc(83): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 83
    Info (332050): set_false_path -from [get_ports {hps_qspi_IO3}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 83
Warning (332049): Ignored set_false_path at top.sdc(84): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 84
    Info (332050): set_false_path -from [get_ports {hps_sdio_CMD}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 84
Warning (332049): Ignored set_false_path at top.sdc(85): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 85
    Info (332050): set_false_path -from [get_ports {hps_sdio_D0}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 85
Warning (332049): Ignored set_false_path at top.sdc(86): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 86
    Info (332050): set_false_path -from [get_ports {hps_sdio_D1}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 86
Warning (332049): Ignored set_false_path at top.sdc(87): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 87
    Info (332050): set_false_path -from [get_ports {hps_sdio_D2}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 87
Warning (332049): Ignored set_false_path at top.sdc(88): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 88
    Info (332050): set_false_path -from [get_ports {hps_sdio_D3}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 88
Warning (332049): Ignored set_false_path at top.sdc(89): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 89
    Info (332050): set_false_path -from [get_ports {hps_usb1_D0}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 89
Warning (332049): Ignored set_false_path at top.sdc(90): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 90
    Info (332050): set_false_path -from [get_ports {hps_usb1_D1}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 90
Warning (332049): Ignored set_false_path at top.sdc(91): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 91
    Info (332050): set_false_path -from [get_ports {hps_usb1_D2}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 91
Warning (332049): Ignored set_false_path at top.sdc(92): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 92
    Info (332050): set_false_path -from [get_ports {hps_usb1_D3}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 92
Warning (332049): Ignored set_false_path at top.sdc(93): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 93
    Info (332050): set_false_path -from [get_ports {hps_usb1_D4}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 93
Warning (332049): Ignored set_false_path at top.sdc(94): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 94
    Info (332050): set_false_path -from [get_ports {hps_usb1_D5}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 94
Warning (332049): Ignored set_false_path at top.sdc(95): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 95
    Info (332050): set_false_path -from [get_ports {hps_usb1_D6}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 95
Warning (332049): Ignored set_false_path at top.sdc(96): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 96
    Info (332050): set_false_path -from [get_ports {hps_usb1_D7}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 96
Warning (332049): Ignored set_false_path at top.sdc(97): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SDA}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 97
Warning (332049): Ignored set_false_path at top.sdc(98): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 98
    Info (332050): set_false_path -from [get_ports {hps_i2c0_SCL}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 98
Warning (332049): Ignored set_false_path at top.sdc(99): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 99
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO09}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 99
Warning (332049): Ignored set_false_path at top.sdc(100): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 100
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO35}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 100
Warning (332049): Ignored set_false_path at top.sdc(101): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 101
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO41}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 101
Warning (332049): Ignored set_false_path at top.sdc(102): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 102
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO42}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 102
Warning (332049): Ignored set_false_path at top.sdc(103): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 103
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO43}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 103
Warning (332049): Ignored set_false_path at top.sdc(104): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 104
    Info (332050): set_false_path -from [get_ports {hps_gpio_GPIO44}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 104
Warning (332174): Ignored filter at top.sdc(106): hps_usb1_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 106
Warning (332049): Ignored set_false_path at top.sdc(106): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 106
    Info (332050): set_false_path -from [get_ports {hps_usb1_CLK}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 106
Warning (332174): Ignored filter at top.sdc(107): hps_usb1_DIR could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 107
Warning (332049): Ignored set_false_path at top.sdc(107): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 107
    Info (332050): set_false_path -from [get_ports {hps_usb1_DIR}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 107
Warning (332174): Ignored filter at top.sdc(108): hps_usb1_NXT could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 108
Warning (332049): Ignored set_false_path at top.sdc(108): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 108
    Info (332050): set_false_path -from [get_ports {hps_usb1_NXT}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 108
Warning (332174): Ignored filter at top.sdc(109): hps_spim0_MISO could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 109
Warning (332049): Ignored set_false_path at top.sdc(109): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 109
    Info (332050): set_false_path -from [get_ports {hps_spim0_MISO}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 109
Warning (332174): Ignored filter at top.sdc(110): hps_uart0_RX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 110
Warning (332049): Ignored set_false_path at top.sdc(110): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 110
    Info (332050): set_false_path -from [get_ports {hps_uart0_RX}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 110
Warning (332174): Ignored filter at top.sdc(111): hps_can0_RX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 111
Warning (332049): Ignored set_false_path at top.sdc(111): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 111
    Info (332050): set_false_path -from [get_ports {hps_can0_RX}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 111
Warning (332174): Ignored filter at top.sdc(121): led[0] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 121
Warning (332049): Ignored set_false_path at top.sdc(121): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 121
    Info (332050): set_false_path -from [get_ports {led[0]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 121
Warning (332174): Ignored filter at top.sdc(122): led[1] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 122
Warning (332049): Ignored set_false_path at top.sdc(122): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 122
    Info (332050): set_false_path -from [get_ports {led[1]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 122
Warning (332174): Ignored filter at top.sdc(123): led[2] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 123
Warning (332049): Ignored set_false_path at top.sdc(123): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 123
    Info (332050): set_false_path -from [get_ports {led[2]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 123
Warning (332174): Ignored filter at top.sdc(124): led[3] could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(124): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 124
    Info (332050): set_false_path -from [get_ports {led[3]}] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 124
Warning (332049): Ignored set_false_path at top.sdc(140): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 140
    Info (332050): set_false_path -from * -to [get_ports {led[0]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 140
Warning (332049): Ignored set_false_path at top.sdc(141): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 141
    Info (332050): set_false_path -from * -to [get_ports {led[1]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 141
Warning (332049): Ignored set_false_path at top.sdc(142): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 142
    Info (332050): set_false_path -from * -to [get_ports {led[2]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 142
Warning (332049): Ignored set_false_path at top.sdc(143): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 143
    Info (332050): set_false_path -from * -to [get_ports {led[3]}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 143
Warning (332174): Ignored filter at top.sdc(158): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 158
Warning (332049): Ignored set_false_path at top.sdc(158): Argument <from> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 158
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter2x_a[15]} -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 158
Warning (332174): Ignored filter at top.sdc(159): system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 159
Warning (332049): Ignored set_false_path at top.sdc(159): Argument <from> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 159
    Info (332050): set_false_path -from {system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|timer:counter|counter_a[15]} -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 159
Warning (332174): Ignored filter at top.sdc(163): system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(163): Argument <from> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 163
    Info (332050): set_min_delay -from system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 0.5 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 163
Warning (332049): Ignored set_min_delay at top.sdc(164): Argument <to> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 164
    Info (332050): set_min_delay -to system:the_system|system_fpga_sdram:fpga_sdram|altera_mem_if_hard_memory_controller_top_cyclonev:c0|hmc_inst~FF_* 1.0 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.sdc Line: 164
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|refclkin} -divide_by 64 -multiply_by 717 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|vco0ph[0]} -divide_by 4 -duty_cycle 50.00 -name {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk} {the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -multiply_by 6 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 3 -duty_cycle 50.00 -name {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'top_clean.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/mem_org_mode.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:the_system|*:acl_iface|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(1): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CLK] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 1
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(2): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD0] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 2
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(3): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD1] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(4): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD2] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(5): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TXD3] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(6): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD0] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(7): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_MDIO] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(8): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDIO] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(9): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_MDC] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(10): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CTL] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(11): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_emac1_inst_TX_CTL] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(12): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RX_CLK] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(13): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD1] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(14): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD2] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(15): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_emac1_inst_RXD3] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(16): hps_io_hps_io_sdio_inst_CMD could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(16): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_CMD] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(17): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CMD] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(18): hps_io_hps_io_sdio_inst_D0 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(18): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D0] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(19): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D0] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(20): hps_io_hps_io_sdio_inst_D1 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(20): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D1] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(21): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D1] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(22): hps_io_hps_io_sdio_inst_CLK could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(22): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_CLK] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(23): hps_io_hps_io_sdio_inst_D2 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(23): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D2] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(24): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D2] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(25): hps_io_hps_io_sdio_inst_D3 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(25): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_sdio_inst_D3] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(26): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_sdio_inst_D3] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(27): hps_io_hps_io_uart0_inst_RX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(27): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_uart0_inst_RX] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 27
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(28): hps_io_hps_io_uart0_inst_TX could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(28): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_uart0_inst_TX] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(29): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(29): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SDA] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(30): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SDA] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(31): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(31): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_i2c1_inst_SCL] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(32): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_i2c1_inst_SCL] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_hps_io_border.sdc(33): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(33): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
    Info (332050): set_false_path -from [get_ports hps_io_hps_io_gpio_inst_GPIO53] -to * File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_hps_io_border.sdc(34): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
    Info (332050): set_false_path -from * -to [get_ports hps_io_hps_io_gpio_inst_GPIO53] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_hps_io_border.sdc Line: 34
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(3): *fpga_interfaces|f2sdram~FF_3768 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 3
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(3): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 3
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3768}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 3
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(4): *fpga_interfaces|f2sdram~FF_3769 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 4
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(4): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 4
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3769}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 4
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(7): *fpga_interfaces|f2sdram~FF_3773 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 7
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(7): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 7
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3773}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 7
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(8): *fpga_interfaces|f2sdram~FF_3774 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 8
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(8): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 8
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3774}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 8
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(11): *fpga_interfaces|f2sdram~FF_3778 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 11
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(11): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 11
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3778}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 11
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(12): *fpga_interfaces|f2sdram~FF_3779 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 12
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(12): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 12
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3779}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 12
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(15): *fpga_interfaces|f2sdram~FF_3783 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 15
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(15): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 15
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3783}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 15
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(16): *fpga_interfaces|f2sdram~FF_3784 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 16
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(16): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 16
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3784}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 16
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(17): *fpga_interfaces|f2sdram~FF_3785 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 17
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(17): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 17
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3785}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 17
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(18): *fpga_interfaces|f2sdram~FF_3786 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 18
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(18): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 18
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3786}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 18
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(19): *fpga_interfaces|f2sdram~FF_3790 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 19
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(19): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 19
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3790}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 19
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(22): *fpga_interfaces|f2sdram~FF_3795 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 22
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(22): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 22
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3795}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 22
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(25): *fpga_interfaces|f2sdram~FF_3798 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 25
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(25): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 25
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3798}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 25
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(26): *fpga_interfaces|f2sdram~FF_3799 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 26
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(26): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 26
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3799}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 26
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(28): *fpga_interfaces|f2sdram~FF_3802 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 28
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(28): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 28
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3802}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 28
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(29): *fpga_interfaces|f2sdram~FF_3803 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 29
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(29): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 29
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3803}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 29
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(31): *fpga_interfaces|f2sdram~FF_3806 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 31
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(31): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 31
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3806}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 31
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(32): *fpga_interfaces|f2sdram~FF_3808 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 32
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(32): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 32
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3808}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 32
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(33): *fpga_interfaces|f2sdram~FF_3809 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 33
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(33): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 33
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3809}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 33
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(34): *fpga_interfaces|f2sdram~FF_3811 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 34
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(34): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 34
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3811}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 34
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(35): *fpga_interfaces|f2sdram~FF_3812 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 35
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3812}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 35
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(36): *fpga_interfaces|f2sdram~FF_3813 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 36
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 36
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3813}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 36
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(37): *fpga_interfaces|f2sdram~FF_3815 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 37
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(37): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 37
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3815}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 37
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(38): *fpga_interfaces|f2sdram~FF_3816 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 38
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(38): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 38
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3816}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 38
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(41): *fpga_interfaces|f2sdram~FF_3820 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 41
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(41): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 41
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3820}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 41
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(42): *fpga_interfaces|f2sdram~FF_3821 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 42
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(42): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 42
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3821}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 42
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(45): *fpga_interfaces|f2sdram~FF_3830 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 45
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(45): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 45
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3830}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 45
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(46): *fpga_interfaces|f2sdram~FF_3831 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 46
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(46): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 46
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3831}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 46
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(48): *fpga_interfaces|f2sdram~FF_3834 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 48
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(48): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 48
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3834}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 48
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(49): *fpga_interfaces|f2sdram~FF_3835 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 49
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(49): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 49
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3835}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 49
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(51): *fpga_interfaces|f2sdram~FF_4494 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 51
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(51): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 51
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4494}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 51
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(52): *fpga_interfaces|f2sdram~FF_4495 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 52
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(52): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 52
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4495}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 52
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(53): *fpga_interfaces|f2sdram~FF_4496 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 53
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(53): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 53
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4496}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 53
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(54): *fpga_interfaces|f2sdram~FF_4497 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 54
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(54): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 54
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4497}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 54
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(55): *fpga_interfaces|f2sdram~FF_4498 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 55
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(55): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 55
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4498}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 55
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(56): *fpga_interfaces|f2sdram~FF_4499 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 56
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(56): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 56
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4499}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 56
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(57): *fpga_interfaces|f2sdram~FF_4500 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 57
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(57): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 57
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4500}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 57
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(58): *fpga_interfaces|f2sdram~FF_4501 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 58
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(58): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 58
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4501}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 58
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(59): *fpga_interfaces|f2sdram~FF_4502 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 59
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(59): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 59
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4502}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 59
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(60): *fpga_interfaces|f2sdram~FF_4503 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 60
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(60): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 60
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4503}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 60
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(61): *fpga_interfaces|f2sdram~FF_4504 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 61
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(61): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 61
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4504}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 61
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(62): *fpga_interfaces|f2sdram~FF_4505 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 62
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(62): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 62
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4505}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 62
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(63): *fpga_interfaces|f2sdram~FF_4506 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 63
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(63): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 63
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_4506}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 63
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(64): *fpga_interfaces|f2sdram~FF_1054 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 64
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(64): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 64
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1054}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 64
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(65): *fpga_interfaces|f2sdram~FF_1055 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 65
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(65): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 65
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1055}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 65
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(68): *fpga_interfaces|f2sdram~FF_1118 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 68
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(68): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 68
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1118}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 68
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(69): *fpga_interfaces|f2sdram~FF_1119 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 69
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(69): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 69
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1119}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 69
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(73): *fpga_interfaces|f2sdram~FF_3408 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 73
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(73): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 73
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3408}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 73
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(77): *fpga_interfaces|f2sdram~FF_3417 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 77
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(77): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 77
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3417}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 77
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(80): *fpga_interfaces|f2sdram~FF_798 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 80
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(80): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 80
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_798}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 80
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(81): *fpga_interfaces|f2sdram~FF_799 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 81
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(81): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 81
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_799}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 81
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(82): *fpga_interfaces|f2sdram~FF_800 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 82
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(82): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 82
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_800}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 82
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(83): *fpga_interfaces|f2sdram~FF_801 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 83
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(83): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 83
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_801}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 83
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(84): *fpga_interfaces|f2sdram~FF_862 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 84
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(84): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 84
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_862}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 84
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(85): *fpga_interfaces|f2sdram~FF_863 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 85
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(85): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 85
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_863}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 85
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(88): *fpga_interfaces|f2sdram~FF_926 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 88
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(88): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 88
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_926}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 88
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(89): *fpga_interfaces|f2sdram~FF_927 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 89
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(89): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 89
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_927}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 89
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(92): *fpga_interfaces|f2sdram~FF_990 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 92
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(92): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 92
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_990}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 92
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(93): *fpga_interfaces|f2sdram~FF_991 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 93
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(93): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 93
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_991}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 93
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at system_acl_iface_hps_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at system_acl_iface_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/system_acl_iface_hps_fpga_interfaces.sdc Line: 95
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_avalon_dc_fifo.sdc'
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(19): *|in_wr_ptr_gray[*] could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 19
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(19): *|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 19
Warning (332049): Ignored set_max_delay at altera_avalon_dc_fifo.sdc(19): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 19
    Info (332050): set_max_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 100 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 19
Warning (332049): Ignored set_max_delay at altera_avalon_dc_fifo.sdc(19): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 19
Warning (332049): Ignored set_min_delay at altera_avalon_dc_fifo.sdc(20): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 20
    Info (332050): set_min_delay -from [get_registers {*|in_wr_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -100 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 20
Warning (332049): Ignored set_min_delay at altera_avalon_dc_fifo.sdc(20): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 20
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(21): *|in_wr_ptr_gray[*]* could not be matched with a pin File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 21
Warning (332049): Ignored set_net_delay at altera_avalon_dc_fifo.sdc(21): argument -from with value [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] contains zero elements File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 21
    Info (332050): set_net_delay -max 2 -from [get_pins -compatibility_mode {*|in_wr_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}]  File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 21
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(23): *|out_rd_ptr_gray[*] could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 23
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(23): *|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1 could not be matched with a register File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_max_delay at altera_avalon_dc_fifo.sdc(23): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 23
    Info (332050): set_max_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] 100 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_max_delay at altera_avalon_dc_fifo.sdc(23): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 23
Warning (332049): Ignored set_min_delay at altera_avalon_dc_fifo.sdc(24): Argument <from> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 24
    Info (332050): set_min_delay -from [get_registers {*|out_rd_ptr_gray[*]}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] -100 File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 24
Warning (332049): Ignored set_min_delay at altera_avalon_dc_fifo.sdc(24): Argument <to> is an empty collection File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 24
Warning (332174): Ignored filter at altera_avalon_dc_fifo.sdc(25): *|out_rd_ptr_gray[*]* could not be matched with a pin File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 25
Warning (332049): Ignored set_net_delay at altera_avalon_dc_fifo.sdc(25): argument -from with value [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] contains zero elements File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 25
    Info (332050): set_net_delay -max 2 -from [get_pins -compatibility_mode {*|out_rd_ptr_gray[*]*}] -to [get_registers {*|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[*].u|din_s1}] File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/system/synthesis/submodules/altera_avalon_dc_fifo.sdc Line: 25
Info (332104): Reading SDC File: 'top_post.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: async_counter_30:AC30|count_a[14] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register async_counter_30:AC30|count_b[0] is being clocked by async_counter_30:AC30|count_a[14]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll  from: refclkin  to: fbclk
    Info (332098): From: the_system|acl_iface|hps|fpga_interfaces|hps2fpga_light_weight|clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_fpga_interfaces:fpga_interfaces|hps2fpga_light_weight~FF_3425
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
    Info (332098): From: the_system|acl_iface|hps|hps_io|border|i2c1_inst|i2c_clk  to: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|i2c1_inst~FF_3393
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[0]_IN (Rise) to memory_mem_dqs[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[1]_IN (Rise) to memory_mem_dqs[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[2]_IN (Rise) to memory_mem_dqs[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from memory_mem_dqs[3]_IN (Rise) to memory_mem_dqs[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to memory_mem_dqs[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to memory_mem_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 23 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000  fpga_clk_50
    Info (332111):  300.000      i2c_scl
    Info (332111):    2.500 memory_mem_ck
    Info (332111):    2.500 memory_mem_ck_n
    Info (332111):    2.500 memory_mem_dqs[0]_IN
    Info (332111):    2.500 memory_mem_dqs[0]_OUT
    Info (332111):    2.500 memory_mem_dqs[1]_IN
    Info (332111):    2.500 memory_mem_dqs[1]_OUT
    Info (332111):    2.500 memory_mem_dqs[2]_IN
    Info (332111):    2.500 memory_mem_dqs[2]_OUT
    Info (332111):    2.500 memory_mem_dqs[3]_IN
    Info (332111):    2.500 memory_mem_dqs[3]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[0]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[1]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[2]_OUT
    Info (332111):    2.500 memory_mem_dqs_n[3]_OUT
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    7.140 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk
    Info (332111):    1.785 the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|fpll_0|fpll|vcoph[0]
    Info (332111):    2.500 the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
    Info (332111):    3.333 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   10.000 the_system|acl_iface|pll|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 128 registers into blocks of type EC
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "memory_mem_dm[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[32]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[33]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[34]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[35]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[36]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[37]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[38]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dq[39]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "memory_mem_dqs_n[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "system:the_system|system_acl_iface:acl_iface|system_acl_iface_acl_kernel_clk:acl_kernel_clk|system_acl_iface_acl_kernel_clk_kernel_pll:kernel_pll|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|divclk[1]" is assigned to location or region, but does not exist in design
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:22
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:12
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:00:26
Info (11888): Total time spent on timing analysis during the Fitter is 8.87 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin memory_mem_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 59
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin memory_mem_dqs[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 58
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[31] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[30] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[29] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[28] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[27] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[26] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[25] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[24] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[23] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[22] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[9] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[8] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[7] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[6] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[5] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[4] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[3] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[2] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[1] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[0] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[10] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[11] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[12] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[13] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[14] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[15] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[16] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[17] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[18] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[19] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[20] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
    Info (169185): Following pins have the same dynamic on-chip termination control: system:the_system|system_acl_iface:acl_iface|system_acl_iface_hps:hps|system_acl_iface_hps_hps_io:hps_io|system_acl_iface_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin memory_mem_dq[21] uses the SSTL-15 Class I I/O standard File: /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.v Line: 57
Info (144001): Generated suppressed messages file /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 474 warnings
    Info: Peak virtual memory: 3223 megabytes
    Info: Processing ended: Tue Nov 26 16:36:25 2019
    Info: Elapsed time: 00:01:52
    Info: Total CPU time (on all processors): 00:03:24


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /users/zicew/git/ece327/new/lab5/no_CL/aocl_mat/device/mat_cl/top.fit.smsg.


