

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_VITIS_LOOP_2922_3'
================================================================
* Date:           Wed Sep  4 13:52:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2922_3  |      100|      100|         2|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.25>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:2834]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 0, i7 %i" [../source/haar.cpp:2834]   --->   Operation 10 'store' 'store_ln2834' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc69"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [../source/haar.cpp:2922]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%icmp_ln2922 = icmp_eq  i7 %i_1, i7 100" [../source/haar.cpp:2922]   --->   Operation 13 'icmp' 'icmp_ln2922' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.03ns)   --->   "%add_ln2922 = add i7 %i_1, i7 1" [../source/haar.cpp:2922]   --->   Operation 14 'add' 'add_ln2922' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln2922 = br i1 %icmp_ln2922, void %for.inc69.split, void %mergeST.loopexit.exitStub" [../source/haar.cpp:2922]   --->   Operation 15 'br' 'br_ln2922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln2922 = zext i7 %i_1" [../source/haar.cpp:2922]   --->   Operation 16 'zext' 'zext_ln2922' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%result_x_Scale_addr = getelementptr i32 %result_x_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2923]   --->   Operation 17 'getelementptr' 'result_x_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [../source/haar.cpp:2923]   --->   Operation 18 'load' 'result_x_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_y_Scale_addr = getelementptr i32 %result_y_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2924]   --->   Operation 19 'getelementptr' 'result_y_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [../source/haar.cpp:2924]   --->   Operation 20 'load' 'result_y_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_w_Scale_addr = getelementptr i32 %result_w_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2925]   --->   Operation 21 'getelementptr' 'result_w_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [../source/haar.cpp:2925]   --->   Operation 22 'load' 'result_w_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_h_Scale_addr = getelementptr i32 %result_h_Scale, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2926]   --->   Operation 23 'getelementptr' 'result_h_Scale_addr' <Predicate = (!icmp_ln2922)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [../source/haar.cpp:2926]   --->   Operation 24 'load' 'result_h_Scale_load' <Predicate = (!icmp_ln2922)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 %add_ln2922, i7 %i" [../source/haar.cpp:2834]   --->   Operation 25 'store' 'store_ln2834' <Predicate = (!icmp_ln2922)> <Delay = 1.61>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (icmp_ln2922)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln2834 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2834]   --->   Operation 26 'specpipeline' 'specpipeline_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2834 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../source/haar.cpp:2834]   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln2834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln2922 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../source/haar.cpp:2922]   --->   Operation 28 'specloopname' 'specloopname_ln2922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%result_x_Scale_load = load i7 %result_x_Scale_addr" [../source/haar.cpp:2923]   --->   Operation 29 'load' 'result_x_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2923]   --->   Operation 30 'getelementptr' 'result_x_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln2923 = store i32 %result_x_Scale_load, i7 %result_x_addr" [../source/haar.cpp:2923]   --->   Operation 31 'store' 'store_ln2923' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%result_y_Scale_load = load i7 %result_y_Scale_addr" [../source/haar.cpp:2924]   --->   Operation 32 'load' 'result_y_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2924]   --->   Operation 33 'getelementptr' 'result_y_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (3.25ns)   --->   "%store_ln2924 = store i32 %result_y_Scale_load, i7 %result_y_addr" [../source/haar.cpp:2924]   --->   Operation 34 'store' 'store_ln2924' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%result_w_Scale_load = load i7 %result_w_Scale_addr" [../source/haar.cpp:2925]   --->   Operation 35 'load' 'result_w_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2925]   --->   Operation 36 'getelementptr' 'result_w_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (3.25ns)   --->   "%store_ln2925 = store i32 %result_w_Scale_load, i7 %result_w_addr" [../source/haar.cpp:2925]   --->   Operation 37 'store' 'store_ln2925' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%result_h_Scale_load = load i7 %result_h_Scale_addr" [../source/haar.cpp:2926]   --->   Operation 38 'load' 'result_h_Scale_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln2922" [../source/haar.cpp:2926]   --->   Operation 39 'getelementptr' 'result_h_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln2926 = store i32 %result_h_Scale_load, i7 %result_h_addr" [../source/haar.cpp:2926]   --->   Operation 40 'store' 'store_ln2926' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln2922 = br void %for.inc69" [../source/haar.cpp:2922]   --->   Operation 41 'br' 'br_ln2922' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.251ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln2834', ../source/haar.cpp:2834) of constant 0 on local variable 'i', ../source/haar.cpp:2834 [14]  (1.610 ns)
	'load' operation 7 bit ('i', ../source/haar.cpp:2922) on local variable 'i', ../source/haar.cpp:2834 [17]  (0.000 ns)
	'add' operation 7 bit ('add_ln2922', ../source/haar.cpp:2922) [19]  (2.030 ns)
	'store' operation 0 bit ('store_ln2834', ../source/haar.cpp:2834) of variable 'add_ln2922', ../source/haar.cpp:2922 on local variable 'i', ../source/haar.cpp:2834 [42]  (1.610 ns)

 <State 2>: 6.514ns
The critical path consists of the following:
	'load' operation 32 bit ('result_x_Scale_load', ../source/haar.cpp:2923) on array 'result_x_Scale' [27]  (3.257 ns)
	'store' operation 0 bit ('store_ln2923', ../source/haar.cpp:2923) of variable 'result_x_Scale_load', ../source/haar.cpp:2923 on array 'result_x' [29]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
