{
	"finish__design__instance__count__class:buffer": 49,
	"finish__design__instance__area__class:buffer": 2167.6,
	"finish__design__instance__count__class:clock_buffer": 7,
	"finish__design__instance__area__class:clock_buffer": 344.333,
	"finish__design__instance__count__class:timing_repair_buffer": 113,
	"finish__design__instance__area__class:timing_repair_buffer": 4916.62,
	"finish__design__instance__count__class:inverter": 29,
	"finish__design__instance__area__class:inverter": 530.611,
	"finish__design__instance__count__class:clock_inverter": 1,
	"finish__design__instance__area__class:clock_inverter": 22.5792,
	"finish__design__instance__count__class:sequential_cell": 51,
	"finish__design__instance__area__class:sequential_cell": 4939.2,
	"finish__design__instance__count__class:multi_input_combinational_cell": 321,
	"finish__design__instance__area__class:multi_input_combinational_cell": 12551.2,
	"finish__design__instance__count": 571,
	"finish__design__instance__area": 25472.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 6.56544,
	"finish__clock__skew__setup": 0.0299251,
	"finish__clock__skew__hold": 0.0299251,
	"finish__timing__drv__max_slew_limit": 0.801621,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.86247,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00725933,
	"finish__power__switching__total": 0.00187934,
	"finish__power__leakage__total": 2.1007e-07,
	"finish__power__total": 0.00913888,
	"finish__design__io": 113,
	"finish__design__die__area": 51103.1,
	"finish__design__core__area": 48423.9,
	"finish__design__instance__count": 702,
	"finish__design__instance__area": 26211.6,
	"finish__design__instance__count__stdcell": 702,
	"finish__design__instance__area__stdcell": 26211.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.541295,
	"finish__design__instance__utilization__stdcell": 0.541295,
	"finish__design__rows": 43,
	"finish__design__rows:GF018hv5v_green_sc9": 43,
	"finish__design__sites": 17157,
	"finish__design__sites:GF018hv5v_green_sc9": 17157,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}