# Autogenerated CACTI config file
-size (bytes) 4194304
-block size (bytes) 512
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 4
-single ended read ports 3
-technology (u) 0.032
-page size (bits) 8192
-burst length 16
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-hp"
-Tag array cell type - "itrs-lop"
-Tag array peripheral type - "itrs-hp"
-output/input bus width 16
-operating temperature (K) 350
-cache type "ram"
-tag size (b) "default"
-access mode - "fast"
-design objective 13:26:0:46:18
-deviate 60:100000:100000:100000:1000000
-NUCAdesign objective 41:100:0:14:100
-NUCAdeviate 10:10000:10000:4972:10000
-Optimize "NONE"
-Cache model - "UCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 8
-Cache level - "L2"
