```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Simplifying the given Karnaugh map, we choose the sum-of-products form:
    // The expression from the K-map:
    // F(a, b, c, d) = c'd' + ab + cd

    assign out = (~c & ~d) | (a & b) | (c & d);

endmodule
```