Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto 0674e20dbda04bb2a5b0766e9f4592a4 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_fsm_bench_behav xil_defaultlib.mips_fsm_bench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port brnch on this module [/home/millerid/ECE425/Lab08/lab08/lab08.srcs/sim_1/new/mips_fsm_bench.sv:9]
ERROR: [VRFC 10-426] cannot find port brnch on this module [/home/millerid/ECE425/Lab08/lab08/lab08.srcs/sim_1/new/mips_fsm_bench.sv:10]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
