
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126291                       # Number of seconds simulated
sim_ticks                                126291156656                       # Number of ticks simulated
final_tick                               1267926492287                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  51939                       # Simulator instruction rate (inst/s)
host_op_rate                                    66477                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1401432                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918784                       # Number of bytes of host memory used
host_seconds                                 90115.79                       # Real time elapsed on the host
sim_insts                                  4680539684                       # Number of instructions simulated
sim_ops                                    5990651242                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2556800                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3940352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1755136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1319552                       # Number of bytes read from this memory
system.physmem.bytes_read::total              9579648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2415872                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2415872                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        19975                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        30784                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        13712                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        10309                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 74841                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           18874                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                18874                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20245281                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13176                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     31200538                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     13897537                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        20271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10448491                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                75853672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14189                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        20271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              61825                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19129384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19129384                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19129384                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20245281                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13176                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     31200538                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     13897537                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        20271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10448491                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               94983056                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151610033                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22326378                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19566984                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741019                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11047130                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10779353                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552474                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54201                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117725111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124087154                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22326378                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12331827                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25248121                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5705391                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2159917                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13417491                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095634                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    149087337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.946764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.315976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123839216     83.06%     83.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272756      0.85%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2328865      1.56%     85.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944914      1.30%     86.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3570529      2.39%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3864361      2.59%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          843963      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          664337      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10758396      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    149087337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.147262                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.818463                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116743104                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3334287                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25035487                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25444                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3949007                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2400144                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5183                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140053433                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1302                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3949007                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117216259                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1659163                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       795071                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24576014                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       891816                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139065280                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89522                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       557042                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184693533                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630968441                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630968441                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35797361                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19860                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9939                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2752123                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23155216                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4493492                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        81771                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       999389                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137454962                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19861                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129112595                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       104333                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22907771                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49068080                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    149087337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866020                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477633                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95330824     63.94%     63.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21915404     14.70%     78.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10994363      7.37%     86.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7194031      4.83%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7506924      5.04%     95.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3878491      2.60%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1747382      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       437415      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82503      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    149087337                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         325047     59.59%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        139770     25.62%     85.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80627     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101928873     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081835      0.84%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21632023     16.75%     96.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459943      3.45%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129112595                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.851610                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             545444                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004225                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407962304                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160382899                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126190180                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129658039                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       241332                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4225145                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          305                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140137                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3949007                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1103002                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53257                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137474823                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48572                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23155216                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4493492                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9939                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         34195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          218                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          305                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1038770                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1877147                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127726691                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21298205                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385904                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25757984                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19674411                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459779                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.842469                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126302045                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126190180                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72873817                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173018189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.832334                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421192                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23864258                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1745784                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145138330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.782781                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659205                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102937128     70.92%     70.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16385568     11.29%     82.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11830956      8.15%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2648726      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3013811      2.08%     94.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1070211      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4451347      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901117      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1899466      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145138330                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1899466                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280714708                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278900800                       # The number of ROB writes
system.switch_cpus0.timesIdled                  44906                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2522696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.516100                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.516100                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.659587                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.659587                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590853703                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165787206                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146877193                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151610033                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        24926032                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20198103                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2161519                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10084498                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9572318                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2664089                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96102                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    108681155                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137174715                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           24926032                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12236407                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29971124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7021775                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3454207                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12683703                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1744590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    146918848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.140124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.554281                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       116947724     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2810033      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2150727      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5280520      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1198143      0.82%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1703322      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1286557      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          810433      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14731389     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    146918848                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164409                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.904787                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107399838                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5123845                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29507875                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       119465                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4767820                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4303498                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44551                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     165495769                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84178                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4767820                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108310955                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1423258                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2145765                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28705248                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1565797                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     163780933                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        26323                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        285150                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       640939                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       180298                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230091875                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    762820131                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    762820131                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    181589594                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48502271                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39713                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22126                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5318798                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15815819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7708772                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       129038                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1714179                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         160904650                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39704                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149450660                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       199327                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29390956                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63650622                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    146918848                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017233                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564774                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84338924     57.41%     57.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26285578     17.89%     75.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12288851      8.36%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9011800      6.13%     89.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8014235      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3185586      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3147643      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       488596      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       157635      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    146918848                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         598806     68.60%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        122926     14.08%     82.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151137     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125445907     83.94%     83.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2246428      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17587      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14105249      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7635489      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149450660                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.985757                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             872869                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005841                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446892364                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190335761                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    145698343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150323529                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       367901                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3866352                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1064                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          451                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235941                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4767820                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         837560                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96537                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    160944354                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15815819                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7708772                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         84209                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          451                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1172787                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1234675                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2407462                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146763509                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13556814                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2687151                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21190564                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20850428                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7633750                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.968033                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             145887517                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            145698343                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87394715                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        242089369                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.961007                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361002                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106378502                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    130640988                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30304664                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2164585                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142151028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919029                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692663                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88573047     62.31%     62.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25069417     17.64%     79.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11042397      7.77%     87.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5788975      4.07%     91.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4613198      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1658473      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1408486      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1052501      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2944534      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142151028                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106378502                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     130640988                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19422298                       # Number of memory references committed
system.switch_cpus1.commit.loads             11949467                       # Number of loads committed
system.switch_cpus1.commit.membars              17588                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18770161                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        117712286                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2659373                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2944534                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300152146                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326659372                       # The number of ROB writes
system.switch_cpus1.timesIdled                  78369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4691185                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106378502                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            130640988                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106378502                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.425194                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.425194                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.701659                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.701659                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       661762944                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202949517                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      154803036                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35176                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151610033                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25214693                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     20446556                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2151945                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10020908                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9672133                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2707077                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        98934                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    109991269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             137955876                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25214693                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12379210                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             30339824                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7024902                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3446164                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         12849674                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1687608                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148622779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.135807                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.540503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       118282955     79.59%     79.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2129800      1.43%     81.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3904900      2.63%     83.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3544446      2.38%     86.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2272534      1.53%     87.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1832772      1.23%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1070279      0.72%     89.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1122578      0.76%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14462515      9.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148622779                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166313                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.909939                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       108880870                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4904149                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29948216                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50144                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4839399                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4360124                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         6108                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     166842863                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        48370                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4839399                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       109763406                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1132684                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2527913                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29095274                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1264101                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     164972216                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        237306                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       546935                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    233358187                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    768228445                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    768228445                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    184591985                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        48766174                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36351                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18176                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4546993                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15625191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7757001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        88526                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1739402                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         161851974                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36352                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        150326885                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       167792                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28481116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     62688059                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    148622779                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.011466                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.558918                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85670694     57.64%     57.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25894769     17.42%     75.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13615178      9.16%     84.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7889857      5.31%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8722864      5.87%     95.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3233020      2.18%     97.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2872843      1.93%     99.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       549857      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       173697      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148622779                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         599894     68.77%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        124268     14.24%     83.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       148217     16.99%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126590868     84.21%     84.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2127121      1.41%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18175      0.01%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13871385      9.23%     94.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7719336      5.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     150326885                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.991537                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             872379                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005803                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    450316718                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    190369668                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    147042297                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     151199264                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       290244                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3591788                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       134113                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4839399                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         735955                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       111329                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    161888327                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        62010                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15625191                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7757001                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18176                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         96490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1194685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1204996                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2399681                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    147864655                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13323727                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2462228                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21042680                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21037003                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7718953                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.975296                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             147176626                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            147042297                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         85778775                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        240961997                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.969872                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.355985                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    107506364                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    132371792                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     29516966                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36352                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2173103                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    143783380                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.920633                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.692003                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     89331350     62.13%     62.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25226578     17.54%     79.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     12529160      8.71%     88.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4260613      2.96%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5251480      3.65%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1837656      1.28%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1294696      0.90%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1072097      0.75%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2979750      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    143783380                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    107506364                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     132371792                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19656288                       # Number of memory references committed
system.switch_cpus2.commit.loads             12033400                       # Number of loads committed
system.switch_cpus2.commit.membars              18176                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          19106655                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        119256645                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2730231                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2979750                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           302692388                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          328617129                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2987254                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          107506364                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            132371792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    107506364                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.410242                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.410242                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.709098                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.709098                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       665794472                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      205811019                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      155534507                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36352                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               151610033                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        25357477                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     20776157                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2152285                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     10372172                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        10022511                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2596444                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        98691                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    112544936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             136153748                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25357477                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     12618955                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29496703                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6445721                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4600807                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13166365                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1682555                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    150917266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.103998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.529180                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       121420563     80.46%     80.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2376461      1.57%     82.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4045897      2.68%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2346508      1.55%     86.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1841682      1.22%     87.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1623928      1.08%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          993991      0.66%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2491661      1.65%     90.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13776575      9.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    150917266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.167255                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.898052                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       111834763                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5858011                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28872145                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        77941                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4274394                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4152217                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          428                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     164121387                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2424                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4274394                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       112400972                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         646657                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      4243570                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28365505                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       986157                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     162999582                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        100791                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       570476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    230077477                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    758321199                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    758321199                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    184196157                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        45881292                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        36603                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18326                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2873526                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15163399                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7744741                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        81051                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1813176                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         157657663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36602                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        147979647                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        95013                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     23486910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     52165301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           50                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    150917266                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.980535                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.544291                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     90532171     59.99%     59.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23145145     15.34%     75.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12533908      8.31%     83.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9266844      6.14%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      9022928      5.98%     95.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3347864      2.22%     97.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2534896      1.68%     99.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       342334      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       191176      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    150917266                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         132485     28.09%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     28.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        176655     37.45%     65.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       162499     34.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    124880332     84.39%     84.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2008654      1.36%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18277      0.01%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13356005      9.03%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7716379      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     147979647                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.976054                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             471647                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.003187                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    447443219                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181181558                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    144831205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     148451294                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       305337                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      3178780                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       129443                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           37                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4274394                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         432361                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        58156                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    157694265                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       822648                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15163399                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7744741                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18326                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         47139                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1238380                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1144389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2382769                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    145681193                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13019605                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2298453                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20735682                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20610255                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7716077                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.960894                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             144831325                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            144831205                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         85639932                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        237174156                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.955288                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.361085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    107123344                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    132041377                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25653159                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36552                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2170185                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    146642872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.900428                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.711127                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     93257758     63.60%     63.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     25722715     17.54%     81.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10063200      6.86%     88.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5294180      3.61%     91.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4502176      3.07%     94.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2166760      1.48%     96.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1021475      0.70%     96.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1578496      1.08%     97.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3036112      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    146642872                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    107123344                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     132041377                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19599917                       # Number of memory references committed
system.switch_cpus3.commit.loads             11984619                       # Number of loads committed
system.switch_cpus3.commit.membars              18276                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19151671                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        118871813                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2728599                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3036112                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           301301296                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          319665331                       # The number of ROB writes
system.switch_cpus3.timesIdled                  25277                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 692767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          107123344                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            132041377                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    107123344                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.415285                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.415285                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.706572                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.706572                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       655159163                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      202173024                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      153238018                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36552                       # number of misc regfile writes
system.l2.replacements                          74872                       # number of replacements
system.l2.tagsinuse                       8191.925799                       # Cycle average of tags in use
system.l2.total_refs                           466873                       # Total number of references to valid blocks.
system.l2.sampled_refs                          83064                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.620642                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            45.570154                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.192389                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1851.288023                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      1.055591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2312.047892                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      0.889201                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1363.584362                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      1.341623                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1022.461589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            357.657493                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            493.899778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            386.902765                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            354.034939                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005563                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000146                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.225987                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000129                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.282232                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.166453                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.124812                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.043659                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.060291                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.047229                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.043217                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999991                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29565                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28041                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        25193                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  129749                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            33342                       # number of Writeback hits
system.l2.Writeback_hits::total                 33342                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29565                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46950                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28041                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        25193                       # number of demand (read+write) hits
system.l2.demand_hits::total                   129749                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29565                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46950                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28041                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        25193                       # number of overall hits
system.l2.overall_hits::total                  129749                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        19975                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        30784                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        13712                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        10290                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 74822                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        19975                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        30784                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        13712                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10309                       # number of demand (read+write) misses
system.l2.demand_misses::total                  74841                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        19975                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        30784                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        13712                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10309                       # number of overall misses
system.l2.overall_misses::total                 74841                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2556983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   4136474945                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2632532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   6392486114                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2668914                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   2925181639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      3581691                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2256094378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     15721677196                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      3852634                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3852634                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2556983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   4136474945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2632532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   6392486114                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2668914                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   2925181639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      3581691                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2259947012                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15725529830                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2556983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   4136474945                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2632532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   6392486114                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2668914                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   2925181639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      3581691                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2259947012                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15725529830                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49540                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        77734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41753                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        35483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              204571                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        33342                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             33342                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        77734                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        35502                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               204590                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        77734                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        35502                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              204590                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.403210                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.396017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.328408                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.289998                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.365751                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.403210                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.396017                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.328408                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.290378                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.365810                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.403210                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.396017                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.328408                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.290378                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.365810                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 182641.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 207082.600501                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 202502.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 207656.123766                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 190636.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 213330.049519                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 179084.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 219251.154325                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 210121.049905                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 202770.210526                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 202770.210526                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 182641.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 207082.600501                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 202502.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 207656.123766                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 190636.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 213330.049519                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 179084.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 219220.779125                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 210119.183736                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 182641.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 207082.600501                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 202502.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 207656.123766                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 190636.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 213330.049519                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 179084.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 219220.779125                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 210119.183736                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                18874                       # number of writebacks
system.l2.writebacks::total                     18874                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        19975                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        30784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        13712                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        10290                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            74822                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        19975                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        30784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        13712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10309                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             74841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        19975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        30784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        13712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10309                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            74841                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1741629                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2972543067                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1873072                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4598968897                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1854407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2126458987                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2416013                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1656646896                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  11362502968                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      2748000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2748000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1741629                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2972543067                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1873072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4598968897                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1854407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2126458987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2416013                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1659394896                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  11365250968                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1741629                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2972543067                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1873072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4598968897                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1854407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2126458987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2416013                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1659394896                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  11365250968                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.403210                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.396017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.328408                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.289998                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.365751                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.403210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.396017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.328408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.290378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365810                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.403210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.396017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.328408                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.290378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365810                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 124402.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148813.169812                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 144082.461538                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 149394.779658                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 132457.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155080.147827                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 120800.650000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 160995.811079                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 151860.455053                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 144631.578947                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 144631.578947                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 124402.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 148813.169812                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 144082.461538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 149394.779658                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 132457.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 155080.147827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 120800.650000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 160965.650985                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151858.619847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 124402.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 148813.169812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 144082.461538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 149394.779658                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 132457.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 155080.147827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 120800.650000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 160965.650985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151858.619847                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.982124                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013449588                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873289.441774                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.982124                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022407                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866959                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13417474                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13417474                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13417474                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13417474                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13417474                       # number of overall hits
system.cpu0.icache.overall_hits::total       13417474                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3199468                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3199468                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3199468                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3199468                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3199468                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3199468                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13417491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13417491                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13417491                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13417491                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13417491                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13417491                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       188204                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       188204                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       188204                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       188204                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       188204                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       188204                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2683783                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2683783                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2683783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2683783                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2683783                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2683783                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 191698.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 191698.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 191698.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 191698.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 191698.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 191698.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49540                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245043864                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49796                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4920.954775                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.321752                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.678248                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825476                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174524                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19261092                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19261092                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9942                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23594584                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23594584                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23594584                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23594584                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       192961                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       192961                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       192961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        192961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       192961                       # number of overall misses
system.cpu0.dcache.overall_misses::total       192961                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  26895053013                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  26895053013                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  26895053013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  26895053013                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  26895053013                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  26895053013                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19454053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19454053                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23787545                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23787545                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23787545                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23787545                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009919                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009919                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008112                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008112                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008112                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008112                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 139380.771311                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 139380.771311                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 139380.771311                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 139380.771311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 139380.771311                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 139380.771311                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         6977                       # number of writebacks
system.cpu0.dcache.writebacks::total             6977                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       143421                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       143421                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       143421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       143421                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       143421                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       143421                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49540                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49540                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49540                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49540                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6241983487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6241983487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6241983487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6241983487                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6241983487                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6241983487                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002083                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002083                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 125998.859245                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 125998.859245                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 125998.859245                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 125998.859245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 125998.859245                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 125998.859245                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997009                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099657100                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217050.604839                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997009                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12683686                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12683686                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12683686                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12683686                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12683686                       # number of overall hits
system.cpu1.icache.overall_hits::total       12683686                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3538718                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3538718                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3538718                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3538718                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3538718                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3538718                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12683703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12683703                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12683703                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12683703                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12683703                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12683703                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 208159.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 208159.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 208159.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 208159.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 208159.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 208159.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2740432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2740432                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2740432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2740432                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2740432                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2740432                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 210802.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 210802.461538                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 210802.461538                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 210802.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 210802.461538                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 210802.461538                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 77734                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193884281                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 77990                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2486.014630                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.243496                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.756504                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899389                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100611                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10206504                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10206504                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7437657                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7437657                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21848                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21848                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17588                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17588                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17644161                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17644161                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17644161                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17644161                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       186935                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       186935                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       186935                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        186935                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       186935                       # number of overall misses
system.cpu1.dcache.overall_misses::total       186935                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  24315379462                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24315379462                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  24315379462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  24315379462                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  24315379462                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  24315379462                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10393439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10393439                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7437657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7437657                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17588                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17831096                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17831096                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17831096                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17831096                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017986                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017986                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010484                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010484                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010484                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010484                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 130073.980057                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 130073.980057                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 130073.980057                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 130073.980057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 130073.980057                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 130073.980057                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9590                       # number of writebacks
system.cpu1.dcache.writebacks::total             9590                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       109201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       109201                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       109201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       109201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       109201                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       109201                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        77734                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        77734                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        77734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        77734                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        77734                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        77734                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9724994674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9724994674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9724994674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9724994674                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9724994674                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9724994674                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007479                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004359                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004359                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004359                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004359                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 125106.062650                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 125106.062650                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 125106.062650                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 125106.062650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 125106.062650                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 125106.062650                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997232                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1097489343                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2370387.349892                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997232                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022431                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741983                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12849659                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12849659                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12849659                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12849659                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12849659                       # number of overall hits
system.cpu2.icache.overall_hits::total       12849659                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3094708                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3094708                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3094708                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3094708                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3094708                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3094708                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12849674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12849674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12849674                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12849674                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12849674                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12849674                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 206313.866667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 206313.866667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 206313.866667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 206313.866667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 206313.866667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 206313.866667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2785114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2785114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2785114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2785114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2785114                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2785114                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 198936.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 198936.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 198936.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 198936.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 198936.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 198936.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41753                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               182202394                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 42009                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4337.222833                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.643340                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.356660                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908763                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091237                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10022487                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10022487                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7587113                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7587113                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18176                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18176                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17609600                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17609600                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17609600                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17609600                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       126486                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       126486                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       126486                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        126486                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       126486                       # number of overall misses
system.cpu2.dcache.overall_misses::total       126486                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  17115014357                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  17115014357                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  17115014357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  17115014357                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  17115014357                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  17115014357                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10148973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10148973                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7587113                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7587113                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18176                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17736086                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17736086                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17736086                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17736086                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012463                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012463                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007132                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007132                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007132                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007132                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 135311.531371                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 135311.531371                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135311.531371                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135311.531371                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135311.531371                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135311.531371                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8965                       # number of writebacks
system.cpu2.dcache.writebacks::total             8965                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        84733                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        84733                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        84733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        84733                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        84733                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        84733                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41753                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41753                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41753                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41753                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41753                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   4873060119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   4873060119                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   4873060119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   4873060119                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   4873060119                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   4873060119                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004114                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002354                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002354                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 116711.616387                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 116711.616387                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 116711.616387                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116711.616387                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 116711.616387                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116711.616387                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.465663                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1101107631                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2362891.912017                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.465663                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.027990                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.742733                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13166344                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13166344                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13166344                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13166344                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13166344                       # number of overall hits
system.cpu3.icache.overall_hits::total       13166344                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4069407                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4069407                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4069407                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4069407                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4069407                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4069407                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13166365                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13166365                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13166365                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13166365                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13166365                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13166365                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 193781.285714                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 193781.285714                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 193781.285714                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 193781.285714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 193781.285714                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 193781.285714                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            1                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            1                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3747891                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3747891                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3747891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3747891                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3747891                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3747891                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 187394.550000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 187394.550000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 187394.550000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 187394.550000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 187394.550000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 187394.550000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 35502                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176912945                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35758                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4947.506712                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.164904                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.835096                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902988                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097012                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9712383                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9712383                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7578315                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7578315                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18302                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18302                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18276                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18276                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17290698                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17290698                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17290698                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17290698                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        90608                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        90608                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          160                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          160                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        90768                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         90768                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        90768                       # number of overall misses
system.cpu3.dcache.overall_misses::total        90768                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  10382233751                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  10382233751                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     33496910                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     33496910                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  10415730661                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  10415730661                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  10415730661                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  10415730661                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9802991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9802991                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7578475                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7578475                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18302                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18276                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     17381466                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     17381466                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     17381466                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     17381466                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009243                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009243                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005222                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005222                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005222                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005222                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 114584.073713                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 114584.073713                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 209355.687500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 209355.687500                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 114751.131026                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 114751.131026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 114751.131026                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 114751.131026                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       300964                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       150482                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7810                       # number of writebacks
system.cpu3.dcache.writebacks::total             7810                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        55125                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        55125                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          141                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          141                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55266                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55266                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        35483                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        35483                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        35502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        35502                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        35502                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        35502                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   3990963885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   3990963885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      4011566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      4011566                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   3994975451                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   3994975451                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   3994975451                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   3994975451                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003620                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002043                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002043                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 112475.379337                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 112475.379337                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 211135.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 211135.052632                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 112528.180131                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112528.180131                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 112528.180131                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112528.180131                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
