;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-126
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	ADD 410, 60
	SPL -30, 9
	SPL -30, 9
	SUB -0, 0
	JMP -207, @-126
	MOV -1, <-30
	SUB <0, 0
	SUB #29, -109
	SUB #29, -109
	JMZ 230, 60
	JMZ -830, 8
	SUB -109, <10
	SUB 0, 300
	JMN 0, 202
	CMP @200, 2
	SUB @200, 2
	SPL 0, <109
	SPL 0, <109
	JMP -207, @-126
	JMP -30, #19
	ADD 800, 340
	CMP 40, 102
	MOV 400, 8
	SLT 100, 9
	SUB -0, 0
	SUB -0, 0
	SPL -109, @10
	SPL @90, <102
	SPL -109, @10
	SPL @90, <102
	SUB 800, 340
	SUB #0, -3
	SPL 0, <102
	SUB 800, 340
	SUB @121, 103
	JMZ @12, 230
	DJN -1, @-20
	CMP -207, <-126
	JMZ 230, 60
	CMP -707, <-106
	DJN -1, @-20
	MOV @-127, 100
	JMP <-127, 100
	CMP -207, <-126
	CMP -207, <-126
