library ieee;
use ieee.std_logic_1164.all;

entity SYED_Overflow_Logic is
	
	port 		(MSB			: in std_logic;
				 MSB_Cout	: in std_logic;
				 MSB_Cin		: in std_logic;	
				 OVERFLOW	: out std_logic;
				 NEGATIVE	: out std_logic;
				 ZERO			: out std_logic
				);
			
end SYED_Overflow_Logic;

architecture behavior of SYED_Overflow_Logic is

begin

	OVERFLOW <= MSB_Cout xor MSB_Cin;
	NEGATIVE <= MSB;
	
end behavior;