/* SPDX-License-Identifier: BSD-2-Clause */

/**
 * @file
 *
 * @ingroup RTEMSBSPsAArch64RaspberryPi
 *
 * @brief BCM2711 Register Definitions
 */

/*
 * Copyright (C) 2022 Mohd Noor Aman
 * Copyright (C) 2023 Utkarsh Verma
 *
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
 * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
 * LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
 * POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef LIBBSP_AARCH64_RASPBERRYPI_BSP_BCM2711_H
#define LIBBSP_AARCH64_RASPBERRYPI_BSP_BCM2711_H

#include <stdint.h>

/*
 * NOTE:
 * Raspberry Pi 4B boots into low peripheral mode by default.
 * The addresses are specified in the BCM2711 peripherals datashseet in Fig 1.
 */
#define BCM2711_PERIPHERAL_BASE 0xfc000000LL
#define BCM2711_PERIPHERAL_SIZE 0x3800000

/* Mailbox */
#define BCM2711_MBOX_BASE        (BCM2711_PERIPHERAL_BASE + 0x200B880)
#define BCM2711_MBOX_SIZE        0x40
#define BCM2711_MBOX_DEVICE_SIZE 0x20

#define BCM2711_MBOX0_BASE (BCM2711_MBOX_BASE + 0x00)
#define BCM2711_MBOX0_SIZE BCM2711_MBOX_DEVICE_SIZE
#define BCM2711_MBOX1_BASE (BCM2711_MBOX_BASE + BCM2711_MBOX_DEVICE_SIZE)
#define BCM2711_MBOX1_SIZE BCM2711_MBOX_DEVICE_SIZE

/* GPIO */
#define BCM2711_GPIO_BASE (BCM2711_PERIPHERAL_BASE + 0x2200000)
#define BCM2711_GPIO_SIZE 0xf4

#define BCM2711_GPIO_PIN_COUNT 58

/* AUX */
#define BCM2711_AUX_BASE (BCM2711_PERIPHERAL_BASE + 0x2215000)
#define BCM2711_AUX_SIZE 0x100

/* AUX: Mini UART */
#define BCM2711_AUX_MINI_UART_BASE (BCM2711_AUX_BASE + 0x40)
#define BCM2711_AUX_MINI_UART_SIZE 0x40

#define BCM2711_UART1_BASE BCM2711_AUX_MINI_UART_BASE
#define BCM2711_UART1_SIZE BCM2711_AUX_MINI_UART_SIZE

/* PL011 UARTs */
#define BCM2711_PL011_BASE        (BCM2711_PERIPHERAL_BASE + 0x2201000)
#define BCM2711_PL011_SIZE        0xc00
#define BCM2711_PL011_DEVICE_SIZE 0x200

#define BCM2711_UART0_BASE (BCM2711_PL011_BASE + 0x000)
#define BCM2711_UART0_SIZE BCM2711_PL011_DEVICE_SIZE
#define BCM2711_UART2_BASE (BCM2711_PL011_BASE + 0x400)
#define BCM2711_UART2_SIZE BCM2711_PL011_DEVICE_SIZE
#define BCM2711_UART3_BASE (BCM2711_PL011_BASE + 0x600)
#define BCM2711_UART3_SIZE BCM2711_PL011_DEVICE_SIZE
#define BCM2711_UART4_BASE (BCM2711_PL011_BASE + 0x800)
#define BCM2711_UART4_SIZE BCM2711_PL011_DEVICE_SIZE
#define BCM2711_UART5_BASE (BCM2711_PL011_BASE + 0xa00)
#define BCM2711_UART5_SIZE BCM2711_PL011_DEVICE_SIZE

/* ARM Local */
#define BCM2711_ARM_LOCAL_BASE 0xff800000LL
#define BCM2711_ARM_LOCAL_SIZE 0x800000

/* Generic Interrupt Controller */
#define BCM2711_GIC_BASE      (BCM2711_ARM_LOCAL_BASE + 0x40000)
#define BCM2711_GIC_SIZE      0x8000
#define BCM2711_GIC_IRQ_COUNT 216

#define BCM2711_GIC_DIST_BASE  (BCM2711_GIC_BASE + 0x1000)
#define BCM2711_GIC_CPUIF_BASE (BCM2711_GIC_BASE + 0x2000)

/* Interrupt Vectors */
#define BCM2711_IRQ_HP_TIMER  26
#define BCM2711_IRQ_V_TIMER   27
#define BCM2711_IRQ_PS_TIMER  29
#define BCM2711_IRQ_PNS_TIMER 30

/* Interrupt Vectors: Videocore */
#define BCM2711_IRQ_VC_PERIPHERAL_BASE 96
#define BCM2711_IRQ_AUX                (BCM2711_IRQ_VC_PERIPHERAL_BASE + 29)
#define BCM2711_IRQ_PL011_UART         (BCM2711_IRQ_VC_PERIPHERAL_BASE + 57)

#endif /* LIBBSP_AARCH64_RASPBERRYPI_BSP_BCM2711_H */
