/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [9:0] _00_;
  wire celloutsig_0_0z;
  wire [16:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_4z ? celloutsig_0_6z : celloutsig_0_1z[10];
  assign celloutsig_1_14z = !(celloutsig_1_12z ? celloutsig_1_4z : celloutsig_1_9z);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_12z : celloutsig_1_18z[3]);
  assign celloutsig_0_0z = ~((in_data[40] | in_data[83]) & (in_data[46] | in_data[90]));
  assign celloutsig_1_6z = celloutsig_1_2z | ~(celloutsig_1_0z[15]);
  assign celloutsig_0_3z = celloutsig_0_0z | in_data[94];
  assign celloutsig_0_5z = celloutsig_0_1z[10] ^ celloutsig_0_2z[6];
  assign celloutsig_1_4z = celloutsig_1_1z ^ celloutsig_1_3z[5];
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _00_ <= 10'h000;
    else _00_ <= { in_data[29:22], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_3z[9:5], celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_1z } / { 1'h1, celloutsig_1_0z[8:2] };
  assign celloutsig_1_17z = { celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_14z } / { 1'h1, celloutsig_1_10z[3:2] };
  assign celloutsig_0_24z = { in_data[2:0], celloutsig_0_5z } / { 1'h1, _00_[8:6] };
  assign celloutsig_0_2z = { celloutsig_0_1z[7:0], celloutsig_0_0z } / { 1'h1, celloutsig_0_1z[14:7] };
  assign celloutsig_1_9z = in_data[125:121] === { celloutsig_1_8z[2:0], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_12z = { celloutsig_1_8z[6:4], celloutsig_1_8z } === { in_data[146:137], celloutsig_1_5z };
  assign celloutsig_1_2z = { celloutsig_1_0z[9:7], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } || celloutsig_1_0z[13:8];
  assign celloutsig_1_5z = { celloutsig_1_3z[7:4], celloutsig_1_4z, celloutsig_1_1z } || in_data[130:125];
  assign celloutsig_1_1z = celloutsig_1_0z[14] & ~(celloutsig_1_0z[6]);
  assign celloutsig_1_3z = celloutsig_1_2z ? { celloutsig_1_0z[12], celloutsig_1_1z, celloutsig_1_0z, 1'h1 } : { in_data[153:136], celloutsig_1_1z };
  assign celloutsig_0_4z = in_data[37:2] != { in_data[60:26], celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_2z[5:3] != { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_2z[4:3], celloutsig_0_7z } != { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_18z = - { in_data[112:111], celloutsig_1_9z, celloutsig_1_17z };
  assign celloutsig_0_23z = ~ in_data[48:41];
  assign celloutsig_1_0z = ~ in_data[143:128];
  assign celloutsig_1_10z = { in_data[189], celloutsig_1_8z } << { celloutsig_1_0z[10:4], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[92:76] ~^ in_data[35:19];
  assign { out_data[133:128], out_data[96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
