/* bench 14576.1.0 07f1053f8ebb */
/* bench 24458.2.0 833a9f3b704f */
/* bench 14576.1.1 7a49baba1400 */
/* bench 14576.1.2 c9807bd21870 */
/* bench 14576.1.3 c7d9f71f5c87 */
/* bench 14576.1.4 1b36947311e4 */
/* bench 14576.1.5 a1bed28c7544 */
/* bench 14576.1.6 1baf7ea37232 */
/* bench 14576.1.7 88e9e0da6eca */
/* bench 14576.1.8 04cb8acca2b2 */
/* bench 14576.1.9 c5dfcbc7e04d */
/*
 * Copyright © 2019 Intel Corporation
 */

#ifndef __INTEL_VDSC_H__
#define __INTEL_VDSC_H__

#include <linux/types.h>

struct intel_encoder;
struct intel_crtc_state;

bool intel_dsc_source_support(const struct intel_crtc_state *crtc_state);
void intel_dsc_enable(struct intel_encoder *encoder,
		      const struct intel_crtc_state *crtc_state);
void intel_dsc_disable(const struct intel_crtc_state *crtc_state);
int intel_dsc_compute_params(struct intel_encoder *encoder,
			     struct intel_crtc_state *pipe_config);
void intel_dsc_get_config(struct intel_crtc_state *crtc_state);
enum intel_display_power_domain
intel_dsc_power_domain(const struct intel_crtc_state *crtc_state);

/* bench 13873.1.0 c4c6c9335e37 */
/* bench 13873.1.1 3bbbf12275e7 */
/* bench 13873.1.2 0706a7e60e73 */
/* bench 13873.1.3 b4e356379cee */
/* bench 13873.1.4 88dad1c0466a */
