// Seed: 4140799392
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign id_3 = 1;
  wire id_6;
  supply1 id_7 = id_1;
  always id_3 <= 1'h0;
  wire id_8 = id_6;
  reg  id_9 = id_3;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_5
  );
  uwire id_10 = 1;
  wire  id_11;
  tri1  id_12;
  assign id_7 = 1 == id_12;
endmodule
