Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: vga_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_controller"
Output Format                      : NGC
Target Device                      : xc3s1500-5-fg320

---- Source Options
Top Module Name                    : vga_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "src/vga_controller.v" in library work
Module <vga_controller> compiled
No errors in compilation
Analysis of file <"vga_controller.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <vga_controller> in library <work> with parameters.
	FramePeriod = "1010011010"
	H_ActivePix = "1100100000"
	H_BackEdge = "0001000000"
	H_BlankPeriod = "0010111000"
	H_EndActive = "001111011000"
	H_FrontEdge = "0000111000"
	H_SyncPulse = "0001111000"
	LinePeriod = "010000010000"
	V_ActiveLine = "1001011000"
	V_BackEdge = "0000010111"
	V_BlankPeriod = "0000011101"
	V_EndActive = "1001110101"
	V_FrontEdge = "0000100101"
	V_SyncPulse = "0000000110"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <vga_controller>.
	FramePeriod = 10'b1010011010
	H_ActivePix = 10'b1100100000
	H_BackEdge = 10'b0001000000
	H_BlankPeriod = 10'b0010111000
	H_EndActive = 12'b001111011000
	H_FrontEdge = 10'b0000111000
	H_SyncPulse = 10'b0001111000
	LinePeriod = 12'b010000010000
	V_ActiveLine = 10'b1001011000
	V_BackEdge = 10'b0000010111
	V_BlankPeriod = 10'b0000011101
	V_EndActive = 10'b1001110101
	V_FrontEdge = 10'b0000100101
	V_SyncPulse = 10'b0000000110
Module <vga_controller> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_controller>.
    Related source file is "src/vga_controller.v".
    Found 14-bit register for signal <addr>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 14-bit adder for signal <addr$add0000> created at line 98.
    Found 10-bit comparator greatequal for signal <addr$cmp_ge0000> created at line 97.
    Found 10-bit comparator greatequal for signal <addr$cmp_ge0001> created at line 97.
    Found 10-bit comparator lessequal for signal <addr$cmp_le0000> created at line 97.
    Found 10-bit comparator lessequal for signal <addr$cmp_le0001> created at line 97.
    Found 11-bit subtractor for signal <addr$sub0000> created at line 98.
    Found 12-bit subtractor for signal <addr$sub0001> created at line 98.
    Found 11-bit comparator greatequal for signal <valid$cmp_ge0000> created at line 84.
    Found 11-bit comparator greatequal for signal <valid$cmp_ge0001> created at line 84.
    Found 11-bit comparator lessequal for signal <valid$cmp_le0000> created at line 84.
    Found 11-bit comparator lessequal for signal <valid$cmp_le0001> created at line 84.
    Found 11-bit up counter for signal <x_cnt>.
    Found 10-bit subtractor for signal <xpos>.
    Found 11-bit up counter for signal <y_cnt>.
    Found 10-bit subtractor for signal <ypos>.
    Summary:
	inferred   2 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <vga_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 2
 11-bit subtractor                                     : 1
 12-bit subtractor                                     : 1
 14-bit adder                                          : 1
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 3
 1-bit register                                        : 2
 14-bit register                                       : 1
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 10-bit subtractor                                     : 2
 12-bit subtractor                                     : 1
 14-bit adder                                          : 1
 7-bit subtractor                                      : 1
# Counters                                             : 2
 11-bit up counter                                     : 2
# Registers                                            : 16
 Flip-Flops                                            : 16
# Comparators                                          : 8
 10-bit comparator greatequal                          : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greatequal                          : 2
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_controller, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_controller.ngr
Top Level Output File Name         : vga_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 66

Cell Usage :
# BELS                             : 213
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 21
#      LUT2                        : 34
#      LUT2_D                      : 1
#      LUT3                        : 16
#      LUT3_D                      : 3
#      LUT3_L                      : 2
#      LUT4                        : 53
#      LUT4_D                      : 3
#      LUT4_L                      : 5
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 38
#      FDC                         : 13
#      FDCE                        : 11
#      FDR                         : 14
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 65
#      IBUF                        : 25
#      OBUF                        : 40
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1500fg320-5 

 Number of Slices:                       80  out of  13312     0%  
 Number of Slice Flip Flops:             38  out of  26624     0%  
 Number of 4 input LUTs:                146  out of  26624     0%  
 Number of IOs:                          66
 Number of bonded IOBs:                  66  out of    221    29%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rstNeg_inv(rstNeg_inv1_INV_0:O)    | NONE(hsync)            | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.836ns (Maximum Frequency: 146.281MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 13.759ns
   Maximum combinational path delay: 7.760ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.836ns (frequency: 146.281MHz)
  Total number of paths / destination ports: 1576 / 63
-------------------------------------------------------------------------
Delay:               6.836ns (Levels of Logic = 10)
  Source:            x_cnt_4 (FF)
  Destination:       addr_13 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: x_cnt_4 to addr_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.626   1.372  x_cnt_4 (x_cnt_4)
     LUT3_D:I2->O          6   0.479   0.876  Msub_addr_sub0001_xor<9>1211 (N28)
     LUT4:I3->O            1   0.479   0.851  Msub_addr_sub0001_xor<7>11 (addr_sub0001<7>)
     LUT2:I1->O            1   0.479   0.000  Madd_addr_add0000_lut<7> (Madd_addr_add0000_lut<7>)
     MUXCY:S->O            1   0.435   0.000  Madd_addr_add0000_cy<7> (Madd_addr_add0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Madd_addr_add0000_cy<8> (Madd_addr_add0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Madd_addr_add0000_cy<9> (Madd_addr_add0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Madd_addr_add0000_cy<10> (Madd_addr_add0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Madd_addr_add0000_cy<11> (Madd_addr_add0000_cy<11>)
     MUXCY:CI->O           0   0.056   0.000  Madd_addr_add0000_cy<12> (Madd_addr_add0000_cy<12>)
     XORCY:CI->O           1   0.786   0.000  Madd_addr_add0000_xor<13> (addr_add0000<13>)
     FDR:D                     0.176          addr_13
    ----------------------------------------
    Total                      6.836ns (3.738ns logic, 3.099ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1000 / 40
-------------------------------------------------------------------------
Offset:              13.759ns (Levels of Logic = 6)
  Source:            y_cnt_5 (FF)
  Destination:       blue<7> (PAD)
  Source Clock:      clk rising

  Data Path: y_cnt_5 to blue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            11   0.626   1.267  y_cnt_5 (y_cnt_5)
     LUT3:I0->O            1   0.479   0.704  blue<0>230 (blue<0>230)
     LUT4:I3->O            1   0.479   0.740  blue<0>269_SW0 (N55)
     LUT4:I2->O            1   0.479   0.740  blue<0>269 (blue<0>269)
     LUT4:I2->O           24   0.479   1.697  blue<0>2102 (N12)
     LUT2:I1->O            1   0.479   0.681  red<7>1 (red_7_OBUF)
     OBUF:I->O                 4.909          red_7_OBUF (red<7>)
    ----------------------------------------
    Total                     13.759ns (7.930ns logic, 5.829ns route)
                                       (57.6% logic, 42.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 24 / 24
-------------------------------------------------------------------------
Delay:               7.760ns (Levels of Logic = 3)
  Source:            data<7> (PAD)
  Destination:       blue<7> (PAD)

  Data Path: data<7> to blue<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.976  data_7_IBUF (data_7_IBUF)
     LUT2:I0->O            1   0.479   0.681  blue<7>1 (blue_7_OBUF)
     OBUF:I->O                 4.909          blue_7_OBUF (blue<7>)
    ----------------------------------------
    Total                      7.760ns (6.103ns logic, 1.657ns route)
                                       (78.6% logic, 21.4% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.48 secs
 
--> 

Total memory usage is 232708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

