--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 725 paths analyzed, 188 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.974ns.
--------------------------------------------------------------------------------
Slack:                  15.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.805ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.686 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=13)       3.817   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.470   M_myAutoTester_a[6]
                                                       myAutoTester/blin/M_counter_q_27
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (0.988ns logic, 3.817ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.686 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=13)       3.817   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.461   M_myAutoTester_a[6]
                                                       myAutoTester/blin/M_counter_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.979ns logic, 3.817ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.785ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.686 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=13)       3.817   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.450   M_myAutoTester_a[6]
                                                       myAutoTester/blin/M_counter_q_25
    -------------------------------------------------  ---------------------------
    Total                                      4.785ns (0.968ns logic, 3.817ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack:                  15.068ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (0.686 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y44.SR      net (fanout=13)       3.817   M_reset_cond_out
    SLICE_X12Y44.CLK     Tsrck                 0.428   M_myAutoTester_a[6]
                                                       myAutoTester/blin/M_counter_q_24
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (0.946ns logic, 3.817ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  15.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.618ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.470   M_counter_q_23
                                                       myAutoTester/blin/M_counter_q_23
    -------------------------------------------------  ---------------------------
    Total                                      4.618ns (0.988ns logic, 3.630ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/M_myFsm_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.616ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/M_myFsm_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X13Y43.CLK     Tsrck                 0.468   M_myFsm_q_3
                                                       myAutoTester/M_myFsm_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.616ns (0.986ns logic, 3.630ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/M_myFsm_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.614ns (Levels of Logic = 0)
  Clock Path Skew:      -0.135ns (0.685 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/M_myFsm_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X19Y44.SR      net (fanout=13)       3.673   M_reset_cond_out
    SLICE_X19Y44.CLK     Tsrck                 0.423   M_myAutoTester_b[3]
                                                       myAutoTester/M_myFsm_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.614ns (0.941ns logic, 3.673ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.461   M_counter_q_23
                                                       myAutoTester/blin/M_counter_q_22
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (0.979ns logic, 3.630ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack:                  15.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.598ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.450   M_counter_q_23
                                                       myAutoTester/blin/M_counter_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (0.968ns logic, 3.630ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  15.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_version_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.688ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.792 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_version_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y61.SR       net (fanout=13)       3.702   M_reset_cond_out
    SLICE_X3Y61.CLK      Tsrck                 0.468   M_version_q_FSM_FFd2
                                                       M_version_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.688ns (0.986ns logic, 3.702ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester2/M_myFsm_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.578ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.683 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester2/M_myFsm_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y43.SR      net (fanout=13)       3.642   M_reset_cond_out
    SLICE_X14Y43.CLK     Tsrck                 0.418   M_myFsm_q_1_0
                                                       myAutoTester2/M_myFsm_q_0
    -------------------------------------------------  ---------------------------
    Total                                      4.578ns (0.936ns logic, 3.642ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.576ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X12Y43.CLK     Tsrck                 0.428   M_counter_q_23
                                                       myAutoTester/blin/M_counter_q_20
    -------------------------------------------------  ---------------------------
    Total                                      4.576ns (0.946ns logic, 3.630ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  15.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/M_myFsm_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.561ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/M_myFsm_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X13Y43.CLK     Tsrck                 0.413   M_myFsm_q_3
                                                       myAutoTester/M_myFsm_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.561ns (0.931ns logic, 3.630ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/M_myFsm_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.558ns (Levels of Logic = 0)
  Clock Path Skew:      -0.136ns (0.684 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/M_myFsm_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y43.SR      net (fanout=13)       3.630   M_reset_cond_out
    SLICE_X13Y43.CLK     Tsrck                 0.410   M_myFsm_q_3
                                                       myAutoTester/M_myFsm_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (0.928ns logic, 3.630ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  15.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester2/M_myFsm_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.555ns (Levels of Logic = 0)
  Clock Path Skew:      -0.137ns (0.683 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester2/M_myFsm_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X14Y43.SR      net (fanout=13)       3.642   M_reset_cond_out
    SLICE_X14Y43.CLK     Tsrck                 0.395   M_myFsm_q_1_0
                                                       myAutoTester2/M_myFsm_q_1
    -------------------------------------------------  ---------------------------
    Total                                      4.555ns (0.913ns logic, 3.642ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  15.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          M_version_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.660ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.792 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to M_version_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X3Y61.SR       net (fanout=13)       3.702   M_reset_cond_out
    SLICE_X3Y61.CLK      Tsrck                 0.440   M_version_q_FSM_FFd2
                                                       M_version_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.660ns (0.958ns logic, 3.702ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  15.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (0.676 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=13)       3.556   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.470   myAutoTester/M_counter_q_11
                                                       myAutoTester/blin/M_counter_q_11
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (0.988ns logic, 3.556ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  15.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.535ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (0.676 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=13)       3.556   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.461   myAutoTester/M_counter_q_11
                                                       myAutoTester/blin/M_counter_q_10
    -------------------------------------------------  ---------------------------
    Total                                      4.535ns (0.979ns logic, 3.556ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.297ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.524ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (0.676 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=13)       3.556   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.450   myAutoTester/M_counter_q_11
                                                       myAutoTester/blin/M_counter_q_9
    -------------------------------------------------  ---------------------------
    Total                                      4.524ns (0.968ns logic, 3.556ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.502ns (Levels of Logic = 0)
  Clock Path Skew:      -0.144ns (0.676 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y40.SR      net (fanout=13)       3.556   M_reset_cond_out
    SLICE_X12Y40.CLK     Tsrck                 0.428   myAutoTester/M_counter_q_11
                                                       myAutoTester/blin/M_counter_q_8
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (0.946ns logic, 3.556ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  15.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.414ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.470   myAutoTester/M_counter_q_19
                                                       myAutoTester/blin/M_counter_q_19
    -------------------------------------------------  ---------------------------
    Total                                      4.414ns (0.988ns logic, 3.426ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  15.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.405ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.461   myAutoTester/M_counter_q_19
                                                       myAutoTester/blin/M_counter_q_18
    -------------------------------------------------  ---------------------------
    Total                                      4.405ns (0.979ns logic, 3.426ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  15.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.394ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.450   myAutoTester/M_counter_q_19
                                                       myAutoTester/blin/M_counter_q_17
    -------------------------------------------------  ---------------------------
    Total                                      4.394ns (0.968ns logic, 3.426ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  15.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.390ns (Levels of Logic = 0)
  Clock Path Skew:      -0.133ns (0.687 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y45.SR      net (fanout=13)       3.444   M_reset_cond_out
    SLICE_X12Y45.CLK     Tsrck                 0.428   M_myAutoTester_a[7]
                                                       myAutoTester/blin/M_counter_q_28
    -------------------------------------------------  ---------------------------
    Total                                      4.390ns (0.946ns logic, 3.444ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  15.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.372ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X12Y42.CLK     Tsrck                 0.428   myAutoTester/M_counter_q_19
                                                       myAutoTester/blin/M_counter_q_16
    -------------------------------------------------  ---------------------------
    Total                                      4.372ns (0.946ns logic, 3.426ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  15.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester2/M_myFsm_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.357ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester2/M_myFsm_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X13Y42.CLK     Tsrck                 0.413   M_myFsm_q_3_0
                                                       myAutoTester2/M_myFsm_q_3
    -------------------------------------------------  ---------------------------
    Total                                      4.357ns (0.931ns logic, 3.426ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  15.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester2/M_myFsm_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.354ns (Levels of Logic = 0)
  Clock Path Skew:      -0.139ns (0.681 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester2/M_myFsm_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X13Y42.SR      net (fanout=13)       3.426   M_reset_cond_out
    SLICE_X13Y42.CLK     Tsrck                 0.410   M_myFsm_q_3_0
                                                       myAutoTester2/M_myFsm_q_2
    -------------------------------------------------  ---------------------------
    Total                                      4.354ns (0.928ns logic, 3.426ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  15.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.323ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (0.675 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y39.SR      net (fanout=13)       3.335   M_reset_cond_out
    SLICE_X12Y39.CLK     Tsrck                 0.470   myAutoTester/M_counter_q_7
                                                       myAutoTester/blin/M_counter_q_7
    -------------------------------------------------  ---------------------------
    Total                                      4.323ns (0.988ns logic, 3.335ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  15.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.314ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (0.675 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y39.SR      net (fanout=13)       3.335   M_reset_cond_out
    SLICE_X12Y39.CLK     Tsrck                 0.461   myAutoTester/M_counter_q_7
                                                       myAutoTester/blin/M_counter_q_6
    -------------------------------------------------  ---------------------------
    Total                                      4.314ns (0.979ns logic, 3.335ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack:                  15.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myAutoTester/blin/M_counter_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.303ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (0.675 - 0.820)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myAutoTester/blin/M_counter_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y12.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X12Y39.SR      net (fanout=13)       3.335   M_reset_cond_out
    SLICE_X12Y39.CLK     Tsrck                 0.450   myAutoTester/M_counter_q_7
                                                       myAutoTester/blin/M_counter_q_5
    -------------------------------------------------  ---------------------------
    Total                                      4.303ns (0.968ns logic, 3.335ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: io_button_0_IBUF/CLK0
  Logical resource: edge_de/M_last_q/CLK0
  Location pin: ILOGIC_X2Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_3/CLK
  Logical resource: myAutoTester/blin/M_counter_q_0/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_3/CLK
  Logical resource: myAutoTester/blin/M_counter_q_1/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_3/CLK
  Logical resource: myAutoTester/blin/M_counter_q_2/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_3/CLK
  Logical resource: myAutoTester/blin/M_counter_q_3/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_7/CLK
  Logical resource: myAutoTester/blin/M_counter_q_4/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_7/CLK
  Logical resource: myAutoTester/blin/M_counter_q_5/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_7/CLK
  Logical resource: myAutoTester/blin/M_counter_q_6/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_7/CLK
  Logical resource: myAutoTester/blin/M_counter_q_7/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_11/CLK
  Logical resource: myAutoTester/blin/M_counter_q_8/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_11/CLK
  Logical resource: myAutoTester/blin/M_counter_q_9/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_11/CLK
  Logical resource: myAutoTester/blin/M_counter_q_10/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_11/CLK
  Logical resource: myAutoTester/blin/M_counter_q_11/CK
  Location pin: SLICE_X12Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_15/CLK
  Logical resource: myAutoTester/blin/M_counter_q_12/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_15/CLK
  Logical resource: myAutoTester/blin/M_counter_q_13/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_15/CLK
  Logical resource: myAutoTester/blin/M_counter_q_14/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_15/CLK
  Logical resource: myAutoTester/blin/M_counter_q_15/CK
  Location pin: SLICE_X12Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_19/CLK
  Logical resource: myAutoTester/blin/M_counter_q_16/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_19/CLK
  Logical resource: myAutoTester/blin/M_counter_q_17/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_19/CLK
  Logical resource: myAutoTester/blin/M_counter_q_18/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myAutoTester/M_counter_q_19/CLK
  Logical resource: myAutoTester/blin/M_counter_q_19/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_23/CLK
  Logical resource: myAutoTester/blin/M_counter_q_20/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_23/CLK
  Logical resource: myAutoTester/blin/M_counter_q_21/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_23/CLK
  Logical resource: myAutoTester/blin/M_counter_q_22/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_counter_q_23/CLK
  Logical resource: myAutoTester/blin/M_counter_q_23/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myAutoTester_a[6]/CLK
  Logical resource: myAutoTester/blin/M_counter_q_24/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myAutoTester_a[6]/CLK
  Logical resource: myAutoTester/blin/M_counter_q_25/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myAutoTester_a[6]/CLK
  Logical resource: myAutoTester/blin/M_counter_q_26/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myAutoTester_a[6]/CLK
  Logical resource: myAutoTester/blin/M_counter_q_27/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.974|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 725 paths, 0 nets, and 155 connections

Design statistics:
   Minimum period:   4.974ns{1}   (Maximum frequency: 201.045MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 01:15:53 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



