=========================================================================================================
Auto created by the td v4.6.14756
@Copy Right: Shanghai Anlogic Infotech, 2011 - 2021.
Sun Aug 28 18:11:33 2022
=========================================================================================================


Top Model:                TOP_Simple_RMII_L2_SWITCH                                       
Device:                   eagle_s20                                                       
Timing Constraint File:   constraints/rmii_timing.sdc                                     
STA Level:                Detail                                                          
Process parameter::       TT  1.10v  85C                                                  

=========================================================================================================
Timing constraint:        clock: phy0_ref_clk                                             
Clock = phy0_ref_clk, period 20ns, rising at 0ns, falling at 10ns

368 endpoints analyzed totally, and 18172 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 11.155ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.845 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 4)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.491 (10 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.845 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.916 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.903 ../common/src/FRAME_FIFO.v(123)
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 3)        0.794 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_1.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_3.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.420 (9 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.916 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.951 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.903 ../common/src/FRAME_FIFO.v(123)
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 3)        0.794 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fco    cell                    0.781
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u11_al_u7133.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.754 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.385 (10 lvl)
                                                                                          (56% logic, 44% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.951 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.965 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.903 ../common/src/FRAME_FIFO.v(123)
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.f[0] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[0]) net (fanout = 3)        0.794 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fx[1]  cell                    1.102
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[2]) net (fanout = 2)        0.812 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_2|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_1.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.478 (9 lvl)
                                                                                          (56% logic, 44% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.965 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.985 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 4)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fco      cell                    0.132
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u7_al_u7132.f[1]     cell                    0.264
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.815 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.627
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.458 (10 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.985 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.999 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.e[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 4)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/ucin_al_u7130.fco    cell                    0.715
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sub0/u3_al_u7131.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.679 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.444 (10 lvl)
                                                                                          (56% logic, 44% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.999 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg (620 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.382 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 4)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.f[1]    cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.a[0] (_al_u2095_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.f[0]    cell                    0.424
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1] (_al_u2096_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2099_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       13.954 (10 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.382 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.382 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[2]) net (fanout = 4)        0.561 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.f[1]    cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.a[0] (_al_u2095_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.f[0]    cell                    0.424
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1] (_al_u2096_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[0] (_al_u2099_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       13.954 (10 lvl)
                                                                                          (55% logic, 45% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.382 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.934 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        1.804 ../common/src/FRAME_FIFO.v(119)
 _al_u2231|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.982 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.606 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.251
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.205
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.b[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        0.903 ../common/src/FRAME_FIFO.v(123)
 _al_u1545|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b0.f[1] cell                    0.431
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.c[0] (PHY_RX_INTERFACE[0]$frame_fifo_rx/radr_sync[1]) net (fanout = 2)        0.631 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b2|_al_u2096.f[0]    cell                    0.348
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.d[1] (_al_u2096_o) net (fanout = 1)        0.459               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b6|PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b3.f[1] cell                    0.262
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2099_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       13.402 (9 lvl)
                                                                                          (53% logic, 47% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/reg6_b7|PHY_RX_INTERFACE[0]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.934 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b9.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.mi[1] (PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/temp1[10]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg0_b9.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b12|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b8.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[1] (PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[8]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b7.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b7.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/sync_0/reg1_b1|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg1_b7.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.mi[0] (PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/temp1[7]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7 path2reg0               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b8|PHY_TX_INTERFACE[0]$frame_fifo_tx/sync_1/reg0_b7.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.554 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.q[1] cell                    0.146
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.922 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.648 (1 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.554 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.696 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.q[1] cell                    0.146
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.780 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.506 (1 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.696 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.363 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.q[1] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.601 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.989 (1 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.363 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.461 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk (rising edge triggered by clock phy0_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2040.q[1] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.699 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.087 (1 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.461 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy1_ref_clk                                             
Clock = phy1_ref_clk, period 20ns, rising at 0ns, falling at 10ns

368 endpoints analyzed totally, and 18814 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 10.755ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.245 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       14.091 (10 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.245 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.412 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.924 (10 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.412 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.526 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.f[0]     cell                    0.198
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[7]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_7.fco cell                    0.627
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.810 (10 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.526 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.337 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.f[1]     cell                    0.264
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.790 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_9.fco cell                    0.627
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.999 (10 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.337 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.426 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.607 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.539
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.910 (10 lvl)
                                                                                          (58% logic, 42% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.426 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.540 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.479 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.e[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.715 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.282
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.d[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b9.f[0] cell                    0.262
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[1]$frame_fifo_rx/sync_0/reg0_b7.f[0] cell                    0.431
 _al_u2647|_al_u1549.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.761 ../common/src/FRAME_FIFO.v(123)
 _al_u2647|_al_u1549.f[0]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.d[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/radr_sync[5]) net (fanout = 3)        1.734 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u3_al_u7143.fco      cell                    0.715
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u7_al_u7144.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/sub0/u11_al_u7145.f[0]    cell                    0.198
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.b[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/diff_adr_w[11]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_11.fco cell                    0.627
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       13.796 (10 lvl)
                                                                                          (57% logic, 43% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[1]$frame_fifo_rx/lt0_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.540 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg (652 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.573 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg1_b0|PHY_RX_INTERFACE[1]$phy_rx/reg1_b1.q[1] cell                    0.146
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.c[1] (PHY_RX_INTERFACE[1]$phy_rx/cnt_reg[0]) net (fanout = 3)        0.342 ../common/src/RMII_RX.v(70)
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.f[1]               cell                    0.348
 _al_u1694|_al_u1702.a[1] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       0.894 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1694|_al_u1702.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.814               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.f[1]    cell                    0.264
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n16) net (fanout = 2)        0.309               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2122_o) net (fanout = 1)        0.456               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0] (_al_u2124_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[0] cell                    0.262
 _al_u2129|_al_u2127.b[1] (_al_u2125_o)                      net (fanout = 1)        0.456               
 _al_u2129|_al_u2127.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2129_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       12.763 (10 lvl)
                                                                                          (66% logic, 34% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.573 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.597 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.q[0] cell                    0.146
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.b[1] (PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1]) net (fanout = 5)        0.342 ../common/src/RMII_RX.v(64)
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.f[1]               cell                    0.431
 _al_u1694|_al_u1702.a[1] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       0.894 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1694|_al_u1702.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.814               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.f[1]    cell                    0.264
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n16) net (fanout = 2)        0.309               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2122_o) net (fanout = 1)        0.456               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0] (_al_u2124_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[0] cell                    0.262
 _al_u2129|_al_u2127.b[1] (_al_u2125_o)                      net (fanout = 1)        0.456               
 _al_u2129|_al_u2127.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[1] (_al_u2129_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       12.846 (10 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.597 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.597 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.q[0] cell                    0.146
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.b[1] (PHY_RX_INTERFACE[1]$phy_rx/STATE_reg[1]) net (fanout = 5)        0.342 ../common/src/RMII_RX.v(64)
 _al_u1558|mac_dec/vec_sync_afull/reg1_b1.f[1]               cell                    0.431
 _al_u1694|_al_u1702.a[1] (frame_fifo_rx_fifo_wren[1])       net (fanout = 13)       0.894 src/TOP_Simple_RMII_L2_SWITCH.v(65)
 _al_u1694|_al_u1702.f[1]                                    cell                    0.424
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.e[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n5[0]) net (fanout = 1)        0.814               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.fco    cell                    0.781
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u3_al_u7135.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u7_al_u7136.fco      cell                    0.132
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.fci (PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/u11_al_u7137.f[1]    cell                    0.264
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.a[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr_next[13]) net (fanout = 3)        0.456 ../common/src/FRAME_FIFO.v(80)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b12|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg0_b13.f[0] cell                    0.408
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.b[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/n16) net (fanout = 2)        0.309               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b11.f[1] cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.c[1] (_al_u2122_o) net (fanout = 1)        0.456               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.d[0] (_al_u2124_o) net (fanout = 1)        0.158               
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.f[0] cell                    0.262
 _al_u2129|_al_u2127.b[1] (_al_u2125_o)                      net (fanout = 1)        0.456               
 _al_u2129|_al_u2127.f[1]                                    cell                    0.431
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.a[0] (_al_u2129_o) net (fanout = 2)        0.459 ../common/src/FRAME_FIFO.v(36)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg path2reg0               0.732
 Arrival time                                                                       12.846 (10 lvl)
                                                                                          (67% logic, 33% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b5|PHY_RX_INTERFACE[1]$frame_fifo_rx/full_flag_reg.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.311
 Required time                                                                      23.443
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.597 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.337 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/add0/ucin_al_u7134.q[0]   cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[0]) net (fanout = 4)        0.525 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        3.913 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.337 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.483 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b9|PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b4.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[9] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[9]) net (fanout = 4)        0.671 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.059 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.483 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.566 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b12|_al_u2144.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b12|_al_u2144.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/reg6_b12|_al_u2144.q[1]   cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[12] (PHY_RX_INTERFACE[1]$frame_fifo_rx/wadr[12]) net (fanout = 4)        0.754 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.142 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.566 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.357 ns                                                        
 StartPoint:              _al_u1698|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u1698|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.clk            clock                   3.248
 launch clock edge                                           clock                   0.000
 _al_u1698|PHY_RX_INTERFACE[1]$phy_rx/reg4_b4.q[0]           cell                    0.140
 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.mi[0] (PHY_RX_INTERFACE[1]$phy_rx/seq_reg[4]) net (fanout = 3)        0.281 ../common/src/RMII_RX.v(69)
 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2 path2reg0               0.138
 Arrival time                                                                        3.807 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg4_b0|PHY_RX_INTERFACE[1]$phy_rx/reg4_b2.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.357 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.480 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u2262.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.mi[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u2262.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1_reg|_al_u2262.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.mi[1] (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp1) net (fanout = 1)        0.404 ../common/src/sync_2ff.v(13)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269 path2reg1               0.138
 Arrival time                                                                        3.930 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.480 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.949 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.q[1] cell                    0.146
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.527 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.253 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.949 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.140 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.q[1] cell                    0.146
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.336 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.062 (1 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.140 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.940 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.q[1] cell                    0.140
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.178 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.566 (1 lvl)
                                                                                          (75% logic, 25% net)

 PHY_RX_INTERFACE[1]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.940 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.135 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk (rising edge triggered by clock phy1_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2269.q[1] cell                    0.140
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[1]$frame_fifo_rx/rst_n_w) net (fanout = 49)       1.373 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.761 (1 lvl)
                                                                                          (72% logic, 28% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.135 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy2_ref_clk                                             
Clock = phy2_ref_clk, period 20ns, rising at 0ns, falling at 10ns

364 endpoints analyzed totally, and 18624 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 11.339ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      8.661 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u1818|_al_u1817.a[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1]) net (fanout = 9)        1.130 ../common/src/RMII_TX.v(66)
 _al_u1818|_al_u1817.f[0]                                    cell                    0.408
 _al_u1818|_al_u1817.a[1] (_al_u1817_o)                      net (fanout = 6)        0.196               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.f[0]    cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11]) net (fanout = 8)        5.749 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       13.531 (5 lvl)
                                                                                          (43% logic, 57% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.661 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      8.862 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[0] cell                    0.146
 _al_u1818|_al_u1817.d[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0]) net (fanout = 11)       1.132 ../common/src/RMII_TX.v(66)
 _al_u1818|_al_u1817.f[0]                                    cell                    0.205
 _al_u1818|_al_u1817.a[1] (_al_u1817_o)                      net (fanout = 6)        0.196               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.f[0]    cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11]) net (fanout = 8)        5.749 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       13.330 (5 lvl)
                                                                                          (42% logic, 58% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            8.862 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.039 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b5.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b5.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$frame_fifo_tx/empty_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/reg3_b5.q[1] cell                    0.146
 _al_u1792|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.b[1] (frame_fifo_tx_empty_flag[2]) net (fanout = 2)        0.738 src/TOP_Simple_RMII_L2_SWITCH.v(279)
 _al_u1792|PHY_TX_INTERFACE[2]$phy_tx/reg3_b0.f[1]           cell                    0.431
 _al_u1818|_al_u1817.c[1] (PHY_TX_INTERFACE[2]$phy_tx/sel2/B0) net (fanout = 5)        0.344               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.251
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u11_al_u7209.f[0]    cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.addrb[10] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[11]) net (fanout = 8)        5.749 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       13.153 (5 lvl)
                                                                                          (43% logic, 57% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_1/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.039 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 (150 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      9.741 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u1818|_al_u1817.a[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1]) net (fanout = 9)        1.130 ../common/src/RMII_TX.v(66)
 _al_u1818|_al_u1817.f[0]                                    cell                    0.408
 _al_u1818|_al_u1817.a[1] (_al_u1817_o)                      net (fanout = 6)        0.196               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.f[0]     cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[3]) net (fanout = 8)        4.933 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.451 (5 lvl)
                                                                                          (45% logic, 55% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.741 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.903 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[1] cell                    0.146
 _al_u1818|_al_u1817.a[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[1]) net (fanout = 9)        1.130 ../common/src/RMII_TX.v(66)
 _al_u1818|_al_u1817.f[0]                                    cell                    0.408
 _al_u1818|_al_u1817.a[1] (_al_u1817_o)                      net (fanout = 6)        0.196               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u7_al_u7208.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[9] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[10]) net (fanout = 8)        4.384 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.289 (5 lvl)
                                                                                          (49% logic, 51% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.903 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      9.942 ns                                                        
 StartPoint:              PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_TX_INTERFACE[2]$phy_tx/reg2_b1|PHY_TX_INTERFACE[2]$phy_tx/reg2_b0.q[0] cell                    0.146
 _al_u1818|_al_u1817.d[0] (PHY_TX_INTERFACE[2]$phy_tx/cnt_reg[0]) net (fanout = 11)       1.132 ../common/src/RMII_TX.v(66)
 _al_u1818|_al_u1817.f[0]                                    cell                    0.205
 _al_u1818|_al_u1817.a[1] (_al_u1817_o)                      net (fanout = 6)        0.196               
 _al_u1818|_al_u1817.f[1]                                    cell                    0.408
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n22[0]) net (fanout = 1)        0.671               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/ucin_al_u7206.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add2/u3_al_u7207.f[0]     cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.addrb[2] (PHY_TX_INTERFACE[2]$frame_fifo_tx/radr_next[3]) net (fanout = 8)        4.933 ../common/src/FRAME_FIFO.v(159)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                       12.250 (5 lvl)
                                                                                          (44% logic, 56% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         3.060
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.991
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.123
 Required time                                                                      22.192
---------------------------------------------------------------------------------------------------------
 Slack                                                                            9.942 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.200 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.736 ../common/src/FRAME_FIFO.v(119)
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.729 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        1.114 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       13.136 (10 lvl)
                                                                                          (59% logic, 41% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.200 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.688 ns                                                       
 StartPoint:              _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.q[0] cell                    0.146
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.a[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.408
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.729 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fco      cell                    0.132
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u7_al_u7156.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        1.114 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.648 (10 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.688 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.690 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b13.q[1] cell                    0.146
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.b[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.736 ../common/src/FRAME_FIFO.v(119)
 _al_u2300|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b12.f[0] cell                    0.333
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.729 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b11|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.307 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b9.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        0.601 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b8|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b7.f[1] cell                    0.205
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.c[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[8]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b3|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b4.f[1] cell                    0.348
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.d[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[3]) net (fanout = 3)        0.319 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b2|PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg0_b1.f[1] cell                    0.262
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.e[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/radr_sync[2]) net (fanout = 2)        1.009 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/ucin_al_u7154.fco    cell                    0.715
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/c3) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sub0/u3_al_u7155.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.b[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/diff_adr_w[4]) net (fanout = 2)        0.610 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_4|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_3.fco cell                    0.539
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c5) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_6|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_5.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_8|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_7.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_9.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       12.646 (10 lvl)
                                                                                          (62% logic, 38% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[2]$frame_fifo_rx/lt1_13.clk                         3.248
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.336
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.690 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$phy_rx/reg4_b3|PHY_RX_INTERFACE[2]$phy_rx/reg4_b5.q[1] cell                    0.140
 _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.mi[0] (PHY_RX_INTERFACE[2]$phy_rx/seq_reg[3]) net (fanout = 3)        0.271 ../common/src/RMII_RX.v(69)
 _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1                path2reg0               0.138
 Arrival time                                                                        3.797 (1 lvl)
                                                                                          (93% logic, 7% net)

 _al_u1721|PHY_RX_INTERFACE[2]$phy_rx/reg4_b1.clk                                    3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.359 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.mi[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/sync_0/reg1_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg1_b3.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.mi[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/temp1[3]) net (fanout = 1)        0.283 ../common/src/vec_sync_2ff.v(10)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1 path2reg1               0.138
 Arrival time                                                                        3.809 (1 lvl)
                                                                                          (93% logic, 7% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b3|PHY_TX_INTERFACE[2]$frame_fifo_tx/sync_1/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.450
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.359 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.463 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.q[0]   cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[0]) net (fanout = 4)        0.651 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.039 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.463 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.463 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.clk    clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/add0/ucin_al_u7146.q[1]   cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[1]) net (fanout = 4)        0.651 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.039 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.463 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.563 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b10|PHY_RX_INTERFACE[2]$frame_fifo_rx/reg6_b8.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[10] (PHY_RX_INTERFACE[2]$frame_fifo_rx/wadr[10]) net (fanout = 4)        0.751 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.139 (1 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.576
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.563 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.724 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.q[1] cell                    0.146
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.752 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.478 (1 lvl)
                                                                                          (69% logic, 31% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.724 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   18.693 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk clock                   3.580
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.q[1] cell                    0.146
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.783 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.509 (1 lvl)
                                                                                          (83% logic, 17% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.248
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.204
 Required time                                                                      23.202
---------------------------------------------------------------------------------------------------------
 Slack                                                                           18.693 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.440 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.q[1] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       0.678 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.066 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.440 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.306 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk (rising edge triggered by clock phy2_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.clk clock                   3.248
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_w_sync/temp2_reg|_al_u2302.q[1] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[2]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.544 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.932 (1 lvl)
                                                                                          (69% logic, 31% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.204
 Required time                                                                       3.626
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.306 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: phy3_ref_clk                                             
Clock = phy3_ref_clk, period 20ns, rising at 0ns, falling at 10ns

364 endpoints analyzed totally, and 18034 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
Minimum period is 12.544ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.456 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fx[1]    cell                    0.825
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        1.101 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.505 (9 lvl)
                                                                                          (50% logic, 50% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.456 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.506 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fx[1]    cell                    0.825
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[6]) net (fanout = 2)        1.101 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_6|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_5.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.455 (9 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.506 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.565 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fco      cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fx[0]    cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[8]) net (fanout = 2)        0.788 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_8|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_7.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c9) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_9.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(71)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13 path2reg1               0.355
 Arrival time                                                                       16.396 (10 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/afull_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt0_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.565 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 (1850 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      7.752 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fco      cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.615 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.209 (10 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.752 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.802 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fco      cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fco      cell                    0.132
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u11_al_u7169.fx[0]   cell                    0.387
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.b[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[12]) net (fanout = 2)        0.615 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.539
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.159 (10 lvl)
                                                                                          (51% logic, 49% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.802 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      7.867 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.292 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u3_al_u7167.fco      cell                    0.715
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/c7) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sub0/u7_al_u7168.f[1]     cell                    0.264
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.b[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/diff_adr_w[9]) net (fanout = 2)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_10|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_9.fco cell                    0.627
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c11) net (fanout = 1)        0.000               
 PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_12|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_11.fco cell                    0.073
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.fci (PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(72)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13 path2reg1               0.355
 Arrival time                                                                       16.094 (10 lvl)
                                                                                          (52% logic, 48% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/half_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/lt1_13.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.961
---------------------------------------------------------------------------------------------------------
 Slack                                                                            7.867 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3 (279 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)      10.260 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[12]) net (fanout = 1)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.142 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3 path2reg1               0.466
 Arrival time                                                                       13.782 (7 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.260 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.417 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[1] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[13]) net (fanout = 2)        0.326 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[1] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[12]) net (fanout = 3)        0.171 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.205
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.142 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3 path2reg1               0.466
 Arrival time                                                                       13.732 (7 lvl)
                                                                                          (48% logic, 52% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.337
 Required time                                                                      24.149
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.417 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)      10.636 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_gray_sync[11]) net (fanout = 2)        0.173 ../common/src/FRAME_FIFO.v(119)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b12|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b11.f[0] cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.d[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[11]) net (fanout = 2)        0.832 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.f[1] cell                    0.262
 _al_u1446|_al_u1661.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[10]) net (fanout = 4)        1.103 ../common/src/FRAME_FIFO.v(123)
 _al_u1446|_al_u1661.f[1]                                    cell                    0.348
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.d[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[9]) net (fanout = 4)        1.063 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b9|PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b8.f[0] cell                    0.205
 _al_u1312|_al_u1570.a[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[7]) net (fanout = 5)        1.564 ../common/src/FRAME_FIFO.v(123)
 _al_u1312|_al_u1570.f[0]                                    cell                    0.408
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.c[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/radr_sync[5]) net (fanout = 2)        2.142 ../common/src/FRAME_FIFO.v(123)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3 path2reg1               0.466
 Arrival time                                                                       13.406 (6 lvl)
                                                                                          (49% logic, 51% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/full_flag_reg|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b3.clk                         3.928
 capture clock edge                                                                 20.000
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      24.042
---------------------------------------------------------------------------------------------------------
 Slack                                                                           10.636 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (22 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.286 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk    clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.q[1]   cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[1]) net (fanout = 4)        0.474 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.542 (1 lvl)
                                                                                          (90% logic, 10% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.256
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.286 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.387 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b11|PHY_RX_INTERFACE[3]$frame_fifo_rx/reg6_b10.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[11] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[11]) net (fanout = 4)        0.656 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.724 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.149
 Required time                                                                       4.337
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.387 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.432 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.clk    clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/add0/ucin_al_u7158.q[0]   cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.addra[0] (PHY_RX_INTERFACE[3]$frame_fifo_rx/wadr[0]) net (fanout = 4)        0.620 ../common/src/FRAME_FIFO.v(43)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        4.688 (1 lvl)
                                                                                          (87% logic, 13% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.256
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.432 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b9.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b9.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b9.q[1] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[1] (PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/temp1[10]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4 path2reg1               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.347 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg1_b4|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg1_b4.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.mi[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/temp1[4]) net (fanout = 1)        0.271 ../common/src/vec_sync_2ff.v(10)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4 path2reg0               0.138
 Arrival time                                                                        4.477 (1 lvl)
                                                                                          (94% logic, 6% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b10|PHY_TX_INTERFACE[3]$frame_fifo_tx/sync_1/reg0_b4.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.130
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.347 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.591 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.885 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        6.317 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.230
 Required time                                                                      23.908
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.591 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   17.973 ns                                                       
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   4.286
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.146
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.422 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.854 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.928
 capture clock edge                                                                 20.000
 cell recovery                                                                      -0.250
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.149
 Required time                                                                      23.827
---------------------------------------------------------------------------------------------------------
 Slack                                                                           17.973 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.929 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.248 ../common/src/FRAME_FIFO.v(28)
 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.316 (1 lvl)
                                                                                          (77% logic, 23% net)

 PHY_RX_INTERFACE[3]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.149
 Required time                                                                       4.387
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.929 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    1.438 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk (rising edge triggered by clock phy3_ref_clk)
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.clk clock                   3.928
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[3]$frame_fifo_rx/sync_0/reg0_b13|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp2_reg.q[0] cell                    0.140
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_n_w) net (fanout = 47)       1.676 ../common/src/FRAME_FIFO.v(28)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        5.744 (1 lvl)
                                                                                          (71% logic, 29% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         4.286
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.230
 Required time                                                                       4.306
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.438 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        clock: raw_clock                                                
Clock = raw_clock, period 41.666ns, rising at 0ns, falling at 20.833ns

0 endpoints analyzed totally, and 0 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------

=========================================================================================================
Timing constraint:        clock: pll_impl/pll_inst.clkc[0]                                
Clock = pll_impl/pll_inst.clkc[0], period 9.999ns, rising at 0ns, falling at 4.999ns

23788 endpoints analyzed totally, and 920178 paths analyzed
86 errors detected : 86 setup errors (TNS = -57.006), 0 hold errors (TNS = 0.000)
Minimum period is 13.151ns
---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13 (5845 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -3.152 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[0] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.867               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.603 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.fco    cell                    0.770
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.041 (8 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.152 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -2.933 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_000000_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.c[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i0_000) net (fanout = 1)        0.367               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.348
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[0] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.867               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.603 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/ucin_al_u7194.fco    cell                    0.770
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.822 (8 lvl)
                                                                                          (67% logic, 33% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.933 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -2.883 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[0] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[0]                                    cell                    0.262
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.e[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.867               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/ucin_al_u7186.fco    cell                    0.781
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/u3_al_u7187.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/add0/u3_al_u7187.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.b[0] (PHY_TX_INTERFACE[1]$frame_fifo_tx/wadr_next[4]) net (fanout = 5)        0.600 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/sub0/u3_al_u7195.fx[0]    cell                    0.825
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[1]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.941 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.772 (8 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[1]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[1]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.883 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 (5845 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -3.130 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[1] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.631               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.f[1]     cell                    0.264
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5]) net (fanout = 5)        1.266 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.fco      cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[10]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fco cell                    0.539
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       15.019 (9 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.130 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -3.039 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[1] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.631               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.f[1]     cell                    0.264
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5]) net (fanout = 5)        1.266 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.fco      cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.f[0]     cell                    0.198
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.b[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[7]) net (fanout = 1)        0.594 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_7.fco cell                    0.627
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.928 (9 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -3.039 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -2.992 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2637|_al_u2641.d[1] (_al_u1655_o)                      net (fanout = 31)       2.028               
 _al_u2637|_al_u2641.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.e[0] (PHY_TX_INTERFACE[2]$frame_fifo_tx/n5[0]) net (fanout = 1)        0.631               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/ucin_al_u7202.fco    cell                    0.781
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/add0/u3_al_u7203.f[1]     cell                    0.264
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.a[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/wadr_next[5]) net (fanout = 5)        1.266 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u3_al_u7211.fco      cell                    0.881
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u7_al_u7212.fco      cell                    0.132
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u11_al_u7213.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/sub0/u11_al_u7213.fx[0]   cell                    0.387
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.b[1] (PHY_TX_INTERFACE[2]$frame_fifo_tx/diff_adr_w[12]) net (fanout = 1)        0.460 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_11.fco cell                    0.539
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.881 (9 lvl)
                                                                                          (65% logic, 35% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[2]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.992 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13 (5845 paths)
---------------------------------------------------------------------------------------------------------
 Slack (setup check)     -2.614 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2633|_al_u2645.d[1] (_al_u1655_o)                      net (fanout = 31)       1.524               
 _al_u2633|_al_u2645.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.011               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.775 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.fco    cell                    0.770
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fx[0]    cell                    0.387
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_3.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[4]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_4|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_3.fco cell                    0.539
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_5.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c5) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_6|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_5.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_7.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_8|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_7.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c9) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.503 (8 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.614 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -2.593 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2633|_al_u2645.d[1] (_al_u1655_o)                      net (fanout = 31)       1.524               
 _al_u2633|_al_u2645.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.011               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.fx[1]  cell                    1.102
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[2]) net (fanout = 5)        0.775 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/ucin_al_u7226.fco    cell                    0.770
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fco      cell                    0.132
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[10]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.fco cell                    0.539
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.482 (8 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.593 ns

---------------------------------------------------------------------------------------------------------

 Slack (setup check)     -2.581 ns                                                        
 StartPoint:              packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.clka clock                   2.134
 launch clock edge                                           clock                   0.000
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_8192x9_sub_001024_000.doa[0] cell                    3.245
 _al_u1655|_al_u1654.d[0] (packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/ram_rtl_mem0_doa_i1_000) net (fanout = 1)        0.672               
 _al_u1655|_al_u1654.f[0]                                    cell                    0.262
 _al_u1655|_al_u1654.a[1] (_al_u1654_o)                      net (fanout = 1)        0.158               
 _al_u1655|_al_u1654.f[1]                                    cell                    0.424
 _al_u2633|_al_u2645.d[1] (_al_u1655_o)                      net (fanout = 31)       1.524               
 _al_u2633|_al_u2645.f[1]                                    cell                    0.262
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.e[0] (PHY_TX_INTERFACE[3]$frame_fifo_tx/n5[0]) net (fanout = 1)        1.011               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/ucin_al_u7218.fco    cell                    0.781
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/u3_al_u7219.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/c3) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/add0/u3_al_u7219.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/wadr_next[6]) net (fanout = 5)        0.763 ../common/src/FRAME_FIFO.v(80)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u3_al_u7227.fco      cell                    0.770
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/c7) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/sub0/u7_al_u7228.fx[1]    cell                    0.453
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.b[1] (PHY_TX_INTERFACE[3]$frame_fifo_tx/diff_adr_w[10]) net (fanout = 1)        0.591 ../common/src/FRAME_FIFO.v(134)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_10|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_9.fco cell                    0.539
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c11) net (fanout = 1)        0.000               
 PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_12|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_11.fco cell                    0.073
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.fci (PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_c13) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(240)
 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13 path2reg1               0.355
 Arrival time                                                                       14.470 (9 lvl)
                                                                                          (68% logic, 32% net)

 PHY_TX_INTERFACE[3]$frame_fifo_tx/afull_flag_reg|PHY_TX_INTERFACE[3]$frame_fifo_tx/lt0_13.clk                         1.834
 capture clock edge                                                                  9.999
 cell setup                                                                         -0.116
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.172
 Required time                                                                      11.889
---------------------------------------------------------------------------------------------------------
 Slack                                                                           -2.581 ns

---------------------------------------------------------------------------------------------------------

Hold checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.143 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_15.q[0] cell                    0.140
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_15) net (fanout = 9)        0.572               
 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.546 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[0]$frame_fifo_rx/bram32k_impl_0/inst_4096x8_sub_000000_000.clkb                         1.925
 capture clock edge                                                                  0.000
 cell hold                                                                           0.650
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.403
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.143 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.155 ns                                                        
 StartPoint:              mac_dec/reg2_b79|mac_dec/reg2_b71.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[8] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b79|mac_dec/reg2_b71.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b79|mac_dec/reg2_b71.q[0]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[8] (h_fifo_din[71]) net (fanout = 3)        0.343 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        2.317 (1 lvl)
                                                                                          (86% logic, 14% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.155 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.289 ns                                                        
 StartPoint:              mac_dec/reg2_b78|mac_dec/reg2_b70.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[7] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b78|mac_dec/reg2_b70.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b78|mac_dec/reg2_b70.q[0]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[7] (h_fifo_din[70]) net (fanout = 3)        0.477 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        2.451 (1 lvl)
                                                                                          (81% logic, 19% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.289 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.293 ns                                                        
 StartPoint:              mac_dec/reg2_b76|mac_dec/reg2_b68.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[5] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b76|mac_dec/reg2_b68.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b76|mac_dec/reg2_b68.q[0]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.dib[5] (h_fifo_din[68]) net (fanout = 3)        0.481 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063 path2reg                0.000
 Arrival time                                                                        2.455 (1 lvl)
                                                                                          (81% logic, 19% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_063.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.293 ns

---------------------------------------------------------------------------------------------------------

Paths for end point header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045 (21 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.155 ns                                                        
 StartPoint:              mac_dec/reg2_b49|mac_dec/reg2_b57.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[4] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b49|mac_dec/reg2_b57.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b49|mac_dec/reg2_b57.q[1]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[4] (h_fifo_din[49]) net (fanout = 4)        0.343 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045 path2reg                0.000
 Arrival time                                                                        2.317 (1 lvl)
                                                                                          (86% logic, 14% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.155 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.226 ns                                                        
 StartPoint:              mac_dec/reg2_b37|mac_dec/reg2_b45.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[0] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b37|mac_dec/reg2_b45.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b37|mac_dec/reg2_b45.q[0]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[0] (h_fifo_din[45]) net (fanout = 5)        0.414 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045 path2reg                0.000
 Arrival time                                                                        2.388 (1 lvl)
                                                                                          (83% logic, 17% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.226 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       0.289 ns                                                        
 StartPoint:              mac_dec/reg2_b48|mac_dec/reg2_b56.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[3] (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 mac_dec/reg2_b48|mac_dec/reg2_b56.clk                       clock                   1.834
 launch clock edge                                           clock                   0.000
 mac_dec/reg2_b48|mac_dec/reg2_b56.q[1]                      cell                    0.140
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.dib[3] (h_fifo_din[48]) net (fanout = 4)        0.477 src/TOP_Simple_RMII_L2_SWITCH.v(118)
 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045 path2reg                0.000
 Arrival time                                                                        2.451 (1 lvl)
                                                                                          (81% logic, 19% net)

 header_fifo/raw_header_rtl_fifo/ram_rtl_mem0_256x128_sub_000000_045.clkb                         2.134
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.162
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.289 ns

---------------------------------------------------------------------------------------------------------

Recovery checks:
---------------------------------------------------------------------------------------------------------
Paths for end point packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   3.938 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u1446|_al_u1661.a[0] (reset_cnt[3])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.424
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0] (n0) net (fanout = 12)       0.689               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.205
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (arst_n_placeOpt_1) net (fanout = 13)       0.768               
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n14) net (fanout = 2)        1.211               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        7.686 (5 lvl)
                                                                                          (45% logic, 55% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.938 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.014 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.c[0] (reset_cnt[4])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.348
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0] (n0) net (fanout = 12)       0.689               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.205
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (arst_n_placeOpt_1) net (fanout = 13)       0.768               
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n14) net (fanout = 2)        1.211               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        7.610 (5 lvl)
                                                                                          (45% logic, 55% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.014 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.086 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.e[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.282
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.d[0] (n0) net (fanout = 12)       0.689               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_1.f[0] cell                    0.205
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.c[0] (arst_n_placeOpt_1) net (fanout = 13)       0.768               
 _al_u1908|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b0.f[0] cell                    0.251
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.sr (PHY_RX_INTERFACE[0]$phy_rx/n14) net (fanout = 2)        1.211               
 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1 path2reg                0.086
 Arrival time                                                                        7.538 (5 lvl)
                                                                                          (44% logic, 56% net)

 packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b2|packet_fifo_mac_b_fifo/raw_packet_rtl_fifo/rd_ad_next_pipe_b1.clk                         1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.086 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_dec/reg2_b52|mac_dec/reg2_b60 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   4.114 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b52|mac_dec/reg2_b60.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u1446|_al_u1661.a[0] (reset_cnt[3])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.424
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b52|mac_dec/reg2_b60.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b52|mac_dec/reg2_b60                           path2reg                0.143
 Arrival time                                                                        7.510 (4 lvl)
                                                                                          (44% logic, 56% net)

 mac_dec/reg2_b52|mac_dec/reg2_b60.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.114 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.190 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b52|mac_dec/reg2_b60.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.c[0] (reset_cnt[4])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.348
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b52|mac_dec/reg2_b60.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b52|mac_dec/reg2_b60                           path2reg                0.143
 Arrival time                                                                        7.434 (4 lvl)
                                                                                          (44% logic, 56% net)

 mac_dec/reg2_b52|mac_dec/reg2_b60.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.190 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.262 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b52|mac_dec/reg2_b60.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.e[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.282
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b52|mac_dec/reg2_b60.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b52|mac_dec/reg2_b60                           path2reg                0.143
 Arrival time                                                                        7.362 (4 lvl)
                                                                                          (43% logic, 57% net)

 mac_dec/reg2_b52|mac_dec/reg2_b60.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.262 ns

---------------------------------------------------------------------------------------------------------

Paths for end point mac_dec/reg2_b50|mac_dec/reg2_b58 (6 paths)
---------------------------------------------------------------------------------------------------------
 Slack (recovery check)   4.114 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b50|mac_dec/reg2_b58.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[0]                                        cell                    0.146
 _al_u1446|_al_u1661.a[0] (reset_cnt[3])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.424
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b50|mac_dec/reg2_b58.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b50|mac_dec/reg2_b58                           path2reg                0.143
 Arrival time                                                                        7.510 (4 lvl)
                                                                                          (44% logic, 56% net)

 mac_dec/reg2_b50|mac_dec/reg2_b58.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.114 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.190 ns                                                        
 StartPoint:              reg0_b4|reg0_b3.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b50|mac_dec/reg2_b58.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b4|reg0_b3.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b4|reg0_b3.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.c[0] (reset_cnt[4])                     net (fanout = 2)        0.482 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.348
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b50|mac_dec/reg2_b58.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b50|mac_dec/reg2_b58                           path2reg                0.143
 Arrival time                                                                        7.434 (4 lvl)
                                                                                          (44% logic, 56% net)

 mac_dec/reg2_b50|mac_dec/reg2_b58.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.190 ns

---------------------------------------------------------------------------------------------------------

 Slack (recovery check)   4.262 ns                                                        
 StartPoint:              reg0_b2|reg0_b1.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                mac_dec/reg2_b50|mac_dec/reg2_b58.sr (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 reg0_b2|reg0_b1.clk                                         clock                   2.134
 launch clock edge                                           clock                   0.000
 reg0_b2|reg0_b1.q[1]                                        cell                    0.146
 _al_u1446|_al_u1661.e[0] (reset_cnt[2])                     net (fanout = 2)        0.476 src/TOP_Simple_RMII_L2_SWITCH.v(34)
 _al_u1446|_al_u1661.f[0]                                    cell                    0.282
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.d[1] (_al_u1661_o) net (fanout = 11)       1.085               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg.f[1] cell                    0.205
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.c[0] (n0) net (fanout = 12)       1.198               
 _al_u1662|PHY_RX_INTERFACE[3]$frame_fifo_rx/rst_w_sync/temp1_reg_placeOpt_3.f[0] cell                    0.251
 mac_dec/reg2_b50|mac_dec/reg2_b58.sr (arst_n_placeOpt_3)    net (fanout = 20)       1.442               
 mac_dec/reg2_b50|mac_dec/reg2_b58                           path2reg                0.143
 Arrival time                                                                        7.362 (4 lvl)
                                                                                          (43% logic, 57% net)

 mac_dec/reg2_b50|mac_dec/reg2_b58.clk                                               1.834
 capture clock edge                                                                  9.999
 cell recovery                                                                      -0.300
 clock uncertainty                                                                  -0.000
 clock recovergence pessimism                                                        0.091
 Required time                                                                      11.624
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.262 ns

---------------------------------------------------------------------------------------------------------

Removal checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.248 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_8.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_8.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_8.q[0] cell                    0.140
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.rstb (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_8) net (fanout = 28)       0.486               
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.460 (1 lvl)
                                                                                          (81% logic, 19% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clkb                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.248 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.265 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.q[0] cell                    0.140
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 21)       0.503               
 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.477 (1 lvl)
                                                                                          (80% logic, 20% net)

 PHY_TX_INTERFACE[0]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.265 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (removal check)    0.411 ns                                                        
 StartPoint:              PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 EndPoint:                PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (rising edge triggered by clock pll_impl/pll_inst.clkc[0])
 Clock group:             raw_clock                                                       

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.clk clock                   1.834
 launch clock edge                                           clock                   0.000
 PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp1_reg|PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_r_sync/temp2_reg_placeOpt_11.q[0] cell                    0.140
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.rsta (PHY_RX_INTERFACE[0]$frame_fifo_rx/rst_n_r_placeOpt_11) net (fanout = 21)       0.649               
 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        2.623 (1 lvl)
                                                                                          (76% logic, 24% net)

 PHY_TX_INTERFACE[2]$frame_fifo_tx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         2.134
 capture clock edge                                                                  0.000
 cell removal                                                                        0.250
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                       -0.172
 Required time                                                                       2.212
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.411 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.810 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.e[0] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.e[0] (PHY_CRS_DV_pad[0]) net (fanout = 3)        3.461 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg0               0.375
 Arrival time                                                                        9.464 (1 lvl)
                                                                                          (64% logic, 36% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.810 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       5.935 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.a[1] (PHY_CRS_DV_pad[0]) net (fanout = 3)        3.461 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg1               0.500
 Arrival time                                                                        9.589 (1 lvl)
                                                                                          (64% logic, 36% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            5.935 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       6.374 ns                                                        
 StartPoint:              PHY_CRS_DV[0] (rising edge triggered by clock phy0_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy0_ref_clk)
 Clock group:             phy0_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[0]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[0]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1809|_al_u1683.a[0] (PHY_CRS_DV_pad[0])                net (fanout = 3)        3.092 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1809|_al_u1683.f[0]                                    cell                    0.395
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.c[1] (frame_fifo_rx_EOD_in[0]) net (fanout = 3)        0.511 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1 path2reg1               0.402
 Arrival time                                                                       10.028 (2 lvl)
                                                                                          (65% logic, 35% net)

 PHY_RX_INTERFACE[0]$phy_rx/reg0_b0|PHY_RX_INTERFACE[0]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            6.374 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.015 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[1]) net (fanout = 3)        0.642 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg0               0.399
 Arrival time                                                                        6.669 (1 lvl)
                                                                                          (91% logic, 9% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.015 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.074 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.a[1] (PHY_CRS_DV_pad[1]) net (fanout = 3)        0.642 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.458
 Arrival time                                                                        6.728 (1 lvl)
                                                                                          (91% logic, 9% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.074 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       4.072 ns                                                        
 StartPoint:              PHY_CRS_DV[1] (rising edge triggered by clock phy1_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (rising edge triggered by clock phy1_ref_clk)
 Clock group:             phy1_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[1]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[1]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1810|_al_u1703.b[0] (PHY_CRS_DV_pad[1])                net (fanout = 3)        0.776 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1810|_al_u1703.f[0]                                    cell                    0.294
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.c[1] (frame_fifo_rx_EOD_in[1]) net (fanout = 3)        0.682 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1 path2reg1               0.346
 Arrival time                                                                        7.726 (2 lvl)
                                                                                          (82% logic, 18% net)

 PHY_RX_INTERFACE[1]$phy_rx/reg0_b0|PHY_RX_INTERFACE[1]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.072 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       1.630 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  3.371
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.549
---------------------------------------------------------------------------------------------------------
 Slack                                                                            1.630 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.523 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.d[0] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.d[0] (PHY_CRS_DV_pad[2]) net (fanout = 3)        1.193 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1 path2reg0               0.356
 Arrival time                                                                        7.177 (1 lvl)
                                                                                          (84% logic, 16% net)

 PHY_RX_INTERFACE[2]$phy_rx/reg1_b0|PHY_RX_INTERFACE[2]$phy_rx/reg0_b1.clk                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.654
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.523 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.742 ns                                                        
 StartPoint:              PHY_CRS_DV[2] (rising edge triggered by clock phy2_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (rising edge triggered by clock phy2_ref_clk)
 Clock group:             phy2_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[2]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[2]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1714|_al_u1723.d[0] (PHY_CRS_DV_pad[2])                net (fanout = 3)        0.879 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1714|_al_u1723.f[0]                                    cell                    0.197
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.dia[1] (frame_fifo_rx_EOD_in[2]) net (fanout = 3)        0.818 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000 path2reg                0.000
 Arrival time                                                                        7.522 (2 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[2]$frame_fifo_rx/bram9k_impl/inst_8192x1_sub_000000_000.clka                         3.580
 capture clock edge                                                                  0.000
 cell hold                                                                           0.200
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       3.780
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.742 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing constraint:        Input delay                                                     
Set input delay: , and 2ns min. 

19 endpoints analyzed totally, and 27 paths analyzed
0 errors detected : 0 setup errors (TNS = 0.000), 0 hold errors (TNS = 0.000)
---------------------------------------------------------------------------------------------------------

Fastest path checks:
---------------------------------------------------------------------------------------------------------
Paths for end point PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       0.924 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN                path2reg                3.179
 Arrival time                                                                        5.179 (0 lvl)
                                                                                          (100% logic, 0% net)

 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipclk                                  4.077
 capture clock edge                                                                  0.000
 cell hold                                                                           0.178
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.255
---------------------------------------------------------------------------------------------------------
 Slack                                                                            0.924 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (2 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.530 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[1] (PHY_CRS_DV_pad[3]) net (fanout = 3)        1.755 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.507
 Arrival time                                                                        7.890 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.530 ns

---------------------------------------------------------------------------------------------------------

 Slack (hold check)       4.311 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 _al_u1812|_al_u1743.a[0] (PHY_CRS_DV_pad[3])                net (fanout = 3)        1.718 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 _al_u1812|_al_u1743.f[0]                                    cell                    0.395
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.e[1] (frame_fifo_rx_EOD_in[3]) net (fanout = 3)        0.555 src/TOP_Simple_RMII_L2_SWITCH.v(73)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg1               0.375
 Arrival time                                                                        8.671 (2 lvl)
                                                                                          (74% logic, 26% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            4.311 ns

---------------------------------------------------------------------------------------------------------

Paths for end point PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 (1 paths)
---------------------------------------------------------------------------------------------------------
 Slack (hold check)       3.530 ns                                                        
 StartPoint:              PHY_CRS_DV[3] (rising edge triggered by clock phy3_ref_clk)     
 EndPoint:                PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (rising edge triggered by clock phy3_ref_clk)
 Clock group:             phy3_ref_clk                                                    
 Input delay:             2.000 ns                                                        

 Point                                                       Type                     Incr           Info
---------------------------------------------------------------------------------------------------------
 launch clock latency                                        clock                   0.000
 launch clock edge                                           clock                   0.000
 input external delay                                        input                   2.000
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.ipad (PHY_CRS_DV[3]) net (fanout = 1)        0.000 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/CRS_DV_lat_reg_IN.di             cell                    3.628
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.b[0] (PHY_CRS_DV_pad[3]) net (fanout = 3)        1.755 src/TOP_Simple_RMII_L2_SWITCH.v(58)
 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1 path2reg0               0.507
 Arrival time                                                                        7.890 (1 lvl)
                                                                                          (78% logic, 22% net)

 PHY_RX_INTERFACE[3]$phy_rx/reg0_b0|PHY_RX_INTERFACE[3]$phy_rx/reg0_b1.clk                         4.286
 capture clock edge                                                                  0.000
 cell hold                                                                           0.074
 clock uncertainty                                                                   0.000
 clock recovergence pessimism                                                        0.000
 Required time                                                                       4.360
---------------------------------------------------------------------------------------------------------
 Slack                                                                            3.530 ns

---------------------------------------------------------------------------------------------------------


=========================================================================================================
Timing summary:                                                                           
---------------------------------------------------------------------------------------------------------
Constraint path number: 993930 (STA coverage = 99.66%)
Timing violations: 86 setup errors, and 0 hold errors.
Minimal setup slack: -3.152, minimal hold slack: 0.143

Timing group statistics: 
	Clock constraints: 
	  Clock Name                                  Min Period     Max Freq           Skew      Fanout            TNS
	  pll_impl/pll_inst.clkc[0] (100.010MHz)        13.151ns      76.040MHz        0.491ns      4293      -57.006ns
	  phy3_ref_clk (50.000MHz)                      12.544ns      79.719MHz        0.488ns       111        0.000ns
	  phy0_ref_clk (50.000MHz)                      11.155ns      89.646MHz        0.399ns       105        0.000ns
	  phy1_ref_clk (50.000MHz)                      10.755ns      92.980MHz        0.399ns       104        0.000ns
	  phy2_ref_clk (50.000MHz)                      11.339ns      88.191MHz        0.399ns       103        0.000ns
	Minimum input arrival time before clock: no constraint path
	Maximum output required time after clock: no constraint path
	Maximum combinational path delay: no constraint path

---------------------------------------------------------------------------------------------------------
