{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1596719360316 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1596719360316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 06 21:09:20 2020 " "Processing started: Thu Aug 06 21:09:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1596719360316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1596719360316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=on --write_settings_files=off RV32 -c RV32 " "Command: quartus_drc --read_settings_files=on --write_settings_files=off RV32 -c RV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1596719360316 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RV32 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"RV32\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Design Assistant" 0 -1 1596719360410 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RV32.sdc " "Synopsys Design Constraints File file not found: 'RV32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1596719363175 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1596719363191 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1596719363191 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Design Assistant" 0 -1 1596719363191 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst_n " "Node  \"rst_n\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1596719363456 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " pc_in\[11\] " "Node  \"pc_in\[11\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[0\]~reg0 " "Node  \"pc_out\[0\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[18\]~reg0 " "Node  \"pc_out\[18\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 85 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[6\] " "Node  \"pc_in\[6\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[20\]~reg0 " "Node  \"pc_out\[20\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 83 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[0\] " "Node  \"pc_in\[0\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[15\] " "Node  \"pc_in\[15\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[7\]~reg0 " "Node  \"pc_out\[7\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[12\]~reg0 " "Node  \"pc_out\[12\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " rst_n " "Node  \"rst_n\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[24\] " "Node  \"pc_in\[24\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[24\]~reg0 " "Node  \"pc_out\[24\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[7\] " "Node  \"pc_in\[7\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " clk " "Node  \"clk\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[1\]~reg0 " "Node  \"pc_out\[1\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[16\]~reg0 " "Node  \"pc_out\[16\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[12\] " "Node  \"pc_in\[12\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[8\]~reg0 " "Node  \"pc_out\[8\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[1\] " "Node  \"pc_in\[1\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[18\] " "Node  \"pc_in\[18\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[23\] " "Node  \"pc_in\[23\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[2\]~reg0 " "Node  \"pc_out\[2\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[13\]~reg0 " "Node  \"pc_out\[13\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[8\] " "Node  \"pc_in\[8\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[21\] " "Node  \"pc_in\[21\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[2\] " "Node  \"pc_in\[2\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_in\[16\] " "Node  \"pc_in\[16\]\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[9\]~reg0 " "Node  \"pc_out\[9\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[3\]~reg0 " "Node  \"pc_out\[3\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_NODES_INFO" " pc_out\[19\]~reg0 " "Node  \"pc_out\[19\]~reg0\"" {  } { { "src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "F:/WorkFiles/verilog/RV32/" { { 0 { 0 ""} 0 84 9662 10382 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1596719363456 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1596719363456 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1596719363456 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "50 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 50 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1596719363456 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1596719363565 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 06 21:09:23 2020 " "Processing ended: Thu Aug 06 21:09:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1596719363565 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1596719363565 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1596719363565 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1596719363565 ""}
