<stg><name>buildGaussianPyramid</name>


<trans_list>

<trans id="341" from="1" to="2">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="2" to="3">
<condition id="84">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="2" to="31">
<condition id="116">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="3" to="4">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="4" to="5">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="5" to="6">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="6" to="7">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="7" to="8">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="8" to="9">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="9" to="10">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="10" to="11">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="11" to="12">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="12" to="13">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="13" to="14">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="14" to="15">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="15" to="16">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="16" to="17">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="17" to="18">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="18" to="19">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="19" to="20">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="20" to="21">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="21" to="22">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="22" to="23">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="23" to="24">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="24" to="25">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="25" to="26">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="26" to="27">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="27" to="28">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="28" to="29">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="29" to="30">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="30" to="2">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="31" to="32">
<condition id="117">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="31" to="37">
<condition id="124">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="32" to="33">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="33" to="34">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="34" to="35">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="35" to="36">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="36" to="31">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="37" to="38">
<condition id="126">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="37" to="36">
<condition id="135">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="38" to="40">
<condition id="138">
<or_exp><and_exp><literal name="tmp_1677_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="38" to="39">
<condition id="140">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="39" to="38">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="40" to="37">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:0  %gauss_pyr_5_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_re"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:1  %gauss_pyr_4_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_cols_re"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:2  %gauss_pyr_3_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_cols_re"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:3  %gauss_pyr_2_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_cols_re"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:4  %gauss_pyr_1_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_cols_re"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:5  %gauss_pyr_0_cols_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_cols_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_cols_re"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:6  %gauss_pyr_5_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_5_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_re"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:7  %gauss_pyr_4_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_4_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_4_rows_re"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:8  %gauss_pyr_3_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_3_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_3_rows_re"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:9  %gauss_pyr_2_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_2_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_2_rows_re"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:10  %gauss_pyr_1_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_1_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_1_rows_re"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:11  %gauss_pyr_0_rows_re = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %gauss_pyr_0_rows_read)

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_rows_re"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:12  %src_cols_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_cols_read)

]]></Node>
<StgValue><ssdm name="src_cols_read_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv27:13  %src_rows_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %src_rows_read)

]]></Node>
<StgValue><ssdm name="src_rows_read_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="25" op_0_bw="64">
<![CDATA[
_ifconv27:14  %sig_V = alloca [6 x i25], align 4

]]></Node>
<StgValue><ssdm name="sig_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv27:15  %sig_V_addr = getelementptr [6 x i25]* %sig_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sig_V_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
_ifconv27:16  store i25 104857, i25* %sig_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
_ifconv27:17  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 1, %_ifconv27 ], [ %i_16, %_ifconv ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond3 = icmp eq i3 %i, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %.preheader.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:0  %tmp_s = add i3 -1, %i

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %gauss_pyr_cols = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %gauss_pyr_rows = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %gauss_pyr_cols15_s = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols15_s"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %write_flag1 = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag1"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %gauss_pyr_cols4 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols4"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %gauss_pyr_cols3 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols3"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %gauss_pyr_cols2 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %gauss_pyr_cols1 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %gauss_pyr_rows6 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows6"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %gauss_pyr_rows10_s = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows10_s"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:10  %gauss_pyr_rows7 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32">
<![CDATA[
.preheader.preheader:11  %write_flag = alloca i1

]]></Node>
<StgValue><ssdm name="write_flag"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:12  %gauss_pyr_rows9 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows9"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
.preheader.preheader:13  %gauss_pyr_rows8 = alloca i32

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows8"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:14  store i32 %gauss_pyr_3_rows_re, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:15  store i32 %gauss_pyr_4_rows_re, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:16  store i1 false, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:17  store i32 %gauss_pyr_2_rows_re, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:18  store i32 %gauss_pyr_1_rows_re, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:19  store i32 %gauss_pyr_1_cols_re, i32* %gauss_pyr_cols1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:20  store i32 %gauss_pyr_2_cols_re, i32* %gauss_pyr_cols2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:21  store i32 %gauss_pyr_3_cols_re, i32* %gauss_pyr_cols3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:22  store i32 %gauss_pyr_4_cols_re, i32* %gauss_pyr_cols4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:23  store i1 false, i1* %write_flag1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:24  store i32 %gauss_pyr_0_rows_re, i32* %gauss_pyr_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:25  store i32 %gauss_pyr_0_cols_re, i32* %gauss_pyr_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:26  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:1  %tmp_807_cast = zext i3 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_807_cast"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %y_assign = sitofp i32 %tmp_807_cast to float

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:2  %y_assign = sitofp i32 %tmp_807_cast to float

]]></Node>
<StgValue><ssdm name="y_assign"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="12" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="11" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="10" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="9" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="98" st_id="8" stage="8" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="99" st_id="9" stage="7" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="100" st_id="10" stage="6" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="101" st_id="11" stage="5" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="102" st_id="12" stage="4" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="3" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="2" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="12">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:3  %v_assign_7 = call fastcc float @"pow_generic<float>"(float 0x3FF428A000000000, float %y_assign) nounwind

]]></Node>
<StgValue><ssdm name="v_assign_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="106" st_id="16" stage="1" lat="1">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:4  %d_assign_s = fpext float %v_assign_7 to double

]]></Node>
<StgValue><ssdm name="d_assign_s"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5  %ireg_V = bitcast double %d_assign_s to i64

]]></Node>
<StgValue><ssdm name="ireg_V"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="64">
<![CDATA[
_ifconv:6  %tmp = trunc i64 %ireg_V to i63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ifconv:7  %isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:8  %exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)

]]></Node>
<StgValue><ssdm name="exp_tmp_V"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="11">
<![CDATA[
_ifconv:9  %tmp_587 = zext i11 %exp_tmp_V to i12

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="52" op_0_bw="64">
<![CDATA[
_ifconv:10  %tmp_1309 = trunc i64 %ireg_V to i52

]]></Node>
<StgValue><ssdm name="tmp_1309"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
_ifconv:11  %tmp_588 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_1309)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="114" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="54" op_0_bw="53">
<![CDATA[
_ifconv:12  %p_Result_s = zext i53 %tmp_588 to i54

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:13  %man_V_29 = sub i54 0, %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_29"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
_ifconv:14  %man_V_30 = select i1 %isneg, i54 %man_V_29, i54 %p_Result_s

]]></Node>
<StgValue><ssdm name="man_V_30"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:15  %tmp_589 = icmp eq i63 %tmp, 0

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:16  %F2 = sub i12 1075, %tmp_587

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:17  %tmp_590 = icmp sgt i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="120" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:18  %tmp_591 = add i12 -16, %F2

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:19  %tmp_592 = sub i12 16, %F2

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
_ifconv:20  %sh_amt = select i1 %tmp_590, i12 %tmp_591, i12 %tmp_592

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:22  %tmp_593 = icmp eq i12 %F2, 16

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:23  %tmp_1310 = trunc i54 %man_V_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_1310"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="7" op_0_bw="7" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_1311 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1311"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
_ifconv:26  %icmp = icmp eq i7 %tmp_1311, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="127" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:21  %sh_amt_7_cast = sext i12 %sh_amt to i32

]]></Node>
<StgValue><ssdm name="sh_amt_7_cast"/></StgValue>
</operation>

<operation id="128" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ifconv:24  %tmp_594 = icmp ult i12 %sh_amt, 54

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="129" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="54" op_0_bw="32">
<![CDATA[
_ifconv:27  %tmp_595 = zext i32 %sh_amt_7_cast to i54

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="130" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
_ifconv:28  %tmp_596 = ashr i54 %man_V_30, %tmp_595

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="131" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="54">
<![CDATA[
_ifconv:29  %tmp_1312 = trunc i54 %tmp_596 to i32

]]></Node>
<StgValue><ssdm name="tmp_1312"/></StgValue>
</operation>

<operation id="132" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:30  %storemerge = select i1 %isneg, i32 -1, i32 0

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="133" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:31  %tmp_597 = shl i32 %tmp_1310, %sh_amt_7_cast

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="134" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:32  %sel_tmp1 = xor i1 %tmp_589, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="135" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:33  %sel_tmp2 = and i1 %tmp_593, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:34  %sel_tmp6_demorgan = or i1 %tmp_589, %tmp_593

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:35  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:36  %sel_tmp7 = and i1 %tmp_590, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:37  %sel_tmp8 = xor i1 %tmp_594, true

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:38  %sel_tmp9 = and i1 %sel_tmp7, %sel_tmp8

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:39  %sel_tmp15 = and i1 %sel_tmp7, %tmp_594

]]></Node>
<StgValue><ssdm name="sel_tmp15"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:40  %sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %tmp_590

]]></Node>
<StgValue><ssdm name="sel_tmp21_demorgan"/></StgValue>
</operation>

<operation id="143" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:41  %sel_tmp21 = xor i1 %sel_tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp21"/></StgValue>
</operation>

<operation id="144" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:42  %sel_tmp22 = and i1 %icmp, %sel_tmp21

]]></Node>
<StgValue><ssdm name="sel_tmp22"/></StgValue>
</operation>

<operation id="145" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:43  %newSel = select i1 %sel_tmp22, i32 %tmp_597, i32 %tmp_1312

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="146" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:44  %or_cond = or i1 %sel_tmp22, %sel_tmp15

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="147" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:45  %newSel25 = select i1 %sel_tmp9, i32 %storemerge, i32 %tmp_1310

]]></Node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="148" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:46  %or_cond3 = or i1 %sel_tmp9, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %newSel26 = select i1 %or_cond, i32 %newSel, i32 %newSel25

]]></Node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:48  %or_cond4 = or i1 %or_cond, %or_cond3

]]></Node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %newSel27 = select i1 %or_cond4, i32 %newSel26, i32 0

]]></Node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:50  %OP1_V_cast = sext i32 %newSel27 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:51  %p_Val2_191 = mul i48 104857, %OP1_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_191"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %tmp_598 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_191, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:53  %OP1_V_34_cast = sext i32 %tmp_598 to i48

]]></Node>
<StgValue><ssdm name="OP1_V_34_cast"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:54  %p_Val2_192 = mul i48 82570, %OP1_V_34_cast

]]></Node>
<StgValue><ssdm name="p_Val2_192"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:55  %tmp_599 = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_192, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="158" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="48" op_0_bw="32">
<![CDATA[
_ifconv:57  %tmp_10 = sext i32 %tmp_599 to i48

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="159" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:58  %tmp_834_cast = mul i48 %tmp_10, %tmp_10

]]></Node>
<StgValue><ssdm name="tmp_834_cast"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:59  %tmp_835_cast = mul i48 %OP1_V_34_cast, %OP1_V_34_cast

]]></Node>
<StgValue><ssdm name="tmp_835_cast"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
_ifconv:60  %p_Val2_193 = sub i48 %tmp_834_cast, %tmp_835_cast

]]></Node>
<StgValue><ssdm name="p_Val2_193"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:61  %this_assign_s = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %p_Val2_193, i32 16, i32 47)

]]></Node>
<StgValue><ssdm name="this_assign_s"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="163" st_id="20" stage="10" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="164" st_id="21" stage="9" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="8" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="166" st_id="23" stage="7" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="167" st_id="24" stage="6" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="168" st_id="25" stage="5" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="169" st_id="26" stage="4" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="170" st_id="27" stage="3" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="171" st_id="28" stage="2" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="172" st_id="29" stage="1" lat="10">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="24" op_0_bw="24" op_1_bw="32">
<![CDATA[
_ifconv:62  %agg_result_V_i = call fastcc i24 @"sqrt_fixed<32, 16>"(i32 %this_assign_s)

]]></Node>
<StgValue><ssdm name="agg_result_V_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="173" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:56  %tmp_600 = zext i3 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="174" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:63  %sig_V_addr_2 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_600

]]></Node>
<StgValue><ssdm name="sig_V_addr_2"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="25" op_0_bw="24">
<![CDATA[
_ifconv:64  %p_trunc_ext_cast = zext i24 %agg_result_V_i to i25

]]></Node>
<StgValue><ssdm name="p_trunc_ext_cast"/></StgValue>
</operation>

<operation id="176" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
_ifconv:65  store i25 %p_trunc_ext_cast, i25* %sig_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:66  %i_16 = add i3 1, %i

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:67  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %i1 = phi i3 [ 0, %.preheader.preheader ], [ %i_17, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="180" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:1  %exitcond = icmp eq i3 %i1, -2

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="181" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %i_17 = add i3 %i1, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="183" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %3, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %tmp_601 = icmp eq i3 %i1, 0

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="185" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_601, label %.preheader10.preheader, label %_ifconv24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="3">
<![CDATA[
_ifconv24:13  %tmp_603 = zext i3 %i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="187" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv24:14  %sig_V_addr_1 = getelementptr [6 x i25]* %sig_V, i64 0, i64 %tmp_603

]]></Node>
<StgValue><ssdm name="sig_V_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="3">
<![CDATA[
_ifconv24:15  %sig_V_load = load i25* %sig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sig_V_load"/></StgValue>
</operation>

<operation id="189" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp_601" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32">
<![CDATA[
:0  %gauss_pyr_cols_load = load i32* %gauss_pyr_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols_load"/></StgValue>
</operation>

<operation id="191" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
:1  %gauss_pyr_rows_load = load i32* %gauss_pyr_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows_load"/></StgValue>
</operation>

<operation id="192" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
:2  %gauss_pyr_cols15_lo = load i32* %gauss_pyr_cols15_s

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols15_lo"/></StgValue>
</operation>

<operation id="193" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1">
<![CDATA[
:3  %write_flag1_load = load i1* %write_flag1

]]></Node>
<StgValue><ssdm name="write_flag1_load"/></StgValue>
</operation>

<operation id="194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
:4  %gauss_pyr_cols4_load = load i32* %gauss_pyr_cols4

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols4_load"/></StgValue>
</operation>

<operation id="195" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
:5  %gauss_pyr_cols3_load = load i32* %gauss_pyr_cols3

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols3_load"/></StgValue>
</operation>

<operation id="196" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
:6  %gauss_pyr_cols2_load = load i32* %gauss_pyr_cols2

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols2_load"/></StgValue>
</operation>

<operation id="197" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
:7  %gauss_pyr_cols1_load = load i32* %gauss_pyr_cols1

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols1_load"/></StgValue>
</operation>

<operation id="198" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
:8  %gauss_pyr_rows6_load = load i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows6_load"/></StgValue>
</operation>

<operation id="199" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32">
<![CDATA[
:9  %gauss_pyr_rows10_lo_1 = load i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows10_lo_1"/></StgValue>
</operation>

<operation id="200" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
:10  %gauss_pyr_rows7_load = load i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows7_load"/></StgValue>
</operation>

<operation id="201" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1">
<![CDATA[
:11  %write_flag_load = load i1* %write_flag

]]></Node>
<StgValue><ssdm name="write_flag_load"/></StgValue>
</operation>

<operation id="202" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32">
<![CDATA[
:12  %gauss_pyr_rows9_load = load i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows9_load"/></StgValue>
</operation>

<operation id="203" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
:13  %gauss_pyr_rows8_load = load i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows8_load"/></StgValue>
</operation>

<operation id="204" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %gauss_pyr_5_rows_wr = select i1 %write_flag_load, i32 %gauss_pyr_rows10_lo_1, i32 %gauss_pyr_5_rows_re

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_rows_wr"/></StgValue>
</operation>

<operation id="205" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %gauss_pyr_5_cols_wr = select i1 %write_flag1_load, i32 %gauss_pyr_cols15_lo, i32 %gauss_pyr_5_cols_re

]]></Node>
<StgValue><ssdm name="gauss_pyr_5_cols_wr"/></StgValue>
</operation>

<operation id="206" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:16  %mrv_013 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %gauss_pyr_rows6_load, 0

]]></Node>
<StgValue><ssdm name="mrv_013"/></StgValue>
</operation>

<operation id="207" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:17  %mrv_114 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_013, i32 %gauss_pyr_rows7_load, 1

]]></Node>
<StgValue><ssdm name="mrv_114"/></StgValue>
</operation>

<operation id="208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:18  %mrv_215 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_114, i32 %gauss_pyr_rows8_load, 2

]]></Node>
<StgValue><ssdm name="mrv_215"/></StgValue>
</operation>

<operation id="209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:19  %mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_215, i32 %gauss_pyr_rows9_load, 3

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:20  %mrv_224 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %gauss_pyr_5_rows_wr, 4

]]></Node>
<StgValue><ssdm name="mrv_224"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:21  %mrv_225 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_224, i32 %gauss_pyr_cols1_load, 5

]]></Node>
<StgValue><ssdm name="mrv_225"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:22  %mrv_226 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_225, i32 %gauss_pyr_cols2_load, 6

]]></Node>
<StgValue><ssdm name="mrv_226"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:23  %mrv_227 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_226, i32 %gauss_pyr_cols3_load, 7

]]></Node>
<StgValue><ssdm name="mrv_227"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:24  %mrv_228 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_227, i32 %gauss_pyr_cols4_load, 8

]]></Node>
<StgValue><ssdm name="mrv_228"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:25  %mrv_229 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_228, i32 %gauss_pyr_5_cols_wr, 9

]]></Node>
<StgValue><ssdm name="mrv_229"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:26  %mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_229, i32 %gauss_pyr_rows_load, 10

]]></Node>
<StgValue><ssdm name="mrv_10"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="384" op_0_bw="384" op_1_bw="32">
<![CDATA[
:27  %mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %gauss_pyr_cols_load, 11

]]></Node>
<StgValue><ssdm name="mrv_11"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="384">
<![CDATA[
:28  ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="219" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="25" op_0_bw="3">
<![CDATA[
_ifconv24:15  %sig_V_load = load i25* %sig_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="sig_V_load"/></StgValue>
</operation>

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="26" op_0_bw="25">
<![CDATA[
_ifconv24:16  %p_Val2_321_cast = sext i25 %sig_V_load to i26

]]></Node>
<StgValue><ssdm name="p_Val2_321_cast"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv24:17  %tmp_604 = icmp eq i25 %sig_V_load, 0

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv24:18  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %sig_V_load, i32 24)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ifconv24:19  %tmp_605 = sub i26 0, %p_Val2_321_cast

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
_ifconv24:20  %p_Val2_195 = select i1 %is_neg, i26 %tmp_605, i26 %p_Val2_321_cast

]]></Node>
<StgValue><ssdm name="p_Val2_195"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="26">
<![CDATA[
_ifconv24:21  %p_Val2_cast = sext i26 %p_Val2_195 to i32

]]></Node>
<StgValue><ssdm name="p_Val2_cast"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:22  %p_Result_203 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_cast, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_203"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
_ifconv24:23  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_203, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24:24  %tmp32_V_76 = shl i32 %p_Val2_cast, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_76"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="32">
<![CDATA[
_ifconv24:29  %tmp_1314 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_1314"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="230" st_id="33" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:25  %f = uitofp i32 %tmp32_V_76 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="231" st_id="34" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:25  %f = uitofp i32 %tmp32_V_76 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="232" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:26  %tmp32_V = bitcast float %f to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="233" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv24:27  %p_Result_s_218 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_s_218"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="234" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:0  %gauss_pyr_cols_load_1 = load i32* %gauss_pyr_cols

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols_load_1"/></StgValue>
</operation>

<operation id="235" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:1  %gauss_pyr_rows_load_1 = load i32* %gauss_pyr_rows

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows_load_1"/></StgValue>
</operation>

<operation id="236" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:2  %gauss_pyr_cols4_load_1 = load i32* %gauss_pyr_cols4

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols4_load_1"/></StgValue>
</operation>

<operation id="237" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:3  %gauss_pyr_cols3_load_1 = load i32* %gauss_pyr_cols3

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols3_load_1"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:4  %gauss_pyr_cols2_load_1 = load i32* %gauss_pyr_cols2

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols2_load_1"/></StgValue>
</operation>

<operation id="239" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:5  %gauss_pyr_cols1_load_1 = load i32* %gauss_pyr_cols1

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols1_load_1"/></StgValue>
</operation>

<operation id="240" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:6  %gauss_pyr_rows6_load_1 = load i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows6_load_1"/></StgValue>
</operation>

<operation id="241" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:8  %gauss_pyr_rows7_load_1 = load i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows7_load_1"/></StgValue>
</operation>

<operation id="242" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:10  %gauss_pyr_rows9_load_1 = load i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows9_load_1"/></StgValue>
</operation>

<operation id="243" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:11  %gauss_pyr_rows8_load_1 = load i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows8_load_1"/></StgValue>
</operation>

<operation id="244" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv24:12  %tmp_602 = add i3 -1, %i1

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="245" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:28  %tmp_606 = icmp ne i8 %p_Result_s_218, -98

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="246" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:30  %tmp_607 = sub i8 -114, %tmp_1314

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="247" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="1">
<![CDATA[
_ifconv24:31  %tmp_608 = zext i1 %tmp_606 to i8

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="248" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="145">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv24:32  %p_Repl2_81_trunc = add i8 %tmp_607, %tmp_608

]]></Node>
<StgValue><ssdm name="p_Repl2_81_trunc"/></StgValue>
</operation>

<operation id="249" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
_ifconv24:33  %tmp_609 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_81_trunc)

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv24:34  %p_Result_204 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_609, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_204"/></StgValue>
</operation>

<operation id="251" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="tmp_604" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:35  %f_25 = bitcast i32 %p_Result_204 to float

]]></Node>
<StgValue><ssdm name="f_25"/></StgValue>
</operation>

<operation id="252" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv24:36  %p_03_i = select i1 %tmp_604, float 0.000000e+00, float %f_25

]]></Node>
<StgValue><ssdm name="p_03_i"/></StgValue>
</operation>

<operation id="253" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:37  %gauss_pyr_rows_addr6 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %tmp_602)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows_addr6"/></StgValue>
</operation>

<operation id="254" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:38  %gauss_pyr_cols_addr1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_cols_load_1, i32 %gauss_pyr_cols1_load_1, i32 %gauss_pyr_cols2_load_1, i32 %gauss_pyr_cols3_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i32 %gauss_pyr_cols4_load_1, i3 %tmp_602)

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols_addr1"/></StgValue>
</operation>

<operation id="255" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="3" op_7_bw="32" op_8_bw="32" op_9_bw="26" op_10_bw="3" op_11_bw="32" op_12_bw="32">
<![CDATA[
_ifconv24:39  %tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="256" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
_ifconv24:7  %gauss_pyr_rows10_lo = load i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows10_lo"/></StgValue>
</operation>

<operation id="257" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="1" op_0_bw="1">
<![CDATA[
_ifconv24:9  %write_flag_load_1 = load i1* %write_flag

]]></Node>
<StgValue><ssdm name="write_flag_load_1"/></StgValue>
</operation>

<operation id="258" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="3" op_7_bw="32" op_8_bw="32" op_9_bw="26" op_10_bw="3" op_11_bw="32" op_12_bw="32">
<![CDATA[
_ifconv24:39  %tmp_610 = call fastcc { i32, i32 } @GaussianBlur([65536 x i32]* %gauss_pyr_0_val_V, [65536 x i26]* %gauss_pyr_1_val_V, [65536 x i26]* %gauss_pyr_2_val_V, [65536 x i26]* %gauss_pyr_3_val_V, [65536 x i26]* %gauss_pyr_4_val_V, i3 %tmp_602, i32 %gauss_pyr_rows_addr6, i32 %gauss_pyr_cols_addr1, [65536 x i26]* %gauss_pyr_5_val_V, i3 %i1, float %p_03_i, float %p_03_i)

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="259" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
_ifconv24:40  %gauss_pyr_rows1 = extractvalue { i32, i32 } %tmp_610, 0

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows1"/></StgValue>
</operation>

<operation id="260" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:41  %gauss_pyr_rows6_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i32 %gauss_pyr_rows6_load_1, i3 %i1)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows6_1"/></StgValue>
</operation>

<operation id="261" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:42  %gauss_pyr_rows10_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows10_lo, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows1, i3 %i1)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows10_1"/></StgValue>
</operation>

<operation id="262" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:43  %gauss_pyr_rows7_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i32 %gauss_pyr_rows7_load_1, i3 %i1)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows7_1"/></StgValue>
</operation>

<operation id="263" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
_ifconv24:44  %write_flag_1 = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 true, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 %write_flag_load_1, i1 true, i1 true, i1 true, i3 %i1)

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="264" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:45  %gauss_pyr_rows9_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i32 %gauss_pyr_rows9_load_1, i3 %i1)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows9_1"/></StgValue>
</operation>

<operation id="265" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="3">
<![CDATA[
_ifconv24:46  %gauss_pyr_rows8_1 = call i32 @_ssdm_op_Mux.ap_auto.8i32.i3(i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i32 %gauss_pyr_rows8_load_1, i3 %i1)

]]></Node>
<StgValue><ssdm name="gauss_pyr_rows8_1"/></StgValue>
</operation>

<operation id="266" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="64">
<![CDATA[
_ifconv24:47  %gauss_pyr_cols5 = extractvalue { i32, i32 } %tmp_610, 1

]]></Node>
<StgValue><ssdm name="gauss_pyr_cols5"/></StgValue>
</operation>

<operation id="267" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0">
<![CDATA[
_ifconv24:48  switch i3 %i1, label %branch17 [
    i3 1, label %_ifconv24..preheader.backedge_crit_edge
    i3 2, label %branch14
    i3 3, label %branch15
    i3 -4, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:0  store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:1  store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch16:2  store i1 %write_flag_1, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:3  store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:4  store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:5  store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch16:6  store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch16:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:0  store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:1  store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch15:2  store i1 %write_flag_1, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:3  store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:4  store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:5  store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch15:6  store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
branch15:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:0  store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:1  store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch14:2  store i1 %write_flag_1, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:3  store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:4  store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:5  store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch14:6  store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
branch14:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:0  store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:1  store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:2  store i1 %write_flag_1, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:3  store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:4  store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:5  store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:6  store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0">
<![CDATA[
_ifconv24..preheader.backedge_crit_edge:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:0  store i32 %gauss_pyr_rows8_1, i32* %gauss_pyr_rows8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:1  store i32 %gauss_pyr_rows9_1, i32* %gauss_pyr_rows9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch17:2  store i1 %write_flag_1, i1* %write_flag

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:3  store i32 %gauss_pyr_rows7_1, i32* %gauss_pyr_rows7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:4  store i32 %gauss_pyr_rows10_1, i32* %gauss_pyr_rows10_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:5  store i32 %gauss_pyr_rows6_1, i32* %gauss_pyr_rows6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch17:6  store i1 true, i1* %write_flag1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch17:7  store i32 %gauss_pyr_cols5, i32* %gauss_pyr_cols15_s

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="tmp_601" val="0"/>
<literal name="i1" val="!1"/>
<literal name="i1" val="!2"/>
<literal name="i1" val="!3"/>
<literal name="i1" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
branch17:8  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader10:0  %i_i = phi i31 [ %i_18, %.preheader10.loopexit ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="31">
<![CDATA[
.preheader10:1  %i_i_cast = zext i31 %i_i to i32

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader10:2  %tmp_i = icmp slt i32 %i_i_cast, %src_rows_read_2

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader10:4  %i_18 = add i31 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %tmp_i, label %.preheader.preheader.i, label %.preheader.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="31">
<![CDATA[
.preheader.preheader.i:0  %tmp_1315 = trunc i31 %i_i to i10

]]></Node>
<StgValue><ssdm name="tmp_1315"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="18" op_0_bw="18" op_1_bw="10" op_2_bw="8">
<![CDATA[
.preheader.preheader.i:1  %tmp_277_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %tmp_1315, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_277_cast"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.loopexit:0  store i32 %src_rows_read_2, i32* %gauss_pyr_rows

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.loopexit:1  store i32 %src_cols_read_2, i32* %gauss_pyr_cols

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.preheader.loopexit:2  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="322" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i31 [ %j, %2 ], [ 0, %.preheader.preheader.i ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="323" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="31">
<![CDATA[
.preheader.i:1  %j_i_cast = zext i31 %j_i to i32

]]></Node>
<StgValue><ssdm name="j_i_cast"/></StgValue>
</operation>

<operation id="324" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  %tmp_1677_i = icmp slt i32 %j_i_cast, %src_cols_read_2

]]></Node>
<StgValue><ssdm name="tmp_1677_i"/></StgValue>
</operation>

<operation id="325" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 256, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader.i:4  %j = add i31 %j_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="327" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %tmp_1677_i, label %2, label %.preheader10.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="18" op_0_bw="31">
<![CDATA[
:2  %tmp_1316 = trunc i31 %j_i to i18

]]></Node>
<StgValue><ssdm name="tmp_1316"/></StgValue>
</operation>

<operation id="329" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %tmp_278 = add i18 %tmp_277_cast, %tmp_1316

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="330" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="18">
<![CDATA[
:4  %tmp_278_cast = zext i18 %tmp_278 to i64

]]></Node>
<StgValue><ssdm name="tmp_278_cast"/></StgValue>
</operation>

<operation id="331" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %src_val_V_addr = getelementptr [65536 x i32]* %src_val_V, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="src_val_V_addr"/></StgValue>
</operation>

<operation id="332" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
:7  %src_val_V_load = load i32* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_val_V_load"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="333" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_217 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str72)

]]></Node>
<StgValue><ssdm name="tmp_i_217"/></StgValue>
</operation>

<operation id="334" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %gauss_pyr_0_val_V_a = getelementptr [65536 x i32]* %gauss_pyr_0_val_V, i64 0, i64 %tmp_278_cast

]]></Node>
<StgValue><ssdm name="gauss_pyr_0_val_V_a"/></StgValue>
</operation>

<operation id="336" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="16">
<![CDATA[
:7  %src_val_V_load = load i32* %src_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="src_val_V_load"/></StgValue>
</operation>

<operation id="337" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:8  store i32 %src_val_V_load, i32* %gauss_pyr_0_val_V_a, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str72, i32 %tmp_i_217)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="339" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_1677_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="340" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.loopexit:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
