<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>setcorp</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>IP_AXI_OpticalBus</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_AXI_OpticalBus_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1dbd7b43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>IP_AXI_OpticalBus_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1dbd7b43</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>9b51a865</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CE_external</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_external</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA_external</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ERROR_external</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SYN_external</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CE</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>CLK_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DATA</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="4">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ERROR</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SYN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_AXI_OpticalBus_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_918e6ec1</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/IP_AXI_OpticalBus_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/IP_AXI_OpticalBus_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/data/IP_AXI_OpticalBus.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/data/IP_AXI_OpticalBus.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/src/IP_AXI_OpticalBus.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/src/IP_AXI_OpticalBus.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/IP_AXI_OpticalBus_v1_0/src/IP_AXI_OpticalBus_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/IP_AXI_OpticalBus_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">IP_AXI_OpticalBus_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>IP_AXI_OpticalBus_v1.0</xilinx:displayName>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-07-30T16:15:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d0cfd2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36d8268c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cf6e916_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3260f74d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201836db_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2570b7_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58e18f98_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5df13655_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10b8db9_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bc9524_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72742d5e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a6c108_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d006807_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765072fb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cf84353_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@651a49b_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b70c294_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4883e8bb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb18760_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfd1140_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cee7ef4_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411259fb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3216ecfb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9e01a6_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fac6a3_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5acb58b4_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a0c0332_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@346d391b_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ffae12_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ec615f2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55342b7d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71be4a87_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ac37a4c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670ef3a2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eb8a9c1_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a68f67_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7040e5e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c4b4b7e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a3d0a5_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cbd9e55_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bf5496_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3532f18f_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@628a241c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@796a3ffb_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a253460_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f51388_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3d9a97_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf7c85_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455898f6_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a55c45d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bee7a95_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26377c8c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9eefa2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50acee86_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264593c9_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61c37267_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e0ceb4_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbc9bd7_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e94fb7e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23125ac2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17a19173_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2108e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@504d2862_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6152ea4_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21588d23_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eded5a_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c54c60c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@688d9c87_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ebc8db_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635d8157_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@306c0e45_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@499d3daf_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cace4f2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735e143a_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47ec0a4e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d36db1c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@83cbcd5_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a834cf3_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a8b2c9d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51622b83_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15ebfd09_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6824958d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1de59414_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cd3451c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4345a246_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59554a3f_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3012b5ec_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ed50c83_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7eab74_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a3bfd9d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16647667_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@391eeab7_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53c1c3b_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5a08b2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b81d493_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d97461_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a12ae8_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea605ef_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7262ca30_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53744fb9_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fb3014_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214a0dd2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c618751_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56449688_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61286f3e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@550999ee_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d093dc_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3705183d_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3950762c_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cc5949_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782fdbe2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8956cc_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1f8d89_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32979bc2_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58674c7e_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df26a31_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f84d394_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c83ac47_ARCHIVE_LOCATION">d:/GITEA/UPzynq20_test/IP/IP_AXI_OpticalBus/IP_AXI_OpticalBus_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="60f14e44"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="09bdd5d6"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="a522d017"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="eabdcf2c"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
