// Seed: 2981408296
module module_0 (
    output tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    output tri id_4,
    input tri id_5,
    input wire id_6,
    input wire id_7,
    output tri1 id_8,
    input supply1 id_9,
    output tri id_10,
    input wire id_11
);
  wire id_13;
endmodule
module module_1 (
    output logic id_0,
    output uwire id_1,
    input tri0 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  tri1 id_6;
  genvar id_7;
  assign id_0 = 1 | 1;
  wire id_8;
  assign id_8 = (id_6);
  initial id_8 = id_7;
  assign id_7 = 1;
  module_0(
      id_1, id_1, id_4, id_1, id_1, id_4, id_3, id_2, id_1, id_3, id_1, id_4
  );
  wire id_9, id_10;
  tri1 id_11 = 1;
  wire id_12;
  always id_0 <= 1;
endmodule
