INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myGithub/Digital-designs/and-gate/and-gate.srcs/sources_1/new/andGate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andGate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/myGithub/Digital-designs/and-gate/and-gate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
