m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 17 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Desktop/Design/FPGA_Project/FIFO/async_fifo/rtl/sim/sim_modelsim
T_opt
!s110 1699984225
VWL4:[EL?U^mW6cO@Um:721
04 13 4 work tb_async_fifo fast 0
=1-50ebf67adb5a-6553b361-78-ab38
o-quiet -auto_acc_if_foreign -work work -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2019.2;69
vasync_fifo
Z2 !s110 1699984224
!i10b 1
!s100 UlPaI;LgibiViL=1lHEm30
!s11b iWLoQ:iV]l`o50_F@0z;I3
IjK954DX0HZ=MjT^V48Gj^3
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1678525460
8../../src/async_fifo.v
F../../src/async_fifo.v
L0 16
Z4 OL;L;2019.2;69
r1
!s85 0
31
Z5 !s108 1699984224.000000
!s107 ../../src/async_fifo.v|
!s90 -reportprogress|300|../../src/async_fifo.v|
!i113 0
Z6 o-L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vtb_async_fifo
DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
R2
!i10b 1
!s100 S79;C5aVioWCnS;Xhe<Xz0
!s11b 6Nfij;SYEnP6E?OmeLE<[1
ITO=bK2ANX3f1F[>_;hCIX0
R3
S1
R0
w1699980982
8../../sim/tb_src/tb_async_fifo.sv
F../../sim/tb_src/tb_async_fifo.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 ../../sim/tb_src/tb_async_fifo.sv|
!s90 -reportprogress|300|../../sim/tb_src/tb_async_fifo.sv|
!i113 0
R6
R1
