(S (NP (NP (JJ Compute) (NN in-memory)) (PRN (-LRB- -LRB-) (NP (NNP CIM)) (-RRB- -RRB-))) (VP (VBZ is) (NP (NP (DT a) (NN promising) (NN technique)) (SBAR (WHNP (WDT that)) (S (VP (VBZ minimizes) (NP (NP (NNS data) (NN transport)) (, ,) (NP (NP (DT the) (JJ primary) (NX (NX (NN performance) (NN bottleneck)) (CC and) (NX (NN energy) (NN cost)))) (PP (IN of) (NP (JJS most) (ADJP (NNS data) (JJ intensive)) (NNS applications)))))))))) (. .))
(S (NP (DT This)) (VP (VBZ has) (VP (VBN found) (NP (NP (JJ wide-spread) (NN adoption)) (PP (IN in) (S (VP (VBG accelerating) (NP (JJ neural) (NNS networks)) (PP (IN for) (NP (NN machine) (NN learning) (NNS applications))))))))) (. .))
(S (S (VP (VBG Utilizing) (NP (NP (DT a) (NN crossbar) (NN architecture)) (PP (IN with) (NP (NP (VBG emerging) (JJ non-volatile) (NNS memories)) (PRN (-LRB- -LRB-) (NP (NN eNVM)) (-RRB- -RRB-)) (PP (JJ such) (IN as) (NP (NP (NP (JJ dense) (JJ resistive) (NN random) (NN access) (NN memory)) (PRN (-LRB- -LRB-) (NP (NNP RRAM)) (-RRB- -RRB-))) (CC or) (NP (NP (JJ phase) (NN change) (JJ random) (NN access) (NN memory)) (PRN (-LRB- -LRB-) (NP (NNP PCRAM)) (-RRB- -RRB-)))))))))) (, ,) (NP (NP (JJ various) (NNS forms)) (PP (IN of) (NP (JJ neural) (NNS networks)))) (VP (MD can) (VP (VB be) (VP (VBN implemented) (S (VP (TO to) (VP (VP (ADVP (RB greatly)) (VB reduce) (NP (NN power))) (CC and) (VP (VB increase) (NP (ADVP (IN on) (NP (NN chip))) (NN memory) (NN capacity))))))))) (. .))
(S (ADVP (RB However)) (, ,) (NP (JJ compute) (JJ in-memory)) (VP (VBZ faces) (NP (PRP$ its) (JJ own) (NNS limitations)) (PP (IN at) (NP (DT both) (NP (DT the) (NN circuit)) (CC and) (DT the) (NN device) (NNS levels)))) (. .))
(S (SBAR (IN Although) (S (NP (NP (JJ compute) (JJ in-memory)) (VP (VBG using) (NP (DT the) (NN crossbar) (NN architecture)))) (VP (MD can) (ADVP (RB greatly)) (VP (VB reduce) (NP (NNS data) (NN transport)))))) (, ,) (NP (NP (DT the) (JJ rigid) (NN nature)) (PP (IN of) (NP (DT these) (JJ large) (VBD fixed) (JJ weight) (NNS matrices)))) (VP (VBZ forfeits) (NP (NP (DT the) (NN flexibility)) (PP (IN of) (NP (JJ traditional) (UCP (NNP CMOS) (CC and) (NNP SRAM)) (VBN based) (NNS designs))))) (. .))
(S (PP (IN In) (NP (DT this) (NN work))) (, ,) (NP (PRP we)) (VP (VBP explore) (NP (NP (DT the) (JJ different) (NN synchronization) (NNS barriers)) (SBAR (WHNP (WDT that)) (S (VP (VBP occur) (PP (IN from) (NP (DT the) (NNP CIM) (NNS constraints)))))))) (. .))
(S (ADVP (RB Furthermore)) (, ,) (NP (PRP we)) (VP (VBP propose) (NP (NP (NP (DT a) (JJ new) (NX (NX (NN allocation) (NN algorithm)) (CC and) (NX (NNS data) (NN flow)))) (VP (VBN based) (PP (IN on) (NP (NN input) (NNS data) (NNS distributions))))) (SBAR (S (VP (TO to) (VP (VB maximize) (NP (NN utilization) (CC and) (NN performance)) (PP (IN for) (NP (ADJP (JJ compute-in) (NN memory) (VBN based)) (NNS designs))))))))) (. .))
