0.7
2020.2
Feb  9 2024
00:36:40
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ALU.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv,,ALU,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BAG.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCD.sv,,BAG,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCD.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv,,BCD,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/BCG.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv,,BCG,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_DCDR.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv,,CU_DCDR,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CU_FSM.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv,,CU_FSM,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/CathodeDriver.sv,1737083945,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv,,CathodeDriver,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/FourMux.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv,,FourMux,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/ImmediateGenerator.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv,,ImmediateGenerator,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv,,OTTER,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv,1737083946,systemVerilog,,,,OTTER_Wrapper,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv,,PC,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_MUX.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv,,PC_MUX,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/PC_REG.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv,,PC_REG,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/REG_FILE.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/SevSegDisp.sv,,REG_FILE,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/SevSegDisp.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv,,SevSegDisp,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/TwoMux.sv,1737083946,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv,,TwoMux,,uvm,,,,,,
C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/otter_memory_v1_07.sv,1737084819,systemVerilog,,C:/Users/fbook/Documents/GitHub/CPE-333/project_1/project_1.srcs/sources_1/imports/OTTER_Diego_Curiel/OTTER_Wrapper_v1_02.sv,,Memory,,uvm,,,,,,
