// Seed: 1330635527
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  logic id_3;
  timeunit 1ps;
  logic id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd72,
    parameter id_8  = 32'd59
) (
    output tri1 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wor id_4,
    input supply1 id_5,
    output tri1 id_6,
    input uwire id_7,
    output supply1 _id_8,
    input tri1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  wire _id_12, id_13;
  assign {-1} = id_4;
  logic [id_12 : id_8] id_14;
endmodule
