$date
	Sun Oct 23 04:44:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#109121
b11 !
1"
#109122
b11 &
b11 %
1$
#109123
0"
#109126
b1010 &
b1010 %
#109130
b101 &
b101 %
#109134
b10000 &
b10000 %
#109138
b1000 &
b1000 %
#109142
b100 &
b100 %
#109146
b10 &
b10 %
#109150
b1 &
1#
b1 %
#109154
b0 &
b0 %
0#
0$
#1133100
b10011 !
1"
#1133102
b10011 &
b10011 %
1$
#1133103
0"
#1133106
b111010 &
b111010 %
#1133110
b11101 &
b11101 %
#1133114
b1011000 &
b1011000 %
#1133118
b101100 &
b101100 %
#1133122
b10110 &
b10110 %
#1133126
b1011 &
b1011 %
#1133130
b100010 &
b100010 %
#1133134
b10001 &
b10001 %
#1133138
b110100 &
b110100 %
#1133142
b11010 &
b11010 %
#1133146
b1101 &
b1101 %
#1133150
b101000 &
b101000 %
#1133154
b10100 &
b10100 %
#1133158
b1010 &
b1010 %
#1133162
b101 &
b101 %
#1133166
b10000 &
b10000 %
#1133170
b1000 &
b1000 %
#1133174
b100 &
b100 %
#1133178
b10 &
b10 %
#1133182
b1 &
1#
b1 %
#1133186
b0 &
b0 %
0#
0$
#2107290
b101 &
b101 %
1$
b101 !
1"
#2107291
0"
#2107294
b10000 &
b10000 %
#2107298
b1000 &
b1000 %
#2107302
b100 &
b100 %
#2107306
b10 &
b10 %
#2107310
b1 &
1#
b1 %
#2107314
b0 &
b0 %
0#
0$
#4500012
