
TB := dividerFsm_tb

N_CYCLES ?= 1000000

V_SRC := \
	../../verif/generateClock.sv \
	../../hdl/dividerFsm.sv \
	$(TB).sv

include ../common.mk
