library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity rom8 is
port(address: in integer range 0 to 15;
data: out std_ulogic_vector(7 downto 0));
end rom8;

architecture behavior of rom16x8 is
type rom_array is array (0 to 15) of std_ulogic_vector (7 downto 0);
constant rom: rom_array := (  “00000000”, 
									   “00000001”,
										“00000010”,
										“00000011”,
										“00000100”,
										“00000101”,
										“00000110”,
										“00000111”,
										“00001000”,
										“00001001”,
										“00001010”,
										“00001011”,
										“00001100”,
										“00001101”,
										“00001110”,
										“00001111”);
begin
data <= rom(address);
end behavior;