;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT #12, 0
	SUB <3, @70
	ADD -701, <-20
	ADD #-30, 9
	SPL 0, <753
	SUB 2, @11
	CMP <3, @70
	SUB @121, 106
	SUB @121, 106
	SUB <3, @70
	MOV -7, <-20
	SUB @3, 0
	SUB -100, -7
	SUB @3, 0
	MOV -1, <-20
	SUB 403, 20
	DJN <701, @-20
	DJN <701, @-20
	DJN <701, @-20
	CMP @121, -103
	SUB 100, -1
	DJN -701, @-20
	ADD <300, 90
	ADD <300, 90
	SUB #-1, <100
	SUB @127, 106
	ADD 270, 60
	DJN -701, @-20
	SUB 100, -100
	SPL 12, #10
	ADD 270, 60
	SLT #-1, <100
	MOV -1, <-20
	MOV -1, <-20
	SUB #210, 100
	SUB @121, -103
	SUB @30, @2
	SUB @121, 106
	JMP @42, #200
	SUB #-1, <100
	SLT 100, -0
	SPL 0, <753
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	SPL 0, <753
