#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000190162f7a80 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale 0 0;
v000001901636de70_0 .var "CLK", 0 0;
o000001901631cfb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001901636c4d0_0 .net "INSTRUCTION", 31 0, o000001901631cfb8;  0 drivers
v000001901636c570_0 .net "PC", 31 0, v000001901636dab0_0;  1 drivers
v000001901636c610_0 .var "RESET", 0 0;
v000001901636c6b0_0 .var "instr_mem", 8191 0;
S_00000190162f9260 .scope module, "mycpu" "cpu" 2 39, 3 204 0, S_00000190162f7a80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PCOUT";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
v000001901636c930_0 .net "ALUINMUX", 0 0, v00000190162f9620_0;  1 drivers
v000001901636ce30_0 .net "ALUMUXOUT", 7 0, v000001901636c9d0_0;  1 drivers
v000001901636c250_0 .net "ALUOP", 2 0, v00000190162f9580_0;  1 drivers
v000001901636c110_0 .net "ALURESULT", 7 0, v000001901636b6a0_0;  1 drivers
v000001901636cf70_0 .net "CLK", 0 0, v000001901636de70_0;  1 drivers
o000001901631c958 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001901636d790_0 .net "IMMIDIATE", 7 0, o000001901631c958;  0 drivers
v000001901636da10_0 .net "INSTRUCTION", 31 0, o000001901631cfb8;  alias, 0 drivers
o000001901631c388 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001901636d5b0_0 .net "OPCODE", 7 0, o000001901631c388;  0 drivers
v000001901636d150_0 .net "PCOUT", 31 0, v000001901636dab0_0;  alias, 1 drivers
o000001901631cbc8 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001901636d650_0 .net "READREG1", 2 0, o000001901631cbc8;  0 drivers
o000001901631cc28 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001901636d0b0_0 .net "READREG2", 2 0, o000001901631cc28;  0 drivers
v000001901636d1f0_0 .net "REGMUXSELECT", 0 0, v000001901636bce0_0;  1 drivers
v000001901636d6f0_0 .net "REGOUT1", 7 0, v000001901636d290_0;  1 drivers
v000001901636d830_0 .net "REGOUT2", 7 0, L_0000019016318fa0;  1 drivers
v000001901636c390_0 .net "RESET", 0 0, v000001901636c610_0;  1 drivers
v000001901636d970_0 .net "TWOS_COMP", 7 0, v000001901636dd30_0;  1 drivers
v000001901636db50_0 .net "TWOS_COMP_SELECT", 7 0, v000001901636d3d0_0;  1 drivers
v000001901636ddd0_0 .net "WRITEENABLE", 0 0, v000001901636b920_0;  1 drivers
o000001901631cb98 .functor BUFZ 3, C4<zzz>; HiZ drive
v000001901636c430_0 .net "WRITEREG", 2 0, o000001901631cb98;  0 drivers
S_00000190162f93f0 .scope module, "CU" "control_unit" 3 241, 3 96 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "OPCODE";
    .port_info 1 /OUTPUT 3 "ALU_OP";
    .port_info 2 /OUTPUT 1 "ALU_SRC";
    .port_info 3 /OUTPUT 1 "REG_WRITE";
    .port_info 4 /OUTPUT 1 "TWOS_COMP";
v00000190162f9580_0 .var "ALU_OP", 2 0;
v00000190162f9620_0 .var "ALU_SRC", 0 0;
v00000190162f7da0_0 .var "MEM_READ", 0 0;
v00000190162f7e40_0 .var "MEM_TO_REG", 0 0;
v000001901636b740_0 .var "MEM_WRITE", 0 0;
v000001901636b7e0_0 .net "OPCODE", 7 0, o000001901631c388;  alias, 0 drivers
v000001901636ba60_0 .var "REG_DEST", 0 0;
v000001901636b920_0 .var "REG_WRITE", 0 0;
v000001901636bce0_0 .var "TWOS_COMP", 0 0;
E_0000019016313240 .event anyedge, v000001901636b7e0_0;
S_000001901603e0c0 .scope module, "alu" "alu" 3 249, 4 45 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 8 "select";
v000001901636bb00_0 .net "ADD_RESULT", 7 0, v000001901636bd80_0;  1 drivers
v000001901636b2e0_0 .net "AND_RESULT", 7 0, L_0000019016318d00;  1 drivers
v000001901636bba0_0 .net "DATA1", 7 0, v000001901636d290_0;  alias, 1 drivers
v000001901636bc40_0 .net "DATA2", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636b380_0 .net "MOV_RESULT", 7 0, L_0000019016319240;  1 drivers
v000001901636b560_0 .net "OR_RESULT", 7 0, L_00000190163196a0;  1 drivers
v000001901636b6a0_0 .var "RESULT", 7 0;
v000001901636be20_0 .net "select", 7 0, v000001901636b6a0_0;  alias, 1 drivers
E_0000019016313280/0 .event anyedge, v000001901636b6a0_0, v000001901636b420_0, v000001901636bd80_0, v000001901636b600_0;
E_0000019016313280/1 .event anyedge, v000001901636b9c0_0;
E_0000019016313280 .event/or E_0000019016313280/0, E_0000019016313280/1;
S_000001901603e250 .scope module, "u0" "mov_module" 4 58, 4 3 0, S_000001901603e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_0000019016319240 .functor BUFZ 8, v000001901636d3d0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001901636b060_0 .net "DATA2", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636b420_0 .net "RESULT", 7 0, L_0000019016319240;  alias, 1 drivers
S_00000190162f4280 .scope module, "u1" "add_module" 4 59, 4 11 0, S_000001901603e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001901636b100_0 .net "DATA1", 7 0, v000001901636d290_0;  alias, 1 drivers
v000001901636bf60_0 .net "DATA2", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636bd80_0 .var "RESULT", 7 0;
E_00000190163144c0 .event anyedge, v000001901636b060_0, v000001901636b100_0;
S_00000190162f4410 .scope module, "u3" "and_module" 4 60, 4 26 0, S_000001901603e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_0000019016318d00 .functor AND 8, v000001901636d290_0, v000001901636d3d0_0, C4<11111111>, C4<11111111>;
v000001901636b1a0_0 .net "DATA1", 7 0, v000001901636d290_0;  alias, 1 drivers
v000001901636b4c0_0 .net "DATA2", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636b600_0 .net "RESULT", 7 0, L_0000019016318d00;  alias, 1 drivers
S_00000190162fa2a0 .scope module, "u4" "or_module" 4 61, 4 35 0, S_000001901603e0c0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_00000190163196a0 .functor OR 8, v000001901636d290_0, v000001901636d3d0_0, C4<00000000>, C4<00000000>;
v000001901636b880_0 .net "DATA1", 7 0, v000001901636d290_0;  alias, 1 drivers
v000001901636b240_0 .net "DATA2", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636b9c0_0 .net "RESULT", 7 0, L_00000190163196a0;  alias, 1 drivers
S_00000190162fa430 .scope module, "alu_in_mux" "mux_module" 3 248, 3 24 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001901636bec0_0 .net "DATA1", 7 0, v000001901636d3d0_0;  alias, 1 drivers
v000001901636cbb0_0 .net "DATA2", 7 0, o000001901631c958;  alias, 0 drivers
v000001901636c9d0_0 .var "RESULT", 7 0;
v000001901636d470_0 .net "SELECT", 0 0, v00000190162f9620_0;  alias, 1 drivers
E_00000190163147c0 .event anyedge, v00000190162f9620_0, v000001901636cbb0_0, v000001901636b060_0;
S_0000019016310dc0 .scope module, "pc" "programme_counter" 3 238, 3 47 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RESULT";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /INPUT 1 "CLK";
v000001901636ca70_0 .net "CLK", 0 0, v000001901636de70_0;  alias, 1 drivers
v000001901636d330_0 .net "RESET", 0 0, v000001901636c610_0;  alias, 1 drivers
v000001901636dab0_0 .var "RESULT", 31 0;
E_0000019016314500 .event posedge, v000001901636ca70_0;
S_0000019016310f50 .scope module, "reg_file" "reg_file" 3 245, 5 4 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_0000019016318fa0 .functor BUFZ 8, v000001901636c890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001901636d010_0 .net "CLK", 0 0, v000001901636de70_0;  alias, 1 drivers
v000001901636c1b0_0 .net "IN", 7 0, v000001901636b6a0_0;  alias, 1 drivers
v000001901636d8d0_0 .net "INADDRESS", 2 0, o000001901631cb98;  alias, 0 drivers
v000001901636cc50_0 .net "OUT1", 7 0, v000001901636d290_0;  alias, 1 drivers
v000001901636c070_0 .net "OUT1ADDRESS", 2 0, o000001901631cbc8;  alias, 0 drivers
v000001901636df10_0 .net "OUT2", 7 0, L_0000019016318fa0;  alias, 1 drivers
v000001901636d510_0 .net "OUT2ADDRESS", 2 0, o000001901631cc28;  alias, 0 drivers
v000001901636dbf0_0 .net "RESET", 0 0, v000001901636c610_0;  alias, 1 drivers
v000001901636c2f0_0 .net "WRITE", 0 0, v000001901636b920_0;  alias, 1 drivers
v000001901636d290_0 .var "out1_reg", 7 0;
v000001901636c890_0 .var "out2_reg", 7 0;
v000001901636ccf0 .array "registers", 0 7, 7 0;
S_0000019016308960 .scope module, "register_out_mux" "mux_module" 3 247, 3 24 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /INPUT 1 "SELECT";
v000001901636dc90_0 .net "DATA1", 7 0, L_0000019016318fa0;  alias, 1 drivers
v000001901636ced0_0 .net "DATA2", 7 0, v000001901636dd30_0;  alias, 1 drivers
v000001901636d3d0_0 .var "RESULT", 7 0;
v000001901636cb10_0 .net "SELECT", 0 0, v000001901636bce0_0;  alias, 1 drivers
E_0000019016314a00 .event anyedge, v000001901636bce0_0, v000001901636ced0_0, v000001901636df10_0;
S_0000019016308af0 .scope module, "twoscomp" "twos_complement" 3 246, 3 36 0, S_00000190162f9260;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA";
    .port_info 1 /OUTPUT 8 "RESULT";
v000001901636cd90_0 .net "DATA", 7 0, L_0000019016318fa0;  alias, 1 drivers
v000001901636dd30_0 .var "RESULT", 7 0;
E_00000190163149c0 .event anyedge, v000001901636df10_0;
S_00000190162f7c10 .scope module, "instruction_decoder" "instruction_decoder" 3 71;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INSTRUCTION";
    .port_info 1 /OUTPUT 8 "OPCODE";
    .port_info 2 /OUTPUT 3 "REGISTER_1";
    .port_info 3 /OUTPUT 3 "REGISTER_2";
    .port_info 4 /OUTPUT 3 "REGISTER_DEST";
    .port_info 5 /OUTPUT 5 "SH_AMT";
    .port_info 6 /OUTPUT 6 "FUNC";
    .port_info 7 /OUTPUT 16 "IMMIDIATE";
    .port_info 8 /OUTPUT 26 "ADDRESS";
v000001901636c750_0 .var "ADDRESS", 25 0;
v0000019016378400_0 .var "FUNC", 5 0;
v00000190163778c0_0 .var "IMMIDIATE", 15 0;
o000001901631d168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000019016378ae0_0 .net "INSTRUCTION", 31 0, o000001901631d168;  0 drivers
v0000019016378360_0 .var "OPCODE", 7 0;
v00000190163773c0_0 .var "REGISTER_1", 2 0;
v0000019016378c20_0 .var "REGISTER_2", 2 0;
v0000019016377f00_0 .var "REGISTER_DEST", 2 0;
v0000019016377460_0 .var "SH_AMT", 4 0;
E_0000019016314d80 .event anyedge, v0000019016378ae0_0;
    .scope S_0000019016310dc0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001901636dab0_0, 0;
    %end;
    .thread T_0;
    .scope S_0000019016310dc0;
T_1 ;
    %wait E_0000019016314500;
    %delay 1, 0;
    %load/vec4 v000001901636d330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001901636dab0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001901636dab0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001901636dab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000190162f93f0;
T_2 ;
    %wait E_0000019016313240;
    %load/vec4 v000001901636b7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000190162f9580_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636bce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000190162f9620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636b920_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000019016310f50;
T_3 ;
    %wait E_0000019016314500;
    %load/vec4 v000001901636dbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001901636c2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001901636c1b0_0;
    %load/vec4 v000001901636d8d0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 1, 0; Constant delay
    %assign/vec4/a/d v000001901636ccf0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001901636c070_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001901636ccf0, 4;
    %assign/vec4 v000001901636d290_0, 2;
    %load/vec4 v000001901636d510_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001901636ccf0, 4;
    %assign/vec4 v000001901636c890_0, 2;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000019016308af0;
T_4 ;
    %wait E_00000190163149c0;
    %delay 1, 0;
    %load/vec4 v000001901636cd90_0;
    %inv;
    %addi 1, 0, 8;
    %store/vec4 v000001901636dd30_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000019016308960;
T_5 ;
    %wait E_0000019016314a00;
    %load/vec4 v000001901636cb10_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.0, 8;
    %load/vec4 v000001901636ced0_0;
    %jmp/1 T_5.1, 8;
T_5.0 ; End of true expr.
    %load/vec4 v000001901636dc90_0;
    %jmp/0 T_5.1, 8;
 ; End of false expr.
    %blend;
T_5.1;
    %store/vec4 v000001901636d3d0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000190162fa430;
T_6 ;
    %wait E_00000190163147c0;
    %load/vec4 v000001901636d470_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v000001901636cbb0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v000001901636bec0_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v000001901636c9d0_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000190162f4280;
T_7 ;
    %wait E_00000190163144c0;
    %load/vec4 v000001901636bf60_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_7.0, 5;
    %load/vec4 v000001901636b100_0;
    %load/vec4 v000001901636bf60_0;
    %sub;
    %store/vec4 v000001901636bd80_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001901636b100_0;
    %load/vec4 v000001901636bf60_0;
    %add;
    %store/vec4 v000001901636bd80_0, 0, 8;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001901603e0c0;
T_8 ;
    %wait E_0000019016313280;
    %load/vec4 v000001901636be20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %delay 1, 0;
    %load/vec4 v000001901636b380_0;
    %store/vec4 v000001901636b6a0_0, 0, 8;
    %jmp T_8.4;
T_8.1 ;
    %delay 2, 0;
    %load/vec4 v000001901636bb00_0;
    %store/vec4 v000001901636b6a0_0, 0, 8;
    %jmp T_8.4;
T_8.2 ;
    %delay 1, 0;
    %load/vec4 v000001901636b2e0_0;
    %store/vec4 v000001901636b6a0_0, 0, 8;
    %jmp T_8.4;
T_8.3 ;
    %delay 1, 0;
    %load/vec4 v000001901636b560_0;
    %store/vec4 v000001901636b6a0_0, 0, 8;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000190162f7a80;
T_9 ;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %split/vec4 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001901636c6b0_0, 4, 1;
    %end;
    .thread T_9;
    .scope S_00000190162f7a80;
T_10 ;
    %vpi_call 2 45 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000190162f7a80 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636de70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001901636c610_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000190162f7a80;
T_11 ;
    %delay 4, 0;
    %load/vec4 v000001901636de70_0;
    %inv;
    %store/vec4 v000001901636de70_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000190162f7c10;
T_12 ;
    %wait E_0000019016314d80;
    %delay 1, 0;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 9, 24, 6;
    %pad/u 8;
    %store/vec4 v0000019016378360_0, 0, 8;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 9, 8, 5;
    %pad/u 3;
    %store/vec4 v00000190163773c0_0, 0, 3;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 9, 0, 2;
    %pad/u 3;
    %store/vec4 v0000019016378c20_0, 0, 3;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 9, 16, 6;
    %pad/u 3;
    %store/vec4 v0000019016377f00_0, 0, 3;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 6, 6, 4;
    %pad/u 5;
    %store/vec4 v0000019016377460_0, 0, 5;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 7, 0, 2;
    %pad/u 6;
    %store/vec4 v0000019016378400_0, 0, 6;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 17, 0, 2;
    %pad/u 16;
    %store/vec4 v00000190163778c0_0, 0, 16;
    %load/vec4 v0000019016378ae0_0;
    %parti/s 27, 0, 2;
    %pad/u 26;
    %store/vec4 v000001901636c750_0, 0, 26;
    %jmp T_12;
    .thread T_12, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./reg_file.v";
