#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jul 27 13:35:05 2025
# Process ID: 19796
# Current directory: C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10616 C:\Users\hrish\Downloads\ReRAM_Thesis\Project Folder\Sim\Sim.xpr
# Log file: C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/vivado.log
# Journal file: C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source reram_core_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv} w ]
add_files -fileset sim_1 {{C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv}}
set_property file_type Verilog [get_files  {{C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
source reram_core_tb.tcl
close_sim
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  {{C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv}}]
set_property used_in_implementation false [get_files  {{C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv}}]
set_property used_in_synthesis false [get_files  {{C:/Users/hrish/Downloads/ReRAM_Thesis/Project Folder/Sim/Sim.srcs/sim_1/new/reram_cell_tb.sv}}]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top reram_cell_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source reram_cell_tb.tcl
clear
cls
close_sim
launch_simulation
source reram_cell_tb.tcl
relaunch_sim
close_sim
