// ------------------------------------
// COMMS_TOP.v
//
// NOTE: Compatible with QF2_PRE *only*. Older board versions are unsupported.
// Instantiates Ethernet and ChitChat cores and connects them to an auto-generated Quad GTX.
// Ethernet core/local-bus provides access to ChitChat operating in loopback mode.
// ------------------------------------

module comms_top
(
   input   sys_clk_p,       // 50 MHz clock
   input   sys_clk_n,
   input   kintex_data_in_p,
   input   kintex_data_in_n,
   output  kintex_data_out_p,
   output  kintex_data_out_n,

   input   K7_MGTREFCLK0_P, // D6 - Y4[2] - SIT9122
   input   K7_MGTREFCLK0_N, // D5 - Y4[1] - SIT9122
   input   K7_MGTREFCLK1_P,
   input   K7_MGTREFCLK1_N,

   input   K7_QSFP1_RX0_P,  // C4
   input   K7_QSFP1_RX0_N,  // C3
   output  K7_QSFP1_TX0_P,  // B2
   output  K7_QSFP1_TX0_N,  // B1

   input   K7_QSFP1_RX1_P,  // B6
   input   K7_QSFP1_RX1_N,  // B5
   output  K7_QSFP1_TX1_P,  // A4
   output  K7_QSFP1_TX1_N,  // A3

   input   K7_MGTREFCLK2_P,
   input   K7_MGTREFCLK2_N,
   input   K7_MGTREFCLK3_P,
   input   K7_MGTREFCLK3_N,

   output  K7_GTX_REF_CTRL,

   output [1:0] LEDS
);

`include "comms_features.vh"
`include "comms_pack.vh"

   localparam IPADDR   = {8'd192, 8'd168, 8'd1, 8'd173};
   localparam MACADDR  = 48'h00105ad155b2;

   // on QF2-pre, REFCLK0 comes from D6/D5 from Y4 (SIT9122)
   wire gtrefclk0_p = K7_MGTREFCLK0_P;
   wire gtrefclk0_n = K7_MGTREFCLK0_N;

   // Enable Y4(SIT9122) for GTX_REF_CLK
   assign K7_GTX_REF_CTRL = 1'b1;

   // Not using Spartan-Kintex connection
   wire kintex_data_in, kintex_data_out;

   assign kintex_data_in = kintex_data_in_p;

`ifndef SIMULATE
   // Drive kintex_data_out with DS buffer to avoid DRC failures
   OBUFDS kintex_dout_ds_dummy(.I(1'b0), .O(kintex_data_out_p), .OB(kintex_data_out_n));
`else
   assign kintex_data_out_p = 1'b1;
   assign kintex_data_out_n = 1'b0;
`endif

   // ----------------------------------
   // Clocking
   // ---------------------------------
   wire sys_clk;
   wire gtrefclk0;

   wire gmii_tx_clk, gmii_rx_clk;
   wire gt0_tx_out_clk, gt0_rx_out_clk;
   wire gt0_tx_usr_clk, gt0_rx_usr_clk;
   wire tx0_pll_lock, rx0_pll_lock;

   wire gt1_tx_out_clk, gt1_rx_out_clk;
   wire gt1_tx_usr_clk, gt1_rx_usr_clk;

   // Generate single clock from differential system clk
   ds_clk_buf i_ds_sys_clk (
      .clk_p   (sys_clk_p),
      .clk_n   (sys_clk_n),
      .clk_out (sys_clk)
   );

   // Generate single-ended reference clock from MGTREFCLK_N/P with Transceiver BUF
   ds_clk_buf #(
      .GTX (1)) // Use GTX-specific primitive
   i_ds_gtrefclk0 (
      .clk_p   (gtrefclk0_p),
      .clk_n   (gtrefclk0_n),
      .clk_out (gtrefclk0)
   );

   // Status signals
   wire gt_cpll_locked;
   wire gt_txrx_resetdone;

   // Route 62.5 MHz TXOUTCLK through clock manager to generate 125 MHz clock
   // Ethernet clock managers
   mgt_eth_clks i_gt_eth_clks_tx (
      .reset       (~gt_cpll_locked),
      .mgt_out_clk (gt0_tx_out_clk), // From transceiver
      .mgt_usr_clk (gt0_tx_usr_clk), // Buffered 62.5 MHz
      .gmii_clk    (gmii_tx_clk),     // Buffered 125 MHz
      .pll_lock    (tx0_pll_lock)
   );

   mgt_eth_clks i_gt_eth_clks_rx (
      .reset       (~gt_cpll_locked),
      .mgt_out_clk (gt0_rx_out_clk), // From transceiver
      .mgt_usr_clk (gt0_rx_usr_clk),
      .gmii_clk    (gmii_rx_clk),
      .pll_lock    (rx0_pll_lock)
   );

   // ----------------------------------
   // MGT Instantiation
   // ---------------------------------

   // Instantiate wizard-generated MGT transceiver
   // Configured by gtx_ethernet.tcl and mgt_gen.tcl
   // Refer to qgt_wrap_pack.vh for port map

   wire [GTX_ETH_WIDTH-1:0]    gt0_rxd, gt0_txd;
   wire [GTX_CC_WIDTH-1:0]     gt1_rxd, gt1_txd;
   wire [(GTX_CC_WIDTH/8)-1:0] gt1_txk, gt1_rxk;

   wire gt0_rxfsm_resetdone, gt0_txfsm_resetdone;
   wire [2:0] gt0_rxbufstatus;
   wire [1:0] gt0_txbufstatus;
   wire gt1_rxfsm_resetdone, gt1_txfsm_resetdone;
   wire [2:0] gt1_rxbufstatus;
   wire [1:0] gt1_txbufstatus;

   wire gt1_rxbyteisaligned;

`ifndef SIMULATE
   q0_gt_wrap #(
`else
   qgt_wrap #(
`endif
      .GT0_WI       (GTX_ETH_WIDTH),
      .GT1_WI       (GTX_CC_WIDTH))
   i_q0_gt_wrap (
      // Common Pins
      .drpclk_in               (sys_clk),
      .soft_reset              (1'b0),
      .gtrefclk0               (1'b0),
      .gtrefclk1               (1'b0),
`ifndef SIMULATE
      // GTX0 - Ethernet
      .gt0_refclk0             (gtrefclk0),
      .gt0_refclk1             (1'b0),
      .gt0_rxoutclk_out        (gt0_rx_out_clk),
      .gt0_rxusrclk_in         (gt0_rx_usr_clk),
      .gt0_txoutclk_out        (gt0_tx_out_clk),
      .gt0_txusrclk_in         (gt0_tx_usr_clk),
      .gt0_rxusrrdy_in         (rx0_pll_lock),
      .gt0_rxdata_out          (gt0_rxd),
      .gt0_txusrrdy_in         (tx0_pll_lock),
      .gt0_txdata_in           (gt0_txd),
      .gt0_rxn_in              (K7_QSFP1_RX0_N),
      .gt0_rxp_in              (K7_QSFP1_RX0_P),
      .gt0_txn_out             (K7_QSFP1_TX0_N),
      .gt0_txp_out             (K7_QSFP1_TX0_P),
      .gt0_rxfsm_resetdone_out (gt0_rxfsm_resetdone),
      .gt0_txfsm_resetdone_out (gt0_txfsm_resetdone),
      .gt0_rxbufstatus         (gt0_rxbufstatus),
      .gt0_txbufstatus         (gt0_txbufstatus),

      // GTX1 - ChitChat
      .gt1_refclk0             (gtrefclk0),
      .gt1_refclk1             (1'b0),
      .gt1_rxoutclk_out        (gt1_rx_out_clk),
      .gt1_rxusrclk_in         (gt1_rx_out_clk),
      .gt1_txoutclk_out        (gt1_tx_out_clk),
      .gt1_txusrclk_in         (gt1_tx_out_clk),
      .gt1_rxusrrdy_in         (gt_cpll_locked),
      .gt1_rxdata_out          (gt1_rxd),
      .gt1_txusrrdy_in         (gt_cpll_locked),
      .gt1_txdata_in           (gt1_txd),
      .gt1_rxn_in              (K7_QSFP1_RX1_N),
      .gt1_rxp_in              (K7_QSFP1_RX1_P),
      .gt1_txn_out             (K7_QSFP1_TX1_N),
      .gt1_txp_out             (K7_QSFP1_TX1_P),
      .gt1_rxfsm_resetdone_out (gt1_rxfsm_resetdone),
      .gt1_txfsm_resetdone_out (gt1_txfsm_resetdone),
      .gt1_rxcharisk_out       (gt1_rxk),
      .gt1_txcharisk_in        (gt1_txk),
      .gt1_rxbyteisaligned     (gt1_rxbyteisaligned),
      .gt1_rxbufstatus         (gt1_rxbufstatus),
      .gt1_txbufstatus         (gt1_txbufstatus),
`endif

      .gt_txrx_resetdone       (gt_txrx_resetdone),
      .gt_cpll_locked          (gt_cpll_locked)
   );


   // ----------------------------------
   // MGT Ethernet to Local-Bus bridge
   // ---------------------------------
   wire rx_mon, tx_mon;
   wire [6:0] an_status;

   wire lb_valid, lb_rnw, lb_renable;
   wire [C_LBUS_ADDR_WIDTH-1:0] lb_addr;
   wire [C_LBUS_DATA_WIDTH-1:0] lb_wdata, lb_rdata;

   eth_gtx_bridge #(
      .IP         (IPADDR),
      .MAC        (MACADDR),
      .GTX_DW     (GTX_ETH_WIDTH))
   i_eth_gtx_bridge (
      .gtx_tx_clk    (gt0_tx_usr_clk), // Transceiver clock at half rate
      .gmii_tx_clk   (gmii_tx_clk),     // Clock for Ethernet fabric - 125 MHz for 1GbE
      .gmii_rx_clk   (gmii_rx_clk),
      .gtx_rxd       (gt0_rxd),
      .gtx_txd       (gt0_txd),

      // Ethernet configuration interface
      .cfg_clk       (gmii_tx_clk),
      .cfg_enable_rx (1'b1),
      .cfg_valid     (1'b0),
      .cfg_addr      (5'b0),
      .cfg_wdata     (8'b0),

      // Auto-Negotiation
      .an_disable    (1'b0),
      .an_status     (an_status),

      // Status signals
      .rx_mon        (rx_mon),
      .tx_mon        (tx_mon),

      // Local bus interface in gmii_tx_clk domain
      .lb_valid      (lb_valid),
      .lb_rnw        (lb_rnw),
      .lb_addr       (lb_addr),
      .lb_wdata      (lb_wdata),
      .lb_renable    (lb_renable),
      .lb_rdata      (lb_rdata)
   );

   wire lb_clk = gmii_tx_clk;

   // ----------------------------------
   // CHITCHAT TX-RX
   // ---------------------------------

   wire tx_transmit_en;

   wire [2:0]  tx_location;
   wire [31:0] tx_data0;
   wire [31:0] tx_data1;

   wire [15:0] rx_frame_counter;
   wire [15:0] txrx_latency;

   wire        rx_valid;
   wire [2:0]  ccrx_fault;
   wire [15:0] ccrx_fault_cnt;
   wire        ccrx_los;

   wire [3:0]  rx_protocol_ver;
   wire [2:0]  rx_gateware_type;
   wire [2:0]  rx_location;
   wire [31:0] rx_rev_id;
   wire [31:0] rx_data0;
   wire [31:0] rx_data1;

   chitchat_txrx_wrap #(
      .REV_ID        (32'hdeadbeef),
      .TX_GATEWARE_TYPE (2),
      .RX_GATEWARE_TYPE (2)
   ) i_chitchat_wrap (
      // -------------------
      // Data Interface
      // -------------------
      .tx_clk            (sys_clk),

      .tx_transmit_en    (tx_transmit_en),
      .tx_valid0         (tx_valid_v[0]),
      .tx_valid1         (tx_valid_v[1]),
      .tx_location       (tx_location),
      .tx_data0          (tx_data0),
      .tx_data1          (tx_data1),

      .rx_clk            (lb_clk),

      .rx_valid          (rx_valid),
      .rx_data0          (rx_data0),
      .rx_data1          (rx_data1),
      .ccrx_frame_drop   (),

      // -------------------
      // LB Interface
      // -------------------
      .lb_clk            (lb_clk),

      .txrx_latency      (txrx_latency),
      .rx_frame_counter  (rx_frame_counter),
      .rx_protocol_ver   (rx_protocol_ver),
      .rx_gateware_type  (rx_gateware_type),
      .rx_location       (rx_location),
      .rx_rev_id         (rx_rev_id),

      .ccrx_fault        (ccrx_fault),
      .ccrx_fault_cnt    (ccrx_fault_cnt),
      .ccrx_los          (ccrx_los),

      // ------------------------------------
      // GTX Interface
      // ------------------------------------
      .gtx_tx_clk        (gt1_tx_out_clk),
      .gtx_rx_clk        (gt1_rx_out_clk),

      .gtx_tx_d          (gt1_txd),
      .gtx_tx_k          (gt1_txk),
      .gtx_rx_d          (gt1_rxd),
      .gtx_rx_k          (gt1_rxk)
   );

   // ----------------------------------
   // Pattern generators and checkers
   // ---------------------------------
   wire        pgen_disable;
   wire [4:0]  pgen_rate;
   wire        pgen_test_mode;
   wire [2:0]  pgen_inc_step;
   wire [31:0] pgen_usr_data;

   wire [1:0]  tx_valid_v;
   wire [31:0] tx_data_v    [1:0];
   wire [1:0]  rx_valid_v;
   wire [31:0] rx_data_v    [1:0];
   wire [1:0]  rx_match_v;
   wire [15:0] rx_err_cnt_v [1:0];

   genvar i;
   generate for (i=0; i < 2; i = i + 1) begin: G_PATT_GEN_CHECK

      patt_gen #(.DWI (32), .P_CHECK (0))
      i_patt_gen (
         .lb_clk         (lb_clk),
         .pgen_disable   (pgen_disable),
         .pgen_rate      (pgen_rate),
         .pgen_test_mode (pgen_test_mode),
         .pgen_inc_step  (pgen_inc_step),
         .pgen_usr_data  (pgen_usr_data),
         .clk            (sys_clk),
         .tx_valid       (tx_valid_v[i]),
         .tx_data        (tx_data_v[i]),
         .rx_valid       (1'b0),
         .rx_data        (32'b0),
         .rx_match       (),
         .rx_err_cnt     ()
      );

      patt_gen #(.DWI (32), .P_CHECK (1))
      i_patt_check (
         .lb_clk         (lb_clk),
         .pgen_disable   (pgen_disable),
         .pgen_rate      (pgen_rate),
         .pgen_test_mode (pgen_test_mode),
         .pgen_inc_step  (pgen_inc_step),
         .pgen_usr_data  (pgen_usr_data),
         .clk            (lb_clk),
         .tx_valid       (),
         .tx_data        (),
         .rx_valid       (rx_valid_v[i]),
         .rx_data        (rx_data_v[i]),
         .rx_match       (rx_match_v[i]),
         .rx_err_cnt     (rx_err_cnt_v[i])
      );
   end endgenerate

   assign {tx_data1, tx_data0} = {tx_data_v[1], tx_data_v[0]};
   assign rx_valid_v = {rx_valid, rx_valid};
   assign {rx_data_v[1], rx_data_v[0]} = {rx_data1, rx_data0};

   // ----------------------------------
   // Optional CTRACE debugging scope
   // ---------------------------------

wire [31:0] ctr_mem_out;
`ifdef CTRACE_EN

   // Capture live data with Ctrace;
   // Data is compressed with a form of run-length encoding. Max length
   // of a run is determined by CTRACE_TW.
   // CTRACE_AW determines the total number of unique data-points.

   localparam CTR_DW = 16;
   localparam CTR_TW = 16; // Determines maximum run length
   localparam CTR_AW = 16;

   wire ctr_clk = gmii_rx_clk;
   wire ctr_start = dbg_bus[16];
   wire [CTR_DW-1:0] ctr_data = dbg_bus[15:0];

   ctrace #(
      .dw   (CTR_DW),
      .tw   (CTR_TW),
      .aw   (CTR_AW))
   i_ctrace (
      .clk     (ctr_clk),
      .start   (ctr_start),
      .data    (ctr_data),
      .lb_clk  (lb_clk),
      .lb_addr (lb_addr[CTR_AW-1:0]),
      .lb_out  (ctr_mem_out)
);
`endif


   // ----------------------------------
   // Local Bus Register Decoding
   // ---------------------------------
   comms_top_regbank i_comms_regbank
   (
      .lb_clk             (lb_clk),
      .lb_valid           (lb_valid),
      .lb_rnw             (lb_rnw),
      .lb_addr            (lb_addr),
      .lb_wdata           (lb_wdata),
      .lb_renable         (lb_renable),
      .lb_rdata           (lb_rdata),

      .rx_frame_counter_i (rx_frame_counter),
      .txrx_latency_i     (txrx_latency),
      .ccrx_fault_i       (ccrx_fault),
      .ccrx_fault_cnt_i   (ccrx_fault_cnt),
      .ccrx_los_i         (ccrx_los),
      .rx_protocol_ver_i  (rx_protocol_ver),
      .rx_gateware_type_i (rx_gateware_type),
      .rx_location_i      (rx_location),
      .rx_rev_id_i        (rx_rev_id),
      .rx_data0_i         (rx_data0),
      .rx_data1_i         (rx_data1),
      .rx_match0_i        (rx_match_v[0]),
      .rx_match1_i        (rx_match_v[1]),
      .rx_err_cnt0_i      (rx_err_cnt_v[0]),
      .rx_err_cnt1_i      (rx_err_cnt_v[1]),
      .an_status_i        (an_status),
      .ctr_mem_out_i      (ctr_mem_out),

      .tx_location_o      (tx_location),
      .tx_transmit_en_o   (tx_transmit_en),
      .pgen_disable_o     (pgen_disable),
      .pgen_rate_o        (pgen_rate),
      .pgen_test_mode_o   (pgen_test_mode),
      .pgen_inc_step_o    (pgen_inc_step),
      .pgen_usr_data_o    (pgen_usr_data)
   );

   // ----------------------------------
   // Status LEDs
   // ---------------------------------
   wire lbus_led = rx_frame_counter[15]; // Toggle every 2**15 frames


   // LED[0] Auto-negotiation complete
   // LED[1] Received and decoded packet
   assign LEDS = {lbus_led, an_status[0]};

endmodule

