{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534722052946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534722052946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 19 20:40:52 2018 " "Processing started: Sun Aug 19 20:40:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534722052946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534722052946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ps2_kbd_test -c ps2_kbd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off ps2_kbd_test -c ps2_kbd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534722052946 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1534722053310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/calculatorvhdl/bcd/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/calculatorvhdl/bcd/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd-Behavioral " "Found design unit 1: bcd-Behavioral" {  } { { "../bcd/bcd.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/bcd/bcd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053615 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../bcd/bcd.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/bcd/bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053618 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg-structural " "Found design unit 1: conv_7seg-structural" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053620 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg " "Found entity 1: conv_7seg" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_kbd_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_kbd_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_kbd_test-struct " "Found design unit 1: ps2_kbd_test-struct" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053623 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_kbd_test " "Found entity 1: ps2_kbd_test" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kbdex_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kbdex_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kbdex_ctrl-rtl " "Found design unit 1: kbdex_ctrl-rtl" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053625 ""} { "Info" "ISGN_ENTITY_NAME" "1 kbdex_ctrl " "Found entity 1: kbdex_ctrl" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/marco/downloads/calculatorvhdl/pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/marco/downloads/calculatorvhdl/pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM-impl " "Found design unit 1: PWM-impl" {  } { { "../pwm/pwm.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/pwm/pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053627 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM " "Found entity 1: PWM" {  } { { "../pwm/pwm.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/pwm/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file map_ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 map_ps2-structural " "Found design unit 1: map_ps2-structural" {  } { { "map_ps2.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/map_ps2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053630 ""} { "Info" "ISGN_ENTITY_NAME" "1 map_ps2 " "Found entity 1: map_ps2" {  } { { "map_ps2.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/map_ps2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_completo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_completo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_completo-LogicFunction " "Found design unit 1: somador_completo-LogicFunction" {  } { { "somador_completo.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/somador_completo.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053632 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_completo " "Found entity 1: somador_completo" {  } { { "somador_completo.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/somador_completo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_for.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_for.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_for-estrutural " "Found design unit 1: somador_for-estrutural" {  } { { "somador_for.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/somador_for.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053634 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_for " "Found entity 1: somador_for" {  } { { "somador_for.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/somador_for.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534722053634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534722053634 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ps2_kbd_test " "Elaborating entity \"ps2_kbd_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534722053667 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLOCKHZ ps2_kbd_test.vhd(94) " "Verilog HDL or VHDL warning at ps2_kbd_test.vhd(94): object \"CLOCKHZ\" assigned a value but never read" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534722053668 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "lights ps2_kbd_test.vhd(111) " "VHDL Signal Declaration warning at ps2_kbd_test.vhd(111): used implicit default value for signal \"lights\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 111 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1534722053668 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma_overflow1 ps2_kbd_test.vhd(116) " "Verilog HDL or VHDL warning at ps2_kbd_test.vhd(116): object \"soma_overflow1\" assigned a value but never read" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 116 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534722053668 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sub_overflow1 ps2_kbd_test.vhd(117) " "Verilog HDL or VHDL warning at ps2_kbd_test.vhd(117): object \"sub_overflow1\" assigned a value but never read" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534722053668 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "soma_overflow2 ps2_kbd_test.vhd(118) " "Verilog HDL or VHDL warning at ps2_kbd_test.vhd(118): object \"soma_overflow2\" assigned a value but never read" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 118 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1534722053668 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "statek ps2_kbd_test.vhd(201) " "VHDL Process Statement warning at ps2_kbd_test.vhd(201): signal \"statek\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 201 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053671 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clean_tmp ps2_kbd_test.vhd(202) " "VHDL Process Statement warning at ps2_kbd_test.vhd(202): signal \"clean_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053671 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0 ps2_kbd_test.vhd(204) " "VHDL Process Statement warning at ps2_kbd_test.vhd(204): signal \"key0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 204 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053671 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(205) " "VHDL Process Statement warning at ps2_kbd_test.vhd(205): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053671 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(207) " "VHDL Process Statement warning at ps2_kbd_test.vhd(207): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(208) " "VHDL Process Statement warning at ps2_kbd_test.vhd(208): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(209) " "VHDL Process Statement warning at ps2_kbd_test.vhd(209): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 209 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow ps2_kbd_test.vhd(211) " "VHDL Process Statement warning at ps2_kbd_test.vhd(211): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(212) " "VHDL Process Statement warning at ps2_kbd_test.vhd(212): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clean_tmp ps2_kbd_test.vhd(212) " "VHDL Process Statement warning at ps2_kbd_test.vhd(212): signal \"clean_tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(213) " "VHDL Process Statement warning at ps2_kbd_test.vhd(213): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(215) " "VHDL Process Statement warning at ps2_kbd_test.vhd(215): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(216) " "VHDL Process Statement warning at ps2_kbd_test.vhd(216): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(217) " "VHDL Process Statement warning at ps2_kbd_test.vhd(217): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 217 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(218) " "VHDL Process Statement warning at ps2_kbd_test.vhd(218): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 218 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(219) " "VHDL Process Statement warning at ps2_kbd_test.vhd(219): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 219 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(221) " "VHDL Process Statement warning at ps2_kbd_test.vhd(221): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 221 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(222) " "VHDL Process Statement warning at ps2_kbd_test.vhd(222): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(223) " "VHDL Process Statement warning at ps2_kbd_test.vhd(223): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053672 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(225) " "VHDL Process Statement warning at ps2_kbd_test.vhd(225): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 225 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(226) " "VHDL Process Statement warning at ps2_kbd_test.vhd(226): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(226) " "VHDL Process Statement warning at ps2_kbd_test.vhd(226): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result2 ps2_kbd_test.vhd(226) " "VHDL Process Statement warning at ps2_kbd_test.vhd(226): signal \"soma_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(229) " "VHDL Process Statement warning at ps2_kbd_test.vhd(229): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(230) " "VHDL Process Statement warning at ps2_kbd_test.vhd(230): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(235) " "VHDL Process Statement warning at ps2_kbd_test.vhd(235): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(236) " "VHDL Process Statement warning at ps2_kbd_test.vhd(236): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result2 ps2_kbd_test.vhd(237) " "VHDL Process Statement warning at ps2_kbd_test.vhd(237): signal \"soma_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result2 ps2_kbd_test.vhd(238) " "VHDL Process Statement warning at ps2_kbd_test.vhd(238): signal \"soma_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 238 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(241) " "VHDL Process Statement warning at ps2_kbd_test.vhd(241): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(242) " "VHDL Process Statement warning at ps2_kbd_test.vhd(242): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(242) " "VHDL Process Statement warning at ps2_kbd_test.vhd(242): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result2 ps2_kbd_test.vhd(242) " "VHDL Process Statement warning at ps2_kbd_test.vhd(242): signal \"sub_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053673 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(245) " "VHDL Process Statement warning at ps2_kbd_test.vhd(245): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 245 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(246) " "VHDL Process Statement warning at ps2_kbd_test.vhd(246): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(251) " "VHDL Process Statement warning at ps2_kbd_test.vhd(251): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(252) " "VHDL Process Statement warning at ps2_kbd_test.vhd(252): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result2 ps2_kbd_test.vhd(253) " "VHDL Process Statement warning at ps2_kbd_test.vhd(253): signal \"sub_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result2 ps2_kbd_test.vhd(254) " "VHDL Process Statement warning at ps2_kbd_test.vhd(254): signal \"sub_result2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(257) " "VHDL Process Statement warning at ps2_kbd_test.vhd(257): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_overflow2 ps2_kbd_test.vhd(258) " "VHDL Process Statement warning at ps2_kbd_test.vhd(258): signal \"sub_overflow2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(261) " "VHDL Process Statement warning at ps2_kbd_test.vhd(261): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(262) " "VHDL Process Statement warning at ps2_kbd_test.vhd(262): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 262 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack3 ps2_kbd_test.vhd(267) " "VHDL Process Statement warning at ps2_kbd_test.vhd(267): signal \"stack3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(268) " "VHDL Process Statement warning at ps2_kbd_test.vhd(268): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 268 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(269) " "VHDL Process Statement warning at ps2_kbd_test.vhd(269): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(269) " "VHDL Process Statement warning at ps2_kbd_test.vhd(269): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053674 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(270) " "VHDL Process Statement warning at ps2_kbd_test.vhd(270): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053675 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(270) " "VHDL Process Statement warning at ps2_kbd_test.vhd(270): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053675 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0 ps2_kbd_test.vhd(277) " "VHDL Process Statement warning at ps2_kbd_test.vhd(277): signal \"key0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 277 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "overflow ps2_kbd_test.vhd(280) " "VHDL Process Statement warning at ps2_kbd_test.vhd(280): signal \"overflow\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(281) " "VHDL Process Statement warning at ps2_kbd_test.vhd(281): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(282) " "VHDL Process Statement warning at ps2_kbd_test.vhd(282): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(283) " "VHDL Process Statement warning at ps2_kbd_test.vhd(283): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(283) " "VHDL Process Statement warning at ps2_kbd_test.vhd(283): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(284) " "VHDL Process Statement warning at ps2_kbd_test.vhd(284): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053676 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(284) " "VHDL Process Statement warning at ps2_kbd_test.vhd(284): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(285) " "VHDL Process Statement warning at ps2_kbd_test.vhd(285): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(285) " "VHDL Process Statement warning at ps2_kbd_test.vhd(285): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(287) " "VHDL Process Statement warning at ps2_kbd_test.vhd(287): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack2 ps2_kbd_test.vhd(288) " "VHDL Process Statement warning at ps2_kbd_test.vhd(288): signal \"stack2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 288 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(289) " "VHDL Process Statement warning at ps2_kbd_test.vhd(289): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(290) " "VHDL Process Statement warning at ps2_kbd_test.vhd(290): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053677 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(291) " "VHDL Process Statement warning at ps2_kbd_test.vhd(291): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(293) " "VHDL Process Statement warning at ps2_kbd_test.vhd(293): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(294) " "VHDL Process Statement warning at ps2_kbd_test.vhd(294): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(295) " "VHDL Process Statement warning at ps2_kbd_test.vhd(295): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(296) " "VHDL Process Statement warning at ps2_kbd_test.vhd(296): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(296) " "VHDL Process Statement warning at ps2_kbd_test.vhd(296): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result1 ps2_kbd_test.vhd(296) " "VHDL Process Statement warning at ps2_kbd_test.vhd(296): signal \"soma_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result1 ps2_kbd_test.vhd(301) " "VHDL Process Statement warning at ps2_kbd_test.vhd(301): signal \"soma_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 301 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma_result1 ps2_kbd_test.vhd(302) " "VHDL Process Statement warning at ps2_kbd_test.vhd(302): signal \"soma_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 302 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(305) " "VHDL Process Statement warning at ps2_kbd_test.vhd(305): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 305 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(306) " "VHDL Process Statement warning at ps2_kbd_test.vhd(306): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(306) " "VHDL Process Statement warning at ps2_kbd_test.vhd(306): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053678 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result1 ps2_kbd_test.vhd(306) " "VHDL Process Statement warning at ps2_kbd_test.vhd(306): signal \"sub_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result1 ps2_kbd_test.vhd(311) " "VHDL Process Statement warning at ps2_kbd_test.vhd(311): signal \"sub_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result1 ps2_kbd_test.vhd(312) " "VHDL Process Statement warning at ps2_kbd_test.vhd(312): signal \"sub_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(315) " "VHDL Process Statement warning at ps2_kbd_test.vhd(315): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(316) " "VHDL Process Statement warning at ps2_kbd_test.vhd(316): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack1 ps2_kbd_test.vhd(316) " "VHDL Process Statement warning at ps2_kbd_test.vhd(316): signal \"stack1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result1 ps2_kbd_test.vhd(316) " "VHDL Process Statement warning at ps2_kbd_test.vhd(316): signal \"sub_result1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 316 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(321) " "VHDL Process Statement warning at ps2_kbd_test.vhd(321): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(321) " "VHDL Process Statement warning at ps2_kbd_test.vhd(321): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 321 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp_stack ps2_kbd_test.vhd(322) " "VHDL Process Statement warning at ps2_kbd_test.vhd(322): signal \"tmp_stack\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stack0 ps2_kbd_test.vhd(322) " "VHDL Process Statement warning at ps2_kbd_test.vhd(322): signal \"stack0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053679 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tmp_stack ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"tmp_stack\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053681 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack3 ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"stack3\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053681 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack2 ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"stack2\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053681 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack1 ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"stack1\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053681 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "stack0 ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"stack0\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053681 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clean_tmp ps2_kbd_test.vhd(198) " "VHDL Process Statement warning at ps2_kbd_test.vhd(198): inferring latch(es) for signal or variable \"clean_tmp\", which holds its previous value in one or more paths through the process" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(338) " "VHDL Process Statement warning at ps2_kbd_test.vhd(338): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_out ps2_kbd_test.vhd(338) " "VHDL Process Statement warning at ps2_kbd_test.vhd(338): signal \"bcd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 338 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_out ps2_kbd_test.vhd(339) " "VHDL Process Statement warning at ps2_kbd_test.vhd(339): signal \"bcd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_conv ps2_kbd_test.vhd(340) " "VHDL Process Statement warning at ps2_kbd_test.vhd(340): signal \"key_conv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_out ps2_kbd_test.vhd(340) " "VHDL Process Statement warning at ps2_kbd_test.vhd(340): signal \"bcd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_out ps2_kbd_test.vhd(341) " "VHDL Process Statement warning at ps2_kbd_test.vhd(341): signal \"bcd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd_out ps2_kbd_test.vhd(343) " "VHDL Process Statement warning at ps2_kbd_test.vhd(343): signal \"bcd_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053682 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[4..0\] ps2_kbd_test.vhd(29) " "Using initial value X (don't care) for net \"LEDG\[4..0\]\" at ps2_kbd_test.vhd(29)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053684 "|ps2_kbd_test"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..0\] ps2_kbd_test.vhd(30) " "Using initial value X (don't care) for net \"LEDR\[7..0\]\" at ps2_kbd_test.vhd(30)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053684 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clean_tmp ps2_kbd_test.vhd(198) " "Inferred latch for \"clean_tmp\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ps2_kbd_test.vhd(198) " "Inferred latch for \"overflow\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[0\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[0\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[1\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[1\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[2\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[2\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[3\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[3\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[4\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[4\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053688 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[5\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[5\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[6\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[6\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[7\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[7\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[8\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[8\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[9\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[9\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[10\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[10\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[11\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[11\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[12\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[12\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053689 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[13\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[13\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[14\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[14\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack0\[15\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack0\[15\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[0\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[0\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[1\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[1\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[2\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[2\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[3\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[3\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[4\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[4\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[5\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[5\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[6\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[6\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053690 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[7\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[7\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[8\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[8\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[9\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[9\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[10\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[10\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[11\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[11\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[12\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[12\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[13\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[13\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[14\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[14\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack1\[15\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack1\[15\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[0\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[0\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053691 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[1\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[1\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[2\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[2\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[3\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[3\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[4\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[4\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[5\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[5\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[6\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[6\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[7\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[7\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[8\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[8\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[9\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[9\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053692 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[10\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[10\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[11\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[11\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[12\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[12\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[13\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[13\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[14\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[14\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack2\[15\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack2\[15\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[0\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[0\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[1\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[1\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[2\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[2\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053693 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[3\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[3\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[4\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[4\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[5\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[5\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[6\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[6\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[7\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[7\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[8\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[8\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[9\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[9\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[10\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[10\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[11\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[11\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[12\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[12\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053694 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[13\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[13\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[14\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[14\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack3\[15\] ps2_kbd_test.vhd(198) " "Inferred latch for \"stack3\[15\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[0\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[0\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[1\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[1\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[2\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[2\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[3\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[3\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[4\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[4\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053695 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[5\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[5\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[6\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[6\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[7\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[7\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[8\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[8\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[9\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[9\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[10\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[10\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[11\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[11\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[12\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[12\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053696 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[13\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[13\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053697 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[14\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[14\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053697 "|ps2_kbd_test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp_stack\[15\] ps2_kbd_test.vhd(198) " "Inferred latch for \"tmp_stack\[15\]\" at ps2_kbd_test.vhd(198)" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053697 "|ps2_kbd_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_7seg conv_7seg:hexseg0 " "Elaborating entity \"conv_7seg\" for hierarchy \"conv_7seg:hexseg0\"" {  } { { "ps2_kbd_test.vhd" "hexseg0" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053729 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "seg conv_7seg.vhd(12) " "VHDL Process Statement warning at conv_7seg.vhd(12): inferring latch(es) for signal or variable \"seg\", which holds its previous value in one or more paths through the process" {  } { { "conv_7seg.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/conv_7seg.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053730 "|ps2_kbd_test|conv_7seg:hexseg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kbdex_ctrl kbdex_ctrl:kbd_ctrl " "Elaborating entity \"kbdex_ctrl\" for hierarchy \"kbdex_ctrl:kbd_ctrl\"" {  } { { "ps2_kbd_test.vhd" "kbd_ctrl" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053733 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en kbdex_ctrl.vhd(125) " "VHDL Process Statement warning at kbdex_ctrl.vhd(125): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(148) " "VHDL Process Statement warning at kbdex_ctrl.vhd(148): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(150) " "VHDL Process Statement warning at kbdex_ctrl.vhd(150): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fetchdata kbdex_ctrl.vhd(152) " "VHDL Process Statement warning at kbdex_ctrl.vhd(152): signal \"fetchdata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigfetch kbdex_ctrl.vhd(203) " "VHDL Process Statement warning at kbdex_ctrl.vhd(203): signal \"sigfetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selE0 kbdex_ctrl.vhd(212) " "VHDL Process Statement warning at kbdex_ctrl.vhd(212): inferring latch(es) for signal or variable \"selE0\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0en kbdex_ctrl.vhd(237) " "VHDL Process Statement warning at kbdex_ctrl.vhd(237): signal \"key0en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1en kbdex_ctrl.vhd(247) " "VHDL Process Statement warning at kbdex_ctrl.vhd(247): signal \"key1en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 247 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2en kbdex_ctrl.vhd(257) " "VHDL Process Statement warning at kbdex_ctrl.vhd(257): signal \"key2en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "relbt kbdex_ctrl.vhd(266) " "VHDL Process Statement warning at kbdex_ctrl.vhd(266): inferring latch(es) for signal or variable \"relbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selbt kbdex_ctrl.vhd(276) " "VHDL Process Statement warning at kbdex_ctrl.vhd(276): inferring latch(es) for signal or variable \"selbt\", which holds its previous value in one or more paths through the process" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(293) " "VHDL Process Statement warning at kbdex_ctrl.vhd(293): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(294) " "VHDL Process Statement warning at kbdex_ctrl.vhd(294): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(295) " "VHDL Process Statement warning at kbdex_ctrl.vhd(295): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 295 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(297) " "VHDL Process Statement warning at kbdex_ctrl.vhd(297): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(299) " "VHDL Process Statement warning at kbdex_ctrl.vhd(299): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(306) " "VHDL Process Statement warning at kbdex_ctrl.vhd(306): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 306 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053735 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(307) " "VHDL Process Statement warning at kbdex_ctrl.vhd(307): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 307 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(309) " "VHDL Process Statement warning at kbdex_ctrl.vhd(309): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(311) " "VHDL Process Statement warning at kbdex_ctrl.vhd(311): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 311 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(314) " "VHDL Process Statement warning at kbdex_ctrl.vhd(314): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(315) " "VHDL Process Statement warning at kbdex_ctrl.vhd(315): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(317) " "VHDL Process Statement warning at kbdex_ctrl.vhd(317): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 317 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(319) " "VHDL Process Statement warning at kbdex_ctrl.vhd(319): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key0code kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"key0code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(324) " "VHDL Process Statement warning at kbdex_ctrl.vhd(324): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 324 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key1code kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"key1code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(326) " "VHDL Process Statement warning at kbdex_ctrl.vhd(326): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 326 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key2code kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"key2code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "datacode kbdex_ctrl.vhd(328) " "VHDL Process Statement warning at kbdex_ctrl.vhd(328): signal \"datacode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 328 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selbt kbdex_ctrl.vhd(276) " "Inferred latch for \"selbt\" at kbdex_ctrl.vhd(276)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "relbt kbdex_ctrl.vhd(266) " "Inferred latch for \"relbt\" at kbdex_ctrl.vhd(266)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 266 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selE0 kbdex_ctrl.vhd(212) " "Inferred latch for \"selE0\" at kbdex_ctrl.vhd(212)" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 212 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534722053736 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl " "Elaborating entity \"ps2_iobase\" for hierarchy \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\"" {  } { { "kbdex_ctrl.vhd" "ps2_ctrl" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sigsending ps2_iobase.vhd(161) " "VHDL Process Statement warning at ps2_iobase.vhd(161): signal \"sigsending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1534722053738 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM PWM:PWM1 " "Elaborating entity \"PWM\" for hierarchy \"PWM:PWM1\"" {  } { { "ps2_kbd_test.vhd" "PWM1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_ps2 map_ps2:map1 " "Elaborating entity \"map_ps2\" for hierarchy \"map_ps2:map1\"" {  } { { "ps2_kbd_test.vhd" "map1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd bcd:bcd1 " "Elaborating entity \"bcd\" for hierarchy \"bcd:bcd1\"" {  } { { "ps2_kbd_test.vhd" "bcd1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_for somador_for:soma1 " "Elaborating entity \"somador_for\" for hierarchy \"somador_for:soma1\"" {  } { { "ps2_kbd_test.vhd" "soma1" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_completo somador_for:soma1\|somador_completo:\\abc:0:centro " "Elaborating entity \"somador_completo\" for hierarchy \"somador_for:soma1\|somador_completo:\\abc:0:centro\"" {  } { { "somador_for.vhd" "\\abc:0:centro" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/somador_for.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534722053747 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[4\] " "Latch tmp_stack\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[3\] " "Latch tmp_stack\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[2\] " "Latch tmp_stack\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[1\] " "Latch tmp_stack\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[0\] " "Latch tmp_stack\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[15\] " "Latch tmp_stack\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[13\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[13\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[5\] " "Latch tmp_stack\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[6\] " "Latch tmp_stack\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[7\] " "Latch tmp_stack\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[7\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[7\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[8\] " "Latch tmp_stack\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[9\] " "Latch tmp_stack\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054785 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054785 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[10\] " "Latch tmp_stack\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[11\] " "Latch tmp_stack\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[12\] " "Latch tmp_stack\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[14\] " "Latch tmp_stack\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[13\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[13\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tmp_stack\[13\] " "Latch tmp_stack\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[13\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[13\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "overflow " "Latch overflow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[4\] " "Latch stack0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[4\] " "Latch stack1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[3\] " "Latch stack1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[3\] " "Latch stack0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054786 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054786 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[2\] " "Latch stack1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[2\] " "Latch stack0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[1\] " "Latch stack1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[1\] " "Latch stack0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[0\] " "Latch stack1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[0\] " "Latch stack0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[15\] " "Latch stack0\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[15\] " "Latch stack1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[14\] " "Latch stack1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[14\] " "Latch stack0\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[13\] " "Latch stack1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[13\] " "Latch stack0\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054787 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054787 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[12\] " "Latch stack1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[12\] " "Latch stack0\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[11\] " "Latch stack1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[11\] " "Latch stack0\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[10\] " "Latch stack1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[10\] " "Latch stack0\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[9\] " "Latch stack1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[9\] " "Latch stack0\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[8\] " "Latch stack1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[8\] " "Latch stack0\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[7\] " "Latch stack1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[7\] " "Latch stack0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054788 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054788 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[6\] " "Latch stack1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[6\] " "Latch stack0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack1\[5\] " "Latch stack1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack0\[5\] " "Latch stack0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA kbdex_ctrl:kbd_ctrl\|key0code\[0\] " "Ports D and ENA on the latch are fed by the same signal kbdex_ctrl:kbd_ctrl\|key0code\[0\]" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 237 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[4\] " "Latch stack2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[3\] " "Latch stack2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[2\] " "Latch stack2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[1\] " "Latch stack2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[0\] " "Latch stack2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[15\] " "Latch stack2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[14\] " "Latch stack2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[13\] " "Latch stack2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054789 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054789 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[12\] " "Latch stack2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[11\] " "Latch stack2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[10\] " "Latch stack2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[9\] " "Latch stack2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[8\] " "Latch stack2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[7\] " "Latch stack2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[6\] " "Latch stack2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack2\[5\] " "Latch stack2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[4\] " "Latch stack3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[3\] " "Latch stack3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[2\] " "Latch stack3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[1\] " "Latch stack3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[0\] " "Latch stack3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054790 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054790 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[15\] " "Latch stack3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[14\] " "Latch stack3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[13\] " "Latch stack3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[12\] " "Latch stack3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[11\] " "Latch stack3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[10\] " "Latch stack3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[9\] " "Latch stack3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[8\] " "Latch stack3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[7\] " "Latch stack3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[6\] " "Latch stack3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "stack3\[5\] " "Latch stack3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA clean_tmp " "Ports D and ENA on the latch are fed by the same signal clean_tmp" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 114 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1534722054791 ""}  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 198 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1534722054791 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "kbdex_ctrl.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/kbdex_ctrl.vhd" 106 -1 0 } } { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 46 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1534722054794 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1534722054794 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~en_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|ps2_data~1\"" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 25 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1534722054794 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1 " "Register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy\" is converted into an equivalent circuit using register \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~_emulated\" and latch \"kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|send_rdy~1\"" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 34 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1534722054794 "|ps2_kbd_test|kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1534722054794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534722055350 "|ps2_kbd_test|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534722055350 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[7\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534722055361 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|fcount\[5\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534722055361 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[7\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534722055361 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] Low " "Register kbdex_ctrl:kbd_ctrl\|ps2_iobase:ps2_ctrl\|rcount\[5\] will power up to Low" {  } { { "ps2_iobase.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_iobase.vhd" 52 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1534722055361 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1534722055361 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534722056202 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056202 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ps2_kbd_test.vhd" "" { Text "C:/Users/marco/Downloads/calculatorVHDL/PS2_KEYBOARD/ps2_kbd_test.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534722056279 "|ps2_kbd_test|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1534722056279 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1088 " "Implemented 1088 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534722056280 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534722056280 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1534722056280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1021 " "Implemented 1021 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534722056280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534722056280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 334 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4662 " "Peak virtual memory: 4662 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534722056370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 19 20:40:56 2018 " "Processing ended: Sun Aug 19 20:40:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534722056370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534722056370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534722056370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534722056370 ""}
