{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745612062184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 25 15:14:21 2025 " "Processing started: Fri Apr 25 15:14:21 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745612062185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1745612062185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1745612062185 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1745612063700 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1745612064413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1745612064413 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745612064457 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1745612064457 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1745612066610 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1745612067050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1745612067098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.775 " "Worst-case setup slack is 1.775" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612067872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612067872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.775               0.000 iCLK  " "    1.775               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612067872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612067872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.267 " "Worst-case hold slack is 0.267" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 iCLK  " "    0.267               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612068035 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612068045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612068054 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068078 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 iCLK  " "    9.625               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612068078 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612068078 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.775 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.775" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612069256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.775  " "Path #1: Setup slack is 1.775 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.450      3.450  R        clock network delay " "     3.450      3.450  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.713      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.713      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     6.562      2.849 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.230      0.668 FF    IC  DMem\|ram~49\|datac " "     7.230      0.668 FF    IC  DMem\|ram~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.511      0.281 FF  CELL  DMem\|ram~49\|combout " "     7.511      0.281 FF  CELL  DMem\|ram~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.797      0.286 FF    IC  lbModule\|Mux0~0\|dataa " "     7.797      0.286 FF    IC  lbModule\|Mux0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.201      0.404 FF  CELL  lbModule\|Mux0~0\|combout " "     8.201      0.404 FF  CELL  lbModule\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.426      0.225 FF    IC  lbModule\|Mux0~1\|datad " "     8.426      0.225 FF    IC  lbModule\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.551      0.125 FF  CELL  lbModule\|Mux0~1\|combout " "     8.551      0.125 FF  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.857      0.306 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|datac " "     8.857      0.306 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.138      0.281 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|combout " "     9.138      0.281 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.366      0.228 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|datad " "     9.366      0.228 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.516      0.150 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|combout " "     9.516      0.150 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.720      0.204 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|datad " "     9.720      0.204 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.875      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|combout " "     9.875      0.155 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.305      1.430 RR    IC  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|datad " "    11.305      1.430 RR    IC  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.460      0.155 RR  CELL  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|combout " "    11.460      0.155 RR  CELL  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.355      0.895 RR    IC  g_xor\|o_F\[7\]\|datad " "    12.355      0.895 RR    IC  g_xor\|o_F\[7\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.510      0.155 RR  CELL  g_xor\|o_F\[7\]\|combout " "    12.510      0.155 RR  CELL  g_xor\|o_F\[7\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.211      0.701 RR    IC  g_zeroflag\|Equal0~3\|datad " "    13.211      0.701 RR    IC  g_zeroflag\|Equal0~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.350      0.139 RF  CELL  g_zeroflag\|Equal0~3\|combout " "    13.350      0.139 RF  CELL  g_zeroflag\|Equal0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.619      0.269 FF    IC  g_zeroflag\|Equal0~19\|datab " "    13.619      0.269 FF    IC  g_zeroflag\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.969      0.350 FF  CELL  g_zeroflag\|Equal0~19\|combout " "    13.969      0.350 FF  CELL  g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.208      0.239 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad " "    14.208      0.239 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.358      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout " "    14.358      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.609      0.251 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad " "    14.609      0.251 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.764      0.155 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout " "    14.764      0.155 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.994      1.230 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad " "    15.994      1.230 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.133      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout " "    16.133      0.139 RF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.359      0.226 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad " "    16.359      0.226 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.509      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout " "    16.509      0.150 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.485      0.976 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "    17.485      0.976 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.755      0.270 RF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "    17.755      0.270 RF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.443      0.688 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datac " "    18.443      0.688 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.724      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "    18.724      0.281 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.964      0.240 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|datad " "    18.964      0.240 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.089      0.125 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "    19.089      0.125 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.424      2.335 FF    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad " "    21.424      2.335 FF    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      0.125 FF  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout " "    21.549      0.125 FF  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.549      0.000 FF    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d " "    21.549      0.000 FF    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.653      0.104 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    21.653      0.104 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.422      3.422  R        clock network delay " "    23.422      3.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.008           clock pessimism removed " "    23.430      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.410     -0.020           clock uncertainty " "    23.410     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.428      0.018     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    23.428      0.018     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.653 " "Data Arrival Time  :    21.653" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.428 " "Data Required Time :    23.428" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.775  " "Slack              :     1.775 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612069257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.267" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612069447 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.267  " "Path #1: Hold slack is 0.267 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.980      2.980  R        clock network delay " "     2.980      2.980  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "     3.212      0.232     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.212      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q " "     3.212      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.847      0.635 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\] " "     3.847      0.635 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.919      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.919      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.462      3.462  R        clock network delay " "     3.462      3.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430     -0.032           clock pessimism removed " "     3.430     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      0.000           clock uncertainty " "     3.430      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.652      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.652      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.919 " "Data Arrival Time  :     3.919" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.652 " "Data Required Time :     3.652" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.267  " "Slack              :     0.267 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612069447 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612069447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745612069452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1745612069524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1745612072294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.167 " "Worst-case setup slack is 3.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.167               0.000 iCLK  " "    3.167               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612074041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.272 " "Worst-case hold slack is 0.272" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 iCLK  " "    0.272               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612074196 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612074202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612074207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612074232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612074232 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.167 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.167" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612075276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.167  " "Path #1: Setup slack is 3.167 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.129      3.129  R        clock network delay " "     3.129      3.129  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.365      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.365      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     5.950      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.593      0.643 RR    IC  DMem\|ram~49\|datac " "     6.593      0.643 RR    IC  DMem\|ram~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.856      0.263 RR  CELL  DMem\|ram~49\|combout " "     6.856      0.263 RR  CELL  DMem\|ram~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.081      0.225 RR    IC  lbModule\|Mux0~0\|dataa " "     7.081      0.225 RR    IC  lbModule\|Mux0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.461      0.380 RR  CELL  lbModule\|Mux0~0\|combout " "     7.461      0.380 RR  CELL  lbModule\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.647      0.186 RR    IC  lbModule\|Mux0~1\|datad " "     7.647      0.186 RR    IC  lbModule\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.772      0.125 RF  CELL  lbModule\|Mux0~1\|combout " "     7.772      0.125 RF  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.049      0.277 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|datac " "     8.049      0.277 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.301      0.252 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|combout " "     8.301      0.252 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.508      0.207 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|datad " "     8.508      0.207 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.642      0.134 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|combout " "     8.642      0.134 FR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.830      0.188 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|datad " "     8.830      0.188 RR    IC  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.974      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|combout " "     8.974      0.144 RR  CELL  JumpLinkMUX\|\\G_NBit_MUX:7:MUXI\|o_O~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.341      1.367 RR    IC  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|datad " "    10.341      1.367 RR    IC  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.485      0.144 RR  CELL  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|combout " "    10.485      0.144 RR  CELL  dataMUXRS\|\\G_NBit_MUX:7:MUXI\|o_O~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.327      0.842 RR    IC  g_xor\|o_F\[7\]\|datad " "    11.327      0.842 RR    IC  g_xor\|o_F\[7\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.471      0.144 RR  CELL  g_xor\|o_F\[7\]\|combout " "    11.471      0.144 RR  CELL  g_xor\|o_F\[7\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.133      0.662 RR    IC  g_zeroflag\|Equal0~3\|datad " "    12.133      0.662 RR    IC  g_zeroflag\|Equal0~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.258      0.125 RF  CELL  g_zeroflag\|Equal0~3\|combout " "    12.258      0.125 RF  CELL  g_zeroflag\|Equal0~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.502      0.244 FF    IC  g_zeroflag\|Equal0~19\|datab " "    12.502      0.244 FF    IC  g_zeroflag\|Equal0~19\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.811      0.309 FF  CELL  g_zeroflag\|Equal0~19\|combout " "    12.811      0.309 FF  CELL  g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.028      0.217 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad " "    13.028      0.217 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.162      0.134 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout " "    13.162      0.134 FR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.391      0.229 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad " "    13.391      0.229 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.535      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout " "    13.535      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      1.174 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad " "    14.709      1.174 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.853      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout " "    14.853      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.040      0.187 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad " "    15.040      0.187 RR    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.184      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout " "    15.184      0.144 RR  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.101      0.917 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "    16.101      0.917 RR    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.366      0.265 RR  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "    16.366      0.265 RR  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.016      0.650 RR    IC  Fetch\|g_zeroflag\|Equal0~4\|datac " "    17.016      0.650 RR    IC  Fetch\|g_zeroflag\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.279      0.263 RR  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "    17.279      0.263 RR  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.475      0.196 RR    IC  Fetch\|g_zeroflag\|Equal0~20\|datad " "    17.475      0.196 RR    IC  Fetch\|g_zeroflag\|Equal0~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.619      0.144 RR  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "    17.619      0.144 RR  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.732      2.113 RR    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad " "    19.732      2.113 RR    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.876      0.144 RR  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout " "    19.876      0.144 RR  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.876      0.000 RR    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d " "    19.876      0.000 RR    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.956      0.080 RR  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    19.956      0.080 RR  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.117      3.117  R        clock network delay " "    23.117      3.117  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.124      0.007           clock pessimism removed " "    23.124      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.104     -0.020           clock uncertainty " "    23.104     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.123      0.019     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    23.123      0.019     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.956 " "Data Arrival Time  :    19.956" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.123 " "Data Required Time :    23.123" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.167  " "Slack              :     3.167 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075276 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612075276 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.272 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.272" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612075460 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.272  " "Path #1: Hold slack is 0.272 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.710      2.710  R        clock network delay " "     2.710      2.710  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.213     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "     2.923      0.213     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.923      0.000 FF  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q " "     2.923      0.000 FF  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.506      0.583 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\] " "     3.506      0.583 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.585      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.585      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.140      3.140  R        clock network delay " "     3.140      3.140  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112     -0.028           clock pessimism removed " "     3.112     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.112      0.000           clock uncertainty " "     3.112      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     3.313      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.585 " "Data Arrival Time  :     3.585" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.313 " "Data Required Time :     3.313" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.272  " "Slack              :     0.272 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612075460 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612075460 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1745612075464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 10.970 " "Worst-case setup slack is 10.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076438 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.970               0.000 iCLK  " "   10.970               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076438 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612076438 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076593 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 iCLK  " "    0.088               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076593 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612076593 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612076599 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1745612076605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.371 " "Worst-case minimum pulse width slack is 9.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076630 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 iCLK  " "    9.371               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1745612076630 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1745612076630 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.970 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 10.970" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077736 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077736 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612077736 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 10.970  " "Path #1: Setup slack is 10.970 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "To Node      : N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.843      1.843  R        clock network delay " "     1.843      1.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.971      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     1.971      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.105      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\] " "     3.105      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.466      0.361 FF    IC  DMem\|ram~49\|datac " "     3.466      0.361 FF    IC  DMem\|ram~49\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.599      0.133 FF  CELL  DMem\|ram~49\|combout " "     3.599      0.133 FF  CELL  DMem\|ram~49\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.738      0.139 FF    IC  lbModule\|Mux0~0\|dataa " "     3.738      0.139 FF    IC  lbModule\|Mux0~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.931      0.193 FF  CELL  lbModule\|Mux0~0\|combout " "     3.931      0.193 FF  CELL  lbModule\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.038      0.107 FF    IC  lbModule\|Mux0~1\|datad " "     4.038      0.107 FF    IC  lbModule\|Mux0~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.101      0.063 FF  CELL  lbModule\|Mux0~1\|combout " "     4.101      0.063 FF  CELL  lbModule\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.328      0.227 FF    IC  lbModule\|o_data\[8\]~0\|datad " "     4.328      0.227 FF    IC  lbModule\|o_data\[8\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.391      0.063 FF  CELL  lbModule\|o_data\[8\]~0\|combout " "     4.391      0.063 FF  CELL  lbModule\|o_data\[8\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.817      0.426 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datac " "     4.817      0.426 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.950      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout " "     4.950      0.133 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.058      0.108 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~2\|datad " "     5.058      0.108 FF    IC  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.121      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~2\|combout " "     5.121      0.063 FF  CELL  JumpLinkMUX\|\\G_NBit_MUX:13:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.849      0.728 FF    IC  dataMUXRt\|\\G_NBit_MUX:13:MUXI\|o_O~20\|datad " "     5.849      0.728 FF    IC  dataMUXRt\|\\G_NBit_MUX:13:MUXI\|o_O~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.912      0.063 FF  CELL  dataMUXRt\|\\G_NBit_MUX:13:MUXI\|o_O~20\|combout " "     5.912      0.063 FF  CELL  dataMUXRt\|\\G_NBit_MUX:13:MUXI\|o_O~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.320      0.408 FF    IC  g_zeroflag\|Equal0~7\|datad " "     6.320      0.408 FF    IC  g_zeroflag\|Equal0~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.383      0.063 FF  CELL  g_zeroflag\|Equal0~7\|combout " "     6.383      0.063 FF  CELL  g_zeroflag\|Equal0~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.490      0.107 FF    IC  g_zeroflag\|Equal0~8\|datad " "     6.490      0.107 FF    IC  g_zeroflag\|Equal0~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.553      0.063 FF  CELL  g_zeroflag\|Equal0~8\|combout " "     6.553      0.063 FF  CELL  g_zeroflag\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.663      0.110 FF    IC  g_zeroflag\|Equal0~19\|datac " "     6.663      0.110 FF    IC  g_zeroflag\|Equal0~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.796      0.133 FF  CELL  g_zeroflag\|Equal0~19\|combout " "     6.796      0.133 FF  CELL  g_zeroflag\|Equal0~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.910      0.114 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad " "     6.910      0.114 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.973      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout " "     6.973      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:16:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.105      0.132 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad " "     7.105      0.132 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.168      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout " "     7.168      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.825      0.657 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad " "     7.825      0.657 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.888      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout " "     7.888      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.995      0.107 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad " "     7.995      0.107 FF    IC  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.058      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout " "     8.058      0.063 FF  CELL  Fetch\|g_RegJump\|\\G_NBit_MUX:6:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.584      0.526 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac " "     8.584      0.526 FF    IC  Fetch\|g_zeroflag\|Equal0~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.717      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout " "     8.717      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.089      0.372 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datac " "     9.089      0.372 FF    IC  Fetch\|g_zeroflag\|Equal0~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.222      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout " "     9.222      0.133 FF  CELL  Fetch\|g_zeroflag\|Equal0~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.337      0.115 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|datad " "     9.337      0.115 FF    IC  Fetch\|g_zeroflag\|Equal0~20\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.400      0.063 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout " "     9.400      0.063 FF  CELL  Fetch\|g_zeroflag\|Equal0~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.714      1.314 FF    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad " "    10.714      1.314 FF    IC  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.777      0.063 FF  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout " "    10.777      0.063 FF  CELL  FlushMUX1\|\\G_NBit_MUX:9:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.777      0.000 FF    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d " "    10.777      0.000 FF    IC  IFRegInst\|\\NBit_DFF:9:dffi\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.827      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    10.827      0.050 FF  CELL  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.805      1.805  R        clock network delay " "    21.805      1.805  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.810      0.005           clock pessimism removed " "    21.810      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.790     -0.020           clock uncertainty " "    21.790     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.797      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q " "    21.797      0.007     uTsu  N_Reg:IFRegInst\|dffg:\\NBit_DFF:9:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    10.827 " "Data Arrival Time  :    10.827" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.797 " "Data Required Time :    21.797" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    10.970  " "Slack              :    10.970 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077737 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612077737 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.088 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.088" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077924 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077924 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612077924 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.088  " "Path #1: Hold slack is 0.088 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "From Node    : N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.595      1.595  R        clock network delay " "     1.595      1.595  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q " "     1.700      0.105     uTco  N_Reg:EXRegRT\|dffg:\\NBit_DFF:10:dffi\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.700      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q " "     1.700      0.000 RR  CELL  EXRegRT\|\\NBit_DFF:10:dffi\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.987      0.287 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\] " "     1.987      0.287 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a6\|portadatain\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.023      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     2.023      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.851      1.851  R        clock network delay " "     1.851      1.851  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831     -0.020           clock pessimism removed " "     1.831     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.831      0.000           clock uncertainty " "     1.831      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.935      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0 " "     1.935      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a6~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.023 " "Data Arrival Time  :     2.023" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.935 " "Data Required Time :     1.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.088  " "Slack              :     0.088 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1745612077925 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1745612077925 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745612080302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1745612082256 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745612082536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 25 15:14:42 2025 " "Processing ended: Fri Apr 25 15:14:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745612082536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745612082536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745612082536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1745612082536 ""}
