Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'if_work' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:361]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'if_work' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'if_work' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:440]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'if_work' [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/datapath.v:533]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/rtl/myCPU/exception.v:161]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux3_32
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.npc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.decode_ctrl
Compiling module xil_defaultlib.mux3_5
Compiling module xil_defaultlib.mux2_32
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.exe_ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.wb_ctrl
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.HILO_regfile
Compiling module xil_defaultlib.mux4_32
Compiling module xil_defaultlib.forwarding_unit_alu
Compiling module xil_defaultlib.forwarding_unit_branch
Compiling module xil_defaultlib.hazard_detection
Compiling module xil_defaultlib.exception_det
Compiling module xil_defaultlib.cp0
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/ASUS/Desktop/2020/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
