Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Jun  5 09:21:29 2019
| Host         : DESKTOP-M082MKH running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Super_top_level_control_sets_placed.rpt
| Design       : Super_top_level
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    22 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             129 |           39 |
| No           | No                    | Yes                    |              66 |           29 |
| No           | Yes                   | No                     |              36 |           17 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+
|          Clock Signal         |                 Enable Signal                 |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/flag_enable     | Top_multiplicador_i/processor/I1               |                1 |              2 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/flag_enable        | Top_deslocador_i/processor/I1                  |                1 |              2 |
|  clk_IBUF_BUFG                |                                               | Top_multiplicador_i/processor/active_interrupt |                2 |              4 |
|  clk_led_BUFG                 |                                               | Top_deslocador_i/processor/active_interrupt    |                2 |              4 |
|  clk_IBUF_BUFG                |                                               | Top_multiplicador_i/processor/I1               |                3 |              6 |
|  clk_led_BUFG                 |                                               | Top_deslocador_i/processor/I1                  |                3 |              6 |
|  clk_IBUF_BUFG                |                                               | Top_multiplicador_i/program_rom/instruction[7] |                3 |              8 |
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/spm_enable      |                                                |                2 |              8 |
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/E[0]            |                                                |                4 |              8 |
|  clk_led_BUFG                 |                                               | Top_deslocador_i/program_rom/instruction[7]    |                4 |              8 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/spm_enable         |                                                |                2 |              8 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/E[0]               |                                                |                2 |              8 |
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/t_state_0       | Top_multiplicador_i/processor/I1               |                3 |             12 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/t_state_0          | Top_deslocador_i/processor/I1                  |                3 |             12 |
|  Divisor_de_clock_i/an_reg[0] |                                               |                                                |                5 |             13 |
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/register_enable |                                                |                2 |             16 |
|  clk_IBUF_BUFG                | Top_multiplicador_i/processor/t_state_0       |                                                |                2 |             16 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/register_enable    |                                                |                2 |             16 |
|  clk_led_BUFG                 | Top_deslocador_i/processor/t_state_0          |                                                |                2 |             16 |
|  clk_IBUF_BUFG                |                                               |                                                |               17 |             58 |
|  clk_led_BUFG                 |                                               |                                                |               17 |             58 |
|  clk_IBUF_BUFG                |                                               | reset_IBUF                                     |               29 |             66 |
+-------------------------------+-----------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     2 |
| 4      |                     2 |
| 6      |                     2 |
| 8      |                     6 |
| 12     |                     2 |
| 13     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


