<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE register
  PUBLIC "-//Atmel//DTD DITA SIDSC Component//EN" "C:\projects\ipdm\solution\dita\dita-1.2\atmel\dtd\atmel-sidsc-component.dtd">
<register id="d3e2304"><registerName>MBIST_CTRL</registerName><registerNameMore><registerNameFull>MBIST_CTRL</registerNameFull></registerNameMore><registerBody><registerDescription><p>This register is to control, execute and check status the MBIST for memories from system controller for:</p><p>a) Zeriozation</p><p>b) Customer MBIST</p></registerDescription><registerProperties><registerPropset><addressOffset>0x24</addressOffset><registerSize>32</registerSize><registerAccess>read-write</registerAccess><registerResetValue>0x0</registerResetValue><bitOrder>descending</bitOrder></registerPropset></registerProperties></registerBody><bitField id="d3e2320"><bitFieldName>SYS_CTRL_SELECT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Individual enable signal per controller. Select the controller(s) to run by setting the</p><p> *	corresponding bit to 1. Test algorithm selection:</p><p> *	  2'b00 : SMarchCHKBvcd</p><p> *	  2'b01 : Write0Read0</p><p> *	  2'b10 : LVMarchCMinus</p><p> *	  2'b11 : SMarchCHKBvcd (default)</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>16</bitWidth><bitOffset>0</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2346"><bitFieldName>SYS_ALGO_SELECT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>Test algorithm selection code</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>2</bitWidth><bitOffset>16</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2361"><bitFieldName>SYS_SELECT_COMMON_ALGO</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>Enable the algorithm selection. When set to 1, the algorithm associated with the code</p><p> *	specified on the sys_algo_select port is used. Otherwise, the default algorithm encoded at</p><p> *	RTL generation is run.</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>18</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2381"><bitFieldName>SYS_TEST_START</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>There is only one sys_test_start input when direct_access_clock_source is set to common.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>24</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2396"><bitFieldName>SYS_TEST_INIT</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>An active high signal releasing the asynchronous reset and enabling the clock of all memory BIST controllers.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>25</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2411"><bitFieldName>SYS_RESET</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription>An active low signal that asynchronously resets the registers inside the advanced BAP for the memory access mode.</bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>26</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField><bitField id="d3e2427"><bitFieldName>MBIST_CLOCK_EN</bitFieldName><bitFieldBriefDescription/><bitFieldBody><bitFieldDescription><p>0 - Clock to the MBIST Controller is Disabled (does not toggle)</p><p> *	1 â€“ CSCB to MBIST Controller is Enabled</p></bitFieldDescription><bitFieldProperties><bitFieldPropset><bitWidth>1</bitWidth><bitOffset>28</bitOffset><bitFieldAccess>R/W</bitFieldAccess><bitFieldReset><bitFieldResetValue>0</bitFieldResetValue></bitFieldReset></bitFieldPropset></bitFieldProperties></bitFieldBody></bitField></register>