Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,168
design__instance__area,2560.12
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00005380100992624648
power__switching__total,0.000009791777301870752
power__leakage__total,0.000001658862856857013
power__total,0.00006525164644699544
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2545025928704362
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2540720206137335
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1079754372030639
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.174368857621554
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107975
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.423523
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25974043095972454
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25934835568748954
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6198444710725276
timing__setup__ws__corner:nom_slow_1p08V_125C,14.35541148807748
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.619844
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.577045
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25653319083990483
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25612357404338465
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2958950113126178
timing__setup__ws__corner:nom_typ_1p20V_25C,14.880506137368565
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.295895
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.760063
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2545025928704362
clock__skew__worst_setup,0.2540720206137335
timing__hold__ws,0.1079754372030639
timing__setup__ws,14.35541148807748
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107975
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.577045
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,168
design__instance__area__stdcell,2560.12
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0884584
design__instance__utilization__stdcell,0.0884584
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,1
design__instance__area__class:buffer,9.072
design__instance__count__class:inverter,11
design__instance__area__class:inverter,59.8752
design__instance__count__class:sequential_cell,18
design__instance__area__class:sequential_cell,849.139
design__instance__count__class:multi_input_combinational_cell,79
design__instance__area__class:multi_input_combinational_cell,861.84
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,52
design__instance__area__class:timing_repair_buffer,723.946
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4194.46
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,36
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,203
route__net__special,2
route__drc_errors__iter:0,87
route__wirelength__iter:0,4344
route__drc_errors__iter:1,28
route__wirelength__iter:1,4342
route__drc_errors__iter:2,35
route__wirelength__iter:2,4342
route__drc_errors__iter:3,8
route__wirelength__iter:3,4315
route__drc_errors__iter:4,0
route__wirelength__iter:4,4317
route__drc_errors,0
route__wirelength,4317
route__vias,1026
route__vias__singlecut,1026
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,138.48
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,24
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,24
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,24
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,24
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000469456
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000587299
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,6.95068E-7
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000587299
design_powergrid__voltage__worst,0.00000587299
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000587299
design_powergrid__drop__worst__net:VPWR,0.00000469456
design_powergrid__voltage__worst__net:VGND,0.00000587299
design_powergrid__drop__worst__net:VGND,0.00000587299
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,7.800000000000000494068219496213156816111222724430263042449951171875E-7
ir__drop__worst,0.0000046899999999999999889389694363028837642559665255248546600341796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
