######
# This is a makefile for a project
######

# Set compiler to use
CC = gcc

# Set compiler flags
CFLAGS = -Wall -g -O2

# Set linker flags
LFLAGS = -lm

# Set source files
SRCS = main.c file1.c file2.c file3.c

# Set object files
OBJS = $(SRCS:.c=.o)

# Set target executable name
TARGET = project.exe

######
# Rules for makefile
######

# Default rule to compile the target
$(TARGET): $(OBJS)
	$(CC) $(OBJS) -o $(TARGET) $(LFLAGS)

# Rule to compile source files to object files
%.o: %.c
	$(CC) -c $(CFLAGS) $< -o $@

# Rule to clean up the project
clean:
	rm -f $(OBJS) $(TARGET)

# Declare .PHONY rules, to avoid conflicts with files of same name
.PHONY: clean