time=00000001  pc=0x00000000:   ---bubble number 0 ---
time=00000002  pc=0x00000000:   ---bubble number 1 ---
time=00000003  pc=0x00000000:   ---bubble number 2 ---
time=00000004  pc=0x00000000:   ---bubble number 3 ---
time=00000005  pc=0x00000000:   AUIPC	sp, 0x00010000		sp := 0x00010000
time=00000006  pc=0x00000004:   ADDI	sp, sp, -4		sp := 0x0000fffc, sp = 0x00010000
time=00000007  pc=0x00000008:   AUIPC	t0, 0x00000000		t0 := 0x00000008
time=00000008  pc=0x0000000c:   ADDI	t0, t0, 48		t0 := 0x00000038, t0 = 0x00000008
time=00000009  pc=0x00000010:   CSRRW	zero, MTVEC, t0
time=00000010  pc=0x00000014:   JAL	ra, 1560			target = 0x0000062c
time=00000011  pc=0x00000018:   ---bubble number 4 ---
time=00000012  pc=0x0000001c:   ---bubble number 5 ---
time=00000013  pc=0x00000020:   ---bubble number 6 ---
time=00000014  pc=0x0000062c:   ADDI	sp, sp, -32		sp := 0x0000ffdc, sp = 0x0000fffc
time=00000015  pc=0x00000630:   SW	ra, 28(sp)		mem[0000fff8] := 0x00000018, sp = 0x0000ffdc, ra = 0x00000018
time=00000016  pc=0x00000634:   ADDI	a2, zero, 291		a2 := 0x00000123, 
******************************************************************************
* Debug output: a2 = 0x00000123 =        291
******************************************************************************
time=00000017  pc=0x00000638:   CSRRW	zero, DOUTHEX, a2
time=00000018  pc=0x0000063c:   ADDI	a0, zero, 32		a0 := 0x00000020, 
time=00000019  pc=0x00000640:   ADDI	a1, zero, 3		a1 := 0x00000003, 
time=00000020  pc=0x00000644:   JAL	ra, -1484			target = 0x00000078
time=00000021  pc=0x00000648:   ---bubble number 7 ---
time=00000022  pc=0x0000064c:   ---bubble number 8 ---
time=00000023  pc=0x00000650:   ---bubble number 9 ---
time=00000024  pc=0x00000078:   BEQ	a1, zero, 0x00000620	a1 = 0x00000003, branch not taken
time=00000025  pc=0x0000007c:   ADDI	t0, zero, 0		t0 := 0x00000000, 
time=00000026  pc=0x00000080:   ADDI	t1, zero, 0		t1 := 0x00000000, 
time=00000027  pc=0x00000084:   ADDI	t2, zero, 0		t2 := 0x00000000, 
time=00000028  pc=0x00000088:   ADDI	t3, zero, 0		t3 := 0x00000000, 
time=00000029  pc=0x0000008c:   ADDI	t4, zero, 0		t4 := 0x00000000, 
time=00000030  pc=0x00000090:   ADDI	t5, zero, 31		t5 := 0x0000001f, 
time=00000031  pc=0x00000094:   ADDI	t6, zero, 1		t6 := 0x00000001, 
time=00000032  pc=0x00000098:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000033  pc=0x0000009c:   SL	t3, t6, t5		t3 := 0x80000000, t6 = 0x00000001, t5 = 0x0000001f
time=00000034  pc=0x000000a0:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x80000000
time=00000035  pc=0x000000a4:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001f
time=00000036  pc=0x000000a8:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000037  pc=0x000000ac:   BGE	t1, a1, 0x00000418	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000038  pc=0x000000b0:   SUB	t5, t5, t6		t5 := 0x0000001e, t5 = 0x0000001f, t6 = 0x00000001
time=00000039  pc=0x000000b4:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000040  pc=0x000000b8:   SL	t3, t6, t5		t3 := 0x40000000, t6 = 0x00000001, t5 = 0x0000001e
time=00000041  pc=0x000000bc:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x40000000
time=00000042  pc=0x000000c0:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001e
time=00000043  pc=0x000000c4:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000044  pc=0x000000c8:   BGE	t1, a1, 0x00000428	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000045  pc=0x000000cc:   SUB	t5, t5, t6		t5 := 0x0000001d, t5 = 0x0000001e, t6 = 0x00000001
time=00000046  pc=0x000000d0:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000047  pc=0x000000d4:   SL	t3, t6, t5		t3 := 0x20000000, t6 = 0x00000001, t5 = 0x0000001d
time=00000048  pc=0x000000d8:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x20000000
time=00000049  pc=0x000000dc:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001d
time=00000050  pc=0x000000e0:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000051  pc=0x000000e4:   BGE	t1, a1, 0x00000438	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000052  pc=0x000000e8:   SUB	t5, t5, t6		t5 := 0x0000001c, t5 = 0x0000001d, t6 = 0x00000001
time=00000053  pc=0x000000ec:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000054  pc=0x000000f0:   SL	t3, t6, t5		t3 := 0x10000000, t6 = 0x00000001, t5 = 0x0000001c
time=00000055  pc=0x000000f4:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x10000000
time=00000056  pc=0x000000f8:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001c
time=00000057  pc=0x000000fc:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000058  pc=0x00000100:   BGE	t1, a1, 0x00000448	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000059  pc=0x00000104:   SUB	t5, t5, t6		t5 := 0x0000001b, t5 = 0x0000001c, t6 = 0x00000001
time=00000060  pc=0x00000108:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000061  pc=0x0000010c:   SL	t3, t6, t5		t3 := 0x08000000, t6 = 0x00000001, t5 = 0x0000001b
time=00000062  pc=0x00000110:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x08000000
time=00000063  pc=0x00000114:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001b
time=00000064  pc=0x00000118:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000065  pc=0x0000011c:   BGE	t1, a1, 0x00000458	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000066  pc=0x00000120:   SUB	t5, t5, t6		t5 := 0x0000001a, t5 = 0x0000001b, t6 = 0x00000001
time=00000067  pc=0x00000124:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000068  pc=0x00000128:   SL	t3, t6, t5		t3 := 0x04000000, t6 = 0x00000001, t5 = 0x0000001a
time=00000069  pc=0x0000012c:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x04000000
time=00000070  pc=0x00000130:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000001a
time=00000071  pc=0x00000134:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000072  pc=0x00000138:   BGE	t1, a1, 0x00000468	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000073  pc=0x0000013c:   SUB	t5, t5, t6		t5 := 0x00000019, t5 = 0x0000001a, t6 = 0x00000001
time=00000074  pc=0x00000140:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000075  pc=0x00000144:   SL	t3, t6, t5		t3 := 0x02000000, t6 = 0x00000001, t5 = 0x00000019
time=00000076  pc=0x00000148:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x02000000
time=00000077  pc=0x0000014c:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000019
time=00000078  pc=0x00000150:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000079  pc=0x00000154:   BGE	t1, a1, 0x00000478	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000080  pc=0x00000158:   SUB	t5, t5, t6		t5 := 0x00000018, t5 = 0x00000019, t6 = 0x00000001
time=00000081  pc=0x0000015c:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000082  pc=0x00000160:   SL	t3, t6, t5		t3 := 0x01000000, t6 = 0x00000001, t5 = 0x00000018
time=00000083  pc=0x00000164:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x01000000
time=00000084  pc=0x00000168:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000018
time=00000085  pc=0x0000016c:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000086  pc=0x00000170:   BGE	t1, a1, 0x00000488	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000087  pc=0x00000174:   SUB	t5, t5, t6		t5 := 0x00000017, t5 = 0x00000018, t6 = 0x00000001
time=00000088  pc=0x00000178:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000089  pc=0x0000017c:   SL	t3, t6, t5		t3 := 0x00800000, t6 = 0x00000001, t5 = 0x00000017
time=00000090  pc=0x00000180:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00800000
time=00000091  pc=0x00000184:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000017
time=00000092  pc=0x00000188:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000093  pc=0x0000018c:   BGE	t1, a1, 0x00000498	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000094  pc=0x00000190:   SUB	t5, t5, t6		t5 := 0x00000016, t5 = 0x00000017, t6 = 0x00000001
time=00000095  pc=0x00000194:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000096  pc=0x00000198:   SL	t3, t6, t5		t3 := 0x00400000, t6 = 0x00000001, t5 = 0x00000016
time=00000097  pc=0x0000019c:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00400000
time=00000098  pc=0x000001a0:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000016
time=00000099  pc=0x000001a4:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000100  pc=0x000001a8:   BGE	t1, a1, 0x000004a8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000101  pc=0x000001ac:   SUB	t5, t5, t6		t5 := 0x00000015, t5 = 0x00000016, t6 = 0x00000001
time=00000102  pc=0x000001b0:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000103  pc=0x000001b4:   SL	t3, t6, t5		t3 := 0x00200000, t6 = 0x00000001, t5 = 0x00000015
time=00000104  pc=0x000001b8:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00200000
time=00000105  pc=0x000001bc:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000015
time=00000106  pc=0x000001c0:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000107  pc=0x000001c4:   BGE	t1, a1, 0x000004b8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000108  pc=0x000001c8:   SUB	t5, t5, t6		t5 := 0x00000014, t5 = 0x00000015, t6 = 0x00000001
time=00000109  pc=0x000001cc:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000110  pc=0x000001d0:   SL	t3, t6, t5		t3 := 0x00100000, t6 = 0x00000001, t5 = 0x00000014
time=00000111  pc=0x000001d4:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00100000
time=00000112  pc=0x000001d8:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000014
time=00000113  pc=0x000001dc:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000114  pc=0x000001e0:   BGE	t1, a1, 0x000004c8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000115  pc=0x000001e4:   SUB	t5, t5, t6		t5 := 0x00000013, t5 = 0x00000014, t6 = 0x00000001
time=00000116  pc=0x000001e8:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000117  pc=0x000001ec:   SL	t3, t6, t5		t3 := 0x00080000, t6 = 0x00000001, t5 = 0x00000013
time=00000118  pc=0x000001f0:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00080000
time=00000119  pc=0x000001f4:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000013
time=00000120  pc=0x000001f8:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000121  pc=0x000001fc:   BGE	t1, a1, 0x000004d8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000122  pc=0x00000200:   SUB	t5, t5, t6		t5 := 0x00000012, t5 = 0x00000013, t6 = 0x00000001
time=00000123  pc=0x00000204:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000124  pc=0x00000208:   SL	t3, t6, t5		t3 := 0x00040000, t6 = 0x00000001, t5 = 0x00000012
time=00000125  pc=0x0000020c:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00040000
time=00000126  pc=0x00000210:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000012
time=00000127  pc=0x00000214:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000128  pc=0x00000218:   BGE	t1, a1, 0x000004e8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000129  pc=0x0000021c:   SUB	t5, t5, t6		t5 := 0x00000011, t5 = 0x00000012, t6 = 0x00000001
time=00000130  pc=0x00000220:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000131  pc=0x00000224:   SL	t3, t6, t5		t3 := 0x00020000, t6 = 0x00000001, t5 = 0x00000011
time=00000132  pc=0x00000228:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00020000
time=00000133  pc=0x0000022c:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000011
time=00000134  pc=0x00000230:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000135  pc=0x00000234:   BGE	t1, a1, 0x000004f8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000136  pc=0x00000238:   SUB	t5, t5, t6		t5 := 0x00000010, t5 = 0x00000011, t6 = 0x00000001
time=00000137  pc=0x0000023c:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000138  pc=0x00000240:   SL	t3, t6, t5		t3 := 0x00010000, t6 = 0x00000001, t5 = 0x00000010
time=00000139  pc=0x00000244:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00010000
time=00000140  pc=0x00000248:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000010
time=00000141  pc=0x0000024c:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000142  pc=0x00000250:   BGE	t1, a1, 0x00000508	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000143  pc=0x00000254:   SUB	t5, t5, t6		t5 := 0x0000000f, t5 = 0x00000010, t6 = 0x00000001
time=00000144  pc=0x00000258:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000145  pc=0x0000025c:   SL	t3, t6, t5		t3 := 0x00008000, t6 = 0x00000001, t5 = 0x0000000f
time=00000146  pc=0x00000260:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00008000
time=00000147  pc=0x00000264:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000f
time=00000148  pc=0x00000268:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000149  pc=0x0000026c:   BGE	t1, a1, 0x00000518	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000150  pc=0x00000270:   SUB	t5, t5, t6		t5 := 0x0000000e, t5 = 0x0000000f, t6 = 0x00000001
time=00000151  pc=0x00000274:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000152  pc=0x00000278:   SL	t3, t6, t5		t3 := 0x00004000, t6 = 0x00000001, t5 = 0x0000000e
time=00000153  pc=0x0000027c:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00004000
time=00000154  pc=0x00000280:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000e
time=00000155  pc=0x00000284:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000156  pc=0x00000288:   BGE	t1, a1, 0x00000528	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000157  pc=0x0000028c:   SUB	t5, t5, t6		t5 := 0x0000000d, t5 = 0x0000000e, t6 = 0x00000001
time=00000158  pc=0x00000290:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000159  pc=0x00000294:   SL	t3, t6, t5		t3 := 0x00002000, t6 = 0x00000001, t5 = 0x0000000d
time=00000160  pc=0x00000298:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00002000
time=00000161  pc=0x0000029c:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000d
time=00000162  pc=0x000002a0:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000163  pc=0x000002a4:   BGE	t1, a1, 0x00000538	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000164  pc=0x000002a8:   SUB	t5, t5, t6		t5 := 0x0000000c, t5 = 0x0000000d, t6 = 0x00000001
time=00000165  pc=0x000002ac:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000166  pc=0x000002b0:   SL	t3, t6, t5		t3 := 0x00001000, t6 = 0x00000001, t5 = 0x0000000c
time=00000167  pc=0x000002b4:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00001000
time=00000168  pc=0x000002b8:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000c
time=00000169  pc=0x000002bc:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000170  pc=0x000002c0:   BGE	t1, a1, 0x00000548	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000171  pc=0x000002c4:   SUB	t5, t5, t6		t5 := 0x0000000b, t5 = 0x0000000c, t6 = 0x00000001
time=00000172  pc=0x000002c8:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000173  pc=0x000002cc:   SL	t3, t6, t5		t3 := 0x00000800, t6 = 0x00000001, t5 = 0x0000000b
time=00000174  pc=0x000002d0:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000800
time=00000175  pc=0x000002d4:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000b
time=00000176  pc=0x000002d8:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000177  pc=0x000002dc:   BGE	t1, a1, 0x00000558	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000178  pc=0x000002e0:   SUB	t5, t5, t6		t5 := 0x0000000a, t5 = 0x0000000b, t6 = 0x00000001
time=00000179  pc=0x000002e4:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000180  pc=0x000002e8:   SL	t3, t6, t5		t3 := 0x00000400, t6 = 0x00000001, t5 = 0x0000000a
time=00000181  pc=0x000002ec:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000400
time=00000182  pc=0x000002f0:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x0000000a
time=00000183  pc=0x000002f4:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000184  pc=0x000002f8:   BGE	t1, a1, 0x00000568	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000185  pc=0x000002fc:   SUB	t5, t5, t6		t5 := 0x00000009, t5 = 0x0000000a, t6 = 0x00000001
time=00000186  pc=0x00000300:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000187  pc=0x00000304:   SL	t3, t6, t5		t3 := 0x00000200, t6 = 0x00000001, t5 = 0x00000009
time=00000188  pc=0x00000308:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000200
time=00000189  pc=0x0000030c:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000009
time=00000190  pc=0x00000310:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000191  pc=0x00000314:   BGE	t1, a1, 0x00000578	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000192  pc=0x00000318:   SUB	t5, t5, t6		t5 := 0x00000008, t5 = 0x00000009, t6 = 0x00000001
time=00000193  pc=0x0000031c:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000194  pc=0x00000320:   SL	t3, t6, t5		t3 := 0x00000100, t6 = 0x00000001, t5 = 0x00000008
time=00000195  pc=0x00000324:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000100
time=00000196  pc=0x00000328:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000008
time=00000197  pc=0x0000032c:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000198  pc=0x00000330:   BGE	t1, a1, 0x00000588	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000199  pc=0x00000334:   SUB	t5, t5, t6		t5 := 0x00000007, t5 = 0x00000008, t6 = 0x00000001
time=00000200  pc=0x00000338:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000201  pc=0x0000033c:   SL	t3, t6, t5		t3 := 0x00000080, t6 = 0x00000001, t5 = 0x00000007
time=00000202  pc=0x00000340:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000080
time=00000203  pc=0x00000344:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000007
time=00000204  pc=0x00000348:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000205  pc=0x0000034c:   BGE	t1, a1, 0x00000598	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000206  pc=0x00000350:   SUB	t5, t5, t6		t5 := 0x00000006, t5 = 0x00000007, t6 = 0x00000001
time=00000207  pc=0x00000354:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000208  pc=0x00000358:   SL	t3, t6, t5		t3 := 0x00000040, t6 = 0x00000001, t5 = 0x00000006
time=00000209  pc=0x0000035c:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000040
time=00000210  pc=0x00000360:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000006
time=00000211  pc=0x00000364:   OR	t1, t1, t2		t1 := 0x00000000, t1 = 0x00000000, t2 = 0x00000000
time=00000212  pc=0x00000368:   BGE	t1, a1, 0x000005a8	t1 = 0x00000000, a1 = 0x00000003, branch not taken
time=00000213  pc=0x0000036c:   SUB	t5, t5, t6		t5 := 0x00000005, t5 = 0x00000006, t6 = 0x00000001
time=00000214  pc=0x00000370:   SLI	t1, t1, 1		t1 := 0x00000000, t1 = 0x00000000
time=00000215  pc=0x00000374:   SL	t3, t6, t5		t3 := 0x00000020, t6 = 0x00000001, t5 = 0x00000005
time=00000216  pc=0x00000378:   AND	t2, a0, t3		t2 := 0x00000020, a0 = 0x00000020, t3 = 0x00000020
time=00000217  pc=0x0000037c:   SRL	t2, t2, t5		t2 := 0x00000001, t2 = 0x00000020, t5 = 0x00000005
time=00000218  pc=0x00000380:   OR	t1, t1, t2		t1 := 0x00000001, t1 = 0x00000000, t2 = 0x00000001
time=00000219  pc=0x00000384:   BGE	t1, a1, 0x000005b8	t1 = 0x00000001, a1 = 0x00000003, branch not taken
time=00000220  pc=0x00000388:   SUB	t5, t5, t6		t5 := 0x00000004, t5 = 0x00000005, t6 = 0x00000001
time=00000221  pc=0x0000038c:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001
time=00000222  pc=0x00000390:   SL	t3, t6, t5		t3 := 0x00000010, t6 = 0x00000001, t5 = 0x00000004
time=00000223  pc=0x00000394:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000010
time=00000224  pc=0x00000398:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000004
time=00000225  pc=0x0000039c:   OR	t1, t1, t2		t1 := 0x00000002, t1 = 0x00000002, t2 = 0x00000000
time=00000226  pc=0x000003a0:   BGE	t1, a1, 0x000005c8	t1 = 0x00000002, a1 = 0x00000003, branch not taken
time=00000227  pc=0x000003a4:   SUB	t5, t5, t6		t5 := 0x00000003, t5 = 0x00000004, t6 = 0x00000001
time=00000228  pc=0x000003a8:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002
time=00000229  pc=0x000003ac:   SL	t3, t6, t5		t3 := 0x00000008, t6 = 0x00000001, t5 = 0x00000003
time=00000230  pc=0x000003b0:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000008
time=00000231  pc=0x000003b4:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000003
time=00000232  pc=0x000003b8:   OR	t1, t1, t2		t1 := 0x00000004, t1 = 0x00000004, t2 = 0x00000000
time=00000233  pc=0x000003bc:   BGE	t1, a1, 0x000005d8	t1 = 0x00000004, a1 = 0x00000003, branch     taken
time=00000234  pc=0x000003c0:   ---bubble number 10 ---
time=00000235  pc=0x000003c4:   ---bubble number 11 ---
time=00000236  pc=0x000003c8:   ---bubble number 12 ---
time=00000237  pc=0x000005d8:   SUB	t1, t1, a1		t1 := 0x00000001, t1 = 0x00000004, a1 = 0x00000003
time=00000238  pc=0x000005dc:   OR	t0, t0, t3		t0 := 0x00000008, t0 = 0x00000000, t3 = 0x00000008
time=00000239  pc=0x000005e0:   SUB	t5, t5, t6		t5 := 0x00000002, t5 = 0x00000003, t6 = 0x00000001
time=00000240  pc=0x000005e4:   JAL	zero, -544			target = 0x000003c4
time=00000241  pc=0x000005e8:   ---bubble number 13 ---
time=00000242  pc=0x000005ec:   ---bubble number 14 ---
time=00000243  pc=0x000005f0:   ---bubble number 15 ---
time=00000244  pc=0x000003c4:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001
time=00000245  pc=0x000003c8:   SL	t3, t6, t5		t3 := 0x00000004, t6 = 0x00000001, t5 = 0x00000002
time=00000246  pc=0x000003cc:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000004
time=00000247  pc=0x000003d0:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000002
time=00000248  pc=0x000003d4:   OR	t1, t1, t2		t1 := 0x00000002, t1 = 0x00000002, t2 = 0x00000000
time=00000249  pc=0x000003d8:   BGE	t1, a1, 0x000005e8	t1 = 0x00000002, a1 = 0x00000003, branch not taken
time=00000250  pc=0x000003dc:   SUB	t5, t5, t6		t5 := 0x00000001, t5 = 0x00000002, t6 = 0x00000001
time=00000251  pc=0x000003e0:   SLI	t1, t1, 1		t1 := 0x00000004, t1 = 0x00000002
time=00000252  pc=0x000003e4:   SL	t3, t6, t5		t3 := 0x00000002, t6 = 0x00000001, t5 = 0x00000001
time=00000253  pc=0x000003e8:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000002
time=00000254  pc=0x000003ec:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000001
time=00000255  pc=0x000003f0:   OR	t1, t1, t2		t1 := 0x00000004, t1 = 0x00000004, t2 = 0x00000000
time=00000256  pc=0x000003f4:   BGE	t1, a1, 0x000005f8	t1 = 0x00000004, a1 = 0x00000003, branch     taken
time=00000257  pc=0x000003f8:   ---bubble number 16 ---
time=00000258  pc=0x000003fc:   ---bubble number 17 ---
time=00000259  pc=0x00000400:   ---bubble number 18 ---
time=00000260  pc=0x000005f8:   SUB	t1, t1, a1		t1 := 0x00000001, t1 = 0x00000004, a1 = 0x00000003
time=00000261  pc=0x000005fc:   OR	t0, t0, t3		t0 := 0x0000000a, t0 = 0x00000008, t3 = 0x00000002
time=00000262  pc=0x00000600:   SUB	t5, t5, t6		t5 := 0x00000000, t5 = 0x00000001, t6 = 0x00000001
time=00000263  pc=0x00000604:   JAL	zero, -520			target = 0x000003fc
time=00000264  pc=0x00000608:   ---bubble number 19 ---
time=00000265  pc=0x0000060c:   ---bubble number 20 ---
time=00000266  pc=0x00000610:   ---bubble number 21 ---
time=00000267  pc=0x000003fc:   SLI	t1, t1, 1		t1 := 0x00000002, t1 = 0x00000001
time=00000268  pc=0x00000400:   SL	t3, t6, t5		t3 := 0x00000001, t6 = 0x00000001, t5 = 0x00000000
time=00000269  pc=0x00000404:   AND	t2, a0, t3		t2 := 0x00000000, a0 = 0x00000020, t3 = 0x00000001
time=00000270  pc=0x00000408:   SRL	t2, t2, t5		t2 := 0x00000000, t2 = 0x00000000, t5 = 0x00000000
time=00000271  pc=0x0000040c:   OR	t1, t1, t2		t1 := 0x00000002, t1 = 0x00000002, t2 = 0x00000000
time=00000272  pc=0x00000410:   BGE	t1, a1, 0x00000608	t1 = 0x00000002, a1 = 0x00000003, branch not taken
time=00000273  pc=0x00000414:   JAL	zero, 512			target = 0x00000614
time=00000274  pc=0x00000418:   ---bubble number 22 ---
time=00000275  pc=0x0000041c:   ---bubble number 23 ---
time=00000276  pc=0x00000420:   ---bubble number 24 ---
time=00000277  pc=0x00000614:   ADDI	a0, t0, 0		a0 := 0x0000000a, t0 = 0x0000000a
time=00000278  pc=0x00000618:   ADDI	a1, t1, 0		a1 := 0x00000002, t1 = 0x00000002
time=00000279  pc=0x0000061c:   JALR	zero, ra, 0		, ra = 0x00000648, target = 0x00000648
time=00000280  pc=0x00000620:   ---bubble number 25 ---
time=00000281  pc=0x00000624:   ---bubble number 26 ---
time=00000282  pc=0x00000628:   ---bubble number 27 ---
******************************************************************************
* Debug output: a0 = 0x0000000a =         10
******************************************************************************
time=00000283  pc=0x00000648:   CSRRW	zero, DOUTHEX, a0
******************************************************************************
* Debug output: a1 = 0x00000002 =          2
******************************************************************************
time=00000284  pc=0x0000064c:   CSRRW	zero, DOUTHEX, a1
time=00000285  pc=0x00000650:   ADDI	a0, zero, 0		a0 := 0x00000000, 
time=00000286  pc=0x00000654:   LW 	ra, 28(sp)		ra := 0x00000018 = mem[0x0000fff8], sp = 0x0000ffdc
time=00000287  pc=0x00000658:   ADDI	sp, sp, 32		sp := 0x0000fffc, sp = 0x0000ffdc
time=00000288  pc=0x0000065c:   JALR	zero, ra, 0		, ra = 0x00000018, target = 0x00000018
time=00000289  pc=0x00000660:   ---bubble number 28 ---
time=00000290  pc=0x00000664:   ---bubble number 29 ---
time=00000291  pc=0x00000668:   ---bubble number 30 ---
time=00000292  pc=0x00000018:   JAL	zero, 72			target = 0x00000060
time=00000293  pc=0x0000001c:   ---bubble number 31 ---
time=00000294  pc=0x00000020:   ---bubble number 32 ---
time=00000295  pc=0x00000024:   ---bubble number 33 ---
time=00000296  pc=0x00000060:   SLI	t0, a0, 1		t0 := 0x00000000, a0 = 0x00000000
time=00000297  pc=0x00000064:   ORI	t0, t0, 1		t0 := 0x00000001, t0 = 0x00000000
time=00000298  pc=0x00000068:   AUIPC	t1, 0x00001000		t1 := 0x00001068
time=00000299  pc=0x0000006c:   ADDI	t1, t1, -104		t1 := 0x00001000, t1 = 0x00001068
time=00000300  pc=0x00000070:   SW	t0, 0(t1)		mem[00001000] := 0x00000001, t1 = 0x00001000, t0 = 0x00000001
time=00000301  pc=0x00000074:   JAL	zero, 0			target = 0x00000074- clarvi_debug.sv:115: Verilog $finish