{
    "name": "VexiiRiscv",
    "folder": "VexiiRiscv",
    "sim_files": [],
    "files": [],
    "include_dirs": [],
    "repository": "https://github.com/SpinalHDL/VexiiRiscv",
    "top_module": "",
    "extra_flags": [],
    "language_version": "2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": false
}