<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Projet automatique: C:/CooCox/CoIDE/workspace/projet_autom/cmsis_lib/source/stm32f4xx_tim.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Projet automatique
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f4xx__tim_8c_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_tim.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__tim_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__tim_8h.html">stm32f4xx_tim.h</a>&quot;</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* ---------------------- TIM registers bit mask ------------------------ */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">  130</a></span>&#160;<span class="preprocessor">#define SMCR_ETR_MASK      ((uint16_t)0x00FF) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">  131</a></span>&#160;<span class="preprocessor">#define CCMR_OFFSET        ((uint16_t)0x0018)</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">  132</a></span>&#160;<span class="preprocessor">#define CCER_CCE_SET       ((uint16_t)0x0001)  </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">  133</a></span>&#160;<span class="preprocessor">#define CCER_CCNE_SET      ((uint16_t)0x0004) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">  134</a></span>&#160;<span class="preprocessor">#define CCMR_OC13M_MASK    ((uint16_t)0xFF8F)</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">  135</a></span>&#160;<span class="preprocessor">#define CCMR_OC24M_MASK    ((uint16_t)0x8FFF) </span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                       uint16_t TIM_ICFilter);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">  194</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>)</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  {</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  } </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  {     </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  }  </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  { </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  }  </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>)</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  { </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  }  </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  {      </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  }  </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>)  </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  {    </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  }  </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>)</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  {      </div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  }  </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  {      </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  }  </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a>)</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  {      </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;   }  </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a>)</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  {      </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  }  </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a>) </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  {     </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <a class="code" href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }  </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a>)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  {      </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  }  </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a>) </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  {       </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>);  </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  }  </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  { </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <span class="keywordflow">if</span> (TIMx == <a class="code" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a>) </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    {     </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;      <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a>);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;      <a class="code" href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a>(<a class="code" href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a>, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>); </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    }   </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  }</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;}</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">  282</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;{</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  uint16_t tmpcr1 = 0;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a>));</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a>));</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;  </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>)||</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a>)||</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;     (TIMx == <a class="code" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a>)) </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  {</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="comment">/* Select the Counter Mode */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    tmpcr1 &amp;= (uint16_t)(~(<a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>));</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a>;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  }</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  <span class="keywordflow">if</span>((TIMx != <a class="code" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a>) &amp;&amp; (TIMx != <a class="code" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a>))</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  {</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <span class="comment">/* Set the clock division */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    tmpcr1 &amp;=  (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> = tmpcr1;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="comment">/* Set the Autoreload value */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a642ee05352126af48248167939742034">TIM_Period</a> ;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160; </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_Prescaler</a>;</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">if</span> ((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))  </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  {</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="comment">/* Set the Repetition Counter value */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aa0663aab6ed640b7594c8c6d32f6c1cd">RCR</a> = TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_RepetitionCounter</a>;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  }</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <span class="comment">/* Generate an update event to reload the Prescaler </span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">     and the repetition counter(only for TIM1 and TIM8) value immediatly */</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a> = <a class="code" href="group___t_i_m___prescaler___reload___mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a>;          </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;}</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">  334</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a>(<a class="code" href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a>* TIM_TimeBaseInitStruct)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a642ee05352126af48248167939742034">TIM_Period</a> = 0xFFFFFFFF;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_Prescaler</a> = 0x0000;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_ClockDivision</a> = <a class="code" href="group___t_i_m___clock___division___c_k_d.html#ga88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a>;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_CounterMode</a> = <a class="code" href="group___t_i_m___counter___mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  TIM_TimeBaseInitStruct-&gt;<a class="code" href="struct_t_i_m___time_base_init_type_def.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_RepetitionCounter</a> = 0x0000;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">  354</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___prescaler___reload___mode.html#ga156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a>(TIM_PSCReloadMode));</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">/* Set the Prescaler value */</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a> = Prescaler;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/* Set or reset the UG Bit */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a> = TIM_PSCReloadMode;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;}</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">  377</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CounterMode)</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  uint16_t tmpcr1 = 0;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a>(TIM_CounterMode));</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  tmpcr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="comment">/* Reset the CMS and DIR Bits */</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  tmpcr1 &amp;= (uint16_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">/* Set the Counter Mode */</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  tmpcr1 |= TIM_CounterMode;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="comment">/* Write to TIMx CR1 register */</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> = tmpcr1;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;}</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">  403</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Counter)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;{</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;   <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">/* Set the Counter Register value */</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a> = Counter;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;}</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">  418</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Autoreload)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="comment">/* Set the Autoreload Register value */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">ARR</a> = Autoreload;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;}</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">  432</a></span>&#160;uint32_t <a class="code" href="group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;{</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Get the Counter Register value */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">CNT</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;}</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">  446</a></span>&#160;uint16_t <a class="code" href="group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">/* Get the Prescaler Register value */</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a>;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;}</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">  462</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;{</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  {</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">/* Set the Update Disable Bit */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="comment">/* Reset the Update Disable Bit */</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">  491</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_UpdateSource)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;{</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___update___source.html#ga7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a>(TIM_UpdateSource));</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">if</span> (TIM_UpdateSource != <a class="code" href="group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a>)</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  {</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="comment">/* Set the URS Bit */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  }</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  {</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="comment">/* Reset the URS Bit */</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;}</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">  516</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;{</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  {</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="comment">/* Set the ARR Preload Bit */</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  }</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  {</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="comment">/* Reset the ARR Preload Bit */</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  }</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">  543</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OPMode)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;{</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___one___pulse___mode.html#ga3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a>(TIM_OPMode));</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="comment">/* Reset the OPM Bit */</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="comment">/* Configure the OPM Mode */</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= TIM_OPMode;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;}</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">  566</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_CKD)</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;{</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a>(TIM_CKD));</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <span class="comment">/* Reset the CKD Bits */</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="comment">/* Set the CKD value */</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= TIM_CKD;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">  586</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;{</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  </div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  {</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="comment">/* Enable the TIM Counter */</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  }</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  {</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;    <span class="comment">/* Disable the TIM Counter */</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>;</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  }</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">  665</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;{</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;   </div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  </div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">/* Reset the Output Compare Mode Bits */</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  </div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  </div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;  tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    </div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    </div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    </div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    tmpccer |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    tmpcr2 |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  }</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  </div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  </div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  </div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;}</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">  746</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;   </div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;  </div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span>  </div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    </div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  </div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;  </div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  </div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 4);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;    </div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  {</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    </div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 4);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    </div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 4);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 2);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  }</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  </div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmrx;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  </div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  </div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;}</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">  827</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;{</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;   </div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC2E Bit */</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  </div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  </div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    </div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>;  </div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  tmpccmrx |= TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;  </div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  </div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 8);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;    </div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  {</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a>));</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a>));</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a>));</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    </div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">/* Reset the Output N Polarity level */</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="comment">/* Set the Output N Polarity */</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> &lt;&lt; 8);</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="comment">/* Reset the Output N State */</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    </div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="comment">/* Set the Output N State */</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> &lt;&lt; 8);</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;    <span class="comment">/* Reset the Output Compare and Output Compare N IDLE State */</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    tmpcr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    <span class="comment">/* Set the Output N Idle state */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> &lt;&lt; 4);</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  }</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;  </div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;  </div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  </div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">  907</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;{</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;   </div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a>));</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a>));</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a>));   </div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;  </div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">/* Get the TIMx CR2 register value */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  tmpcr2 =  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  </div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  tmpccmrx = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    </div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <span class="comment">/* Reset the Output Compare mode and Capture/Compare selection Bits */</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  tmpccmrx &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  </div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="comment">/* Select the Output Compare Mode */</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  tmpccmrx |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> &lt;&lt; 8);</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  </div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="comment">/* Reset the Output Polarity level */</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="comment">/* Set the Output Compare Polarity */</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> &lt;&lt; 12);</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  </div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="comment">/* Set the Output State */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  tmpccer |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> &lt;&lt; 12);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  </div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">if</span>((TIMx == <a class="code" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a>) || (TIMx == <a class="code" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a>))</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  {</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a>(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a>));</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    <span class="comment">/* Reset the Output Compare IDLE State */</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    tmpcr2 &amp;=(uint16_t) ~<a class="code" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="comment">/* Set the Output Idle state */</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    tmpcr2 |= (uint16_t)(TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> &lt;&lt; 6);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;  <span class="comment">/* Write to TIMx CR2 */</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> = tmpcr2;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  </div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span>  </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmrx;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    </div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="comment">/* Set the Capture Compare Register value */</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a> = TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a>;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  </div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;}</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">  970</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a>(<a class="code" href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a>* TIM_OCInitStruct)</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCMode</a> = <a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a>;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OutputState</a> = <a class="code" href="group___t_i_m___output___compare___state.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a>;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OutputNState</a> = <a class="code" href="group___t_i_m___output___compare___n___state.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_Pulse</a> = 0x00000000;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCPolarity</a> = <a class="code" href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCNPolarity</a> = <a class="code" href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCIdleState</a> = <a class="code" href="group___t_i_m___output___compare___idle___state.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a>;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  TIM_OCInitStruct-&gt;<a class="code" href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCNIdleState</a> = <a class="code" href="group___t_i_m___output___compare___n___idle___state.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a>;</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;}</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0"> 1006</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;{</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  uint16_t tmp1 = 0;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a>(TIM_OCMode));</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  tmp = (uint32_t) TIMx;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  tmp += <a class="code" href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  tmp1 = <a class="code" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; (uint16_t)TIM_Channel;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <span class="comment">/* Disable the Channel: Reset the CCxE Bit */</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp1;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span>((TIM_Channel == <a class="code" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>) ||(TIM_Channel == <a class="code" href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>))</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    tmp += (TIM_Channel&gt;&gt;1);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= <a class="code" href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;   </div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= TIM_OCMode;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  {</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)&gt;&gt; (uint16_t)1;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <span class="comment">/* Reset the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp &amp;= <a class="code" href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a>;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    </div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <span class="comment">/* Configure the OCxM bits in the CCMRx register */</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    *(<a class="code" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t *) tmp |= (uint16_t)(TIM_OCMode &lt;&lt; 8);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  }</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;}</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546"> 1052</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare1)</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;{</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">/* Set the Capture Compare1 Register value */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a> = Compare1;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7"> 1068</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare2)</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;{</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">/* Set the Capture Compare2 Register value */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a> = Compare2;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051"> 1083</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare3)</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;{</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;  <span class="comment">/* Set the Capture Compare3 Register value */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a> = Compare3;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;}</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245"> 1098</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint32_t Compare4)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;{</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <span class="comment">/* Set the Capture Compare4 Register value */</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a> = Compare4;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;}</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6"> 1116</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;{</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  tmpccmr1 |= TIM_ForcedAction;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;}</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d"> 1145</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;{</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;}</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f"> 1173</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;{</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="comment">/* Reset the OC1M Bits */</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  tmpccmr2 |= TIM_ForcedAction;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;}</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63"> 1202</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ForcedAction)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;{</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a>(TIM_ForcedAction));</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="comment">/* Reset the OC2M Bits */</span></div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">/* Configure The Forced output Mode */</span></div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ForcedAction &lt;&lt; 8);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;}</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64"> 1230</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;{</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <span class="comment">/* Reset the OC1PE Bit */</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  tmpccmr1 |= TIM_OCPreload;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;}</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10"> 1260</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;{</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="comment">/* Reset the OC2PE Bit */</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>);</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;}</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09"> 1289</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;{</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <span class="comment">/* Reset the OC3PE Bit */</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>);</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  tmpccmr2 |= TIM_OCPreload;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;}</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec"> 1318</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPreload)</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;{</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a>(TIM_OCPreload));</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <span class="comment">/* Reset the OC4PE Bit */</span></div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Preload feature */</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCPreload &lt;&lt; 8);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;}</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;</div><div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a"> 1347</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;{</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="comment">/* Reset the OC1FE Bit */</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  tmpccmr1 |= TIM_OCFast;</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;}</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;</div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7"> 1378</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;{</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;  <span class="comment">/* Reset the OC2FE Bit */</span></div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  tmpccmr1 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;}</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1"> 1408</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;{</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;  </div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="comment">/* Reset the OC3FE Bit */</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;  tmpccmr2 |= TIM_OCFast;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12"> 1438</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCFast)</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;{</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a>(TIM_OCFast));</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;  <span class="comment">/* Get the TIMx CCMR2 register value */</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;  <span class="comment">/* Reset the OC4FE Bit */</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;  tmpccmr2 &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>);</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Fast Bit */</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCFast &lt;&lt; 8);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 */</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;}</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;</div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6"> 1468</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;{</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;  <span class="comment">/* Reset the OC1CE Bit */</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;  tmpccmr1 |= TIM_OCClear;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;}</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0"> 1498</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;{</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="comment">/* Reset the OC2CE Bit */</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  tmpccmr1 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>;</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 register */</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;</div><div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67"> 1527</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;{</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  <span class="comment">/* Reset the OC3CE Bit */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;  tmpccmr2 |= TIM_OCClear;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3"> 1556</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCClear)</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;{</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  uint16_t tmpccmr2 = 0;</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a>(TIM_OCClear));</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;  <span class="comment">/* Reset the OC4CE Bit */</span></div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  tmpccmr2 &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>;</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  <span class="comment">/* Enable or Disable the Output Compare Clear Bit */</span></div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_OCClear &lt;&lt; 8);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 register */</span></div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;}</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297"> 1585</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;{</div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  <span class="comment">/* Set or Reset the CC1P Bit */</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>);</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;  tmpccer |= TIM_OCPolarity;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;}</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445"> 1612</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;{</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;   </div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;  <span class="comment">/* Set or Reset the CC1NP Bit */</span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>;</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;  tmpccer |= TIM_OCNPolarity;</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;}</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;</div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797"> 1639</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;{</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;  <span class="comment">/* Set or Reset the CC2P Bit */</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;  tmpccer &amp;= (uint16_t)(~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 4);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;}</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;</div><div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad"> 1666</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;{</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;  </div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;  <span class="comment">/* Set or Reset the CC2NP Bit */</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 4);</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;}</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;</div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0"> 1693</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;{</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;  <span class="comment">/* Set or Reset the CC3P Bit */</span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 8);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;}</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;</div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2"> 1720</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCNPolarity)</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;{</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160; </div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a>(TIM_OCNPolarity));</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    </div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;  <span class="comment">/* Set or Reset the CC3NP Bit */</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;  tmpccer |= (uint16_t)(TIM_OCNPolarity &lt;&lt; 8);</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;}</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;</div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e"> 1747</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_OCPolarity)</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;{</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a>(TIM_OCPolarity));</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;  <span class="comment">/* Set or Reset the CC4P Bit */</span></div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;  tmpccer &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;  tmpccer |= (uint16_t)(TIM_OCPolarity &lt;&lt; 12);</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;  <span class="comment">/* Write to TIMx CCER register */</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;}</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb"> 1778</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;{</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___capture___compare___state.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a>(TIM_CCx));</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;  tmp = <a class="code" href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;  <span class="comment">/* Reset the CCxE Bit */</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~ tmp;</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;  <span class="comment">/* Set or reset the CCxE Bit */</span> </div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCx &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;}</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;</div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b"> 1808</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;{</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;  uint16_t tmp = 0;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a>(TIM_Channel));</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___capture___compare___n___state.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a>(TIM_CCxN));</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;  tmp = <a class="code" href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a> &lt;&lt; TIM_Channel;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;  <span class="comment">/* Reset the CCxNE Bit */</span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t) ~tmp;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;  <span class="comment">/* Set or reset the CCxNE Bit */</span> </div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> |=  (uint16_t)(TIM_CCxN &lt;&lt; TIM_Channel);</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;}</div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f"> 1890</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;{</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>));</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___selection.html#ga623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>));</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>));</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>));</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;  </div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == <a class="code" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;  {</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    <a class="code" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;  }</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == <a class="code" href="group___t_i_m___channel.html#ga03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a>)</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;  {</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <a class="code" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;  }</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == <a class="code" href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a>)</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;  {</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <span class="comment">/* TI3 Configuration */</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(TIMx,  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;    <a class="code" href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;  }</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;  {</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="comment">/* TI4 Configuration */</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>,</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;    <a class="code" href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  }</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;}</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50"> 1946</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a>(<a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;{</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> = <a class="code" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>;</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a> = <a class="code" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a> = <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a> = <a class="code" href="group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a>;</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;  TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a> = 0x00;</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;}</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;</div><div class="line"><a name="l01965"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475"> 1965</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a>* TIM_ICInitStruct)</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;{</div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;  uint16_t icoppositepolarity = <a class="code" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;  uint16_t icoppositeselection = <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;  <span class="comment">/* Select the Opposite Input Polarity */</span></div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a> == <a class="code" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>)</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;  {</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;    icoppositepolarity = <a class="code" href="group___t_i_m___input___capture___polarity.html#ga70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a>;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;  }</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;  {</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;    icoppositepolarity = <a class="code" href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a>;</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;  }</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;  <span class="comment">/* Select the Opposite Input */</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a> == <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>)</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;  {</div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;    icoppositeselection = <a class="code" href="group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a>;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;  }</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;  {</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;    icoppositeselection = <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>;</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;  }</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;  <span class="keywordflow">if</span> (TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_Channel</a> == <a class="code" href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a>)</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;  {</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    <a class="code" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;    <a class="code" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;  }</div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;  { </div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="comment">/* TI2 Configuration */</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICPolarity</a>, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICSelection</a>,</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;               TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;    <a class="code" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">/* TI1 Configuration */</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICFilter</a>);</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;    <span class="comment">/* Set the Input Capture Prescaler value */</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;    <a class="code" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(TIMx, TIM_ICInitStruct-&gt;<a class="code" href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICPrescaler</a>);</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;  }</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;}</div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d"> 2022</a></span>&#160;uint32_t <a class="code" href="group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;{</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;  <span class="comment">/* Get the Capture 1 Register value */</span></div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">CCR1</a>;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;}</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;</div><div class="line"><a name="l02037"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5"> 2037</a></span>&#160;uint32_t <a class="code" href="group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;{</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;  <span class="comment">/* Get the Capture 2 Register value */</span></div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">CCR2</a>;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;}</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;</div><div class="line"><a name="l02051"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7"> 2051</a></span>&#160;uint32_t <a class="code" href="group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;{</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx)); </div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;  <span class="comment">/* Get the Capture 3 Register value */</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">CCR3</a>;</div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;}</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;</div><div class="line"><a name="l02065"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1"> 2065</a></span>&#160;uint32_t <a class="code" href="group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;{</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;  <span class="comment">/* Get the Capture 4 Register value */</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;  <span class="keywordflow">return</span> TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">CCR4</a>;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;}</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;</div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805"> 2085</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;{</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;  <span class="comment">/* Reset the IC1PSC Bits */</span></div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;</div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;  <span class="comment">/* Set the IC1PSC value */</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> |= TIM_ICPSC;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;}</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325"> 2110</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;{</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  <span class="comment">/* Reset the IC2PSC Bits */</span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;  <span class="comment">/* Set the IC2PSC value */</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;}</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02134"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9"> 2134</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;{</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;  <span class="comment">/* Reset the IC3PSC Bits */</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>;</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;  <span class="comment">/* Set the IC3PSC value */</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> |= TIM_ICPSC;</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;}</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2"> 2158</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPSC)</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;{  </div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a>(TIM_ICPSC));</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;  <span class="comment">/* Reset the IC4PSC Bits */</span></div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;  <span class="comment">/* Set the IC4PSC value */</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> |= (uint16_t)(TIM_ICPSC &lt;&lt; 8);</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;}</div><div class="line"><a name="l02211"></a><span class="lineno"><a class="line" href="group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f"> 2211</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a> *TIM_BDTRInitStruct)</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;{</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a>));</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a>));</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a>));</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___break___input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a>));</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___break___polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a>));</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___a_o_e___bit___set___reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a>(TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>));</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;  <span class="comment">/* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,</span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="comment">     the OSSI State, the dead time value and the Automatic Output Enable Bit */</span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> = (uint32_t)TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> |</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> |</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> | TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> |</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;             TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a>;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;}</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;</div><div class="line"><a name="l02236"></a><span class="lineno"><a class="line" href="group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6"> 2236</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a>(<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a>* TIM_BDTRInitStruct)</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;{</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;  <span class="comment">/* Set the default configuration */</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_OSSRState</a> = <a class="code" href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a>;</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_OSSIState</a> = <a class="code" href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a>;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#acba399df603976d328261af5cd9ae011">TIM_LOCKLevel</a> = <a class="code" href="group___t_i_m___lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a>;</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a136119743510d706b94e605f86b31f82">TIM_DeadTime</a> = 0x00;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_Break</a> = <a class="code" href="group___t_i_m___break___input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a>;</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BreakPolarity</a> = <a class="code" href="group___t_i_m___break___polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a>;</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;  TIM_BDTRInitStruct-&gt;<a class="code" href="struct_t_i_m___b_d_t_r_init_type_def.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_AutomaticOutput</a> = <a class="code" href="group___t_i_m___a_o_e___bit___set___reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a>;</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;}</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;</div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d"> 2255</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;{</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  {</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;    <span class="comment">/* Enable the TIM Main Output */</span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;  }</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;  {</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;    <span class="comment">/* Disable the TIM Main Output */</span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>;</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;  }  </div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;}</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;</div><div class="line"><a name="l02280"></a><span class="lineno"><a class="line" href="group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8"> 2280</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;{</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    <span class="comment">/* Set the COM Bit */</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;  }</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;  {</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="comment">/* Reset the COM Bit */</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>;</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  }</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;}</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;</div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1"> 2305</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;{ </div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a>(TIMx));</div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;  {</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;    <span class="comment">/* Set the CCPC Bit */</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;  }</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;  {</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;    <span class="comment">/* Reset the CCPC Bit */</span></div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>;</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;  }</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;}</div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4"> 2362</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;{  </div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m__interrupt__sources.html#ga14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a>(TIM_IT));</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;  </div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;  {</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;    <span class="comment">/* Enable the Interrupt sources */</span></div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a> |= TIM_IT;</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;  }</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;  {</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    <span class="comment">/* Disable the Interrupt sources */</span></div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp;= (uint16_t)~TIM_IT;</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;  }</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;}</div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e"> 2400</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EventSource)</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;{ </div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___event___source.html#ga4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a>(TIM_EventSource));</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160; </div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;  <span class="comment">/* Set the event sources */</span></div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a> = TIM_EventSource;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;}</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f"> 2433</a></span>&#160;<a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code" href="group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;{ </div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;  </div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___flags.html#ga6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a>(TIM_FLAG));</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;  </div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;  <span class="keywordflow">if</span> ((TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a> &amp; TIM_FLAG) != (uint16_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;  {</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;  }</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;  {</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;  }</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;}</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;</div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3"> 2475</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_FLAG)</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;{  </div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;   </div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;  <span class="comment">/* Clear the flags */</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a> = (uint16_t)~TIM_FLAG;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;}</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;</div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d"> 2503</a></span>&#160;<a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> <a class="code" href="group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;{</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a> bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;  </div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  uint16_t itstatus = 0x0, itenable = 0x0;</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m__interrupt__sources.html#ga38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a>(TIM_IT));</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;   </div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;  itstatus = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a> &amp; TIM_IT;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  </div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;  itenable = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp; TIM_IT;</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="keywordflow">if</span> ((itstatus != (uint16_t)<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (itenable != (uint16_t)RESET))</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;  {</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;  }</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  {</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    bitstatus = <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  }</div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="keywordflow">return</span> bitstatus;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;}</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;</div><div class="line"><a name="l02544"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6"> 2544</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_IT)</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;{</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a>(TIMx));</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;</div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;  <span class="comment">/* Clear the IT pending Bit */</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a> = (uint16_t)~TIM_IT;</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;}</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;</div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09"> 2581</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;{</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___d_m_a___base__address.html#gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a>(TIM_DMABase)); </div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___d_m_a___burst___length.html#gafd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a>(TIM_DMABurstLength));</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;  <span class="comment">/* Set the DMA Base and the DMA Burst Length */</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">DCR</a> = TIM_DMABase | TIM_DMABurstLength;</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;}</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;</div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399"> 2608</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_DMASource, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;{ </div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx)); </div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___d_m_a__sources.html#gafb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a>(TIM_DMASource));</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;  </div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;  {</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;    <span class="comment">/* Enable the DMA sources */</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a> |= TIM_DMASource; </div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;  }</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  {</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;    <span class="comment">/* Disable the DMA sources */</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a> &amp;= (uint16_t)~TIM_DMASource;</div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  }</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;}</div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75"> 2634</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;{</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;  {</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <span class="comment">/* Set the CCDS Bit */</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;  }</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;  {</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;    <span class="comment">/* Reset the CCDS Bit */</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>;</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;  }</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;}</div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e"> 2673</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx)</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;{</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;  <span class="comment">/* Disable slave mode to clock the prescaler directly with the internal clock */</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;=  (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;}</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div><div class="line"><a name="l02694"></a><span class="lineno"><a class="line" href="group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9"> 2694</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;{</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___internal___trigger___selection.html#ga1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;  <span class="comment">/* Select the Internal Trigger */</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;  <a class="code" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_InputTriggerSource);</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> |= <a class="code" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;}</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;</div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc"> 2724</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TIxExternalCLKSource,</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;                                uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;{</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx));</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_ICPolarity));</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a>(ICFilter));</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="comment">/* Configure the Timer Input Clock Source */</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;  <span class="keywordflow">if</span> (TIM_TIxExternalCLKSource == <a class="code" href="group___t_i_m___t_ix___external___clock___source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a>)</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;  {</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(TIMx, TIM_ICPolarity, <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;  }</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;  {</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;    <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(TIMx, TIM_ICPolarity, <a class="code" href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a>, ICFilter);</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;  }</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;  <span class="comment">/* Select the Trigger source */</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;  <a class="code" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(TIMx, TIM_TIxExternalCLKSource);</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> |= <a class="code" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;}</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;</div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df"> 2764</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;{</div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;</div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;  <a class="code" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  </div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;  <span class="comment">/* Select the External clock mode1 */</span></div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;  tmpsmcr |= <a class="code" href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a>;</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;  <span class="comment">/* Select the Trigger selection : ETRF */</span></div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;  tmpsmcr |= <a class="code" href="group___t_i_m___internal___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a>;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;}</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;</div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20"> 2811</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler, </div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;{</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;  <span class="comment">/* Configure the ETR Clock source */</span></div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;  <a class="code" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;  <span class="comment">/* Enable the External clock mode2 */</span></div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;}</div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35"> 2879</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_InputTriggerSource)</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;{</div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;</div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a>(TIMx)); </div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___internal___trigger___selection.html#ga36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a>(TIM_InputTriggerSource));</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;</div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;  <span class="comment">/* Reset the TS Bits */</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;</div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;  <span class="comment">/* Set the Input Trigger source */</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;  tmpsmcr |= TIM_InputTriggerSource;</div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;</div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;}</div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;</div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6"> 2922</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_TRGOSource)</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;{</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a>(TIMx));</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___trigger___output___source.html#gadf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a>(TIM_TRGOSource));</div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;</div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;  <span class="comment">/* Reset the MMS Bits */</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>;</div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;  <span class="comment">/* Select the TRGO source */</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |=  TIM_TRGOSource;</div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;}</div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003"> 2946</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_SlaveMode)</div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;{</div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___slave___mode.html#ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a>(TIM_SlaveMode));</div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;</div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;  <span class="comment">/* Reset the SMS Bits */</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;</div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;  <span class="comment">/* Select the Slave Mode */</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_SlaveMode;</div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;}</div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;</div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2"> 2969</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;{</div><div class="line"><a name="l02971"></a><span class="lineno"> 2971</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l02973"></a><span class="lineno"> 2973</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___master___slave___mode.html#ga53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a>(TIM_MasterSlaveMode));</div><div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;</div><div class="line"><a name="l02975"></a><span class="lineno"> 2975</span>&#160;  <span class="comment">/* Reset the MSM Bit */</span></div><div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>;</div><div class="line"><a name="l02977"></a><span class="lineno"> 2977</span>&#160;  </div><div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;  <span class="comment">/* Set or Reset the MSM Bit */</span></div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> |= TIM_MasterSlaveMode;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;}</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe"> 2999</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ExtTRGPrescaler,</div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;{</div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;</div><div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a>(TIMx));</div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a>(TIM_ExtTRGPrescaler));</div><div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a>(TIM_ExtTRGPolarity));</div><div class="line"><a name="l03008"></a><span class="lineno"> 3008</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a>(ExtTRGFilter));</div><div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;</div><div class="line"><a name="l03010"></a><span class="lineno"> 3010</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l03011"></a><span class="lineno"> 3011</span>&#160;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;  <span class="comment">/* Reset the ETR Bits */</span></div><div class="line"><a name="l03013"></a><span class="lineno"> 3013</span>&#160;  tmpsmcr &amp;= <a class="code" href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">SMCR_ETR_MASK</a>;</div><div class="line"><a name="l03014"></a><span class="lineno"> 3014</span>&#160;</div><div class="line"><a name="l03015"></a><span class="lineno"> 3015</span>&#160;  <span class="comment">/* Set the Prescaler, the Filter value and the Polarity */</span></div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter &lt;&lt; (uint16_t)8)));</div><div class="line"><a name="l03017"></a><span class="lineno"> 3017</span>&#160;</div><div class="line"><a name="l03018"></a><span class="lineno"> 3018</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l03019"></a><span class="lineno"> 3019</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l03020"></a><span class="lineno"> 3020</span>&#160;}</div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51"> 3057</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_EncoderMode,</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;{</div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;  uint16_t tmpsmcr = 0;</div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;  uint16_t tmpccmr1 = 0;</div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;  uint16_t tmpccer = 0;</div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;    </div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___encoder___mode.html#ga9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a>(TIM_EncoderMode));</div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC1Polarity));</div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a>(TIM_IC2Polarity));</div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;</div><div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;  <span class="comment">/* Get the TIMx SMCR register value */</span></div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;  tmpsmcr = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;  <span class="comment">/* Get the TIMx CCMR1 register value */</span></div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;  <span class="comment">/* Get the TIMx CCER register value */</span></div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;  <span class="comment">/* Set the encoder Mode */</span></div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;  tmpsmcr &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;  tmpsmcr |= TIM_EncoderMode;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;  <span class="comment">/* Select the Capture Compare 1 and the Capture Compare 2 as input */</span></div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>);</div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;  tmpccmr1 |= <a class="code" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>;</div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;</div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;  <span class="comment">/* Set the TI1 and the TI2 Polarities */</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;  tmpccer &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>);</div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;</div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;  <span class="comment">/* Write to TIMx SMCR */</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a> = tmpsmcr;</div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;</div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 */</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;</div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;  <span class="comment">/* Write to TIMx CCER */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;}</div><div class="line"><a name="l03100"></a><span class="lineno"> 3100</span>&#160;</div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4"> 3109</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div><div class="line"><a name="l03110"></a><span class="lineno"> 3110</span>&#160;{</div><div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03112"></a><span class="lineno"> 3112</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a>(TIMx));</div><div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;  {</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;    <span class="comment">/* Set the TI1S Bit */</span></div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> |= <a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;  }</div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l03121"></a><span class="lineno"> 3121</span>&#160;  {</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;    <span class="comment">/* Reset the TI1S Bit */</span></div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;    TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>;</div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;  }</div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;}</div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"> 3160</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_Remap)</div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;{</div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160; <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___exported__constants.html#ga9449f429a84af2291f431b990361e639">IS_TIM_LIST6_PERIPH</a>(TIMx));</div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;  <a class="code" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code" href="group___t_i_m___remap.html#ga7faab73212e996d8b49555d3ad5be965">IS_TIM_REMAP</a>(TIM_Remap));</div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;</div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;  <span class="comment">/* Set the Timer remapping configuration */</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a47766f433b160258ec05dbb6498fd271">OR</a> =  TIM_Remap;</div><div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;}</div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65"> 3191</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;{</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;  uint16_t tmpccmr1 = 0, tmpccer = 0;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;  <span class="comment">/* Disable the Channel 1: Reset the CC1E Bit */</span></div><div class="line"><a name="l03197"></a><span class="lineno"> 3197</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;</div><div class="line"><a name="l03201"></a><span class="lineno"> 3201</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>);</div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;  <span class="comment">/* Select the Polarity and set the CC1E Bit */</span></div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>);</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>);</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;</div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1;</div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;}</div><div class="line"><a name="l03213"></a><span class="lineno"> 3213</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f"> 3232</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;{</div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;</div><div class="line"><a name="l03237"></a><span class="lineno"> 3237</span>&#160;  <span class="comment">/* Disable the Channel 2: Reset the CC2E Bit */</span></div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>;</div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;  tmpccmr1 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 4);</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;  tmpccmr1 &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;  tmpccmr1 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;</div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;  <span class="comment">/* Select the Polarity and set the CC2E Bit */</span></div><div class="line"><a name="l03249"></a><span class="lineno"> 3249</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>);</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;  tmpccer |=  (uint16_t)(tmp | (uint16_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>);</div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;</div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;  <span class="comment">/* Write to TIMx CCMR1 and CCER registers */</span></div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a> = tmpccmr1 ;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;}</div><div class="line"><a name="l03256"></a><span class="lineno"> 3256</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gae0776241db23f0f31950476804dad588"> 3274</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gae0776241db23f0f31950476804dad588">TI3_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03275"></a><span class="lineno"> 3275</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03276"></a><span class="lineno"> 3276</span>&#160;{</div><div class="line"><a name="l03277"></a><span class="lineno"> 3277</span>&#160;  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;</div><div class="line"><a name="l03279"></a><span class="lineno"> 3279</span>&#160;  <span class="comment">/* Disable the Channel 3: Reset the CC3E Bit */</span></div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>;</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 8);</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;</div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;  tmpccmr2 &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>);</div><div class="line"><a name="l03287"></a><span class="lineno"> 3287</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter &lt;&lt; (uint16_t)4));</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"> 3289</span>&#160;  <span class="comment">/* Select the Polarity and set the CC3E Bit */</span></div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>);</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>);</div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;</div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer;</div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;}</div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;</div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___t_i_m___private___functions.html#gaee26c0ada47174264fcd624cad3a91aa"> 3315</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="group___t_i_m___private___functions.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a>(<a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,</div><div class="line"><a name="l03316"></a><span class="lineno"> 3316</span>&#160;                       uint16_t TIM_ICFilter)</div><div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;{</div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;</div><div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;</div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;  <span class="comment">/* Disable the Channel 4: Reset the CC4E Bit */</span></div><div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> &amp;= (uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>;</div><div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;  tmpccmr2 = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;  tmpccer = TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l03324"></a><span class="lineno"> 3324</span>&#160;  tmp = (uint16_t)(TIM_ICPolarity &lt;&lt; 12);</div><div class="line"><a name="l03325"></a><span class="lineno"> 3325</span>&#160;</div><div class="line"><a name="l03326"></a><span class="lineno"> 3326</span>&#160;  <span class="comment">/* Select the Input and set the filter */</span></div><div class="line"><a name="l03327"></a><span class="lineno"> 3327</span>&#160;  tmpccmr2 &amp;= ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>) &amp; ((uint16_t)~<a class="code" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>);</div><div class="line"><a name="l03328"></a><span class="lineno"> 3328</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICSelection &lt;&lt; 8);</div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;  tmpccmr2 |= (uint16_t)(TIM_ICFilter &lt;&lt; 12);</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;  <span class="comment">/* Select the Polarity and set the CC4E Bit */</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;  tmpccer &amp;= (uint16_t)~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a> | <a class="code" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a>);</div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;  tmpccer |= (uint16_t)(tmp | (uint16_t)<a class="code" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>);</div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03335"></a><span class="lineno"> 3335</span>&#160;  <span class="comment">/* Write to TIMx CCMR2 and CCER registers */</span></div><div class="line"><a name="l03336"></a><span class="lineno"> 3336</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a> = tmpccmr2;</div><div class="line"><a name="l03337"></a><span class="lineno"> 3337</span>&#160;  TIMx-&gt;<a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a> = tmpccer ;</div><div class="line"><a name="l03338"></a><span class="lineno"> 3338</span>&#160;}</div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;</div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group___t_i_m___t_ix___external___clock___source_html_gafa3c6345a7e1c3668b2e7e4d61a79491"><div class="ttname"><a href="group___t_i_m___t_ix___external___clock___source.html#gafa3c6345a7e1c3668b2e7e4d61a79491">TIM_TIxExternalCLK1Source_TI2</a></div><div class="ttdeci">#define TIM_TIxExternalCLK1Source_TI2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00729">stm32f4xx_tim.h:729</a></div></div>
<div class="ttc" id="stm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library. </div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga71ee9ce2c535ec0fb3fac5f9119221f7"><div class="ttname"><a href="group___t_i_m___group3.html#ga71ee9ce2c535ec0fb3fac5f9119221f7">TIM_GetCapture3</a></div><div class="ttdeci">uint32_t TIM_GetCapture3(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 3 value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02051">stm32f4xx_tim.c:2051</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a7f141e06bab7928bc0b8327f0d20e664"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a7f141e06bab7928bc0b8327f0d20e664">TIM_BDTRInitTypeDef::TIM_Break</a></div><div class="ttdeci">uint16_t TIM_Break</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00153">stm32f4xx_tim.h:153</a></div></div>
<div class="ttc" id="group___t_i_m___external___trigger___prescaler_html_ga615587e6aae397d9fe8166004e7324f2"><div class="ttname"><a href="group___t_i_m___external___trigger___prescaler.html#ga615587e6aae397d9fe8166004e7324f2">IS_TIM_EXT_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_EXT_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00688">stm32f4xx_tim.h:688</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___selection_html_ga2289b684133ac0b81ddfcd860d01b144"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga2289b684133ac0b81ddfcd860d01b144">TIM_ICSelection_IndirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_IndirectTI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00518">stm32f4xx_tim.h:518</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga3cb91578e7dd34ea7d09862482960445"><div class="ttname"><a href="group___t_i_m___group2.html#ga3cb91578e7dd34ea7d09862482960445">TIM_OC1NPolarityConfig</a></div><div class="ttdeci">void TIM_OC1NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 1N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01612">stm32f4xx_tim.c:1612</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga2d80541c542755ac3f2aca078bd98adb"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga2d80541c542755ac3f2aca078bd98adb">IS_TIM_LIST3_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST3_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00207">stm32f4xx_tim.h:207</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___prescaler_html_ga91d219d7a210eb0a4bb49d72bda6b321"><div class="ttname"><a href="group___t_i_m___input___capture___prescaler.html#ga91d219d7a210eb0a4bb49d72bda6b321">IS_TIM_IC_PRESCALER</a></div><div class="ttdeci">#define IS_TIM_IC_PRESCALER(PRESCALER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00537">stm32f4xx_tim.h:537</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gade656832d3ec303a2a7a422638dd560e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a></div><div class="ttdeci">#define TIM_CR2_CCDS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06076">stm32f4xx.h:6076</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a71f25c4b4d7207152436dd716a6cb2f1"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a71f25c4b4d7207152436dd716a6cb2f1">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></div><div class="ttdeci">uint16_t TIM_BreakPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00156">stm32f4xx_tim.h:156</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga91a09bad8bdc7a1cb3d85cf49c94c8ec"><div class="ttname"><a href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec">TIM4</a></div><div class="ttdeci">#define TIM4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01136">stm32f4xx.h:1136</a></div></div>
<div class="ttc" id="group___t_i_m___group4_html_gaea0f49938cda8ae0738162194798afc6"><div class="ttname"><a href="group___t_i_m___group4.html#gaea0f49938cda8ae0738162194798afc6">TIM_BDTRStructInit</a></div><div class="ttdeci">void TIM_BDTRStructInit(TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Fills each TIM_BDTRInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02236">stm32f4xx_tim.c:2236</a></div></div>
<div class="ttc" id="group___t_i_m___group4_html_ga3df4ba3f0727f63ce621e2b2e6035d4f"><div class="ttname"><a href="group___t_i_m___group4.html#ga3df4ba3f0727f63ce621e2b2e6035d4f">TIM_BDTRConfig</a></div><div class="ttdeci">void TIM_BDTRConfig(TIM_TypeDef *TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)</div><div class="ttdoc">Configures the Break feature, dead time, Lock level, OSSI/OSSR State and the AOE(automatic output ena...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02211">stm32f4xx_tim.c:2211</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga4974e8b8f11d54fbc0bac1988ff6254c"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga4974e8b8f11d54fbc0bac1988ff6254c">RCC_APB1Periph_TIM6</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00311">stm32f4xx_rcc.h:311</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga3cc4869b5fe73271808512c89322a325"><div class="ttname"><a href="group___t_i_m___group3.html#ga3cc4869b5fe73271808512c89322a325">TIM_SetIC2Prescaler</a></div><div class="ttdeci">void TIM_SetIC2Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 2 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02110">stm32f4xx_tim.c:2110</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52bb0e50c11c35dcf42aeff7f1c22874"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06175">stm32f4xx.h:6175</a></div></div>
<div class="ttc" id="group___t_i_m___encoder___mode_html_ga9dd5baa6b2a44e0f25068a650cbfdd1b"><div class="ttname"><a href="group___t_i_m___encoder___mode.html#ga9dd5baa6b2a44e0f25068a650cbfdd1b">IS_TIM_ENCODER_MODE</a></div><div class="ttdeci">#define IS_TIM_ENCODER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00778">stm32f4xx_tim.h:778</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___n___polarity_html_gad7385dee1d2b6ce0daf23ceaac4439cd"><div class="ttname"><a href="group___t_i_m___output___compare___n___polarity.html#gad7385dee1d2b6ce0daf23ceaac4439cd">IS_TIM_OCN_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OCN_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00343">stm32f4xx_tim.h:343</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_ga75069120ecbe86920b39c2b75c909438"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga75069120ecbe86920b39c2b75c909438">RCC_APB2Periph_TIM10</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00350">stm32f4xx_rcc.h:350</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a136119743510d706b94e605f86b31f82"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a136119743510d706b94e605f86b31f82">TIM_BDTRInitTypeDef::TIM_DeadTime</a></div><div class="ttdeci">uint16_t TIM_DeadTime</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00149">stm32f4xx_tim.h:149</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06194">stm32f4xx.h:6194</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gac474ebc815d24c8a589969e0c68b27b0"><div class="ttname"><a href="group___t_i_m___group2.html#gac474ebc815d24c8a589969e0c68b27b0">TIM_ClearOC2Ref</a></div><div class="ttdeci">void TIM_ClearOC2Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF2 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01498">stm32f4xx_tim.c:1498</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a0afd527a4ec64faf878f9957096102bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00900">stm32f4xx.h:900</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga0a4ec40233160ca20adaa571073e7bcd"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga0a4ec40233160ca20adaa571073e7bcd">RCC_APB1Periph_TIM12</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00313">stm32f4xx_rcc.h:313</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06069">stm32f4xx.h:6069</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06270">stm32f4xx.h:6270</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga53607976e0866ab424e294cda9f6036e"><div class="ttname"><a href="group___t_i_m___group1.html#ga53607976e0866ab424e294cda9f6036e">TIM_GetCounter</a></div><div class="ttdeci">uint32_t TIM_GetCounter(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Counter value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00432">stm32f4xx_tim.c:432</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a30c6857997a4ddd7d3d66fd3a8907c37"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a30c6857997a4ddd7d3d66fd3a8907c37">TIM_TimeBaseInitTypeDef::TIM_Prescaler</a></div><div class="ttdeci">uint16_t TIM_Prescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00051">stm32f4xx_tim.h:51</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___selection_html_ga623d8592109f4702829ae7fc3806bcb8"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga623d8592109f4702829ae7fc3806bcb8">IS_TIM_IC_SELECTION</a></div><div class="ttdeci">#define IS_TIM_IC_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00522">stm32f4xx_tim.h:522</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06204">stm32f4xx.h:6204</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___state_html_ga5848617f830d2de688eaff50ed279679"><div class="ttname"><a href="group___t_i_m___output___compare___state.html#ga5848617f830d2de688eaff50ed279679">IS_TIM_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00355">stm32f4xx_tim.h:355</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gab2f3698e6e56bd9b0a4be7056ba789e1"><div class="ttname"><a href="group___t_i_m___group2.html#gab2f3698e6e56bd9b0a4be7056ba789e1">TIM_OC3FastConfig</a></div><div class="ttdeci">void TIM_OC3FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 3 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01408">stm32f4xx_tim.c:1408</a></div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06264">stm32f4xx.h:6264</a></div></div>
<div class="ttc" id="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_html_ga48b4f15f6346e28087edbb9af2ba4f63"><div class="ttname"><a href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga48b4f15f6346e28087edbb9af2ba4f63">IS_TIM_OSSR_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00467">stm32f4xx_tim.h:467</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga75b4614c6dd2cd52f2c5becdb6590c10"><div class="ttname"><a href="group___t_i_m___group2.html#ga75b4614c6dd2cd52f2c5becdb6590c10">TIM_OC2PreloadConfig</a></div><div class="ttdeci">void TIM_OC2PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR2. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01260">stm32f4xx_tim.c:1260</a></div></div>
<div class="ttc" id="group___t_i_m___external___trigger___filter_html_ga500df0646edcf07316a55a652502ca87"><div class="ttname"><a href="group___t_i_m___external___trigger___filter.html#ga500df0646edcf07316a55a652502ca87">IS_TIM_EXT_FILTER</a></div><div class="ttdeci">#define IS_TIM_EXT_FILTER(EXTFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00985">stm32f4xx_tim.h:985</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga61ee4c391385607d7af432b63905fcc9"><div class="ttname"><a href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9">TIM3</a></div><div class="ttdeci">#define TIM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01135">stm32f4xx.h:1135</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a71dc0cc2f4eb59451ea323719b0741bb"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a71dc0cc2f4eb59451ea323719b0741bb">TIM_ICInitTypeDef::TIM_ICPolarity</a></div><div class="ttdeci">uint16_t TIM_ICPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00119">stm32f4xx_tim.h:119</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___polarity_html_ga1c2ee68d587d4f48d935c82fe4c3fe1e"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#ga1c2ee68d587d4f48d935c82fe4c3fe1e">IS_TIM_OC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_OC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00331">stm32f4xx_tim.h:331</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a5d0ca05d766b82cde0a56a6b61c02f8b"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a5d0ca05d766b82cde0a56a6b61c02f8b">TIM_BDTRInitTypeDef::TIM_OSSRState</a></div><div class="ttdeci">uint16_t TIM_OSSRState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00140">stm32f4xx_tim.h:140</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06167">stm32f4xx.h:6167</a></div></div>
<div class="ttc" id="group___t_i_m___counter___mode_html_gaf4cd3ce74af3122507b77c8f6e79c832"><div class="ttname"><a href="group___t_i_m___counter___mode.html#gaf4cd3ce74af3122507b77c8f6e79c832">TIM_CounterMode_Up</a></div><div class="ttdeci">#define TIM_CounterMode_Up</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00311">stm32f4xx_tim.h:311</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga71710da28a59c007a1d2ddee18a5ffcc"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga71710da28a59c007a1d2ddee18a5ffcc">IS_TIM_ALL_PERIPH</a></div><div class="ttdeci">#define IS_TIM_ALL_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00169">stm32f4xx_tim.h:169</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gacfd11ef966c7165f57e2cebe0abc71ad"><div class="ttname"><a href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad">TIM11</a></div><div class="ttdeci">#define TIM11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01175">stm32f4xx.h:1175</a></div></div>
<div class="ttc" id="group___t_i_m___break___polarity_html_ga565656ca81d17f9a1807afe3971dff6e"><div class="ttname"><a href="group___t_i_m___break___polarity.html#ga565656ca81d17f9a1807afe3971dff6e">TIM_BreakPolarity_Low</a></div><div class="ttdeci">#define TIM_BreakPolarity_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00413">stm32f4xx_tim.h:413</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06268">stm32f4xx.h:6268</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06085">stm32f4xx.h:6085</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a642ee05352126af48248167939742034"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a642ee05352126af48248167939742034">TIM_TimeBaseInitTypeDef::TIM_Period</a></div><div class="ttdeci">uint32_t TIM_Period</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00057">stm32f4xx_tim.h:57</a></div></div>
<div class="ttc" id="group___t_i_m___capture___compare___state_html_ga5b7461e8c9c25f6fa082118c95b02ba1"><div class="ttname"><a href="group___t_i_m___capture___compare___state.html#ga5b7461e8c9c25f6fa082118c95b02ba1">IS_TIM_CCX</a></div><div class="ttdeci">#define IS_TIM_CCX(CCX)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00379">stm32f4xx_tim.h:379</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06266">stm32f4xx.h:6266</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06181">stm32f4xx.h:6181</a></div></div>
<div class="ttc" id="group___t_i_m___event___source_html_ga4ac88c3e43c8250114ea81a6e052d58a"><div class="ttname"><a href="group___t_i_m___event___source.html#ga4ac88c3e43c8250114ea81a6e052d58a">IS_TIM_EVENT_SOURCE</a></div><div class="ttdeci">#define IS_TIM_EVENT_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00798">stm32f4xx_tim.h:798</a></div></div>
<div class="ttc" id="group___t_i_m___external___trigger___polarity_html_ga489ea1fed28375dec49cf1b8dfac47ca"><div class="ttname"><a href="group___t_i_m___external___trigger___polarity.html#ga489ea1fed28375dec49cf1b8dfac47ca">IS_TIM_EXT_POLARITY</a></div><div class="ttdeci">#define IS_TIM_EXT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00741">stm32f4xx_tim.h:741</a></div></div>
<div class="ttc" id="group___t_i_m_html_ga82e4fa29e85adee9247914e00323fe34"><div class="ttname"><a href="group___t_i_m.html#ga82e4fa29e85adee9247914e00323fe34">CCER_CCNE_SET</a></div><div class="ttdeci">#define CCER_CCNE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00133">stm32f4xx_tim.c:133</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="group___t_i_m___clock___division___c_k_d_html_ga88691a07b3976791977d280045b3c850"><div class="ttname"><a href="group___t_i_m___clock___division___c_k_d.html#ga88691a07b3976791977d280045b3c850">TIM_CKD_DIV1</a></div><div class="ttdeci">#define TIM_CKD_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00297">stm32f4xx_tim.h:297</a></div></div>
<div class="ttc" id="group___t_i_m___group8_html_ga0fc7e76c47a3bd1ba1ebc71427832b51"><div class="ttname"><a href="group___t_i_m___group8.html#ga0fc7e76c47a3bd1ba1ebc71427832b51">TIM_EncoderInterfaceConfig</a></div><div class="ttdeci">void TIM_EncoderInterfaceConfig(TIM_TypeDef *TIMx, uint16_t TIM_EncoderMode, uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)</div><div class="ttdoc">Configures the TIMx Encoder Interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03057">stm32f4xx_tim.c:3057</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga2bdc275bcbd2ce9d1ba632e6c89896b7"><div class="ttname"><a href="group___t_i_m___group1.html#ga2bdc275bcbd2ce9d1ba632e6c89896b7">TIM_Cmd</a></div><div class="ttdeci">void TIM_Cmd(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM peripheral. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00586">stm32f4xx_tim.c:586</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga9449f429a84af2291f431b990361e639"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga9449f429a84af2291f431b990361e639">IS_TIM_LIST6_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST6_PERIPH(TIMx)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00226">stm32f4xx_tim.h:226</a></div></div>
<div class="ttc" id="group___t_i_m___group7_html_ga8bdde400b7a30f3e747fe8e4962c0abe"><div class="ttname"><a href="group___t_i_m___group7.html#ga8bdde400b7a30f3e747fe8e4962c0abe">TIM_ETRConfig</a></div><div class="ttdeci">void TIM_ETRConfig(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the TIMx External Trigger (ETR). </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02999">stm32f4xx_tim.c:2999</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_gad7156f84c436c8ac92cd789611826d09"><div class="ttname"><a href="group___t_i_m___group5.html#gad7156f84c436c8ac92cd789611826d09">TIM_DMAConfig</a></div><div class="ttdeci">void TIM_DMAConfig(TIM_TypeDef *TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)</div><div class="ttdoc">Configures the TIMx&amp;#39;s DMA interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02581">stm32f4xx_tim.c:2581</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga38bd4ffda920dd4f7655a0a2c6100a6e"><div class="ttname"><a href="group___t_i_m___group5.html#ga38bd4ffda920dd4f7655a0a2c6100a6e">TIM_GenerateEvent</a></div><div class="ttdeci">void TIM_GenerateEvent(TIM_TypeDef *TIMx, uint16_t TIM_EventSource)</div><div class="ttdoc">Configures the TIMx event to be generate by software. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02400">stm32f4xx_tim.c:2400</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_adab1e24ef769bbcb3e3769feae192ffb"><div class="ttname"><a href="struct_t_i_m___type_def.html#adab1e24ef769bbcb3e3769feae192ffb">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00894">stm32f4xx.h:894</a></div></div>
<div class="ttc" id="group___t_i_m___update___source_html_ga32c67bc3f8211a2c7b44ee9fe1523875"><div class="ttname"><a href="group___t_i_m___update___source.html#ga32c67bc3f8211a2c7b44ee9fe1523875">TIM_UpdateSource_Global</a></div><div class="ttdeci">#define TIM_UpdateSource_Global</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00808">stm32f4xx_tim.h:808</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_af17f19bb4aeea3cc14fa73dfa7772cb8"><div class="ttname"><a href="struct_t_i_m___type_def.html#af17f19bb4aeea3cc14fa73dfa7772cb8">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00891">stm32f4xx.h:891</a></div></div>
<div class="ttc" id="stm32f4xx__tim_8h_html"><div class="ttname"><a href="stm32f4xx__tim_8h.html">stm32f4xx_tim.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the TIM firmware library. </div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga0827a0b411707304f76d33050727c24d"><div class="ttname"><a href="group___t_i_m___group5.html#ga0827a0b411707304f76d33050727c24d">TIM_GetITStatus</a></div><div class="ttdeci">ITStatus TIM_GetITStatus(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Checks whether the TIM interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02503">stm32f4xx_tim.c:2503</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06262">stm32f4xx.h:6262</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gaeee5fa66b26e7c6f71850272dc3028f3"><div class="ttname"><a href="group___t_i_m___group2.html#gaeee5fa66b26e7c6f71850272dc3028f3">TIM_ClearOC4Ref</a></div><div class="ttdeci">void TIM_ClearOC4Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF4 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01556">stm32f4xx_tim.c:1556</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_gac951d41a08140a7d38a4faff8dd1e03e"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#gac951d41a08140a7d38a4faff8dd1e03e">RCC_APB2Periph_TIM8</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00339">stm32f4xx_rcc.h:339</a></div></div>
<div class="ttc" id="group___t_i_m___group4_html_ga3e59ebced2ab8e0b817c460f1670e97d"><div class="ttname"><a href="group___t_i_m___group4.html#ga3e59ebced2ab8e0b817c460f1670e97d">TIM_CtrlPWMOutputs</a></div><div class="ttdeci">void TIM_CtrlPWMOutputs(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIM peripheral Main Outputs. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02255">stm32f4xx_tim.c:2255</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga99ba6c2afa87a239c9d32a49762b4245"><div class="ttname"><a href="group___t_i_m___group2.html#ga99ba6c2afa87a239c9d32a49762b4245">TIM_SetCompare4</a></div><div class="ttdeci">void TIM_SetCompare4(TIM_TypeDef *TIMx, uint32_t Compare4)</div><div class="ttdoc">Sets the TIMx Capture Compare4 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01098">stm32f4xx_tim.c:1098</a></div></div>
<div class="ttc" id="group___t_i_m___group8_html_ga42c2d1025a3937c9d9f38631af86ffa4"><div class="ttname"><a href="group___t_i_m___group8.html#ga42c2d1025a3937c9d9f38631af86ffa4">TIM_SelectHallSensor</a></div><div class="ttdeci">void TIM_SelectHallSensor(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s Hall sensor interface. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03109">stm32f4xx_tim.c:3109</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga3c489ac3294f0d8f2ec097da909bc8e0"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga3c489ac3294f0d8f2ec097da909bc8e0">IS_TIM_LIST2_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST2_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00198">stm32f4xx_tim.h:198</a></div></div>
<div class="ttc" id="group___t_i_m___channel_html_ga03d7da8269a87a560f68985b4bd80931"><div class="ttname"><a href="group___t_i_m___channel.html#ga03d7da8269a87a560f68985b4bd80931">TIM_Channel_2</a></div><div class="ttdeci">#define TIM_Channel_2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00275">stm32f4xx_tim.h:275</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga5125ff6a23a2ed66e2e19bd196128c14"><div class="ttname"><a href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14">TIM5</a></div><div class="ttdeci">#define TIM5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01137">stm32f4xx.h:1137</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___idle___state_html_ga69c62dcc15f9d39108b19b64205d689e"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#ga69c62dcc15f9d39108b19b64205d689e">IS_TIM_OCIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00479">stm32f4xx_tim.h:479</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06178">stm32f4xx.h:6178</a></div></div>
<div class="ttc" id="group___t_i_m_html_gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2"><div class="ttname"><a href="group___t_i_m.html#gabd4e5a88e8b7c9dbd068bbfd9f0e6ed2">CCMR_OC24M_MASK</a></div><div class="ttdeci">#define CCMR_OC24M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00135">stm32f4xx_tim.c:135</a></div></div>
<div class="ttc" id="group___t_i_m_html_ga110aacc88d798c51d324cb360c62c538"><div class="ttname"><a href="group___t_i_m.html#ga110aacc88d798c51d324cb360c62c538">CCMR_OFFSET</a></div><div class="ttdeci">#define CCMR_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00131">stm32f4xx_tim.c:131</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga76f906383b8132ebe00dffadb70cf7f9"><div class="ttname"><a href="group___t_i_m___group3.html#ga76f906383b8132ebe00dffadb70cf7f9">TIM_SetIC3Prescaler</a></div><div class="ttdeci">void TIM_SetIC3Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 3 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02134">stm32f4xx_tim.c:2134</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___selection_html_ga3d38876044457b7faefe951d367ac8c3"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga3d38876044457b7faefe951d367ac8c3">TIM_ICSelection_DirectTI</a></div><div class="ttdeci">#define TIM_ICSelection_DirectTI</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00515">stm32f4xx_tim.h:515</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06265">stm32f4xx.h:6265</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a85fdb75569bd7ea26fa48544786535be"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85fdb75569bd7ea26fa48544786535be">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00897">stm32f4xx.h:897</a></div></div>
<div class="ttc" id="group___t_i_m___group7_html_ga2f19ce1d90990691cf037e419ba08003"><div class="ttname"><a href="group___t_i_m___group7.html#ga2f19ce1d90990691cf037e419ba08003">TIM_SelectSlaveMode</a></div><div class="ttdeci">void TIM_SelectSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_SlaveMode)</div><div class="ttdoc">Selects the TIMx Slave Mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02946">stm32f4xx_tim.c:2946</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06225">stm32f4xx.h:6225</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gad678410f7c7244f83daad93ce9d1056e"><div class="ttname"><a href="group___t_i_m___group2.html#gad678410f7c7244f83daad93ce9d1056e">TIM_OC4PolarityConfig</a></div><div class="ttdeci">void TIM_OC4PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 4 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01747">stm32f4xx_tim.c:1747</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06237">stm32f4xx.h:6237</a></div></div>
<div class="ttc" id="core__cm4_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> <a href="core__cm4_8h_source.html#l00207">core_cm4.h:207</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06067">stm32f4xx.h:6067</a></div></div>
<div class="ttc" id="group___t_i_m___trigger___output___source_html_gadf4e4e0422bd9c108b184884781d2d46"><div class="ttname"><a href="group___t_i_m___trigger___output___source.html#gadf4e4e0422bd9c108b184884781d2d46">IS_TIM_TRGO_SOURCE</a></div><div class="ttdeci">#define IS_TIM_TRGO_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00869">stm32f4xx_tim.h:869</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga394683c78ae02837882e36014e11643e"><div class="ttname"><a href="group___t_i_m___group2.html#ga394683c78ae02837882e36014e11643e">TIM_OCStructInit</a></div><div class="ttdeci">void TIM_OCStructInit(TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Fills each TIM_OCInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00970">stm32f4xx_tim.c:970</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06232">stm32f4xx.h:6232</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___polarity_html_ga6aff2fe442fd9662a0bb8731134cda89"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#ga6aff2fe442fd9662a0bb8731134cda89">IS_TIM_IC_POLARITY</a></div><div class="ttdeci">#define IS_TIM_IC_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00504">stm32f4xx_tim.h:504</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00878">stm32f4xx.h:878</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_aa392739b843a7974702c5ec71864f982"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#aa392739b843a7974702c5ec71864f982">TIM_OCInitTypeDef::TIM_OCNPolarity</a></div><div class="ttdeci">uint16_t TIM_OCNPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00096">stm32f4xx_tim.h:96</a></div></div>
<div class="ttc" id="group___t_i_m___private___functions_html_gaee26c0ada47174264fcd624cad3a91aa"><div class="ttname"><a href="group___t_i_m___private___functions.html#gaee26c0ada47174264fcd624cad3a91aa">TI4_Config</a></div><div class="ttdeci">static void TI4_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI4 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03315">stm32f4xx_tim.c:3315</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06164">stm32f4xx.h:6164</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_a68f0241aa8d57bb42cd8e56c153f8e48"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a68f0241aa8d57bb42cd8e56c153f8e48">TIM_OCInitTypeDef::TIM_OCNIdleState</a></div><div class="ttdeci">uint16_t TIM_OCNIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00104">stm32f4xx_tim.h:104</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06218">stm32f4xx.h:6218</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga58279a04e8ea5333f1079d3cce8dde12"><div class="ttname"><a href="group___t_i_m___group2.html#ga58279a04e8ea5333f1079d3cce8dde12">TIM_OC4FastConfig</a></div><div class="ttdeci">void TIM_OC4FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 4 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01438">stm32f4xx_tim.c:1438</a></div></div>
<div class="ttc" id="group___t_i_m___channel_html_ga012711b19e8c91f6f352801a3dc0bcc9"><div class="ttname"><a href="group___t_i_m___channel.html#ga012711b19e8c91f6f352801a3dc0bcc9">TIM_Channel_3</a></div><div class="ttdeci">#define TIM_Channel_3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00276">stm32f4xx_tim.h:276</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a2142bf86a7116c8c98ab015d5606fc98"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a2142bf86a7116c8c98ab015d5606fc98">TIM_TimeBaseInitTypeDef::TIM_ClockDivision</a></div><div class="ttdeci">uint16_t TIM_ClockDivision</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00061">stm32f4xx_tim.h:61</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06275">stm32f4xx.h:6275</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06223">stm32f4xx.h:6223</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___clear___state_html_ga5297586b42da9263ac4f767c83202fed"><div class="ttname"><a href="group___t_i_m___output___compare___clear___state.html#ga5297586b42da9263ac4f767c83202fed">IS_TIM_OCCLEAR_STATE</a></div><div class="ttdeci">#define IS_TIM_OCCLEAR_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00851">stm32f4xx_tim.h:851</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga64571ebbb58cac39a9e760050175f11c"><div class="ttname"><a href="group___t_i_m___group2.html#ga64571ebbb58cac39a9e760050175f11c">TIM_OC4Init</a></div><div class="ttdeci">void TIM_OC4Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel4 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00907">stm32f4xx_tim.c:907</a></div></div>
<div class="ttc" id="group___t_i_m___group6_html_ga0a9cbcbab32326cbbdaf4c111f59ec20"><div class="ttname"><a href="group___t_i_m___group6.html#ga0a9cbcbab32326cbbdaf4c111f59ec20">TIM_ETRClockMode2Config</a></div><div class="ttdeci">void TIM_ETRClockMode2Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode2. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02811">stm32f4xx_tim.c:2811</a></div></div>
<div class="ttc" id="group___t_i_m___group4_html_ga0a935254e44312b1d78e8684a58db3c1"><div class="ttname"><a href="group___t_i_m___group4.html#ga0a935254e44312b1d78e8684a58db3c1">TIM_CCPreloadControl</a></div><div class="ttdeci">void TIM_CCPreloadControl(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Sets or Resets the TIM peripheral Capture Compare Preload Control bit. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02305">stm32f4xx_tim.c:2305</a></div></div>
<div class="ttc" id="group___t_i_m___channel_html_ga69ea7f558f02c63dd1082d784d2449bd"><div class="ttname"><a href="group___t_i_m___channel.html#ga69ea7f558f02c63dd1082d784d2449bd">TIM_Channel_1</a></div><div class="ttdeci">#define TIM_Channel_1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00274">stm32f4xx_tim.h:274</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06251">stm32f4xx.h:6251</a></div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06179">stm32f4xx.h:6179</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga5273cb65acb885fe7982827b1c6b7d75"><div class="ttname"><a href="group___t_i_m___group5.html#ga5273cb65acb885fe7982827b1c6b7d75">TIM_SelectCCDMA</a></div><div class="ttdeci">void TIM_SelectCCDMA(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIMx peripheral Capture Compare DMA source. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02634">stm32f4xx_tim.c:2634</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_abdff50beb0809a640ccf2cebde439a00"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#abdff50beb0809a640ccf2cebde439a00">TIM_ICInitTypeDef::TIM_ICPrescaler</a></div><div class="ttdeci">uint16_t TIM_ICPrescaler</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00125">stm32f4xx_tim.h:125</a></div></div>
<div class="ttc" id="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_html_gad24fc8836152903b408239284cecfab1"><div class="ttname"><a href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gad24fc8836152903b408239284cecfab1">IS_TIM_OSSI_STATE</a></div><div class="ttdeci">#define IS_TIM_OSSI_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00455">stm32f4xx_tim.h:455</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga5a959a833074d59bf6cc7fb437c65b18"><div class="ttname"><a href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18">TIM13</a></div><div class="ttdeci">#define TIM13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01141">stm32f4xx.h:1141</a></div></div>
<div class="ttc" id="group___t_i_m___forced___action_html_gaa2cb16f281d32c95ab974dc5157bfa63"><div class="ttname"><a href="group___t_i_m___forced___action.html#gaa2cb16f281d32c95ab974dc5157bfa63">IS_TIM_FORCED_ACTION</a></div><div class="ttdeci">#define IS_TIM_FORCED_ACTION(ACTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00765">stm32f4xx_tim.h:765</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06161">stm32f4xx.h:6161</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06269">stm32f4xx.h:6269</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a02758713abfe580460dd5bcd8762702a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00874">stm32f4xx.h:874</a></div></div>
<div class="ttc" id="group___t_i_m___break___polarity_html_gaa29e33e74c5ff10972357ddd3f47f078"><div class="ttname"><a href="group___t_i_m___break___polarity.html#gaa29e33e74c5ff10972357ddd3f47f078">IS_TIM_BREAK_POLARITY</a></div><div class="ttdeci">#define IS_TIM_BREAK_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00415">stm32f4xx_tim.h:415</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00870">stm32f4xx.h:870</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga24700389cfa3ea9b42234933b23f1399"><div class="ttname"><a href="group___t_i_m___group5.html#ga24700389cfa3ea9b42234933b23f1399">TIM_DMACmd</a></div><div class="ttdeci">void TIM_DMACmd(TIM_TypeDef *TIMx, uint16_t TIM_DMASource, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the TIMx&amp;#39;s DMA Requests. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02608">stm32f4xx_tim.c:2608</a></div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00282">stm32f4xx.h:282</a></div></div>
<div class="ttc" id="group___t_i_m___internal___trigger___selection_html_ga36e47cf625c695a368a68280e950dfbc"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#ga36e47cf625c695a368a68280e950dfbc">IS_TIM_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00708">stm32f4xx_tim.h:708</a></div></div>
<div class="ttc" id="group___t_i_m___one___pulse___mode_html_ga3f4a4305b4feacb4322eb4a358e54637"><div class="ttname"><a href="group___t_i_m___one___pulse___mode.html#ga3f4a4305b4feacb4322eb4a358e54637">IS_TIM_OPM_MODE</a></div><div class="ttdeci">#define IS_TIM_OPM_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00264">stm32f4xx_tim.h:264</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga0f2c784271356d6b64b8c0da64dbdbc2"><div class="ttname"><a href="group___t_i_m___group3.html#ga0f2c784271356d6b64b8c0da64dbdbc2">TIM_SetIC4Prescaler</a></div><div class="ttdeci">void TIM_SetIC4Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 4 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02158">stm32f4xx_tim.c:2158</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga3de36754f3ba5d46b9ef2bf8e77575c7"><div class="ttname"><a href="group___t_i_m___group2.html#ga3de36754f3ba5d46b9ef2bf8e77575c7">TIM_SetCompare2</a></div><div class="ttdeci">void TIM_SetCompare2(TIM_TypeDef *TIMx, uint32_t Compare2)</div><div class="ttdoc">Sets the TIMx Capture Compare2 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01068">stm32f4xx_tim.c:1068</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_afc160a2e65a93ea65c81bf05aa6f085d"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#afc160a2e65a93ea65c81bf05aa6f085d">TIM_BDTRInitTypeDef::TIM_OSSIState</a></div><div class="ttdeci">uint16_t TIM_OSSIState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00143">stm32f4xx_tim.h:143</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_ga0d9babf212897db0b3aa852f8a71160b"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga0d9babf212897db0b3aa852f8a71160b">RCC_APB2Periph_TIM1</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00338">stm32f4xx_rcc.h:338</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___n___state_html_ga81e27a982d9707f699451f30314c4274"><div class="ttname"><a href="group___t_i_m___output___compare___n___state.html#ga81e27a982d9707f699451f30314c4274">IS_TIM_OUTPUTN_STATE</a></div><div class="ttdeci">#define IS_TIM_OUTPUTN_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00367">stm32f4xx_tim.h:367</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa0663aab6ed640b7594c8c6d32f6c1cd"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa0663aab6ed640b7594c8c6d32f6c1cd">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00892">stm32f4xx.h:892</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga0adcbbd5e838ec8642e7a9b80075f41f"><div class="ttname"><a href="group___t_i_m___group5.html#ga0adcbbd5e838ec8642e7a9b80075f41f">TIM_GetFlagStatus</a></div><div class="ttdeci">FlagStatus TIM_GetFlagStatus(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Checks whether the specified TIM flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02433">stm32f4xx_tim.c:2433</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga70e3d6c09d55ee69002e154c85cd40e4"><div class="ttname"><a href="group___t_i_m___group5.html#ga70e3d6c09d55ee69002e154c85cd40e4">TIM_ITConfig</a></div><div class="ttdeci">void TIM_ITConfig(TIM_TypeDef *TIMx, uint16_t TIM_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified TIM interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02362">stm32f4xx_tim.c:2362</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_ga24d0145dc172bc27ed580770cf15e4d9"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#ga24d0145dc172bc27ed580770cf15e4d9">RCC_APB2Periph_TIM9</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00349">stm32f4xx_rcc.h:349</a></div></div>
<div class="ttc" id="group___t_i_m___lock__level_html_ga84d318c62d3e5dfe7082610d03e11f2f"><div class="ttname"><a href="group___t_i_m___lock__level.html#ga84d318c62d3e5dfe7082610d03e11f2f">TIM_LOCKLevel_OFF</a></div><div class="ttdeci">#define TIM_LOCKLevel_OFF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00437">stm32f4xx_tim.h:437</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06098">stm32f4xx.h:6098</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06274">stm32f4xx.h:6274</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga34e926cd8a99cfcc7480b2d6de5118b6"><div class="ttname"><a href="group___t_i_m___group2.html#ga34e926cd8a99cfcc7480b2d6de5118b6">TIM_ClearOC1Ref</a></div><div class="ttdeci">void TIM_ClearOC1Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF1 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01468">stm32f4xx_tim.c:1468</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06086">stm32f4xx.h:6086</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga48631e66c32bb905946664f4722b2546"><div class="ttname"><a href="group___t_i_m___group2.html#ga48631e66c32bb905946664f4722b2546">TIM_SetCompare1</a></div><div class="ttdeci">void TIM_SetCompare1(TIM_TypeDef *TIMx, uint32_t Compare1)</div><div class="ttdoc">Sets the TIMx Capture Compare1 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01052">stm32f4xx_tim.c:1052</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga93941c1db20bf3794f377307df90a67b"><div class="ttname"><a href="group___t_i_m___group1.html#ga93941c1db20bf3794f377307df90a67b">TIM_CounterModeConfig</a></div><div class="ttdeci">void TIM_CounterModeConfig(TIM_TypeDef *TIMx, uint16_t TIM_CounterMode)</div><div class="ttdoc">Specifies the TIMx Counter Mode to be used. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00377">stm32f4xx_tim.c:377</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga3cfac9f2e43673f790f8668d48b4b92b"><div class="ttname"><a href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b">TIM2</a></div><div class="ttdeci">#define TIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01134">stm32f4xx.h:1134</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga304ff7c8a1615498da749bf2507e9f2b"><div class="ttname"><a href="group___t_i_m___group2.html#ga304ff7c8a1615498da749bf2507e9f2b">TIM_CCxNCmd</a></div><div class="ttdeci">void TIM_CCxNCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel xN. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01808">stm32f4xx_tim.c:1808</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6095a27d764d06750fc0d642e08f8b2a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6095a27d764d06750fc0d642e08f8b2a">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint32_t CNT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00888">stm32f4xx.h:888</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga2fa6ea3a89f446b52b4e699272b70cad"><div class="ttname"><a href="group___t_i_m___group2.html#ga2fa6ea3a89f446b52b4e699272b70cad">TIM_OC2NPolarityConfig</a></div><div class="ttdeci">void TIM_OC2NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 2N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01666">stm32f4xx_tim.c:1666</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gaf0a0bbe74251e56d4b835d20b0a3aa63"><div class="ttname"><a href="group___t_i_m___group2.html#gaf0a0bbe74251e56d4b835d20b0a3aa63">TIM_ForcedOC4Config</a></div><div class="ttdeci">void TIM_ForcedOC4Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 4 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01202">stm32f4xx_tim.c:1202</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06115">stm32f4xx.h:6115</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06267">stm32f4xx.h:6267</a></div></div>
<div class="ttc" id="group___t_i_m__interrupt__sources_html_ga38e9d740c8d4ed8fcaced73816c124e6"><div class="ttname"><a href="group___t_i_m__interrupt__sources.html#ga38e9d740c8d4ed8fcaced73816c124e6">IS_TIM_GET_IT</a></div><div class="ttdeci">#define IS_TIM_GET_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00559">stm32f4xx_tim.h:559</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga5005dac8e4e8a4c7fc2a0ef05b77cc50"><div class="ttname"><a href="group___t_i_m___group3.html#ga5005dac8e4e8a4c7fc2a0ef05b77cc50">TIM_ICStructInit</a></div><div class="ttdeci">void TIM_ICStructInit(TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Fills each TIM_ICInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01946">stm32f4xx_tim.c:1946</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___preload___state_html_ga48cc07c5e87b5fd7549b7668f1598ab5"><div class="ttname"><a href="group___t_i_m___output___compare___preload___state.html#ga48cc07c5e87b5fd7549b7668f1598ab5">IS_TIM_OCPRELOAD_STATE</a></div><div class="ttdeci">#define IS_TIM_OCPRELOAD_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00826">stm32f4xx_tim.h:826</a></div></div>
<div class="ttc" id="group___t_i_m___a_o_e___bit___set___reset_html_gaabce6b8865d80929bf69c6c3c7780846"><div class="ttname"><a href="group___t_i_m___a_o_e___bit___set___reset.html#gaabce6b8865d80929bf69c6c3c7780846">IS_TIM_AUTOMATIC_OUTPUT_STATE</a></div><div class="ttdeci">#define IS_TIM_AUTOMATIC_OUTPUT_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00427">stm32f4xx_tim.h:427</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06063">stm32f4xx.h:6063</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga34397b722f46f31e898136fb51a7523a"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga34397b722f46f31e898136fb51a7523a">RCC_APB1Periph_TIM13</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM13</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00314">stm32f4xx_rcc.h:314</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b2___peripherals_html_gaba591104f4e31b1e8ce98c269035850f"><div class="ttname"><a href="group___r_c_c___a_p_b2___peripherals.html#gaba591104f4e31b1e8ce98c269035850f">RCC_APB2Periph_TIM11</a></div><div class="ttdeci">#define RCC_APB2Periph_TIM11</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00351">stm32f4xx_rcc.h:351</a></div></div>
<div class="ttc" id="group___t_i_m___internal___trigger___selection_html_gaece08e02e056613a882aa7ff0a6ccc2d"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a></div><div class="ttdeci">#define TIM_TS_ETRF</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00707">stm32f4xx_tim.h:707</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06074">stm32f4xx.h:6074</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_afd7020848ac0ad264aa3c4687f3c3ec4"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#afd7020848ac0ad264aa3c4687f3c3ec4">TIM_OCInitTypeDef::TIM_Pulse</a></div><div class="ttdeci">uint32_t TIM_Pulse</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00090">stm32f4xx_tim.h:90</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga03878f78163485c8a3508cff2111c297"><div class="ttname"><a href="group___t_i_m___group2.html#ga03878f78163485c8a3508cff2111c297">TIM_OC1PolarityConfig</a></div><div class="ttdeci">void TIM_OC1PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 1 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01585">stm32f4xx_tim.c:1585</a></div></div>
<div class="ttc" id="group___t_i_m___group6_html_gabef227d21d9e121e6a4ec5ab6223f5a9"><div class="ttname"><a href="group___t_i_m___group6.html#gabef227d21d9e121e6a4ec5ab6223f5a9">TIM_ITRxExternalClockConfig</a></div><div class="ttdeci">void TIM_ITRxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Configures the TIMx Internal Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02694">stm32f4xx_tim.c:2694</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06186">stm32f4xx.h:6186</a></div></div>
<div class="ttc" id="group___t_i_m__interrupt__sources_html_ga14fce0f8dbe0925e45b415b34bd162c9"><div class="ttname"><a href="group___t_i_m__interrupt__sources.html#ga14fce0f8dbe0925e45b415b34bd162c9">IS_TIM_IT</a></div><div class="ttdeci">#define IS_TIM_IT(IT)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00557">stm32f4xx_tim.h:557</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga8b2391685a519e60e596b7d596f86f09"><div class="ttname"><a href="group___t_i_m___group2.html#ga8b2391685a519e60e596b7d596f86f09">TIM_OC3PreloadConfig</a></div><div class="ttdeci">void TIM_OC3PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR3. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01289">stm32f4xx_tim.c:1289</a></div></div>
<div class="ttc" id="group___t_i_m___break___input__enable__disable_html_ga31ba16dd70ad4d99adc911f7bf6662e5"><div class="ttname"><a href="group___t_i_m___break___input__enable__disable.html#ga31ba16dd70ad4d99adc911f7bf6662e5">TIM_Break_Disable</a></div><div class="ttdeci">#define TIM_Break_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00402">stm32f4xx_tim.h:402</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html">TIM_OCInitTypeDef</a></div><div class="ttdoc">TIM Output Compare Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00078">stm32f4xx_tim.h:78</a></div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00280">stm32f4xx.h:280</a></div></div>
<div class="ttc" id="stm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__conf_8h_source.html#l00084">stm32f4xx_conf.h:84</a></div></div>
<div class="ttc" id="group___t_i_m___d_m_a___base__address_html_gaf565551f2619b1368fed7ef1ba7414de"><div class="ttname"><a href="group___t_i_m___d_m_a___base__address.html#gaf565551f2619b1368fed7ef1ba7414de">IS_TIM_DMA_BASE</a></div><div class="ttdeci">#define IS_TIM_DMA_BASE(BASE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00595">stm32f4xx_tim.h:595</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html">TIM_TimeBaseInitTypeDef</a></div><div class="ttdoc">TIM Time Base Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00049">stm32f4xx_tim.h:49</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga6831cacaac1ef50291af94db94450797"><div class="ttname"><a href="group___t_i_m___group2.html#ga6831cacaac1ef50291af94db94450797">TIM_OC2PolarityConfig</a></div><div class="ttdeci">void TIM_OC2PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 2 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01639">stm32f4xx_tim.c:1639</a></div></div>
<div class="ttc" id="group___t_i_m___group6_html_ga2394f0221709c0659874f9a4184cf86e"><div class="ttname"><a href="group___t_i_m___group6.html#ga2394f0221709c0659874f9a4184cf86e">TIM_InternalClockConfig</a></div><div class="ttdeci">void TIM_InternalClockConfig(TIM_TypeDef *TIMx)</div><div class="ttdoc">Configures the TIMx internal Clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02673">stm32f4xx_tim.c:2673</a></div></div>
<div class="ttc" id="group___t_i_m___d_m_a__sources_html_gafb9cb1995ea4cd37db6032d80a49cd47"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#gafb9cb1995ea4cd37db6032d80a49cd47">IS_TIM_DMA_SOURCE</a></div><div class="ttdeci">#define IS_TIM_DMA_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00674">stm32f4xx_tim.h:674</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga93d86355e5e3b399ed45e1ca83abed2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a></div><div class="ttdeci">#define TIM_CR1_CEN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06057">stm32f4xx.h:6057</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06216">stm32f4xx.h:6216</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga420b022cbc71ac603b5dd4922687abb1"><div class="ttname"><a href="group___t_i_m___group3.html#ga420b022cbc71ac603b5dd4922687abb1">TIM_GetCapture4</a></div><div class="ttdeci">uint32_t TIM_GetCapture4(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 4 value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02065">stm32f4xx_tim.c:2065</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___prescaler_html_ga8acb44abe3147d883685c1f9f1ce410e"><div class="ttname"><a href="group___t_i_m___input___capture___prescaler.html#ga8acb44abe3147d883685c1f9f1ce410e">TIM_ICPSC_DIV1</a></div><div class="ttdeci">#define TIM_ICPSC_DIV1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00533">stm32f4xx_tim.h:533</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gac372fbbbbc20329802659dd6c6b4e051"><div class="ttname"><a href="group___t_i_m___group2.html#gac372fbbbbc20329802659dd6c6b4e051">TIM_SetCompare3</a></div><div class="ttdeci">void TIM_SetCompare3(TIM_TypeDef *TIMx, uint32_t Compare3)</div><div class="ttdoc">Sets the TIMx Capture Compare3 Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01083">stm32f4xx_tim.c:1083</a></div></div>
<div class="ttc" id="group___t_i_m___group4_html_gaff2e7f9959b1b36e830df028c14accc8"><div class="ttname"><a href="group___t_i_m___group4.html#gaff2e7f9959b1b36e830df028c14accc8">TIM_SelectCOM</a></div><div class="ttdeci">void TIM_SelectCOM(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Selects the TIM peripheral Commutation event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02280">stm32f4xx_tim.c:2280</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06089">stm32f4xx.h:6089</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06088">stm32f4xx.h:6088</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gaec82031ca62f31f5483195c09752a83a"><div class="ttname"><a href="group___t_i_m___group2.html#gaec82031ca62f31f5483195c09752a83a">TIM_OC1FastConfig</a></div><div class="ttdeci">void TIM_OC1FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 1 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01347">stm32f4xx_tim.c:1347</a></div></div>
<div class="ttc" id="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state_html_ga766dfd8b3c32ec1b8b446f0e2dbe7b97"><div class="ttname"><a href="group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state.html#ga766dfd8b3c32ec1b8b446f0e2dbe7b97">TIM_OSSRState_Disable</a></div><div class="ttdeci">#define TIM_OSSRState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00466">stm32f4xx_tim.h:466</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06276">stm32f4xx.h:6276</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga1d7a8f952e209de142499e67a653fc1f"><div class="ttname"><a href="group___t_i_m___group1.html#ga1d7a8f952e209de142499e67a653fc1f">TIM_UpdateRequestConfig</a></div><div class="ttdeci">void TIM_UpdateRequestConfig(TIM_TypeDef *TIMx, uint16_t TIM_UpdateSource)</div><div class="ttdoc">Configures the TIMx Update Request Interrupt source. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00491">stm32f4xx_tim.c:491</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2397f8a0f8e7aa10cf8e8c049e431e53"><div class="ttname"><a href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53">TIM12</a></div><div class="ttdeci">#define TIM12</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01140">stm32f4xx.h:1140</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga9eb1e95af71ed380f51a2c6d585cc5d6"><div class="ttname"><a href="group___t_i_m___group5.html#ga9eb1e95af71ed380f51a2c6d585cc5d6">TIM_ClearITPendingBit</a></div><div class="ttdeci">void TIM_ClearITPendingBit(TIM_TypeDef *TIMx, uint16_t TIM_IT)</div><div class="ttdoc">Clears the TIMx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02544">stm32f4xx_tim.c:2544</a></div></div>
<div class="ttc" id="group___t_i_m___update___source_html_ga7c916798d8f5f4a828afadceb5d38a95"><div class="ttname"><a href="group___t_i_m___update___source.html#ga7c916798d8f5f4a828afadceb5d38a95">IS_TIM_UPDATE_SOURCE</a></div><div class="ttdeci">#define IS_TIM_UPDATE_SOURCE(SOURCE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00814">stm32f4xx_tim.h:814</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00884">stm32f4xx.h:884</a></div></div>
<div class="ttc" id="group___t_i_m___group9_html_ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9"><div class="ttname"><a href="group___t_i_m___group9.html#ga08ffb6f2bfa96b6fbcbb8d8001cb8ba9">TIM_RemapConfig</a></div><div class="ttdeci">void TIM_RemapConfig(TIM_TypeDef *TIMx, uint16_t TIM_Remap)</div><div class="ttdoc">Configures the TIM2, TIM5 and TIM11 Remapping input capabilities. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03160">stm32f4xx_tim.c:3160</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga45c6fd9041baf7f64c121e0172f305c7"><div class="ttname"><a href="group___t_i_m___group1.html#ga45c6fd9041baf7f64c121e0172f305c7">TIM_PrescalerConfig</a></div><div class="ttdeci">void TIM_PrescalerConfig(TIM_TypeDef *TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)</div><div class="ttdoc">Configures the TIMx Prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00354">stm32f4xx_tim.c:354</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a1481b34cc41018c17e4ab592a1c8cb55"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00876">stm32f4xx.h:876</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06060">stm32f4xx.h:6060</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00868">stm32f4xx.h:868</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___idle___state_html_gace5465bc9e90ba7862b3af9e6cc9b97e"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#gace5465bc9e90ba7862b3af9e6cc9b97e">TIM_OCIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00478">stm32f4xx_tim.h:478</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare__and___p_w_m__modes_html_ga54d5745fade3b2f8ea1325e7447ca760"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga54d5745fade3b2f8ea1325e7447ca760">TIM_OCMode_Timing</a></div><div class="ttdeci">#define TIM_OCMode_Timing</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00234">stm32f4xx_tim.h:234</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga2017455121d910d6ff63ac6f219842c5"><div class="ttname"><a href="group___t_i_m___group2.html#ga2017455121d910d6ff63ac6f219842c5">TIM_OC2Init</a></div><div class="ttdeci">void TIM_OC2Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel2 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00746">stm32f4xx_tim.c:746</a></div></div>
<div class="ttc" id="group___t_i_m___internal___trigger___selection_html_ga1ce6c387021e2fdaf3fa3d7cd3eae962"><div class="ttname"><a href="group___t_i_m___internal___trigger___selection.html#ga1ce6c387021e2fdaf3fa3d7cd3eae962">IS_TIM_INTERNAL_TRIGGER_SELECTION</a></div><div class="ttdeci">#define IS_TIM_INTERNAL_TRIGGER_SELECTION(SELECTION)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00716">stm32f4xx_tim.h:716</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga83fd58c9416802d9638bbe1715c98932"><div class="ttname"><a href="group___t_i_m___group1.html#ga83fd58c9416802d9638bbe1715c98932">TIM_TimeBaseInit</a></div><div class="ttdeci">void TIM_TimeBaseInit(TIM_TypeDef *TIMx, TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Initializes the TIMx Time Base Unit peripheral according to the specified parameters in the TIM_TimeB...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00282">stm32f4xx_tim.c:282</a></div></div>
<div class="ttc" id="group___t_i_m___break___input__enable__disable_html_ga29dd5484bdc69a467387bd8059b69f0e"><div class="ttname"><a href="group___t_i_m___break___input__enable__disable.html#ga29dd5484bdc69a467387bd8059b69f0e">IS_TIM_BREAK_STATE</a></div><div class="ttdeci">#define IS_TIM_BREAK_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00403">stm32f4xx_tim.h:403</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___n___idle___state_html_ga329a32820cdba0af9c4b7a04177e8fdd"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga329a32820cdba0af9c4b7a04177e8fdd">TIM_OCNIdleState_Reset</a></div><div class="ttdeci">#define TIM_OCNIdleState_Reset</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00490">stm32f4xx_tim.h:490</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_ac736e711f51054bef8b486b8521ef611"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#ac736e711f51054bef8b486b8521ef611">TIM_ICInitTypeDef::TIM_Channel</a></div><div class="ttdeci">uint16_t TIM_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00116">stm32f4xx_tim.h:116</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga9a3660400b17735e91331f256095810e"><div class="ttname"><a href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e">TIM8</a></div><div class="ttdeci">#define TIM8</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01162">stm32f4xx.h:1162</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare__and___p_w_m__modes_html_ga93d898976e236c135bfd02a0c213c8ec"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga93d898976e236c135bfd02a0c213c8ec">IS_TIM_OC_MODE</a></div><div class="ttdeci">#define IS_TIM_OC_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00240">stm32f4xx_tim.h:240</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00882">stm32f4xx.h:882</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gac7b4ed55f9201b498b38c962cca97314"><div class="ttname"><a href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314">TIM6</a></div><div class="ttdeci">#define TIM6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01138">stm32f4xx.h:1138</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga6bd39ca543305ff0cd06fce0f678d94d"><div class="ttname"><a href="group___t_i_m___group3.html#ga6bd39ca543305ff0cd06fce0f678d94d">TIM_GetCapture1</a></div><div class="ttdeci">uint32_t TIM_GetCapture1(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 1 value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02022">stm32f4xx_tim.c:2022</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_gad6a388d498c7f299d00a9d0871943041"><div class="ttname"><a href="group___t_i_m___group1.html#gad6a388d498c7f299d00a9d0871943041">TIM_SetAutoreload</a></div><div class="ttdeci">void TIM_SetAutoreload(TIM_TypeDef *TIMx, uint32_t Autoreload)</div><div class="ttdoc">Sets the TIMx Autoreload Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00418">stm32f4xx_tim.c:418</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_afa69e616eb0b11bd238062dd8a5ceaa5"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#afa69e616eb0b11bd238062dd8a5ceaa5">TIM_OCInitTypeDef::TIM_OCMode</a></div><div class="ttdeci">uint16_t TIM_OCMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00080">stm32f4xx_tim.h:80</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga3ecc4647d9ede261beb5e0535cf29ebb"><div class="ttname"><a href="group___t_i_m___group2.html#ga3ecc4647d9ede261beb5e0535cf29ebb">TIM_CCxCmd</a></div><div class="ttdeci">void TIM_CCxCmd(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)</div><div class="ttdoc">Enables or disables the TIM Capture Compare Channel x. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01778">stm32f4xx_tim.c:1778</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06084">stm32f4xx.h:6084</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga4905c26000a571fa01fc057fe31d254a"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga4905c26000a571fa01fc057fe31d254a">RCC_APB1Periph_TIM5</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00310">stm32f4xx_rcc.h:310</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga90d4a358d4e6d4c5ed17dc1d6beb5f30"><div class="ttname"><a href="group___t_i_m___group2.html#ga90d4a358d4e6d4c5ed17dc1d6beb5f30">TIM_OC3Init</a></div><div class="ttdeci">void TIM_OC3Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel3 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00827">stm32f4xx_tim.c:827</a></div></div>
<div class="ttc" id="group___t_i_m___group6_html_gaf460e7d9c9969044e364130e209937fc"><div class="ttname"><a href="group___t_i_m___group6.html#gaf460e7d9c9969044e364130e209937fc">TIM_TIxExternalClockConfig</a></div><div class="ttdeci">void TIM_TIxExternalClockConfig(TIM_TypeDef *TIMx, uint16_t TIM_TIxExternalCLKSource, uint16_t TIM_ICPolarity, uint16_t ICFilter)</div><div class="ttdoc">Configures the TIMx Trigger as External Clock. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02724">stm32f4xx_tim.c:2724</a></div></div>
<div class="ttc" id="group___t_i_m___channel_html_gae9721e3731e5fd983c83a9c1d32ef03d"><div class="ttname"><a href="group___t_i_m___channel.html#gae9721e3731e5fd983c83a9c1d32ef03d">IS_TIM_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00279">stm32f4xx_tim.h:279</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06172">stm32f4xx.h:6172</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gac710acc5b682e892584fc6f089f61dc2"><div class="ttname"><a href="group___t_i_m___group2.html#gac710acc5b682e892584fc6f089f61dc2">TIM_OC3NPolarityConfig</a></div><div class="ttdeci">void TIM_OC3NPolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCNPolarity)</div><div class="ttdoc">Configures the TIMx Channel 3N polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01720">stm32f4xx_tim.c:1720</a></div></div>
<div class="ttc" id="group___t_i_m___a_o_e___bit___set___reset_html_ga0f80ba4fbadd434bc82ca63e904ace41"><div class="ttname"><a href="group___t_i_m___a_o_e___bit___set___reset.html#ga0f80ba4fbadd434bc82ca63e904ace41">TIM_AutomaticOutput_Disable</a></div><div class="ttdeci">#define TIM_AutomaticOutput_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00426">stm32f4xx_tim.h:426</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_gace2384dd33e849a054f61b8e1fc7e7c3"><div class="ttname"><a href="group___t_i_m___group1.html#gace2384dd33e849a054f61b8e1fc7e7c3">TIM_UpdateDisableConfig</a></div><div class="ttdeci">void TIM_UpdateDisableConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or Disables the TIMx Update event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00462">stm32f4xx_tim.c:462</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga80f9f3720804a97210b723696bd94d83"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga80f9f3720804a97210b723696bd94d83">RCC_APB1Periph_TIM4</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00309">stm32f4xx_rcc.h:309</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___polarity_html_ga70c6f5ed30a236bac4c690928e742243"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#ga70c6f5ed30a236bac4c690928e742243">TIM_ICPolarity_Falling</a></div><div class="ttdeci">#define TIM_ICPolarity_Falling</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00502">stm32f4xx_tim.h:502</a></div></div>
<div class="ttc" id="group___t_i_m___private___functions_html_gae0776241db23f0f31950476804dad588"><div class="ttname"><a href="group___t_i_m___private___functions.html#gae0776241db23f0f31950476804dad588">TI3_Config</a></div><div class="ttdeci">static void TI3_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI3 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03274">stm32f4xx_tim.c:3274</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06075">stm32f4xx.h:6075</a></div></div>
<div class="ttc" id="group___t_i_m___d_m_a___burst___length_html_gafd09cf0887b01a15101ba7dd6e2b4ba7"><div class="ttname"><a href="group___t_i_m___d_m_a___burst___length.html#gafd09cf0887b01a15101ba7dd6e2b4ba7">IS_TIM_DMA_LENGTH</a></div><div class="ttdeci">#define IS_TIM_DMA_LENGTH(LENGTH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00641">stm32f4xx_tim.h:641</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06273">stm32f4xx.h:6273</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga413359c87f46c69f1ffe2dc8fb3a65e7"><div class="ttname"><a href="group___t_i_m___group2.html#ga413359c87f46c69f1ffe2dc8fb3a65e7">TIM_OC2FastConfig</a></div><div class="ttdeci">void TIM_OC2FastConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCFast)</div><div class="ttdoc">Configures the TIMx Output Compare 2 Fast feature. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01378">stm32f4xx_tim.c:1378</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga9c2699fd3d0c0901f8ac706c3d2dfe10"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga9c2699fd3d0c0901f8ac706c3d2dfe10">IS_TIM_LIST4_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST4_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00214">stm32f4xx_tim.h:214</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00872">stm32f4xx.h:872</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga1556a0b9a5d53506875fd7de0cbc6b1f"><div class="ttname"><a href="group___t_i_m___group1.html#ga1556a0b9a5d53506875fd7de0cbc6b1f">TIM_TimeBaseStructInit</a></div><div class="ttdeci">void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef *TIM_TimeBaseInitStruct)</div><div class="ttdoc">Fills each TIM_TimeBaseInitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00334">stm32f4xx_tim.c:334</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_acba399df603976d328261af5cd9ae011"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#acba399df603976d328261af5cd9ae011">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></div><div class="ttdeci">uint16_t TIM_LOCKLevel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00146">stm32f4xx_tim.h:146</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___n___state_html_gade8506a50fd6ba58273e9da81f6b0b54"><div class="ttname"><a href="group___t_i_m___output___compare___n___state.html#gade8506a50fd6ba58273e9da81f6b0b54">TIM_OutputNState_Disable</a></div><div class="ttdeci">#define TIM_OutputNState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00365">stm32f4xx_tim.h:365</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06230">stm32f4xx.h:6230</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a052908740c8c618054ef82b3ec89e9b3"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a052908740c8c618054ef82b3ec89e9b3">TIM_ICInitTypeDef::TIM_ICSelection</a></div><div class="ttdeci">uint16_t TIM_ICSelection</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00122">stm32f4xx_tim.h:122</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_acc7066b59671f62f2696c382c879c9c8"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#acc7066b59671f62f2696c382c879c9c8">TIM_OCInitTypeDef::TIM_OCPolarity</a></div><div class="ttdeci">uint16_t TIM_OCPolarity</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00093">stm32f4xx_tim.h:93</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06272">stm32f4xx.h:6272</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga9415b0c46db5318bdee3f868c16b8d35"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga9415b0c46db5318bdee3f868c16b8d35">RCC_APB1Periph_TIM7</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00312">stm32f4xx_rcc.h:312</a></div></div>
<div class="ttc" id="group___t_i_m___prescaler___reload___mode_html_ga9ba55481ccdcb64268b7b9f2095bfc17"><div class="ttname"><a href="group___t_i_m___prescaler___reload___mode.html#ga9ba55481ccdcb64268b7b9f2095bfc17">TIM_PSCReloadMode_Immediate</a></div><div class="ttdeci">#define TIM_PSCReloadMode_Immediate</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00752">stm32f4xx_tim.h:752</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga49267c49946fd61db6af8b49bcf16394"><div class="ttname"><a href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394">TIM7</a></div><div class="ttdeci">#define TIM7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01139">stm32f4xx.h:1139</a></div></div>
<div class="ttc" id="group___t_i_m_html_gac721c0fff405ca1dc4bfe9c84868e928"><div class="ttname"><a href="group___t_i_m.html#gac721c0fff405ca1dc4bfe9c84868e928">CCER_CCE_SET</a></div><div class="ttdeci">#define CCER_CCE_SET</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00132">stm32f4xx_tim.c:132</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a27a478cc47a3dff478555ccb985b06a2"><div class="ttname"><a href="struct_t_i_m___type_def.html#a27a478cc47a3dff478555ccb985b06a2">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00896">stm32f4xx.h:896</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_gadd2cca5fac6c1291dc4339098d5c9562"><div class="ttname"><a href="group___t_i_m___group1.html#gadd2cca5fac6c1291dc4339098d5c9562">TIM_SelectOnePulseMode</a></div><div class="ttdeci">void TIM_SelectOnePulseMode(TIM_TypeDef *TIMx, uint16_t TIM_OPMode)</div><div class="ttdoc">Selects the TIMx&amp;#39;s One Pulse Mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00543">stm32f4xx_tim.c:543</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga83ea0af5a7c1af521236ce5e4d2c42b0"><div class="ttname"><a href="group___t_i_m___group2.html#ga83ea0af5a7c1af521236ce5e4d2c42b0">TIM_SelectOCxM</a></div><div class="ttdeci">void TIM_SelectOCxM(TIM_TypeDef *TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)</div><div class="ttdoc">Selects the TIM Output Compare Mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01006">stm32f4xx_tim.c:1006</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga20ef804dc32c723662d11ee7da3baab2"><div class="ttname"><a href="group___t_i_m___group1.html#ga20ef804dc32c723662d11ee7da3baab2">TIM_SetClockDivision</a></div><div class="ttdeci">void TIM_SetClockDivision(TIM_TypeDef *TIMx, uint16_t TIM_CKD)</div><div class="ttdoc">Sets the TIMx Clock Division value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00566">stm32f4xx_tim.c:566</a></div></div>
<div class="ttc" id="group___t_i_m___group5_html_ga46568c7b254941dc53e785342d60baf3"><div class="ttname"><a href="group___t_i_m___group5.html#ga46568c7b254941dc53e785342d60baf3">TIM_ClearFlag</a></div><div class="ttdeci">void TIM_ClearFlag(TIM_TypeDef *TIMx, uint16_t TIM_FLAG)</div><div class="ttdoc">Clears the TIMx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02475">stm32f4xx_tim.c:2475</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga06c997c2c23e8bef7ca07579762c113b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a></div><div class="ttdeci">#define TIM_CR1_URS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06059">stm32f4xx.h:6059</a></div></div>
<div class="ttc" id="group___t_i_m___group7_html_ga4252583c6ae8a73d6fc66f7e951dbc35"><div class="ttname"><a href="group___t_i_m___group7.html#ga4252583c6ae8a73d6fc66f7e951dbc35">TIM_SelectInputTrigger</a></div><div class="ttdeci">void TIM_SelectInputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_InputTriggerSource)</div><div class="ttdoc">Selects the Input Trigger source. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02879">stm32f4xx_tim.c:2879</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06083">stm32f4xx.h:6083</a></div></div>
<div class="ttc" id="group___t_i_m___slave___mode_html_ga7f0e666bc968c56df7f1f6c2465c89fb"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga7f0e666bc968c56df7f1f6c2465c89fb">IS_TIM_SLAVE_MODE</a></div><div class="ttdeci">#define IS_TIM_SLAVE_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00889">stm32f4xx_tim.h:889</a></div></div>
<div class="ttc" id="group___t_i_m___slave___mode_html_ga34427a693157ab177fead9871185bd35"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga34427a693157ab177fead9871185bd35">TIM_SlaveMode_External1</a></div><div class="ttdeci">#define TIM_SlaveMode_External1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00888">stm32f4xx_tim.h:888</a></div></div>
<div class="ttc" id="group___t_i_m___counter___mode_html_ga9543fec190793e800d5d1b1b853636f5"><div class="ttname"><a href="group___t_i_m___counter___mode.html#ga9543fec190793e800d5d1b1b853636f5">IS_TIM_COUNTER_MODE</a></div><div class="ttdeci">#define IS_TIM_COUNTER_MODE(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00316">stm32f4xx_tim.h:316</a></div></div>
<div class="ttc" id="group___t_i_m_html_ga705d4e8fca08b32bfd20592dea164447"><div class="ttname"><a href="group___t_i_m.html#ga705d4e8fca08b32bfd20592dea164447">SMCR_ETR_MASK</a></div><div class="ttdeci">#define SMCR_ETR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00130">stm32f4xx_tim.c:130</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html">TIM_ICInitTypeDef</a></div><div class="ttdoc">TIM Input Capture Init structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00113">stm32f4xx_tim.h:113</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga8bf4dfb35ff0c7b494dd96579f50b1ec"><div class="ttname"><a href="group___t_i_m___group2.html#ga8bf4dfb35ff0c7b494dd96579f50b1ec">TIM_OC4PreloadConfig</a></div><div class="ttdeci">void TIM_OC4PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR4. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01318">stm32f4xx_tim.c:1318</a></div></div>
<div class="ttc" id="group___t_i_m___private___functions_html_gac8dbcb0d903cc0a3491155b5b4fbee65"><div class="ttname"><a href="group___t_i_m___private___functions.html#gac8dbcb0d903cc0a3491155b5b4fbee65">TI1_Config</a></div><div class="ttdeci">static void TI1_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI1 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03191">stm32f4xx_tim.c:3191</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___state_html_ga4ad0f484cfa16b5190654da8278940d0"><div class="ttname"><a href="group___t_i_m___output___compare___state.html#ga4ad0f484cfa16b5190654da8278940d0">TIM_OutputState_Disable</a></div><div class="ttdeci">#define TIM_OutputState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00353">stm32f4xx_tim.h:353</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2dd30f46fad69dd73e1d8941a43daffe"><div class="ttname"><a href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe">TIM14</a></div><div class="ttdeci">#define TIM14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01142">stm32f4xx.h:1142</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga18173e7955a85d5c2598c643eada2692"><div class="ttname"><a href="group___t_i_m___group1.html#ga18173e7955a85d5c2598c643eada2692">TIM_SetCounter</a></div><div class="ttdeci">void TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)</div><div class="ttdoc">Sets the TIMx Counter Register value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00403">stm32f4xx_tim.c:403</a></div></div>
<div class="ttc" id="group___t_i_m___channel_html_ga6f44459b7dfc4138bbc2c3795311c48c"><div class="ttname"><a href="group___t_i_m___channel.html#ga6f44459b7dfc4138bbc2c3795311c48c">IS_TIM_COMPLEMENTARY_CHANNEL</a></div><div class="ttdeci">#define IS_TIM_COMPLEMENTARY_CHANNEL(CHANNEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00286">stm32f4xx_tim.h:286</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga920b0fb4ca44fceffd1c3e441feebd8f"><div class="ttname"><a href="group___t_i_m___group2.html#ga920b0fb4ca44fceffd1c3e441feebd8f">TIM_ForcedOC3Config</a></div><div class="ttdeci">void TIM_ForcedOC3Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 3 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01173">stm32f4xx_tim.c:1173</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_a1e88e3081574da1e1abc089df87985ba"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a1e88e3081574da1e1abc089df87985ba">TIM_OCInitTypeDef::TIM_OutputState</a></div><div class="ttdeci">uint16_t TIM_OutputState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00083">stm32f4xx_tim.h:83</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06103">stm32f4xx.h:6103</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00282">stm32f4xx.h:282</a></div></div>
<div class="ttc" id="group___t_i_m_html_ga56a11432b4408650479f5c19dbbafbc8"><div class="ttname"><a href="group___t_i_m.html#ga56a11432b4408650479f5c19dbbafbc8">CCMR_OC13M_MASK</a></div><div class="ttdeci">#define CCMR_OC13M_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00134">stm32f4xx_tim.c:134</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga2e87451fea8dc9380056d3cfc5ed81fb"><div class="ttname"><a href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb">TIM1</a></div><div class="ttdeci">#define TIM1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01161">stm32f4xx.h:1161</a></div></div>
<div class="ttc" id="group___t_i_m___group7_html_ga4dcc3d11b670c381d0ff9cb7e9fd01e2"><div class="ttname"><a href="group___t_i_m___group7.html#ga4dcc3d11b670c381d0ff9cb7e9fd01e2">TIM_SelectMasterSlaveMode</a></div><div class="ttdeci">void TIM_SelectMasterSlaveMode(TIM_TypeDef *TIMx, uint16_t TIM_MasterSlaveMode)</div><div class="ttdoc">Sets or Resets the TIMx Master/Slave Mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02969">stm32f4xx_tim.c:2969</a></div></div>
<div class="ttc" id="group___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00283">stm32f4xx.h:283</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06241">stm32f4xx.h:6241</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_ga46b2ad3f5f506f0f8df0d2ec3e767267"><div class="ttname"><a href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267">TIM10</a></div><div class="ttdeci">#define TIM10</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01174">stm32f4xx.h:1174</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab90aa584f07eeeac364a67f5e05faa93"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab90aa584f07eeeac364a67f5e05faa93">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00895">stm32f4xx.h:895</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06093">stm32f4xx.h:6093</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06271">stm32f4xx.h:6271</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a980df1a5752e36604de4d71ce14fbfa3"><div class="ttname"><a href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00880">stm32f4xx.h:880</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06200">stm32f4xx.h:6200</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga0bd9476a14bd346c319945ec4fa2bc67"><div class="ttname"><a href="group___t_i_m___group2.html#ga0bd9476a14bd346c319945ec4fa2bc67">TIM_ClearOC3Ref</a></div><div class="ttdeci">void TIM_ClearOC3Ref(TIM_TypeDef *TIMx, uint16_t TIM_OCClear)</div><div class="ttdoc">Clears or safeguards the OCREF3 signal on an external event. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01527">stm32f4xx_tim.c:1527</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_afb328e9ef4de6eb9d78390d7366b9a6e"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#afb328e9ef4de6eb9d78390d7366b9a6e">TIM_OCInitTypeDef::TIM_OCIdleState</a></div><div class="ttdeci">uint16_t TIM_OCIdleState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00100">stm32f4xx_tim.h:100</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06090">stm32f4xx.h:6090</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06245">stm32f4xx.h:6245</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_gaf0f684dea88e222de9689d8ed0ca8805"><div class="ttname"><a href="group___t_i_m___group3.html#gaf0f684dea88e222de9689d8ed0ca8805">TIM_SetIC1Prescaler</a></div><div class="ttdeci">void TIM_SetIC1Prescaler(TIM_TypeDef *TIMx, uint16_t TIM_ICPSC)</div><div class="ttdoc">Sets the TIMx Input Capture 1 prescaler. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02085">stm32f4xx_tim.c:2085</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html_a85ef0b5598749ffd67dd360e615bcf9a"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html#a85ef0b5598749ffd67dd360e615bcf9a">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></div><div class="ttdeci">uint16_t TIM_AutomaticOutput</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00159">stm32f4xx_tim.h:159</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___polarity_html_gabe598596b7dbcac446a4918105fa95a6"><div class="ttname"><a href="group___t_i_m___input___capture___polarity.html#gabe598596b7dbcac446a4918105fa95a6">TIM_ICPolarity_Rising</a></div><div class="ttdeci">#define TIM_ICPolarity_Rising</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00501">stm32f4xx_tim.h:501</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare__and___p_w_m__modes_html_ga45f530dd241d3b0787b5c2d62cd1b98f"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga45f530dd241d3b0787b5c2d62cd1b98f">IS_TIM_OCM</a></div><div class="ttdeci">#define IS_TIM_OCM(MODE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00246">stm32f4xx_tim.h:246</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga427eb6e533480e02a27cd0ca876183d6"><div class="ttname"><a href="group___t_i_m___group1.html#ga427eb6e533480e02a27cd0ca876183d6">TIM_GetPrescaler</a></div><div class="ttdeci">uint16_t TIM_GetPrescaler(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Prescaler value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00446">stm32f4xx_tim.c:446</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___n___idle___state_html_ga0987091d1d03ba2db065efb66eff3951"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga0987091d1d03ba2db065efb66eff3951">IS_TIM_OCNIDLE_STATE</a></div><div class="ttdeci">#define IS_TIM_OCNIDLE_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00491">stm32f4xx_tim.h:491</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_adfc97c66bfce30e74ce779ab04c156e9"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#adfc97c66bfce30e74ce779ab04c156e9">TIM_TimeBaseInitTypeDef::TIM_CounterMode</a></div><div class="ttdeci">uint16_t TIM_CounterMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00054">stm32f4xx_tim.h:54</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06160">stm32f4xx.h:6160</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_gaa71f9296556310f85628d6c748a06475"><div class="ttname"><a href="group___t_i_m___group3.html#gaa71f9296556310f85628d6c748a06475">TIM_PWMIConfig</a></div><div class="ttdeci">void TIM_PWMIConfig(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Configures the TIM peripheral according to the specified parameters in the TIM_ICInitStruct to measur...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01965">stm32f4xx_tim.c:1965</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga60e6c29ad8f919bef616cf8e3306dd64"><div class="ttname"><a href="group___t_i_m___group2.html#ga60e6c29ad8f919bef616cf8e3306dd64">TIM_OC1PreloadConfig</a></div><div class="ttdeci">void TIM_OC1PreloadConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPreload)</div><div class="ttdoc">Enables or disables the TIMx peripheral Preload register on CCR1. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01230">stm32f4xx_tim.c:1230</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga1ef43b03fe666495e80aac9741ae7ab0"><div class="ttname"><a href="group___t_i_m___group2.html#ga1ef43b03fe666495e80aac9741ae7ab0">TIM_OC3PolarityConfig</a></div><div class="ttdeci">void TIM_OC3PolarityConfig(TIM_TypeDef *TIMx, uint16_t TIM_OCPolarity)</div><div class="ttdoc">Configures the TIMx channel 3 polarity. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01693">stm32f4xx_tim.c:1693</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_gafcdb6ff00158862aef7fed5e7a554a3e"><div class="ttname"><a href="group___t_i_m___group2.html#gafcdb6ff00158862aef7fed5e7a554a3e">TIM_OC1Init</a></div><div class="ttdeci">void TIM_OC1Init(TIM_TypeDef *TIMx, TIM_OCInitTypeDef *TIM_OCInitStruct)</div><div class="ttdoc">Initializes the TIMx Channel1 according to the specified parameters in the TIM_OCInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00665">stm32f4xx_tim.c:665</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06211">stm32f4xx.h:6211</a></div></div>
<div class="ttc" id="group___r_c_c_html_gab197ae4369c10b92640a733b40ed2801"><div class="ttname"><a href="group___r_c_c.html#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases Low Speed APB (APB1) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01373">stm32f4xx_rcc.c:1373</a></div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00282">stm32f4xx.h:282</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06061">stm32f4xx.h:6061</a></div></div>
<div class="ttc" id="group___t_i_m___capture___compare___n___state_html_gad5a9f961e44c8d7c24066ac37ec79cbc"><div class="ttname"><a href="group___t_i_m___capture___compare___n___state.html#gad5a9f961e44c8d7c24066ac37ec79cbc">IS_TIM_CCXN</a></div><div class="ttdeci">#define IS_TIM_CCXN(CCXN)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00391">stm32f4xx_tim.h:391</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00898">stm32f4xx.h:898</a></div></div>
<div class="ttc" id="group___t_i_m___private___functions_html_gafed528b30af910d7e55ebd1d22a9a58f"><div class="ttname"><a href="group___t_i_m___private___functions.html#gafed528b30af910d7e55ebd1d22a9a58f">TI2_Config</a></div><div class="ttdeci">static void TI2_Config(TIM_TypeDef *TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection, uint16_t TIM_ICFilter)</div><div class="ttdoc">Configure the TI2 as Input. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l03232">stm32f4xx_tim.c:3232</a></div></div>
<div class="ttc" id="struct_t_i_m___o_c_init_type_def_html_a74a30f1a994c6676c0ce2b56243ed184"><div class="ttname"><a href="struct_t_i_m___o_c_init_type_def.html#a74a30f1a994c6676c0ce2b56243ed184">TIM_OCInitTypeDef::TIM_OutputNState</a></div><div class="ttdeci">uint16_t TIM_OutputNState</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00086">stm32f4xx_tim.h:86</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga7100c45768eea1484f6fd519b53e287d"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga7100c45768eea1484f6fd519b53e287d">RCC_APB1Periph_TIM14</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM14</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00315">stm32f4xx_rcc.h:315</a></div></div>
<div class="ttc" id="struct_t_i_m___i_c_init_type_def_html_a751574b5d1f66bea6c3405d2975e420a"><div class="ttname"><a href="struct_t_i_m___i_c_init_type_def.html#a751574b5d1f66bea6c3405d2975e420a">TIM_ICInitTypeDef::TIM_ICFilter</a></div><div class="ttdeci">uint16_t TIM_ICFilter</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00128">stm32f4xx_tim.h:128</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaa4f2a9f0cf7b60e3c623af451f141f3c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a></div><div class="ttdeci">#define TIM_CR1_UDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06058">stm32f4xx.h:6058</a></div></div>
<div class="ttc" id="group___peripheral__declaration_html_gaf52b4b4c36110a0addfa98059f54a50e"><div class="ttname"><a href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e">TIM9</a></div><div class="ttdeci">#define TIM9</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01173">stm32f4xx.h:1173</a></div></div>
<div class="ttc" id="group___t_i_m___group7_html_ga28745aaa549e2067e42c19569209e6c6"><div class="ttname"><a href="group___t_i_m___group7.html#ga28745aaa549e2067e42c19569209e6c6">TIM_SelectOutputTrigger</a></div><div class="ttdeci">void TIM_SelectOutputTrigger(TIM_TypeDef *TIMx, uint16_t TIM_TRGOSource)</div><div class="ttdoc">Selects the TIMx Trigger Output Mode. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02922">stm32f4xx_tim.c:2922</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06165">stm32f4xx.h:6165</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06215">stm32f4xx.h:6215</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga1659cc0ce503ac151568e0c7c02b1ba5"><div class="ttname"><a href="group___t_i_m___group1.html#ga1659cc0ce503ac151568e0c7c02b1ba5">TIM_DeInit</a></div><div class="ttdeci">void TIM_DeInit(TIM_TypeDef *TIMx)</div><div class="ttdoc">Deinitializes the TIMx peripheral registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00194">stm32f4xx_tim.c:194</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_gad4454f63a511a256e55aad55c03beb76"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#gad4454f63a511a256e55aad55c03beb76">RCC_APB1Periph_TIM3</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00308">stm32f4xx_rcc.h:308</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06087">stm32f4xx.h:6087</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga2524cb5db14e388fb7f20c99fb3d58a5"><div class="ttname"><a href="group___t_i_m___group3.html#ga2524cb5db14e388fb7f20c99fb3d58a5">TIM_GetCapture2</a></div><div class="ttdeci">uint32_t TIM_GetCapture2(TIM_TypeDef *TIMx)</div><div class="ttdoc">Gets the TIMx Input Capture 2 value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02037">stm32f4xx_tim.c:2037</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06229">stm32f4xx.h:6229</a></div></div>
<div class="ttc" id="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state_html_gae1962736fd5cad82e97a5814ef6758bd"><div class="ttname"><a href="group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state.html#gae1962736fd5cad82e97a5814ef6758bd">TIM_OSSIState_Disable</a></div><div class="ttdeci">#define TIM_OSSIState_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00454">stm32f4xx_tim.h:454</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga90232c3966a578fbd9be2b228f225cb4"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga90232c3966a578fbd9be2b228f225cb4">IS_TIM_LIST5_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST5_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00217">stm32f4xx_tim.h:217</a></div></div>
<div class="ttc" id="group___t_i_m___group1_html_ga42b44b9fc2b0798d733720dd6bac1ac0"><div class="ttname"><a href="group___t_i_m___group1.html#ga42b44b9fc2b0798d733720dd6bac1ac0">TIM_ARRPreloadConfig</a></div><div class="ttdeci">void TIM_ARRPreloadConfig(TIM_TypeDef *TIMx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables TIMx peripheral Preload register on ARR. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l00516">stm32f4xx_tim.c:516</a></div></div>
<div class="ttc" id="group___t_i_m___input___capture___filer___value_html_ga19ecc5fc2e1ce1697c3dbbb9809ca243"><div class="ttname"><a href="group___t_i_m___input___capture___filer___value.html#ga19ecc5fc2e1ce1697c3dbbb9809ca243">IS_TIM_IC_FILTER</a></div><div class="ttdeci">#define IS_TIM_IC_FILTER(ICFILTER)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00976">stm32f4xx_tim.h:976</a></div></div>
<div class="ttc" id="struct_t_i_m___b_d_t_r_init_type_def_html"><div class="ttname"><a href="struct_t_i_m___b_d_t_r_init_type_def.html">TIM_BDTRInitTypeDef</a></div><div class="ttdoc">BDTR structure definition. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00137">stm32f4xx_tim.h:137</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06190">stm32f4xx.h:6190</a></div></div>
<div class="ttc" id="group___t_i_m___group3_html_ga9e6a153dd6552e4e1188eba227316f7f"><div class="ttname"><a href="group___t_i_m___group3.html#ga9e6a153dd6552e4e1188eba227316f7f">TIM_ICInit</a></div><div class="ttdeci">void TIM_ICInit(TIM_TypeDef *TIMx, TIM_ICInitTypeDef *TIM_ICInitStruct)</div><div class="ttdoc">Initializes the TIM peripheral according to the specified parameters in the TIM_ICInitStruct. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01890">stm32f4xx_tim.c:1890</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___polarity_html_gaba2f2de6fd722b8973e0eddeb8644022"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#gaba2f2de6fd722b8973e0eddeb8644022">TIM_OCPolarity_High</a></div><div class="ttdeci">#define TIM_OCPolarity_High</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00329">stm32f4xx_tim.h:329</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06078">stm32f4xx.h:6078</a></div></div>
<div class="ttc" id="struct_t_i_m___time_base_init_type_def_html_a121b27ced71ccb2c85f1d9825ae8d496"><div class="ttname"><a href="struct_t_i_m___time_base_init_type_def.html#a121b27ced71ccb2c85f1d9825ae8d496">TIM_TimeBaseInitTypeDef::TIM_RepetitionCounter</a></div><div class="ttdeci">uint8_t TIM_RepetitionCounter</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00064">stm32f4xx_tim.h:64</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga3d2902b6fbab8dd55cd531055ffcc63d"><div class="ttname"><a href="group___t_i_m___group2.html#ga3d2902b6fbab8dd55cd531055ffcc63d">TIM_ForcedOC2Config</a></div><div class="ttdeci">void TIM_ForcedOC2Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 2 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01145">stm32f4xx_tim.c:1145</a></div></div>
<div class="ttc" id="group___r_c_c_html_gad94553850ac07106a27ee85fec37efdf"><div class="ttname"><a href="group___r_c_c.html#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a></div><div class="ttdeci">void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)</div><div class="ttdoc">Forces or releases High Speed APB (APB2) peripheral reset. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8c_source.html#l01409">stm32f4xx_rcc.c:1409</a></div></div>
<div class="ttc" id="group___t_i_m___exported__constants_html_ga1abea04e3837b7683d8e8dc33441677f"><div class="ttname"><a href="group___t_i_m___exported__constants.html#ga1abea04e3837b7683d8e8dc33441677f">IS_TIM_LIST1_PERIPH</a></div><div class="ttdeci">#define IS_TIM_LIST1_PERIPH(PERIPH)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00184">stm32f4xx_tim.h:184</a></div></div>
<div class="ttc" id="group___t_i_m___output___compare___fast___state_html_ga65ad85cb4ba48660e8f519a1f6c298d2"><div class="ttname"><a href="group___t_i_m___output___compare___fast___state.html#ga65ad85cb4ba48660e8f519a1f6c298d2">IS_TIM_OCFAST_STATE</a></div><div class="ttdeci">#define IS_TIM_OCFAST_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00838">stm32f4xx_tim.h:838</a></div></div>
<div class="ttc" id="group___t_i_m___lock__level_html_gacf5e70717f6d13af301331bb043f5d48"><div class="ttname"><a href="group___t_i_m___lock__level.html#gacf5e70717f6d13af301331bb043f5d48">IS_TIM_LOCK_LEVEL</a></div><div class="ttdeci">#define IS_TIM_LOCK_LEVEL(LEVEL)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00441">stm32f4xx_tim.h:441</a></div></div>
<div class="ttc" id="group___t_i_m___clock___division___c_k_d_html_ga9298ec9ad2d578a4c54e6c0dd4c03946"><div class="ttname"><a href="group___t_i_m___clock___division___c_k_d.html#ga9298ec9ad2d578a4c54e6c0dd4c03946">IS_TIM_CKD_DIV</a></div><div class="ttdeci">#define IS_TIM_CKD_DIV(DIV)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00300">stm32f4xx_tim.h:300</a></div></div>
<div class="ttc" id="group___r_c_c___a_p_b1___peripherals_html_ga742bab2f04cebe587574b53f7107aeaf"><div class="ttname"><a href="group___r_c_c___a_p_b1___peripherals.html#ga742bab2f04cebe587574b53f7107aeaf">RCC_APB1Periph_TIM2</a></div><div class="ttdeci">#define RCC_APB1Periph_TIM2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__rcc_8h_source.html#l00307">stm32f4xx_rcc.h:307</a></div></div>
<div class="ttc" id="group___t_i_m___master___slave___mode_html_ga53146701cf287a0eca43b9232dffac60"><div class="ttname"><a href="group___t_i_m___master___slave___mode.html#ga53146701cf287a0eca43b9232dffac60">IS_TIM_MSM_STATE</a></div><div class="ttdeci">#define IS_TIM_MSM_STATE(STATE)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00903">stm32f4xx_tim.h:903</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a47766f433b160258ec05dbb6498fd271"><div class="ttname"><a href="struct_t_i_m___type_def.html#a47766f433b160258ec05dbb6498fd271">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint16_t OR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00904">stm32f4xx.h:904</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00886">stm32f4xx.h:886</a></div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aba5df4ecbb3ecb97b966b188c3681600"><div class="ttname"><a href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00889">stm32f4xx.h:889</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga277a096614829feba2d0a4fbb7d3dffc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a></div><div class="ttdeci">#define TIM_BDTR_MOE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06322">stm32f4xx.h:6322</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06263">stm32f4xx.h:6263</a></div></div>
<div class="ttc" id="group___t_i_m___flags_html_ga6406de8131ae53ee29740c3e8627b098"><div class="ttname"><a href="group___t_i_m___flags.html#ga6406de8131ae53ee29740c3e8627b098">IS_TIM_GET_FLAG</a></div><div class="ttdeci">#define IS_TIM_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00955">stm32f4xx_tim.h:955</a></div></div>
<div class="ttc" id="group___t_i_m___group2_html_ga4f58c12e6493a0d8b9555c9097b831d6"><div class="ttname"><a href="group___t_i_m___group2.html#ga4f58c12e6493a0d8b9555c9097b831d6">TIM_ForcedOC1Config</a></div><div class="ttdeci">void TIM_ForcedOC1Config(TIM_TypeDef *TIMx, uint16_t TIM_ForcedAction)</div><div class="ttdoc">Forces the TIMx output 1 waveform to active or inactive level. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l01116">stm32f4xx_tim.c:1116</a></div></div>
<div class="ttc" id="group___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l06174">stm32f4xx.h:6174</a></div></div>
<div class="ttc" id="group___t_i_m___remap_html_ga7faab73212e996d8b49555d3ad5be965"><div class="ttname"><a href="group___t_i_m___remap.html#ga7faab73212e996d8b49555d3ad5be965">IS_TIM_REMAP</a></div><div class="ttdeci">#define IS_TIM_REMAP(TIM_REMAP)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00925">stm32f4xx_tim.h:925</a></div></div>
<div class="ttc" id="group___t_i_m___prescaler___reload___mode_html_ga156317fc6b2c1f6f2e1da9dfa555ecf4"><div class="ttname"><a href="group___t_i_m___prescaler___reload___mode.html#ga156317fc6b2c1f6f2e1da9dfa555ecf4">IS_TIM_PRESCALER_RELOAD</a></div><div class="ttdeci">#define IS_TIM_PRESCALER_RELOAD(RELOAD)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8h_source.html#l00753">stm32f4xx_tim.h:753</a></div></div>
<div class="ttc" id="group___t_i_m___group6_html_ga47c05638b93aabcd641dbc8859e1b2df"><div class="ttname"><a href="group___t_i_m___group6.html#ga47c05638b93aabcd641dbc8859e1b2df">TIM_ETRClockMode1Config</a></div><div class="ttdeci">void TIM_ETRClockMode1Config(TIM_TypeDef *TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)</div><div class="ttdoc">Configures the External clock Mode1. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__tim_8c_source.html#l02764">stm32f4xx_tim.c:2764</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_73040fe574d70257c3238f59fad3a740.html">cmsis_lib</a></li><li class="navelem"><a class="el" href="dir_28d997d5bf7fef3aa6fd4d8192343579.html">source</a></li><li class="navelem"><a class="el" href="stm32f4xx__tim_8c.html">stm32f4xx_tim.c</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
