<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>TargetSubtargetInfo.h source code [llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::TargetSubtargetInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>include</a>/<a href='..'>llvm</a>/<a href='./'>CodeGen</a>/<a href='TargetSubtargetInfo.h.html'>TargetSubtargetInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- llvm/CodeGen/TargetSubtargetInfo.h - Target Information --*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file describes the subtarget options of a Target machine.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_CODEGEN_TARGETSUBTARGETINFO_H">LLVM_CODEGEN_TARGETSUBTARGETINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_CODEGEN_TARGETSUBTARGETINFO_H" data-ref="_M/LLVM_CODEGEN_TARGETSUBTARGETINFO_H">LLVM_CODEGEN_TARGETSUBTARGETINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../ADT/APInt.h.html">"llvm/ADT/APInt.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../ADT/ArrayRef.h.html">"llvm/ADT/ArrayRef.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="PBQPRAConstraint.h.html">"llvm/CodeGen/PBQPRAConstraint.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ScheduleDAGMutation.h.html">"llvm/CodeGen/ScheduleDAGMutation.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="SchedulerRegistry.h.html">"llvm/CodeGen/SchedulerRegistry.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../Support/CodeGen.h.html">"llvm/Support/CodeGen.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../../include/c++/7/memory.html">&lt;memory&gt;</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>class</b> <dfn class="type" id="llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</dfn>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" id="llvm::InstrItineraryData">InstrItineraryData</a>;</td></tr>
<tr><th id="33">33</th><td><b>struct</b> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage" id="llvm::InstrStage">InstrStage</a>;</td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="type" id="llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</dfn>;</td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="type" id="llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</dfn>;</td></tr>
<tr><th id="36">36</th><td><b>class</b> <dfn class="type" id="llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</dfn>;</td></tr>
<tr><th id="37">37</th><td><b>struct</b> <dfn class="type" id="llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</dfn>;</td></tr>
<tr><th id="38">38</th><td><b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCReadAdvanceEntry" title='llvm::MCReadAdvanceEntry' data-ref="llvm::MCReadAdvanceEntry" id="llvm::MCReadAdvanceEntry">MCReadAdvanceEntry</a>;</td></tr>
<tr><th id="39">39</th><td><b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCWriteLatencyEntry" title='llvm::MCWriteLatencyEntry' data-ref="llvm::MCWriteLatencyEntry" id="llvm::MCWriteLatencyEntry">MCWriteLatencyEntry</a>;</td></tr>
<tr><th id="40">40</th><td><b>struct</b> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry" id="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a>;</td></tr>
<tr><th id="41">41</th><td><b>class</b> <dfn class="type" id="llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</dfn>;</td></tr>
<tr><th id="42">42</th><td><b>class</b> <dfn class="type" id="llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</dfn>;</td></tr>
<tr><th id="43">43</th><td><b>class</b> <dfn class="type" id="llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</dfn>;</td></tr>
<tr><th id="44">44</th><td><b>struct</b> <a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::SubtargetFeatureKV" title='llvm::SubtargetFeatureKV' data-ref="llvm::SubtargetFeatureKV" id="llvm::SubtargetFeatureKV">SubtargetFeatureKV</a>;</td></tr>
<tr><th id="45">45</th><td><b>struct</b> <a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::SubtargetSubTypeKV" title='llvm::SubtargetSubTypeKV' data-ref="llvm::SubtargetSubTypeKV" id="llvm::SubtargetSubTypeKV">SubtargetSubTypeKV</a>;</td></tr>
<tr><th id="46">46</th><td><b>struct</b> <dfn class="type" id="llvm::SubtargetInfoKV" title='llvm::SubtargetInfoKV' data-ref="llvm::SubtargetInfoKV">SubtargetInfoKV</dfn>;</td></tr>
<tr><th id="47">47</th><td><b>class</b> <dfn class="type" id="llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</dfn>;</td></tr>
<tr><th id="48">48</th><td><b>class</b> <dfn class="type" id="llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</dfn>;</td></tr>
<tr><th id="49">49</th><td><b>class</b> <dfn class="type" id="llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</dfn>;</td></tr>
<tr><th id="50">50</th><td><b>class</b> <dfn class="type" id="llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</dfn>;</td></tr>
<tr><th id="51">51</th><td><b>class</b> <a class="type" href="Passes.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="52">52</th><td><b>class</b> <dfn class="type" id="llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</dfn>;</td></tr>
<tr><th id="53">53</th><td><b>class</b> <dfn class="type" id="llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</dfn>;</td></tr>
<tr><th id="54">54</th><td><b>class</b> <a class="type" href="../ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple" id="llvm::Triple">Triple</a>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="57">57</th><td><i>///</i></td></tr>
<tr><th id="58">58</th><td><i>/// TargetSubtargetInfo - Generic base class for all target subtargets.  All</i></td></tr>
<tr><th id="59">59</th><td><i>/// Target-specific options that control code generation and printing should</i></td></tr>
<tr><th id="60">60</th><td><i>/// be exposed through a TargetSubtargetInfo-derived class.</i></td></tr>
<tr><th id="61">61</th><td><i>///</i></td></tr>
<tr><th id="62">62</th><td><b>class</b> <dfn class="type def" id="llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</dfn> : <b>public</b> <a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> {</td></tr>
<tr><th id="63">63</th><td><b>protected</b>: <i>// Can only create subclasses...</i></td></tr>
<tr><th id="64">64</th><td>  <dfn class="decl" id="_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProc10275447" title='llvm::TargetSubtargetInfo::TargetSubtargetInfo' data-ref="_ZN4llvm19TargetSubtargetInfoC1ERKNS_6TripleENS_9StringRefES4_NS_8ArrayRefINS_18SubtargetFeatureKVEEENS5_INS_18SubtargetSubTypeKVEEEPKNS_19MCWriteProc10275447">TargetSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col9 decl" id="4629TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="4629TT">TT</dfn>, <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col0 decl" id="4630CPU" title='CPU' data-type='llvm::StringRef' data-ref="4630CPU">CPU</dfn>, <a class="type" href="../ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col1 decl" id="4631FS" title='FS' data-type='llvm::StringRef' data-ref="4631FS">FS</dfn>,</td></tr>
<tr><th id="65">65</th><td>                      <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::SubtargetFeatureKV" title='llvm::SubtargetFeatureKV' data-ref="llvm::SubtargetFeatureKV">SubtargetFeatureKV</a>&gt; <dfn class="local col2 decl" id="4632PF" title='PF' data-type='ArrayRef&lt;llvm::SubtargetFeatureKV&gt;' data-ref="4632PF">PF</dfn>,</td></tr>
<tr><th id="66">66</th><td>                      <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../MC/MCSubtargetInfo.h.html#llvm::SubtargetSubTypeKV" title='llvm::SubtargetSubTypeKV' data-ref="llvm::SubtargetSubTypeKV">SubtargetSubTypeKV</a>&gt; <dfn class="local col3 decl" id="4633PD" title='PD' data-type='ArrayRef&lt;llvm::SubtargetSubTypeKV&gt;' data-ref="4633PD">PD</dfn>,</td></tr>
<tr><th id="67">67</th><td>                      <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCWriteProcResEntry" title='llvm::MCWriteProcResEntry' data-ref="llvm::MCWriteProcResEntry">MCWriteProcResEntry</a> *<dfn class="local col4 decl" id="4634WPR" title='WPR' data-type='const llvm::MCWriteProcResEntry *' data-ref="4634WPR">WPR</dfn>,</td></tr>
<tr><th id="68">68</th><td>                      <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCWriteLatencyEntry" title='llvm::MCWriteLatencyEntry' data-ref="llvm::MCWriteLatencyEntry">MCWriteLatencyEntry</a> *<dfn class="local col5 decl" id="4635WL" title='WL' data-type='const llvm::MCWriteLatencyEntry *' data-ref="4635WL">WL</dfn>,</td></tr>
<tr><th id="69">69</th><td>                      <em>const</em> <a class="type" href="../MC/MCSchedule.h.html#llvm::MCReadAdvanceEntry" title='llvm::MCReadAdvanceEntry' data-ref="llvm::MCReadAdvanceEntry">MCReadAdvanceEntry</a> *<dfn class="local col6 decl" id="4636RA" title='RA' data-type='const llvm::MCReadAdvanceEntry *' data-ref="4636RA">RA</dfn>, <em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrStage" title='llvm::InstrStage' data-ref="llvm::InstrStage">InstrStage</a> *<dfn class="local col7 decl" id="4637IS" title='IS' data-type='const llvm::InstrStage *' data-ref="4637IS">IS</dfn>,</td></tr>
<tr><th id="70">70</th><td>                      <em>const</em> <em>unsigned</em> *<dfn class="local col8 decl" id="4638OC" title='OC' data-type='const unsigned int *' data-ref="4638OC">OC</dfn>, <em>const</em> <em>unsigned</em> *<dfn class="local col9 decl" id="4639FP" title='FP' data-type='const unsigned int *' data-ref="4639FP">FP</dfn>);</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><b>public</b>:</td></tr>
<tr><th id="73">73</th><td>  <i>// AntiDepBreakMode - Type of anti-dependence breaking that should</i></td></tr>
<tr><th id="74">74</th><td><i>  // be performed before post-RA scheduling.</i></td></tr>
<tr><th id="75">75</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</dfn> = <b>enum</b> { <dfn class="enum" id="llvm::TargetSubtargetInfo::ANTIDEP_NONE" title='llvm::TargetSubtargetInfo::ANTIDEP_NONE' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_NONE">ANTIDEP_NONE</dfn>, <dfn class="enum" id="llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL" title='llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_CRITICAL">ANTIDEP_CRITICAL</dfn>, <dfn class="enum" id="llvm::TargetSubtargetInfo::ANTIDEP_ALL" title='llvm::TargetSubtargetInfo::ANTIDEP_ALL' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_ALL">ANTIDEP_ALL</dfn> };</td></tr>
<tr><th id="76">76</th><td>  <b>using</b> <dfn class="typedef" id="llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</dfn> = <a class="type" href="../../../../clang/include/clang/Basic/LLVM.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="Passes.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *&gt;;</td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td>  <dfn class="decl def" id="_ZN4llvm19TargetSubtargetInfoC1Ev" title='llvm::TargetSubtargetInfo::TargetSubtargetInfo' data-ref="_ZN4llvm19TargetSubtargetInfoC1Ev">TargetSubtargetInfo</dfn>() = <b>delete</b>;</td></tr>
<tr><th id="79">79</th><td>  <dfn class="decl def" id="_ZN4llvm19TargetSubtargetInfoC1ERKS0_" title='llvm::TargetSubtargetInfo::TargetSubtargetInfo' data-ref="_ZN4llvm19TargetSubtargetInfoC1ERKS0_">TargetSubtargetInfo</dfn>(<em>const</em> <a class="type" href="#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="80">80</th><td>  <a class="type" href="#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;<dfn class="decl def" id="_ZN4llvm19TargetSubtargetInfoaSERKS0_" title='llvm::TargetSubtargetInfo::operator=' data-ref="_ZN4llvm19TargetSubtargetInfoaSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="type" href="#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo">TargetSubtargetInfo</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="81">81</th><td>  <dfn class="virtual decl" id="_ZN4llvm19TargetSubtargetInfoD1Ev" title='llvm::TargetSubtargetInfo::~TargetSubtargetInfo' data-ref="_ZN4llvm19TargetSubtargetInfoD1Ev">~TargetSubtargetInfo</dfn>() override;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo15isXRaySupportedEv" title='llvm::TargetSubtargetInfo::isXRaySupported' data-ref="_ZNK4llvm19TargetSubtargetInfo15isXRaySupportedEv">isXRaySupported</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td>  <i>// Interfaces to the major aspects of target machine information:</i></td></tr>
<tr><th id="86">86</th><td><i>  //</i></td></tr>
<tr><th id="87">87</th><td><i>  // -- Instruction opcode and operand information</i></td></tr>
<tr><th id="88">88</th><td><i>  // -- Pipelines and scheduling information</i></td></tr>
<tr><th id="89">89</th><td><i>  // -- Stack frame information</i></td></tr>
<tr><th id="90">90</th><td><i>  // -- Selection DAG lowering information</i></td></tr>
<tr><th id="91">91</th><td><i>  // -- Call lowering information</i></td></tr>
<tr><th id="92">92</th><td><i>  //</i></td></tr>
<tr><th id="93">93</th><td><i>  // N.B. These objects may change during compilation. It's not safe to cache</i></td></tr>
<tr><th id="94">94</th><td><i>  // them between functions.</i></td></tr>
<tr><th id="95">95</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="96">96</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetFrameLowering" title='llvm::TargetFrameLowering' data-ref="llvm::TargetFrameLowering">TargetFrameLowering</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv" title='llvm::TargetSubtargetInfo::getFrameLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo16getFrameLoweringEv">getFrameLowering</dfn>() <em>const</em> {</td></tr>
<tr><th id="97">97</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="98">98</th><td>  }</td></tr>
<tr><th id="99">99</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetLowering" title='llvm::TargetLowering' data-ref="llvm::TargetLowering">TargetLowering</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv" title='llvm::TargetSubtargetInfo::getTargetLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo17getTargetLoweringEv">getTargetLowering</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="100">100</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::SelectionDAGTargetInfo" title='llvm::SelectionDAGTargetInfo' data-ref="llvm::SelectionDAGTargetInfo">SelectionDAGTargetInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo19getSelectionDAGInfoEv" title='llvm::TargetSubtargetInfo::getSelectionDAGInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo19getSelectionDAGInfoEv">getSelectionDAGInfo</dfn>() <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="102">102</th><td>  }</td></tr>
<tr><th id="103">103</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::CallLowering" title='llvm::CallLowering' data-ref="llvm::CallLowering">CallLowering</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo15getCallLoweringEv" title='llvm::TargetSubtargetInfo::getCallLowering' data-ref="_ZNK4llvm19TargetSubtargetInfo15getCallLoweringEv">getCallLowering</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <i>// FIXME: This lets targets specialize the selector by subtarget (which lets</i></td></tr>
<tr><th id="106">106</th><td><i>  // us do things like a dedicated avx512 selector).  However, we might want</i></td></tr>
<tr><th id="107">107</th><td><i>  // to also specialize selectors by MachineFunction, which would let us be</i></td></tr>
<tr><th id="108">108</th><td><i>  // aware of optsize/optnone and such.</i></td></tr>
<tr><th id="109">109</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::InstructionSelector" title='llvm::InstructionSelector' data-ref="llvm::InstructionSelector">InstructionSelector</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo22getInstructionSelectorEv" title='llvm::TargetSubtargetInfo::getInstructionSelector' data-ref="_ZNK4llvm19TargetSubtargetInfo22getInstructionSelectorEv">getInstructionSelector</dfn>() <em>const</em> {</td></tr>
<tr><th id="110">110</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="111">111</th><td>  }</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo9getHwModeEv" title='llvm::TargetSubtargetInfo::getHwMode' data-ref="_ZNK4llvm19TargetSubtargetInfo9getHwModeEv">getHwMode</dfn>() <em>const</em> { <b>return</b> <var>0</var>; }</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td>  <i class="doc">/// Target can subclass this hook to select a different DAG scheduler.</i></td></tr>
<tr><th id="116">116</th><td>  <b>virtual</b> <a class="type" href="SchedulerRegistry.h.html#llvm::RegisterScheduler" title='llvm::RegisterScheduler' data-ref="llvm::RegisterScheduler">RegisterScheduler</a>::<a class="typedef" href="SchedulerRegistry.h.html#llvm::RegisterScheduler::FunctionPassCtor" title='llvm::RegisterScheduler::FunctionPassCtor' data-type='llvm::ScheduleDAGSDNodes *(*)(llvm::SelectionDAGISel *, CodeGenOpt::Level)' data-ref="llvm::RegisterScheduler::FunctionPassCtor">FunctionPassCtor</a></td></tr>
<tr><th id="117">117</th><td>      <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo15getDAGSchedulerENS_10CodeGenOpt5LevelE" title='llvm::TargetSubtargetInfo::getDAGScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo15getDAGSchedulerENS_10CodeGenOpt5LevelE">getDAGScheduler</dfn>(<span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a>) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::LegalizerInfo" title='llvm::LegalizerInfo' data-ref="llvm::LegalizerInfo">LegalizerInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv" title='llvm::TargetSubtargetInfo::getLegalizerInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo16getLegalizerInfoEv">getLegalizerInfo</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc">/// getRegisterInfo - If register information is available, return it.  If</i></td></tr>
<tr><th id="124">124</th><td><i class="doc">  /// not, return null.</i></td></tr>
<tr><th id="125">125</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i class="doc">/// If the information for the register banks is available, return it.</i></td></tr>
<tr><th id="128">128</th><td><i class="doc">  /// Otherwise return nullptr.</i></td></tr>
<tr><th id="129">129</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="#llvm::RegisterBankInfo" title='llvm::RegisterBankInfo' data-ref="llvm::RegisterBankInfo">RegisterBankInfo</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv" title='llvm::TargetSubtargetInfo::getRegBankInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo14getRegBankInfoEv">getRegBankInfo</dfn>() <em>const</em> { <b>return</b> <b>nullptr</b>; }</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>  <i class="doc">/// getInstrItineraryData - Returns instruction itinerary data for the target</i></td></tr>
<tr><th id="132">132</th><td><i class="doc">  /// or specific subtarget.</i></td></tr>
<tr><th id="133">133</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="../MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData">InstrItineraryData</a> *<dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv" title='llvm::TargetSubtargetInfo::getInstrItineraryData' data-ref="_ZNK4llvm19TargetSubtargetInfo21getInstrItineraryDataEv">getInstrItineraryData</dfn>() <em>const</em> {</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <i class="doc">/// Resolve a SchedClass at runtime, where SchedClass identifies an</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">  /// MCSchedClassDesc with the isVariant property. This may return the ID of</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">  /// another variant SchedClass, but repeated invocation must quickly terminate</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">  /// in a nonvariant SchedClass.</i></td></tr>
<tr><th id="141">141</th><td>  <b>virtual</b> <em>unsigned</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE" title='llvm::TargetSubtargetInfo::resolveSchedClass' data-ref="_ZNK4llvm19TargetSubtargetInfo17resolveSchedClassEjPKNS_12MachineInstrEPKNS_16TargetSchedModelE">resolveSchedClass</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="4640SchedClass" title='SchedClass' data-type='unsigned int' data-ref="4640SchedClass">SchedClass</dfn>,</td></tr>
<tr><th id="142">142</th><td>                                     <em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="4641MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="4641MI">MI</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                     <em>const</em> <a class="type" href="#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> *<dfn class="local col2 decl" id="4642SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel *' data-ref="4642SchedModel">SchedModel</dfn>) <em>const</em> {</td></tr>
<tr><th id="144">144</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="145">145</th><td>  }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <i class="doc">/// Returns true if MI is a dependency breaking zero-idiom instruction for the</i></td></tr>
<tr><th id="148">148</th><td><i class="doc">  /// subtarget.</i></td></tr>
<tr><th id="149">149</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="150">150</th><td><i class="doc">  /// This function also sets bits in Mask related to input operands that</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// are not in a data dependency relationship.  There is one bit for each</i></td></tr>
<tr><th id="152">152</th><td><i class="doc">  /// machine operand; implicit operands follow explicit operands in the bit</i></td></tr>
<tr><th id="153">153</th><td><i class="doc">  /// representation used for Mask.  An empty (i.e. a mask with all bits</i></td></tr>
<tr><th id="154">154</th><td><i class="doc">  /// cleared) means: data dependencies are "broken" for all the explicit input</i></td></tr>
<tr><th id="155">155</th><td><i class="doc">  /// machine operands of MI.</i></td></tr>
<tr><th id="156">156</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo11isZeroIdiomEPKNS_12MachineInstrERNS_5APIntE" title='llvm::TargetSubtargetInfo::isZeroIdiom' data-ref="_ZNK4llvm19TargetSubtargetInfo11isZeroIdiomEPKNS_12MachineInstrERNS_5APIntE">isZeroIdiom</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="4643MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="4643MI">MI</dfn>, <a class="type" href="../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col4 decl" id="4644Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="4644Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i class="doc">/// Returns true if MI is a dependency breaking instruction for the subtarget.</i></td></tr>
<tr><th id="161">161</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="162">162</th><td><i class="doc">  /// Similar in behavior to `isZeroIdiom`. However, it knows how to identify</i></td></tr>
<tr><th id="163">163</th><td><i class="doc">  /// all dependency breaking instructions (i.e. not just zero-idioms).</i></td></tr>
<tr><th id="164">164</th><td><i class="doc">  /// </i></td></tr>
<tr><th id="165">165</th><td><i class="doc">  /// As for `isZeroIdiom`, this method returns a mask of "broken" dependencies.</i></td></tr>
<tr><th id="166">166</th><td><i class="doc">  /// (See method `isZeroIdiom` for a detailed description of Mask).</i></td></tr>
<tr><th id="167">167</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo20isDependencyBreakingEPKNS_12MachineInstrERNS_5APIntE" title='llvm::TargetSubtargetInfo::isDependencyBreaking' data-ref="_ZNK4llvm19TargetSubtargetInfo20isDependencyBreakingEPKNS_12MachineInstrERNS_5APIntE">isDependencyBreaking</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="4645MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="4645MI">MI</dfn>, <a class="type" href="../ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt">APInt</a> &amp;<dfn class="local col6 decl" id="4646Mask" title='Mask' data-type='llvm::APInt &amp;' data-ref="4646Mask">Mask</dfn>) <em>const</em> {</td></tr>
<tr><th id="168">168</th><td>    <b>return</b> <a class="virtual member" href="#_ZNK4llvm19TargetSubtargetInfo11isZeroIdiomEPKNS_12MachineInstrERNS_5APIntE" title='llvm::TargetSubtargetInfo::isZeroIdiom' data-ref="_ZNK4llvm19TargetSubtargetInfo11isZeroIdiomEPKNS_12MachineInstrERNS_5APIntE">isZeroIdiom</a>(<a class="local col5 ref" href="#4645MI" title='MI' data-ref="4645MI">MI</a>, <span class='refarg'><a class="local col6 ref" href="#4646Mask" title='Mask' data-ref="4646Mask">Mask</a></span>);</td></tr>
<tr><th id="169">169</th><td>  }</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i class="doc">/// Returns true if MI is a candidate for move elimination.</i></td></tr>
<tr><th id="172">172</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="173">173</th><td><i class="doc">  /// A candidate for move elimination may be optimized out at register renaming</i></td></tr>
<tr><th id="174">174</th><td><i class="doc">  /// stage. Subtargets can specify the set of optimizable moves by</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// instantiating tablegen class `IsOptimizableRegisterMove` (see</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// llvm/Target/TargetInstrPredicate.td).</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// SubtargetEmitter is responsible for processing all the definitions of class</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// IsOptimizableRegisterMove, and auto-generate an override for this method.</i></td></tr>
<tr><th id="180">180</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo25isOptimizableRegisterMoveEPKNS_12MachineInstrE" title='llvm::TargetSubtargetInfo::isOptimizableRegisterMove' data-ref="_ZNK4llvm19TargetSubtargetInfo25isOptimizableRegisterMoveEPKNS_12MachineInstrE">isOptimizableRegisterMove</dfn>(<em>const</em> <a class="type" href="#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="4647MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="4647MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="181">181</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="182">182</th><td>  }</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc">/// True if the subtarget should run MachineScheduler after aggressive</i></td></tr>
<tr><th id="185">185</th><td><i class="doc">  /// coalescing.</i></td></tr>
<tr><th id="186">186</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="187">187</th><td><i class="doc">  /// This currently replaces the SelectionDAG scheduler with the "source" order</i></td></tr>
<tr><th id="188">188</th><td><i class="doc">  /// scheduler (though see below for an option to turn this off and use the</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// TargetLowering preference). It does not yet disable the postRA scheduler.</i></td></tr>
<tr><th id="190">190</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo22enableMachineSchedulerEv" title='llvm::TargetSubtargetInfo::enableMachineScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableMachineSchedulerEv">enableMachineScheduler</dfn>() <em>const</em>;</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>  <i class="doc">/// True if the machine scheduler should disable the TLI preference</i></td></tr>
<tr><th id="193">193</th><td><i class="doc">  /// for preRA scheduling with the source level scheduler.</i></td></tr>
<tr><th id="194">194</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo30enableMachineSchedDefaultSchedEv" title='llvm::TargetSubtargetInfo::enableMachineSchedDefaultSched' data-ref="_ZNK4llvm19TargetSubtargetInfo30enableMachineSchedDefaultSchedEv">enableMachineSchedDefaultSched</dfn>() <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="195">195</th><td></td></tr>
<tr><th id="196">196</th><td>  <i class="doc">/// True if the subtarget should run MachinePipeliner</i></td></tr>
<tr><th id="197">197</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo22enableMachinePipelinerEv" title='llvm::TargetSubtargetInfo::enableMachinePipeliner' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableMachinePipelinerEv">enableMachinePipeliner</dfn>() <em>const</em> { <b>return</b> <b>true</b>; };</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// True if the subtarget should enable joining global copies.</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// By default this is enabled if the machine scheduler is enabled, but</i></td></tr>
<tr><th id="202">202</th><td><i class="doc">  /// can be overridden.</i></td></tr>
<tr><th id="203">203</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo22enableJoinGlobalCopiesEv" title='llvm::TargetSubtargetInfo::enableJoinGlobalCopies' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableJoinGlobalCopiesEv">enableJoinGlobalCopies</dfn>() <em>const</em>;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <i class="doc">/// True if the subtarget should run a scheduler after register allocation.</i></td></tr>
<tr><th id="206">206</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="207">207</th><td><i class="doc">  /// By default this queries the PostRAScheduling bit in the scheduling model</i></td></tr>
<tr><th id="208">208</th><td><i class="doc">  /// which is the preferred way to influence this.</i></td></tr>
<tr><th id="209">209</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv" title='llvm::TargetSubtargetInfo::enablePostRAScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo21enablePostRASchedulerEv">enablePostRAScheduler</dfn>() <em>const</em>;</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>  <i class="doc">/// True if the subtarget should run the atomic expansion pass.</i></td></tr>
<tr><th id="212">212</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo18enableAtomicExpandEv" title='llvm::TargetSubtargetInfo::enableAtomicExpand' data-ref="_ZNK4llvm19TargetSubtargetInfo18enableAtomicExpandEv">enableAtomicExpand</dfn>() <em>const</em>;</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i class="doc">/// True if the subtarget should run the indirectbr expansion pass.</i></td></tr>
<tr><th id="215">215</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo22enableIndirectBrExpandEv" title='llvm::TargetSubtargetInfo::enableIndirectBrExpand' data-ref="_ZNK4llvm19TargetSubtargetInfo22enableIndirectBrExpandEv">enableIndirectBrExpand</dfn>() <em>const</em>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>  <i class="doc">/// Override generic scheduling policy within a region.</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// This is a convenient way for targets that don't provide any custom</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">  /// scheduling heuristics (no custom MachineSchedStrategy) to make</i></td></tr>
<tr><th id="221">221</th><td><i class="doc">  /// changes to the generic scheduling policy.</i></td></tr>
<tr><th id="222">222</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj" title='llvm::TargetSubtargetInfo::overrideSchedPolicy' data-ref="_ZNK4llvm19TargetSubtargetInfo19overrideSchedPolicyERNS_18MachineSchedPolicyEj">overrideSchedPolicy</dfn>(<a class="type" href="#llvm::MachineSchedPolicy" title='llvm::MachineSchedPolicy' data-ref="llvm::MachineSchedPolicy">MachineSchedPolicy</a> &amp;<dfn class="local col8 decl" id="4648Policy" title='Policy' data-type='llvm::MachineSchedPolicy &amp;' data-ref="4648Policy">Policy</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                   <em>unsigned</em> <dfn class="local col9 decl" id="4649NumRegionInstrs" title='NumRegionInstrs' data-type='unsigned int' data-ref="4649NumRegionInstrs">NumRegionInstrs</dfn>) <em>const</em> {}</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i>// Perform target specific adjustments to the latency of a schedule</i></td></tr>
<tr><th id="226">226</th><td><i>  // dependency.</i></td></tr>
<tr><th id="227">227</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE" title='llvm::TargetSubtargetInfo::adjustSchedDependency' data-ref="_ZNK4llvm19TargetSubtargetInfo21adjustSchedDependencyEPNS_5SUnitES2_RNS_4SDepE">adjustSchedDependency</dfn>(<a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col0 decl" id="4650def" title='def' data-type='llvm::SUnit *' data-ref="4650def">def</dfn>, <a class="type" href="#llvm::SUnit" title='llvm::SUnit' data-ref="llvm::SUnit">SUnit</a> *<dfn class="local col1 decl" id="4651use" title='use' data-type='llvm::SUnit *' data-ref="4651use">use</dfn>, <a class="type" href="#llvm::SDep" title='llvm::SDep' data-ref="llvm::SDep">SDep</a> &amp;<dfn class="local col2 decl" id="4652dep" title='dep' data-type='llvm::SDep &amp;' data-ref="4652dep">dep</dfn>) <em>const</em> {}</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>  <i>// For use with PostRAScheduling: get the anti-dependence breaking that should</i></td></tr>
<tr><th id="230">230</th><td><i>  // be performed before post-RA scheduling.</i></td></tr>
<tr><th id="231">231</th><td>  <b>virtual</b> <a class="typedef" href="#llvm::TargetSubtargetInfo::AntiDepBreakMode" title='llvm::TargetSubtargetInfo::AntiDepBreakMode' data-type='enum AntiDepBreakMode' data-ref="llvm::TargetSubtargetInfo::AntiDepBreakMode">AntiDepBreakMode</a> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo19getAntiDepBreakModeEv" title='llvm::TargetSubtargetInfo::getAntiDepBreakMode' data-ref="_ZNK4llvm19TargetSubtargetInfo19getAntiDepBreakModeEv">getAntiDepBreakMode</dfn>() <em>const</em> { <b>return</b> <a class="enum" href="#llvm::TargetSubtargetInfo::ANTIDEP_NONE" title='llvm::TargetSubtargetInfo::ANTIDEP_NONE' data-ref="llvm::TargetSubtargetInfo::ANTIDEP_NONE">ANTIDEP_NONE</a>; }</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <i>// For use with PostRAScheduling: in CriticalPathRCs, return any register</i></td></tr>
<tr><th id="234">234</th><td><i>  // classes that should only be considered for anti-dependence breaking if they</i></td></tr>
<tr><th id="235">235</th><td><i>  // are on the critical path.</i></td></tr>
<tr><th id="236">236</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo18getCriticalPathRCsERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE" title='llvm::TargetSubtargetInfo::getCriticalPathRCs' data-ref="_ZNK4llvm19TargetSubtargetInfo18getCriticalPathRCsERNS_15SmallVectorImplIPKNS_19TargetRegisterClassEEE">getCriticalPathRCs</dfn>(<a class="typedef" href="#llvm::TargetSubtargetInfo::RegClassVector" title='llvm::TargetSubtargetInfo::RegClassVector' data-type='SmallVectorImpl&lt;const llvm::TargetRegisterClass *&gt;' data-ref="llvm::TargetSubtargetInfo::RegClassVector">RegClassVector</a> &amp;<dfn class="local col3 decl" id="4653CriticalPathRCs" title='CriticalPathRCs' data-type='RegClassVector &amp;' data-ref="4653CriticalPathRCs">CriticalPathRCs</dfn>) <em>const</em> {</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <a class="local col3 ref" href="#4653CriticalPathRCs" title='CriticalPathRCs' data-ref="4653CriticalPathRCs">CriticalPathRCs</a>.<a class="ref" href="../ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="238">238</th><td>  }</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td>  <i>// Provide an ordered list of schedule DAG mutations for the post-RA</i></td></tr>
<tr><th id="241">241</th><td><i>  // scheduler.</i></td></tr>
<tr><th id="242">242</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::TargetSubtargetInfo::getPostRAMutations' data-ref="_ZNK4llvm19TargetSubtargetInfo18getPostRAMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getPostRAMutations</dfn>(</td></tr>
<tr><th id="243">243</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col4 decl" id="4654Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="4654Mutations">Mutations</dfn>) <em>const</em> {</td></tr>
<tr><th id="244">244</th><td>  }</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>  <i>// Provide an ordered list of schedule DAG mutations for the machine</i></td></tr>
<tr><th id="247">247</th><td><i>  // pipeliner.</i></td></tr>
<tr><th id="248">248</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE" title='llvm::TargetSubtargetInfo::getSMSMutations' data-ref="_ZNK4llvm19TargetSubtargetInfo15getSMSMutationsERSt6vectorISt10unique_ptrINS_19ScheduleDAGMutationESt14default_deleteIS3_EESaIS6_EE">getSMSMutations</dfn>(</td></tr>
<tr><th id="249">249</th><td>      <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="ScheduleDAGMutation.h.html#llvm::ScheduleDAGMutation" title='llvm::ScheduleDAGMutation' data-ref="llvm::ScheduleDAGMutation">ScheduleDAGMutation</a>&gt;&gt; &amp;<dfn class="local col5 decl" id="4655Mutations" title='Mutations' data-type='std::vector&lt;std::unique_ptr&lt;ScheduleDAGMutation&gt; &gt; &amp;' data-ref="4655Mutations">Mutations</dfn>) <em>const</em> {</td></tr>
<tr><th id="250">250</th><td>  }</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <i class="doc">/// Default to DFA for resource management, return false when target will use</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// ProcResource in InstrSchedModel instead.</i></td></tr>
<tr><th id="254">254</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv" title='llvm::TargetSubtargetInfo::useDFAforSMS' data-ref="_ZNK4llvm19TargetSubtargetInfo12useDFAforSMSEv">useDFAforSMS</dfn>() <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <i>// For use with PostRAScheduling: get the minimum optimization level needed</i></td></tr>
<tr><th id="257">257</th><td><i>  // to enable post-RA scheduling.</i></td></tr>
<tr><th id="258">258</th><td>  <b>virtual</b> <span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv" title='llvm::TargetSubtargetInfo::getOptLevelToEnablePostRAScheduler' data-ref="_ZNK4llvm19TargetSubtargetInfo34getOptLevelToEnablePostRASchedulerEv">getOptLevelToEnablePostRAScheduler</dfn>() <em>const</em> {</td></tr>
<tr><th id="259">259</th><td>    <b>return</b> <span class="namespace">CodeGenOpt::</span><a class="enum" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level::Default" title='llvm::CodeGenOpt::Level::Default' data-ref="llvm::CodeGenOpt::Level::Default">Default</a>;</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <i class="doc">/// True if the subtarget should run the local reassignment</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// heuristic of the register allocator.</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// This heuristic may be compile time intensive,<span class="command"> \p</span> <span class="arg">OptLevel</span> provides</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// a finer grain to tune the register allocator.</i></td></tr>
<tr><th id="266">266</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo25enableRALocalReassignmentENS_10CodeGenOpt5LevelE" title='llvm::TargetSubtargetInfo::enableRALocalReassignment' data-ref="_ZNK4llvm19TargetSubtargetInfo25enableRALocalReassignmentENS_10CodeGenOpt5LevelE">enableRALocalReassignment</dfn>(<span class="namespace">CodeGenOpt::</span><a class="type" href="../Support/CodeGen.h.html#llvm::CodeGenOpt::Level" title='llvm::CodeGenOpt::Level' data-ref="llvm::CodeGenOpt::Level">Level</a> <dfn class="local col6 decl" id="4656OptLevel" title='OptLevel' data-type='CodeGenOpt::Level' data-ref="4656OptLevel">OptLevel</dfn>) <em>const</em>;</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td>  <i class="doc">/// True if the subtarget should consider the cost of local intervals</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  /// created by a split candidate when choosing the best split candidate. This</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// heuristic may be compile time intensive.</i></td></tr>
<tr><th id="271">271</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo25enableAdvancedRASplitCostEv" title='llvm::TargetSubtargetInfo::enableAdvancedRASplitCost' data-ref="_ZNK4llvm19TargetSubtargetInfo25enableAdvancedRASplitCostEv">enableAdvancedRASplitCost</dfn>() <em>const</em>;</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>  <i class="doc">/// Enable use of alias analysis during code generation (during MI</i></td></tr>
<tr><th id="274">274</th><td><i class="doc">  /// scheduling, DAGCombine, etc.).</i></td></tr>
<tr><th id="275">275</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo5useAAEv" title='llvm::TargetSubtargetInfo::useAA' data-ref="_ZNK4llvm19TargetSubtargetInfo5useAAEv">useAA</dfn>() <em>const</em>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i class="doc">/// Enable the use of the early if conversion pass.</i></td></tr>
<tr><th id="278">278</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo23enableEarlyIfConversionEv" title='llvm::TargetSubtargetInfo::enableEarlyIfConversion' data-ref="_ZNK4llvm19TargetSubtargetInfo23enableEarlyIfConversionEv">enableEarlyIfConversion</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i class="doc">/// Return PBQPConstraint(s) for the target.</i></td></tr>
<tr><th id="281">281</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="282">282</th><td><i class="doc">  /// Override to provide custom PBQP constraints.</i></td></tr>
<tr><th id="283">283</th><td>  <b>virtual</b> <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="PBQPRAConstraint.h.html#llvm::PBQPRAConstraint" title='llvm::PBQPRAConstraint' data-ref="llvm::PBQPRAConstraint">PBQPRAConstraint</a>&gt; <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo24getCustomPBQPConstraintsEv" title='llvm::TargetSubtargetInfo::getCustomPBQPConstraints' data-ref="_ZNK4llvm19TargetSubtargetInfo24getCustomPBQPConstraintsEv">getCustomPBQPConstraints</dfn>() <em>const</em> {</td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <a class="ref fake" href="../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EDn" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn"></a><b>nullptr</b>;</td></tr>
<tr><th id="285">285</th><td>  }</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td>  <i class="doc">/// Enable tracking of subregister liveness in register allocator.</i></td></tr>
<tr><th id="288">288</th><td><i class="doc">  /// Please use MachineRegisterInfo::subRegLivenessEnabled() instead where</i></td></tr>
<tr><th id="289">289</th><td><i class="doc">  /// possible.</i></td></tr>
<tr><th id="290">290</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm19TargetSubtargetInfo20enableSubRegLivenessEv" title='llvm::TargetSubtargetInfo::enableSubRegLiveness' data-ref="_ZNK4llvm19TargetSubtargetInfo20enableSubRegLivenessEv">enableSubRegLiveness</dfn>() <em>const</em> { <b>return</b> <b>false</b>; }</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i class="doc">/// This is called after a .mir file was loaded.</i></td></tr>
<tr><th id="293">293</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZNK4llvm19TargetSubtargetInfo13mirFileLoadedERNS_15MachineFunctionE" title='llvm::TargetSubtargetInfo::mirFileLoaded' data-ref="_ZNK4llvm19TargetSubtargetInfo13mirFileLoadedERNS_15MachineFunctionE">mirFileLoaded</dfn>(<a class="type" href="../Target/TargetOptions.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="4657MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4657MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="294">294</th><td>};</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#<span data-ppcond="13">endif</span> // LLVM_CODEGEN_TARGETSUBTARGETINFO_H</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../clang/lib/CodeGen/BackendUtil.cpp.html'>llvm/clang/lib/CodeGen/BackendUtil.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
