# ğŸ§  ROM_16 VHDL Module

This project implements a **16-word ROM (Read-Only Memory)** using VHDL. The module takes a 4-bit address and outputs an 8-bit data value on every rising edge of the clock.

---

## ğŸ“¦ Module Summary

- ğŸ“‡ **Name:** `ROM_16`
- ğŸ§® **Size:** 16 addresses (4-bit addressing)
- ğŸ”¢ **Word Width:** 8 bits
- ğŸ•’ **Timing:** Synchronous read on clock rising edge

