// Seed: 727918323
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output tri1 id_1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd97,
    parameter id_4 = 32'd5
) (
    input supply1 _id_0
);
  wire [-1 : id_0] id_2;
  logic id_3;
  logic [7:0][1 : "" *  1] _id_4, id_5;
  always_latch begin : LABEL_0
    $unsigned(7);
    ;
    @(posedge 1) id_5[-1] <= id_3;
  end
  assign id_2 = -1;
  initial id_5[1 : id_4] <= id_4;
  module_0 modCall_1 (
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
