axi_register_verification_axi_vip_0_0_pkg.sv,systemverilog,xil_defaultlib,../../../bd/axi_register_verification/ip/axi_register_verification_axi_vip_0_0/sim/axi_register_verification_axi_vip_0_0_pkg.sv,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
axi_register_verification_axi_vip_0_0.sv,systemverilog,xil_defaultlib,../../../bd/axi_register_verification/ip/axi_register_verification_axi_vip_0_0/sim/axi_register_verification_axi_vip_0_0.sv,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
SimpleRegistersBank_slave_lite_v1_0_S00_AXI.v,verilog,xil_defaultlib,../../../bd/axi_register_verification/ipshared/9bbb/hdl/SimpleRegistersBank_slave_lite_v1_0_S00_AXI.v,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
SimpleRegistersBank.v,verilog,xil_defaultlib,../../../bd/axi_register_verification/ipshared/9bbb/hdl/SimpleRegistersBank.v,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
axi_register_verification_SimpleRegistersBank_0_0.v,verilog,xil_defaultlib,../../../bd/axi_register_verification/ip/axi_register_verification_SimpleRegistersBank_0_0/sim/axi_register_verification_SimpleRegistersBank_0_0.v,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
axi_register_verification.v,verilog,xil_defaultlib,../../../bd/axi_register_verification/sim/axi_register_verification.v,incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"incdir="../../../../../../../../../Xilinx/2025.1/data/rsb/busdef"incdir="../../../../FPGA.gen/sources_1/bd/axi_register_verification/ipshared/ec67/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
