../../core/taiga_config.sv  
../../core/taiga_types.sv  
../../l2_arbiter/l2_config_and_types.sv 
../../l2_arbiter/l2_interfaces.sv

../../local_memory/local_memory_interface.sv 
../../local_memory/local_mem.sv

../../core/interfaces.sv  
../../core/gc_unit.sv  
../../core/branch_unit.sv  

../../core/barrel_shifter.sv  
../../core/alu_unit.sv  

../../core/axi_master.sv  
../../core/axi_to_arb.sv  

../../core/one_hot_occupancy.sv 
../../core/binary_occupancy.sv 
../../core/taiga_fifo.sv  


../../core/intel_byte_enable_ram.sv  
../../core/xilinx_byte_enable_ram.sv  
../../core/byte_en_BRAM.sv 

../../core/one_hot_to_integer.sv  
  
../../core/cycler.sv  
  
../../core/tag_bank.sv  
../../core/dbram.sv  
../../core/ddata_bank.sv  
../../core/dtag_banks.sv  
../../core/amo_alu.sv  
../../core/dcache.sv  
../../core/load_store_unit.sv  


../../core/ibram.sv  
../../core/itag_banks.sv  
../../core/icache.sv  



../../core/csr_types.sv  
../../core/mstatus_priv_reg.sv 
../../core/csr_unit.sv  



../../core/div_radix2.sv
../../core/div_radix2_ET.sv
../../core/div_radix4.sv
../../core/div_radix4_ET.sv
../../core/div_radix16.sv
../../core/normdiv.sv  
../../core/msb.sv
../../core/msb_naive.sv
../../core/clz.sv
../../core/div_quick_clz.sv
../../core/div_quick_naive.sv
../../core/quickdiv.sv  
../../core/div_unit.sv  

../../core/lut_ram.sv  
../../core/tlb_lut_ram.sv  
../../core/mmu.sv  

../../core/mul_unit.sv  




../../core/l1_arbiter.sv  
../../core/ras.sv  
../../core/branch_table.sv  
../../core/fetch.sv  
../../core/instruction_buffer.sv  
../../core/decode.sv  

../../core/inuse.sv 
../../core/register_file.sv  

../../core/id_generator.sv  
../../core/inflight_queue.sv  

../../core/write_back.sv  


../../core/taiga.sv  
ver_top.sv  
