#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 23 16:52:19 2025
# Process ID: 20887
# Current directory: /home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1
# Command line: vivado -log pcie_xlconstant_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie_xlconstant_0_0.tcl
# Log file: /home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1/pcie_xlconstant_0_0.vds
# Journal file: /home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source pcie_xlconstant_0_0.tcl -notrace
Command: synth_design -top pcie_xlconstant_0_0 -part xc7z045ffg900-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20929 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:02 . Memory (MB): peak = 1313.957 ; gain = 84.000 ; free physical = 17443 ; free virtual = 28876
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pcie_xlconstant_0_0' [/home/alexey101/vivado_prj/pcie/pcie.srcs/sources_1/bd/pcie/ip/pcie_xlconstant_0_0/synth/pcie_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [/home/alexey101/vivado_prj/pcie/pcie.srcs/sources_1/bd/pcie/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (1#1) [/home/alexey101/vivado_prj/pcie/pcie.srcs/sources_1/bd/pcie/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pcie_xlconstant_0_0' (2#1) [/home/alexey101/vivado_prj/pcie/pcie.srcs/sources_1/bd/pcie/ip/pcie_xlconstant_0_0/synth/pcie_xlconstant_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.582 ; gain = 129.625 ; free physical = 16976 ; free virtual = 28414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.582 ; gain = 129.625 ; free physical = 16971 ; free virtual = 28408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1359.582 ; gain = 129.625 ; free physical = 16971 ; free virtual = 28408
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1695.191 ; gain = 1.000 ; free physical = 15350 ; free virtual = 26803
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.191 ; gain = 465.234 ; free physical = 15348 ; free virtual = 26814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.191 ; gain = 465.234 ; free physical = 15348 ; free virtual = 26814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.191 ; gain = 465.234 ; free physical = 15348 ; free virtual = 26814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.191 ; gain = 465.234 ; free physical = 15362 ; free virtual = 26828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3330] design pcie_xlconstant_0_0 has an empty top module
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[18] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[17] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[16] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[15] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[14] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[13] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[12] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[11] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[10] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[9] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[8] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[7] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[6] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[5] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[4] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[3] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[2] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[1] driven by constant 0
INFO: [Synth 8-3917] design pcie_xlconstant_0_0 has port dout[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1695.191 ; gain = 465.234 ; free physical = 15362 ; free virtual = 26830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14829 ; free virtual = 26304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14829 ; free virtual = 26304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14829 ; free virtual = 26304
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14742 ; free virtual = 26217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1707.176 ; gain = 477.219 ; free physical = 14743 ; free virtual = 26218
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1708.176 ; gain = 142.609 ; free physical = 14726 ; free virtual = 26201
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1708.184 ; gain = 478.219 ; free physical = 14726 ; free virtual = 26201
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 1732.176 ; gain = 521.676 ; free physical = 14633 ; free virtual = 26109
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1/pcie_xlconstant_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP /home/alexey101/vivado_prj/pcie/pcie.srcs/sources_1/bd/pcie/ip/pcie_xlconstant_0_0/pcie_xlconstant_0_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/alexey101/vivado_prj/pcie/pcie.runs/pcie_xlconstant_0_0_synth_1/pcie_xlconstant_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pcie_xlconstant_0_0_utilization_synth.rpt -pb pcie_xlconstant_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1732.176 ; gain = 0.000 ; free physical = 14971 ; free virtual = 26444
INFO: [Common 17-206] Exiting Vivado at Tue Dec 23 16:52:56 2025...
