// Seed: 3632224392
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  assign id_2[{1'b0{1}}] = id_2;
  always @(posedge id_2 or id_2[1]) begin
    id_1 = #1 id_1;
  end
endmodule
