# 1 "arch/arm/boot/dts/imx51-zii-rdu1.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/imx51-zii-rdu1.dts"





/dts-v1/;
# 1 "arch/arm/boot/dts/imx51.dtsi" 1





# 1 "arch/arm/boot/dts/imx51-pinfunc.h" 1
# 7 "arch/arm/boot/dts/imx51.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/imx5-clock.h" 1
# 8 "arch/arm/boot/dts/imx51.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm/boot/dts/imx51.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 10 "arch/arm/boot/dts/imx51.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 11 "arch/arm/boot/dts/imx51.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;





 chosen {};

 aliases {
  ethernet0 = &fec;
  gpio0 = &gpio1;
  gpio1 = &gpio2;
  gpio2 = &gpio3;
  gpio3 = &gpio4;
  i2c0 = &i2c1;
  i2c1 = &i2c2;
  mmc0 = &esdhc1;
  mmc1 = &esdhc2;
  mmc2 = &esdhc3;
  mmc3 = &esdhc4;
  serial0 = &uart1;
  serial1 = &uart2;
  serial2 = &uart3;
  spi0 = &ecspi1;
  spi1 = &ecspi2;
  spi2 = &cspi;
 };

 tzic: tz-interrupt-controller@e0000000 {
  compatible = "fsl,imx51-tzic", "fsl,tzic";
  interrupt-controller;
  #interrupt-cells = <1>;
  reg = <0xe0000000 0x4000>;
 };

 clocks {
  ckil {
   compatible = "fsl,imx-ckil", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };

  ckih1 {
   compatible = "fsl,imx-ckih1", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  ckih2 {
   compatible = "fsl,imx-ckih2", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <0>;
  };

  osc {
   compatible = "fsl,imx-osc", "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <24000000>;
  };
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a8";
   reg = <0>;
   clock-latency = <62500>;
   clocks = <&clks 24>;
   clock-names = "cpu";
   operating-points = <
    166000 1000000
    600000 1050000
    800000 1100000
   >;
   voltage-tolerance = <5>;
  };
 };

 pmu: pmu {
  compatible = "arm,cortex-a8-pmu";
  interrupt-parent = <&tzic>;
  interrupts = <77>;
 };

 usbphy0: usbphy0 {
  compatible = "usb-nop-xceiv";
  clocks = <&clks 75>;
  clock-names = "main_clk";
  #phy-cells = <0>;
 };

 display-subsystem {
  compatible = "fsl,imx-display-subsystem";
  ports = <&ipu_di0>, <&ipu_di1>;
 };

 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  interrupt-parent = <&tzic>;
  ranges;

  iram: iram@1ffe0000 {
   compatible = "mmio-sram";
   reg = <0x1ffe0000 0x20000>;
  };

  gpu: gpu@30000000 {
   compatible = "amd,imageon-200.1", "amd,imageon";
   reg = <0x30000000 0x20000>;
   reg-names = "kgsl_3d0_reg_memory";
   interrupts = <12>;
   interrupt-names = "kgsl_3d0_irq";
   clocks = <&clks 162>, <&clks 164>;
   clock-names = "core_clk", "mem_iface_clk";
  };

  ipu: ipu@40000000 {
   #address-cells = <1>;
   #size-cells = <0>;
   compatible = "fsl,imx51-ipu";
   reg = <0x40000000 0x20000000>;
   interrupts = <11 10>;
   clocks = <&clks 59>,
     <&clks 110>,
     <&clks 61>;
   clock-names = "bus", "di0", "di1";
   resets = <&src 2>;

   ipu_di0: port@2 {
    reg = <2>;

    ipu_di0_disp1: endpoint {
    };
   };

   ipu_di1: port@3 {
    reg = <3>;

    ipu_di1_disp2: endpoint {
    };
   };
  };

  aips@70000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x70000000 0x10000000>;
   ranges;

   spba@70000000 {
    compatible = "fsl,spba-bus", "simple-bus";
    #address-cells = <1>;
    #size-cells = <1>;
    reg = <0x70000000 0x40000>;
    ranges;

    esdhc1: esdhc@70004000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70004000 0x4000>;
     interrupts = <1>;
     clocks = <&clks 44>,
       <&clks 0>,
       <&clks 71>;
     clock-names = "ipg", "ahb", "per";
     status = "disabled";
    };

    esdhc2: esdhc@70008000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70008000 0x4000>;
     interrupts = <2>;
     clocks = <&clks 45>,
       <&clks 0>,
       <&clks 72>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };

    uart3: serial@7000c000 {
     compatible = "fsl,imx51-uart", "fsl,imx21-uart";
     reg = <0x7000c000 0x4000>;
     interrupts = <33>;
     clocks = <&clks 32>,
       <&clks 33>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ecspi1: spi@70010000 {
     #address-cells = <1>;
     #size-cells = <0>;
     compatible = "fsl,imx51-ecspi";
     reg = <0x70010000 0x4000>;
     interrupts = <36>;
     clocks = <&clks 51>,
       <&clks 52>;
     clock-names = "ipg", "per";
     status = "disabled";
    };

    ssi2: ssi@70014000 {
     #sound-dai-cells = <0>;
     compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
     reg = <0x70014000 0x4000>;
     interrupts = <30>;
     clocks = <&clks 49>,
       <&clks 148>;
     clock-names = "ipg", "baud";
     dmas = <&sdma 24 1 0>,
            <&sdma 25 1 0>;
     dma-names = "rx", "tx";
     fsl,fifo-depth = <15>;
     status = "disabled";
    };

    esdhc3: esdhc@70020000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70020000 0x4000>;
     interrupts = <3>;
     clocks = <&clks 46>,
       <&clks 0>,
       <&clks 73>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };

    esdhc4: esdhc@70024000 {
     compatible = "fsl,imx51-esdhc";
     reg = <0x70024000 0x4000>;
     interrupts = <4>;
     clocks = <&clks 47>,
       <&clks 0>,
       <&clks 74>;
     clock-names = "ipg", "ahb", "per";
     bus-width = <4>;
     status = "disabled";
    };
   };

   aipstz1: bridge@73f00000 {
    compatible = "fsl,imx51-aipstz";
    reg = <0x73f00000 0x60>;
   };

   usbotg: usb@73f80000 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80000 0x0200>;
    interrupts = <18>;
    clocks = <&clks 108>;
    fsl,usbmisc = <&usbmisc 0>;
    fsl,usbphy = <&usbphy0>;
    status = "disabled";
   };

   usbh1: usb@73f80200 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80200 0x0200>;
    interrupts = <14>;
    clocks = <&clks 108>;
    fsl,usbmisc = <&usbmisc 1>;
    dr_mode = "host";
    status = "disabled";
   };

   usbh2: usb@73f80400 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80400 0x0200>;
    interrupts = <16>;
    clocks = <&clks 108>;
    fsl,usbmisc = <&usbmisc 2>;
    dr_mode = "host";
    status = "disabled";
   };

   usbh3: usb@73f80600 {
    compatible = "fsl,imx51-usb", "fsl,imx27-usb";
    reg = <0x73f80600 0x0200>;
    interrupts = <17>;
    clocks = <&clks 108>;
    fsl,usbmisc = <&usbmisc 3>;
    dr_mode = "host";
    status = "disabled";
   };

   usbmisc: usbmisc@73f80800 {
    #index-cells = <1>;
    compatible = "fsl,imx51-usbmisc";
    reg = <0x73f80800 0x200>;
    clocks = <&clks 108>;
   };

   gpio1: gpio@73f84000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f84000 0x4000>;
    interrupts = <50 51>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio2: gpio@73f88000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f88000 0x4000>;
    interrupts = <52 53>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio3: gpio@73f8c000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f8c000 0x4000>;
    interrupts = <54 55>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   gpio4: gpio@73f90000 {
    compatible = "fsl,imx51-gpio", "fsl,imx35-gpio";
    reg = <0x73f90000 0x4000>;
    interrupts = <56 57>;
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    #interrupt-cells = <2>;
   };

   kpp: kpp@73f94000 {
    compatible = "fsl,imx51-kpp", "fsl,imx21-kpp";
    reg = <0x73f94000 0x4000>;
    interrupts = <60>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   wdog1: wdog@73f98000 {
    compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
    reg = <0x73f98000 0x4000>;
    interrupts = <58>;
    clocks = <&clks 0>;
   };

   wdog2: wdog@73f9c000 {
    compatible = "fsl,imx51-wdt", "fsl,imx21-wdt";
    reg = <0x73f9c000 0x4000>;
    interrupts = <59>;
    clocks = <&clks 0>;
    status = "disabled";
   };

   gpt: timer@73fa0000 {
    compatible = "fsl,imx51-gpt", "fsl,imx31-gpt";
    reg = <0x73fa0000 0x4000>;
    interrupts = <39>;
    clocks = <&clks 36>,
      <&clks 41>;
    clock-names = "ipg", "per";
   };

   iomuxc: iomuxc@73fa8000 {
    compatible = "fsl,imx51-iomuxc";
    reg = <0x73fa8000 0x4000>;
   };

   pwm1: pwm@73fb4000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
    reg = <0x73fb4000 0x4000>;
    clocks = <&clks 37>,
      <&clks 38>;
    clock-names = "ipg", "per";
    interrupts = <61>;
   };

   pwm2: pwm@73fb8000 {
    #pwm-cells = <2>;
    compatible = "fsl,imx51-pwm", "fsl,imx27-pwm";
    reg = <0x73fb8000 0x4000>;
    clocks = <&clks 39>,
      <&clks 40>;
    clock-names = "ipg", "per";
    interrupts = <94>;
   };

   uart1: serial@73fbc000 {
    compatible = "fsl,imx51-uart", "fsl,imx21-uart";
    reg = <0x73fbc000 0x4000>;
    interrupts = <31>;
    clocks = <&clks 28>,
      <&clks 29>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   uart2: serial@73fc0000 {
    compatible = "fsl,imx51-uart", "fsl,imx21-uart";
    reg = <0x73fc0000 0x4000>;
    interrupts = <32>;
    clocks = <&clks 30>,
      <&clks 31>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   src: src@73fd0000 {
    compatible = "fsl,imx51-src";
    reg = <0x73fd0000 0x4000>;
    #reset-cells = <1>;
   };

   clks: ccm@73fd4000{
    compatible = "fsl,imx51-ccm";
    reg = <0x73fd4000 0x4000>;
    interrupts = <0 71 0x04 0 72 0x04>;
    #clock-cells = <1>;
   };
  };

  aips@80000000 {
   compatible = "fsl,aips-bus", "simple-bus";
   #address-cells = <1>;
   #size-cells = <1>;
   reg = <0x80000000 0x10000000>;
   ranges;

   aipstz2: bridge@83f00000 {
    compatible = "fsl,imx51-aipstz";
    reg = <0x83f00000 0x60>;
   };

   iim: iim@83f98000 {
    compatible = "fsl,imx51-iim", "fsl,imx27-iim";
    reg = <0x83f98000 0x4000>;
    interrupts = <69>;
    clocks = <&clks 107>;
   };

   tigerp: tigerp@83fa0000 {
    compatible = "fsl,imx51-tigerp";
    reg = <0x83fa0000 0x28>;
   };

   owire: owire@83fa4000 {
    compatible = "fsl,imx51-owire", "fsl,imx21-owire";
    reg = <0x83fa4000 0x4000>;
    interrupts = <88>;
    clocks = <&clks 159>;
    status = "disabled";
   };

   ecspi2: spi@83fac000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-ecspi";
    reg = <0x83fac000 0x4000>;
    interrupts = <37>;
    clocks = <&clks 53>,
      <&clks 54>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   sdma: sdma@83fb0000 {
    compatible = "fsl,imx51-sdma", "fsl,imx35-sdma";
    reg = <0x83fb0000 0x4000>;
    interrupts = <6>;
    clocks = <&clks 56>,
      <&clks 5>;
    clock-names = "ipg", "ahb";
    #dma-cells = <3>;
    fsl,sdma-ram-script-name = "imx/sdma/sdma-imx51.bin";
   };

   cspi: spi@83fc0000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-cspi", "fsl,imx35-cspi";
    reg = <0x83fc0000 0x4000>;
    interrupts = <38>;
    clocks = <&clks 55>,
      <&clks 55>;
    clock-names = "ipg", "per";
    status = "disabled";
   };

   i2c2: i2c@83fc4000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
    reg = <0x83fc4000 0x4000>;
    interrupts = <63>;
    clocks = <&clks 35>;
    status = "disabled";
   };

   i2c1: i2c@83fc8000 {
    #address-cells = <1>;
    #size-cells = <0>;
    compatible = "fsl,imx51-i2c", "fsl,imx21-i2c";
    reg = <0x83fc8000 0x4000>;
    interrupts = <62>;
    clocks = <&clks 34>;
    status = "disabled";
   };

   ssi1: ssi@83fcc000 {
    #sound-dai-cells = <0>;
    compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
    reg = <0x83fcc000 0x4000>;
    interrupts = <29>;
    clocks = <&clks 48>,
      <&clks 147>;
    clock-names = "ipg", "baud";
    dmas = <&sdma 28 0 0>,
           <&sdma 29 0 0>;
    dma-names = "rx", "tx";
    fsl,fifo-depth = <15>;
    status = "disabled";
   };

   audmux: audmux@83fd0000 {
    compatible = "fsl,imx51-audmux", "fsl,imx31-audmux";
    reg = <0x83fd0000 0x4000>;
    clocks = <&clks 0>;
    clock-names = "audmux";
    status = "disabled";
   };

   m4if: m4if@83fd8000 {
    compatible = "fsl,imx51-m4if";
    reg = <0x83fd8000 0x1000>;
   };

   weim: weim@83fda000 {
    #address-cells = <2>;
    #size-cells = <1>;
    compatible = "fsl,imx51-weim";
    reg = <0x83fda000 0x1000>;
    clocks = <&clks 57>;
    ranges = <
     0 0 0xb0000000 0x08000000
     1 0 0xb8000000 0x08000000
     2 0 0xc0000000 0x08000000
     3 0 0xc8000000 0x04000000
     4 0 0xcc000000 0x02000000
     5 0 0xce000000 0x02000000
    >;
    status = "disabled";
   };

   nfc: nand@83fdb000 {
    #address-cells = <1>;
    #size-cells = <1>;
    compatible = "fsl,imx51-nand";
    reg = <0x83fdb000 0x1000 0xcfff0000 0x10000>;
    interrupts = <8>;
    clocks = <&clks 60>;
    status = "disabled";
   };

   pata: pata@83fe0000 {
    compatible = "fsl,imx51-pata", "fsl,imx27-pata";
    reg = <0x83fe0000 0x4000>;
    interrupts = <70>;
    clocks = <&clks 172>;
    status = "disabled";
   };

   ssi3: ssi@83fe8000 {
    #sound-dai-cells = <0>;
    compatible = "fsl,imx51-ssi", "fsl,imx21-ssi";
    reg = <0x83fe8000 0x4000>;
    interrupts = <96>;
    clocks = <&clks 50>,
      <&clks 149>;
    clock-names = "ipg", "baud";
    dmas = <&sdma 46 0 0>,
           <&sdma 47 0 0>;
    dma-names = "rx", "tx";
    fsl,fifo-depth = <15>;
    status = "disabled";
   };

   fec: ethernet@83fec000 {
    compatible = "fsl,imx51-fec", "fsl,imx27-fec";
    reg = <0x83fec000 0x4000>;
    interrupts = <87>;
    clocks = <&clks 42>,
      <&clks 42>,
      <&clks 42>;
    clock-names = "ipg", "ahb", "ptp";
    status = "disabled";
   };

   vpu: vpu@83ff4000 {
    compatible = "fsl,imx51-vpu", "cnm,codahx4";
    reg = <0x83ff4000 0x1000>;
    interrupts = <9>;
    clocks = <&clks 64>,
      <&clks 63>;
    clock-names = "per", "ahb";
    resets = <&src 1>;
    iram = <&iram>;
   };

   sahara: crypto@83ff8000 {
    compatible = "fsl,imx53-sahara", "fsl,imx51-sahara";
    reg = <0x83ff8000 0x4000>;
    interrupts = <19 20>;
    clocks = <&clks 187>,
      <&clks 187>;
    clock-names = "ipg", "ahb";
   };
  };
 };
};
# 8 "arch/arm/boot/dts/imx51-zii-rdu1.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/fsl-imx-audmux.h" 1
# 9 "arch/arm/boot/dts/imx51-zii-rdu1.dts" 2

/ {
 model = "ZII RDU1 Board";
 compatible = "zii,imx51-rdu1", "fsl,imx51";

 chosen {
  stdout-path = &uart1;
 };


 memory@90000000 {
  device_type = "memory";
  reg = <0x90000000 0>;
 };

 aliases {
  mdio-gpio0 = &mdio_gpio;
  rtc0 = &ds1341;
 };

 clk_26M_osc: 26M_osc {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <26000000>;
 };

 clk_26M_osc_gate: 26M_gate {
  compatible = "gpio-gate-clock";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_clk26mhz>;
  clocks = <&clk_26M_osc>;
  #clock-cells = <0>;
  enable-gpios = <&gpio3 1 0>;
 };

 clk_26M_usb: usbhost_gate {
  compatible = "gpio-gate-clock";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbgate26mhz>;
  clocks = <&clk_26M_osc_gate>;
  #clock-cells = <0>;
  enable-gpios = <&gpio1 19 1>;
 };

 clk_26M_snd: snd_gate {
  compatible = "gpio-gate-clock";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_sndgate26mhz>;
  clocks = <&clk_26M_osc_gate>;
  #clock-cells = <0>;
  enable-gpios = <&gpio4 26 1>;
 };

 reg_5p0v_main: regulator-5p0v-main {
  compatible = "regulator-fixed";
  regulator-name = "5V_MAIN";
  regulator-min-microvolt = <5000000>;
  regulator-max-microvolt = <5000000>;
  regulator-always-on;
 };

 reg_3p3v: regulator-3p3v {
  compatible = "regulator-fixed";
  regulator-name = "3.3V";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;
  regulator-always-on;
 };

 disp0 {
  compatible = "fsl,imx-parallel-display";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ipu_disp1>;

  #address-cells = <1>;
  #size-cells = <0>;

  port@0 {
   reg = <0>;

   display_in: endpoint {
    remote-endpoint = <&ipu_di0_disp1>;
   };
  };

  port@1 {
   reg = <1>;

   display_out: endpoint {
    remote-endpoint = <&panel_in>;
   };
  };
 };

 panel {

  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_panel>;
  power-supply = <&reg_3p3v>;
  enable-gpios = <&gpio3 3 0>;
  status = "disabled";

  port {
   panel_in: endpoint {
    remote-endpoint = <&display_out>;
   };
  };
 };

 i2c_gpio: i2c-gpio {
  compatible = "i2c-gpio";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_swi2c>;
  gpios = <&gpio1 2 0>,
   <&gpio3 4 0>;
  i2c-gpio,delay-us = <50>;
  status = "okay";

  #address-cells = <1>;
  #size-cells = <0>;

  sgtl5000: codec@a {
   compatible = "fsl,sgtl5000";
   reg = <0x0a>;
   clocks = <&clk_26M_snd>;
   VDDA-supply = <&vdig_reg>;
   VDDIO-supply = <&vvideo_reg>;
   #sound-dai-cells = <0>;
  };
 };

 spi_gpio: spi-gpio {
  compatible = "spi-gpio";
  #address-cells = <1>;
  #size-cells = <0>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_gpiospi0>;
  status = "okay";

  gpio-sck = <&gpio4 15 0>;
  gpio-mosi = <&gpio4 12 0>;
  gpio-miso = <&gpio4 11 0>;
  num-chipselects = <1>;
  cs-gpios = <&gpio4 14 0>;

  eeprom@0 {
   compatible = "eeprom-93xx46";
   reg = <0>;
   spi-max-frequency = <1000000>;
   spi-cs-high;
   data-size = <8>;
  };
 };

 mdio_gpio: mdio-gpio {
  compatible = "virtual,mdio-gpio";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_swmdio>;
  gpios = <&gpio3 26 0>,
   <&gpio3 25 0>;

  #address-cells = <1>;
  #size-cells = <0>;

  switch@0 {
   compatible = "marvell,mv88e6085";
   reg = <0>;
   dsa,member = <0 0>;

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;
     label = "cpu";
     ethernet = <&fec>;

     fixed-link {
      speed = <100>;
      full-duplex;
     };
    };

    port@1 {
     reg = <1>;
     label = "netaux";
    };

    port@3 {
     reg = <3>;
     label = "netright";
    };

    port@4 {
     reg = <4>;
     label = "netleft";
    };
   };
  };
 };

 sound {
  compatible = "simple-audio-card";
  simple-audio-card,name = "Front";
  simple-audio-card,format = "i2s";
  simple-audio-card,bitclock-master = <&sound_codec>;
  simple-audio-card,frame-master = <&sound_codec>;
  simple-audio-card,widgets =
   "Headphone", "Headphone Jack";
  simple-audio-card,routing =
   "Headphone Jack", "HPLEFT",
   "Headphone Jack", "HPRIGHT";
  simple-audio-card,aux-devs = <&hpa1>;

  sound_cpu: simple-audio-card,cpu {
   sound-dai = <&ssi2>;
  };

  sound_codec: simple-audio-card,codec {
   sound-dai = <&sgtl5000>;
   clocks = <&clk_26M_snd>;
  };
 };

 usbh1phy: usbphy1 {
  compatible = "usb-nop-xceiv";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbh1phy>;
  clocks = <&clk_26M_usb>;
  clock-names = "main_clk";
  reset-gpios = <&gpio4 8 1>;
  vcc-supply = <&vusb_reg>;
  #phy-cells = <0>;
 };

 usbh2phy: usbphy2 {
  compatible = "usb-nop-xceiv";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_usbh2phy>;
  clocks = <&clk_26M_usb>;
  clock-names = "main_clk";
  reset-gpios = <&gpio4 7 1>;
  vcc-supply = <&vusb_reg>;
  #phy-cells = <0>;
 };
};

&audmux {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_audmux>;
 status = "okay";

 ssi2 {
  fsl,audmux-port = <1>;
  fsl,port-config = <
   ((1 << 11) |
    (((2) & 0xf) << 27) |
    (((2) & 0xf) << 22) |
    (1 << 31) |
    (1 << 26))
   (((2) & 0x7) << 13)
  >;
 };

 aud3 {
  fsl,audmux-port = <2>;
  fsl,port-config = <
   (1 << 11)
   (((1) & 0x7) << 13)
  >;
 };
};

&cpu {
 cpu-supply = <&sw1_reg>;
};

&ecspi1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_ecspi1>;
 cs-gpios = <&gpio4 24 0>,
     <&gpio4 25 1>;
 status = "okay";

 pmic@0 {
  compatible = "fsl,mc13892";
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_pmic>;
  spi-max-frequency = <6000000>;
  spi-cs-high;
  reg = <0>;
  interrupt-parent = <&gpio1>;
  interrupts = <8 4>;
  fsl,mc13xxx-uses-adc;

  regulators {
   sw1_reg: sw1 {
    regulator-min-microvolt = <600000>;
    regulator-max-microvolt = <1375000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw2_reg: sw2 {
    regulator-min-microvolt = <900000>;
    regulator-max-microvolt = <1850000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw3_reg: sw3 {
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1850000>;
    regulator-boot-on;
    regulator-always-on;
   };

   sw4_reg: sw4 {
    regulator-min-microvolt = <1100000>;
    regulator-max-microvolt = <1850000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vpll_reg: vpll {
    regulator-min-microvolt = <1050000>;
    regulator-max-microvolt = <1800000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vdig_reg: vdig {
    regulator-min-microvolt = <1650000>;
    regulator-max-microvolt = <1650000>;
    regulator-boot-on;
   };

   vsd_reg: vsd {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <3150000>;
   };

   vusb_reg: vusb {
    regulator-always-on;
   };

   vusb2_reg: vusb2 {
    regulator-min-microvolt = <2400000>;
    regulator-max-microvolt = <2775000>;
    regulator-boot-on;
    regulator-always-on;
   };

   vvideo_reg: vvideo {
    regulator-min-microvolt = <2775000>;
    regulator-max-microvolt = <2775000>;
   };

   vaudio_reg: vaudio {
    regulator-min-microvolt = <2300000>;
    regulator-max-microvolt = <3000000>;
   };

   vcam_reg: vcam {
    regulator-min-microvolt = <2500000>;
    regulator-max-microvolt = <3000000>;
   };

   vgen1_reg: vgen1 {
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <1200000>;
   };

   vgen2_reg: vgen2 {
    regulator-min-microvolt = <1200000>;
    regulator-max-microvolt = <3150000>;
    regulator-always-on;
   };

   vgen3_reg: vgen3 {
    regulator-min-microvolt = <1800000>;
    regulator-max-microvolt = <2900000>;
    regulator-always-on;
   };
  };

  leds {
   #address-cells = <1>;
   #size-cells = <0>;
   led-control = <0x0 0x0 0x3f83f8 0x0>;

   sysled0@3 {
    reg = <3>;
    label = "system:green:status";
    linux,default-trigger = "default-on";
   };

   sysled1@4 {
    reg = <4>;
    label = "system:green:act";
    linux,default-trigger = "heartbeat";
   };
  };
 };

 flash@1 {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "atmel,at45db642d", "atmel,at45", "atmel,dataflash";
  spi-max-frequency = <25000000>;
  reg = <1>;
 };
};

&esdhc1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_esdhc1>;
 bus-width = <4>;
 no-1-8-v;
 non-removable;
 no-sdio;
 no-sd;
 status = "okay";
};

&fec {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_fec>;
 phy-mode = "mii";
 phy-reset-gpios = <&gpio2 14 1>;
 phy-supply = <&vgen3_reg>;
 status = "okay";
};

&gpio1 {
 gpio-line-names = "", "", "", "",
     "", "", "", "",
     "", "hp-amp-shutdown-b", "", "",
     "", "", "", "",
     "", "", "", "",
     "", "", "", "",
     "", "", "", "",
     "", "", "", "";

 unused-sd3-wp-gpio {



  gpio-hog;
  gpios = <1 0>;
  output-high;
 };
};

&i2c2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_i2c2>;
 status = "okay";

 hpa1: amp@60 {
  compatible = "ti,tpa6130a2";
  reg = <0x60>;
  Vdd-supply = <&reg_3p3v>;
 };

 ds1341: rtc@68 {
  compatible = "dallas,ds1341";
  reg = <0x68>;
 };



 touchscreen@4b {
  compatible = "atmel,maxtouch";
  reg = <0x4b>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ts>;
  interrupt-parent = <&gpio3>;
  interrupts = <12 8>;
  status = "disabled";
 };

 touchscreen@4c {
  compatible = "atmel,maxtouch";
  reg = <0x4c>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ts>;
  interrupt-parent = <&gpio3>;
  interrupts = <12 8>;
  status = "disabled";
 };

 touchscreen@20 {
  compatible = "syna,rmi4-i2c";
  reg = <0x20>;
  pinctrl-names = "default";
  pinctrl-0 = <&pinctrl_ts>;
  interrupt-parent = <&gpio3>;
  interrupts = <12 8>;
  status = "disabled";

  #address-cells = <1>;
  #size-cells = <0>;

  rmi4-f01@1 {
   reg = <0x1>;
   syna,nosleep-mode = <2>;
  };

  rmi4-f11@11 {
   reg = <0x11>;
   touchscreen-inverted-x;
   touchscreen-swapped-x-y;
   syna,sensor-type = <1>;
  };
 };

};

&ipu_di0_disp1 {
 remote-endpoint = <&display_in>;
};

&pmu {
 secure-reg-access;
};

&ssi2 {
 status = "okay";
};

&uart1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart1>;
 status = "okay";
};

&uart2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart2>;
 status = "okay";
};

&uart3 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_uart3>;
 status = "okay";

 rave-sp {
  compatible = "zii,rave-sp-rdu1";
  current-speed = <38400>;
  #address-cells = <1>;
  #size-cells = <1>;

  watchdog {
   compatible = "zii,rave-sp-watchdog";
  };

  backlight {
   compatible = "zii,rave-sp-backlight";
  };

  pwrbutton {
   compatible = "zii,rave-sp-pwrbutton";
  };

  eeprom@a3 {
   compatible = "zii,rave-sp-eeprom";
   reg = <0xa3 0x2000>;
   #address-cells = <1>;
   #size-cells = <1>;
   zii,eeprom-name = "dds-eeprom";
  };

  eeprom@a4 {
   compatible = "zii,rave-sp-eeprom";
   reg = <0xa4 0x4000>;
   #address-cells = <1>;
   #size-cells = <1>;
   zii,eeprom-name = "main-eeprom";
  };

  eeprom@ae {
   compatible = "zii,rave-sp-eeprom";
   reg = <0xae 0x200>;
   zii,eeprom-name = "switch-eeprom";




   status = "disabled";
  };
 };
};

&usbh1 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbh1>;
 dr_mode = "host";
 phy_type = "ulpi";
 fsl,usbphy = <&usbh1phy>;
 disable-over-current;
 maximum-speed = "full-speed";
 vbus-supply = <&reg_5p0v_main>;
 status = "okay";
};

&usbh2 {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_usbh2>;
 dr_mode = "host";
 phy_type = "ulpi";
 fsl,usbphy = <&usbh2phy>;
 disable-over-current;
 vbus-supply = <&reg_5p0v_main>;
 status = "okay";
};

&usbphy0 {
 vcc-supply = <&vusb_reg>;
};

&usbotg {
 dr_mode = "host";
 disable-over-current;
 phy_type = "utmi_wide";
 vbus-supply = <&reg_5p0v_main>;
 status = "okay";
};

&wdog1 {
 status = "disabled";
};

&iomuxc {
 pinctrl-names = "default";
 pinctrl-0 = <&pinctrl_hog>;

 pinctrl_hog: hoggrp {
  fsl,pins = <
   0x3ec 0x818 0x000 0x0 0x0 0x5e
  >;
 };

 pinctrl_audmux: audmuxgrp {
  fsl,pins = <
   0x200 0x5f0 0x000 0x0 0x0 0xa5
   0x204 0x5f4 0x000 0x0 0x0 0x85
   0x208 0x5f8 0x000 0x0 0x0 0xa5
   0x20c 0x5fc 0x000 0x0 0x0 0x85
  >;
 };

 pinctrl_clk26mhz: clk26mhzgrp {
  fsl,pins = <
   0x2ac 0x6ac 0x978 0x4 0x1 0x85
  >;
 };

 pinctrl_ecspi1: ecspi1grp {
  fsl,pins = <
   0x214 0x604 0x000 0x0 0x0 0x185
   0x210 0x600 0x000 0x0 0x0 0x185
   0x224 0x614 0x000 0x0 0x0 0x185
   0x218 0x608 0x000 0x3 0x0 0x85
   0x21c 0x60c 0x000 0x3 0x0 0x85
  >;
 };

 pinctrl_esdhc1: esdhc1grp {
  fsl,pins = <
   0x394 0x79c 0x000 0x0 0x0 0x400020d5
   0x398 0x7a0 0x000 0x0 0x0 0x20d5
   0x39c 0x7a4 0x000 0x0 0x0 0x20d5
   0x3a0 0x7a8 0x000 0x0 0x0 0x20d5
   0x3a4 0x7ac 0x000 0x0 0x0 0x20d5
   0x3a8 0x7b0 0x000 0x0 0x0 0x20d5
# 703 "arch/arm/boot/dts/imx51-zii-rdu1.dts"
   0x3b0 0x7b8 0x000 0x1 0x0 0x0000
  >;
 };

 pinctrl_fec: fecgrp {
  fsl,pins = <
   0x0d4 0x468 0x954 0x3 0x0 0x1f5
   0x16c 0x554 0x958 0x2 0x0 0x2180
   0x0d8 0x46c 0x95c 0x3 0x0 0x180
   0x0e8 0x47c 0x960 0x3 0x0 0x180
   0x0ec 0x480 0x964 0x3 0x0 0x180
   0x0f0 0x484 0x970 0x3 0x0 0x180
   0x164 0x54c 0x96c 0x2 0x0 0x2084
   0x0f4 0x488 0x950 0x3 0x0 0x180
   0x124 0x500 0x94c 0x1 0x0 0x2180
   0x128 0x504 0x968 0x1 0x0 0x2180
   0x138 0x520 0x000 0x2 0x0 0x2004
   0x13c 0x524 0x000 0x2 0x0 0x2004
   0x170 0x558 0x000 0x2 0x0 0x2180
   0x140 0x528 0x000 0x2 0x0 0x2004
   0x144 0x52c 0x000 0x2 0x0 0x2004
   0x148 0x530 0x000 0x2 0x0 0x2004
   0x378 0x780 0x000 0x2 0x0 0x2004
   0x388 0x790 0x974 0x2 0x1 0x2180
   0x0ac 0x440 0x000 0x1 0x0 0x85
  >;
 };

 pinctrl_gpiospi0: gpiospi0grp {
  fsl,pins = <
   0x1e4 0x5d4 0x000 0x3 0x0 0x85
   0x1e8 0x5d8 0x000 0x3 0x0 0x85
   0x1f0 0x5e0 0x000 0x3 0x0 0x85
   0x1f4 0x5e4 0x000 0x3 0x0 0x85
  >;
 };

 pinctrl_i2c2: i2c2grp {
  fsl,pins = <
   0x26c 0x65c 0x9b8 0x3 0x1 0x400001ed
   0x270 0x660 0x9bc 0x3 0x1 0x400001ed
  >;
 };

 pinctrl_ipu_disp1: ipudisp1grp {
  fsl,pins = <
   0x2cc 0x6cc 0x000 0x0 0x0 0x5
   0x2d0 0x6d0 0x000 0x0 0x0 0x5
   0x2d4 0x6d4 0x000 0x0 0x0 0x5
   0x2d8 0x6d8 0x000 0x0 0x0 0x5
   0x2dc 0x6dc 0x000 0x0 0x0 0x5
   0x2e0 0x6e0 0x000 0x0 0x0 0x5
   0x2e4 0x6e4 0x000 0x0 0x0 0x5
   0x2e8 0x6e8 0x000 0x0 0x0 0x5
   0x2ec 0x6ec 0x000 0x0 0x0 0x5
   0x2f0 0x6f0 0x000 0x0 0x0 0x5
   0x2f4 0x6f4 0x000 0x0 0x0 0x5
   0x2f8 0x6f8 0x000 0x0 0x0 0x5
   0x2fc 0x6fc 0x000 0x0 0x0 0x5
   0x300 0x700 0x000 0x0 0x0 0x5
   0x304 0x704 0x000 0x0 0x0 0x5
   0x308 0x708 0x000 0x0 0x0 0x5
   0x30c 0x70c 0x000 0x0 0x0 0x5
   0x310 0x710 0x000 0x0 0x0 0x5
   0x314 0x714 0x000 0x0 0x0 0x5
   0x318 0x718 0x000 0x0 0x0 0x5
   0x31c 0x71c 0x000 0x0 0x0 0x5
   0x320 0x720 0x000 0x0 0x0 0x5
   0x324 0x724 0x000 0x0 0x0 0x5
   0x328 0x728 0x000 0x0 0x0 0x5
   0x330 0x734 0x000 0x0 0x0 0x5
   0x32c 0x72c 0x000 0x0 0x0 0x5
   0x34c 0x754 0x000 0x0 0x0 0x5
  >;
 };

 pinctrl_panel: panelgrp {
  fsl,pins = <
   0x2b4 0x6b4 0x980 0x4 0x1 0x85
  >;
 };

 pinctrl_pmic: pmicgrp {
  fsl,pins = <
   0x3d8 0x804 0x000 0x0 0x0 0x1e0
   0x3e8 0x814 0x000 0x0 0x0 0x21e2
  >;
 };

 pinctrl_sndgate26mhz: sndgate26mhzgrp {
  fsl,pins = <
   0x220 0x610 0x000 0x3 0x0 0x85
  >;
 };

 pinctrl_swi2c: swi2cgrp {
  fsl,pins = <
   0x3cc 0x7d4 0x000 0x0 0x0 0xc5
   0x2b8 0x6b8 0x984 0x4 0x1 0x400001f5
  >;
 };

 pinctrl_swmdio: swmdiogrp {
  fsl,pins = <
   0x158 0x540 0x000 0x3 0x0 0x21e6
   0x154 0x53c 0x000 0x3 0x0 0x21e6
  >;
 };

 pinctrl_ts: tsgrp {
  fsl,pins = <
   0x194 0x57c 0x998 0x3 0x1 0x04
   0x198 0x580 0x000 0x3 0x0 0x85
  >;
 };

 pinctrl_uart1: uart1grp {
  fsl,pins = <
   0x228 0x618 0x9e4 0x0 0x0 0x1c5
   0x22c 0x61c 0x000 0x0 0x0 0x1c5
   0x230 0x620 0x9e0 0x0 0x0 0x1c4
   0x234 0x624 0x000 0x0 0x0 0x1c4
  >;
 };

 pinctrl_uart2: uart2grp {
  fsl,pins = <
   0x238 0x628 0x9ec 0x0 0x2 0xc5
   0x23c 0x62c 0x000 0x0 0x0 0xc5
  >;
 };

 pinctrl_uart3: uart3grp {
  fsl,pins = <
   0x080 0x414 0x9f4 0x3 0x0 0x1c5
   0x084 0x418 0x000 0x3 0x0 0x1c5
  >;
 };

 pinctrl_usbgate26mhz: usbgate26mhzgrp {
  fsl,pins = <
   0x36c 0x774 0x000 0x5 0x0 0x85
  >;
 };

 pinctrl_usbh1: usbh1grp {
  fsl,pins = <
   0x280 0x680 0x000 0x0 0x0 0x0
   0x278 0x678 0x000 0x0 0x0 0x0
   0x27c 0x67c 0x000 0x0 0x0 0x0
   0x284 0x684 0x000 0x0 0x0 0x0
   0x288 0x688 0x000 0x0 0x0 0x0
   0x28c 0x68c 0x000 0x0 0x0 0x0
   0x290 0x690 0x000 0x0 0x0 0x0
   0x294 0x694 0x000 0x0 0x0 0x0
   0x298 0x698 0x000 0x0 0x0 0x0
   0x29c 0x69c 0x000 0x0 0x0 0x0
   0x2a0 0x6a0 0x000 0x0 0x0 0x0
   0x2a4 0x6a4 0x000 0x0 0x0 0x0
  >;
 };

 pinctrl_usbh1phy: usbh1phygrp {
  fsl,pins = <
   0x190 0x578 0x000 0x3 0x0 0x85
  >;
 };

 pinctrl_usbh2: usbh2grp {
  fsl,pins = <
   0x0c4 0x458 0x000 0x2 0x0 0x0
   0x0bc 0x450 0x000 0x2 0x0 0x0
   0x0c0 0x454 0x000 0x2 0x0 0x0
   0x0c8 0x45c 0x000 0x2 0x0 0x0
   0x05c 0x3f0 0x000 0x2 0x0 0x0
   0x060 0x3f4 0x000 0x2 0x0 0x0
   0x064 0x3f8 0x000 0x2 0x0 0x0
   0x068 0x3fc 0x000 0x2 0x0 0x0
   0x06c 0x400 0x000 0x2 0x0 0x0
   0x070 0x404 0x000 0x2 0x0 0x0
   0x074 0x408 0x000 0x2 0x0 0x0
   0x078 0x40c 0x000 0x2 0x0 0x0
  >;
 };

 pinctrl_usbh2phy: usbh2phygrp {
  fsl,pins = <
   0x18c 0x574 0x000 0x3 0x0 0x85
  >;
 };
};
