// Seed: 1137718129
module module_0 (
    input wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5, id_6;
  assign module_1.type_34 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wand id_3,
    input wor id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wire id_9,
    input wire id_10,
    input wire id_11,
    output wire id_12,
    input tri0 id_13
    , id_53,
    input supply0 id_14,
    input supply1 id_15,
    input tri1 id_16,
    input tri1 id_17,
    output wor id_18,
    input tri0 id_19,
    input uwire id_20,
    output tri id_21,
    input wor id_22,
    output wor id_23,
    input uwire id_24,
    output wire id_25,
    output tri id_26,
    output tri id_27,
    input wand id_28,
    output wire id_29,
    input tri1 id_30,
    input tri0 id_31,
    input wire id_32,
    output tri id_33,
    input tri0 id_34,
    output tri id_35,
    output uwire id_36,
    input wor id_37,
    input tri1 id_38,
    input supply1 id_39,
    input wand id_40,
    input uwire id_41,
    output tri0 id_42,
    input wor id_43,
    output supply1 id_44,
    output wire id_45,
    input wor id_46,
    output supply0 id_47,
    output supply0 id_48,
    input supply1 id_49,
    output supply1 id_50,
    output wire id_51
);
  wire id_54, id_55;
  module_0 modCall_1 (
      id_40,
      id_11,
      id_37,
      id_19
  );
  assign id_35 = {1, id_24, id_32};
  uwire id_56 = 1, id_57 = 1;
  assign id_47 = id_16;
endmodule
