//! **************************************************************************
// Written by: Map P.20131013 on Thu Aug 01 22:12:17 2019
//! **************************************************************************

SCHEMATIC START;
COMP "SDClk_N" LOCATE = SITE "G1" LEVEL 1;
COMP "SDClk_P" LOCATE = SITE "G3" LEVEL 1;
COMP "DACDat" LOCATE = SITE "B3" LEVEL 1;
COMP "A7" LOCATE = SITE "A7" LEVEL 1;
COMP "DACClk" LOCATE = SITE "A4" LEVEL 1;
COMP "CAS" LOCATE = SITE "K5" LEVEL 1;
COMP "LDM" LOCATE = SITE "K3" LEVEL 1;
COMP "RAS" LOCATE = SITE "L5" LEVEL 1;
COMP "UDM" LOCATE = SITE "K4" LEVEL 1;
COMP "AFESClk" LOCATE = SITE "U18" LEVEL 1;
COMP "CpldRst" LOCATE = SITE "U3" LEVEL 1;
COMP "GPI1" LOCATE = SITE "R10" LEVEL 1;
COMP "LDQS" LOCATE = SITE "L4" LEVEL 1;
COMP "SDWE" LOCATE = SITE "E3" LEVEL 1;
COMP "UDQS" LOCATE = SITE "P2" LEVEL 1;
COMP "AFEDat0_P<0>" LOCATE = SITE "E16" LEVEL 1;
COMP "AFEDat0_P<1>" LOCATE = SITE "H13" LEVEL 1;
COMP "AFEDat0_P<2>" LOCATE = SITE "F17" LEVEL 1;
COMP "AFEDat0_P<3>" LOCATE = SITE "H15" LEVEL 1;
COMP "AFEDat0_P<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "AFEDat0_P<5>" LOCATE = SITE "D17" LEVEL 1;
COMP "AFEDat0_P<6>" LOCATE = SITE "C17" LEVEL 1;
COMP "AFEDat0_P<7>" LOCATE = SITE "F15" LEVEL 1;
COMP "AFEDat1_P<0>" LOCATE = SITE "C13" LEVEL 1;
COMP "AFEDat1_P<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "AFEDat1_P<2>" LOCATE = SITE "B14" LEVEL 1;
COMP "AFEDat1_P<3>" LOCATE = SITE "C15" LEVEL 1;
COMP "AFEDat1_P<4>" LOCATE = SITE "G9" LEVEL 1;
COMP "AFEDat1_P<5>" LOCATE = SITE "F11" LEVEL 1;
COMP "AFEDat1_P<6>" LOCATE = SITE "B11" LEVEL 1;
COMP "AFEDat1_P<7>" LOCATE = SITE "B12" LEVEL 1;
COMP "Debug<1>" LOCATE = SITE "A8" LEVEL 1;
COMP "Debug<2>" LOCATE = SITE "B8" LEVEL 1;
COMP "Debug<3>" LOCATE = SITE "A5" LEVEL 1;
COMP "Debug<4>" LOCATE = SITE "V15" LEVEL 1;
COMP "Debug<5>" LOCATE = SITE "V4" LEVEL 1;
COMP "Debug<6>" LOCATE = SITE "V16" LEVEL 1;
COMP "Debug<7>" LOCATE = SITE "M13" LEVEL 1;
COMP "Debug<8>" LOCATE = SITE "U15" LEVEL 1;
COMP "Debug<9>" LOCATE = SITE "N14" LEVEL 1;
COMP "AFEClk_P<0>" LOCATE = SITE "B16" LEVEL 1;
COMP "AFEClk_P<1>" LOCATE = SITE "B2" LEVEL 1;
COMP "uCRd" LOCATE = SITE "R15" LEVEL 1;
COMP "uCWr" LOCATE = SITE "V3" LEVEL 1;
COMP "uCA<10>" LOCATE = SITE "U7" LEVEL 1;
COMP "uCA<11>" LOCATE = SITE "V7" LEVEL 1;
COMP "uCD<10>" LOCATE = SITE "P12" LEVEL 1;
COMP "uCD<11>" LOCATE = SITE "U13" LEVEL 1;
COMP "uCD<12>" LOCATE = SITE "V13" LEVEL 1;
COMP "uCD<13>" LOCATE = SITE "U10" LEVEL 1;
COMP "uCD<14>" LOCATE = SITE "R8" LEVEL 1;
COMP "uCD<15>" LOCATE = SITE "T8" LEVEL 1;
COMP "Temp<0>" LOCATE = SITE "P16" LEVEL 1;
COMP "Temp<1>" LOCATE = SITE "N17" LEVEL 1;
COMP "Temp<2>" LOCATE = SITE "K17" LEVEL 1;
COMP "Temp<3>" LOCATE = SITE "K18" LEVEL 1;
COMP "AFERst" LOCATE = SITE "U17" LEVEL 1;
COMP "BA<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "BA<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "GA<0>" LOCATE = SITE "L12" LEVEL 1;
COMP "GA<1>" LOCATE = SITE "L13" LEVEL 1;
COMP "PulseSel" LOCATE = SITE "L18" LEVEL 1;
COMP "SDCKE" LOCATE = SITE "H7" LEVEL 1;
COMP "SDRzq" LOCATE = SITE "N4" LEVEL 1;
COMP "VXO_P" LOCATE = SITE "B9" LEVEL 1;
COMP "Debug<10>" LOCATE = SITE "M14" LEVEL 1;
COMP "MuxEn<0>" LOCATE = SITE "L17" LEVEL 1;
COMP "MuxEn<1>" LOCATE = SITE "M18" LEVEL 1;
COMP "MuxEn<2>" LOCATE = SITE "B6" LEVEL 1;
COMP "MuxEn<3>" LOCATE = SITE "C5" LEVEL 1;
COMP "Muxad<0>" LOCATE = SITE "J18" LEVEL 1;
COMP "Muxad<1>" LOCATE = SITE "J16" LEVEL 1;
COMP "AFESDO" LOCATE = SITE "C1" LEVEL 1;
COMP "GPI0_P" LOCATE = SITE "M8" LEVEL 1;
COMP "SDA<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "SDA<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "SDA<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "SDA<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "SDA<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "SDA<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "SDA<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "SDA<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "SDA<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "SDA<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "SDD<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "SDD<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "SDD<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "SDD<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "SDD<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "SDD<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "SDD<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "SDD<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "SDD<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "SDD<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "DACLd" LOCATE = SITE "B4" LEVEL 1;
COMP "AFEPDn<0>" LOCATE = SITE "P18" LEVEL 1;
COMP "AFEPDn<1>" LOCATE = SITE "N18" LEVEL 1;
COMP "LVDSTX" LOCATE = SITE "A6" LEVEL 1;
COMP "ClkB_P" LOCATE = SITE "D9" LEVEL 1;
COMP "CpldCS" LOCATE = SITE "U16" LEVEL 1;
COMP "uCA<0>" LOCATE = SITE "V6" LEVEL 1;
COMP "uCA<1>" LOCATE = SITE "T12" LEVEL 1;
COMP "uCA<2>" LOCATE = SITE "V12" LEVEL 1;
COMP "uCA<3>" LOCATE = SITE "U11" LEVEL 1;
COMP "uCA<4>" LOCATE = SITE "V11" LEVEL 1;
COMP "uCA<5>" LOCATE = SITE "T10" LEVEL 1;
COMP "uCA<6>" LOCATE = SITE "V10" LEVEL 1;
COMP "uCA<7>" LOCATE = SITE "V9" LEVEL 1;
COMP "uCA<8>" LOCATE = SITE "U8" LEVEL 1;
COMP "uCA<9>" LOCATE = SITE "V8" LEVEL 1;
COMP "uCD<0>" LOCATE = SITE "R13" LEVEL 1;
COMP "uCD<1>" LOCATE = SITE "T14" LEVEL 1;
COMP "uCD<2>" LOCATE = SITE "V14" LEVEL 1;
COMP "uCD<3>" LOCATE = SITE "U5" LEVEL 1;
COMP "uCD<4>" LOCATE = SITE "V5" LEVEL 1;
COMP "uCD<5>" LOCATE = SITE "R3" LEVEL 1;
COMP "uCD<6>" LOCATE = SITE "T3" LEVEL 1;
COMP "uCD<7>" LOCATE = SITE "R5" LEVEL 1;
COMP "uCD<8>" LOCATE = SITE "N5" LEVEL 1;
COMP "uCD<9>" LOCATE = SITE "P6" LEVEL 1;
COMP "DACCS<0>" LOCATE = SITE "L14" LEVEL 1;
COMP "AFECS<0>" LOCATE = SITE "T18" LEVEL 1;
COMP "DACCS<1>" LOCATE = SITE "H17" LEVEL 1;
COMP "AFECS<1>" LOCATE = SITE "P17" LEVEL 1;
COMP "DACCS<2>" LOCATE = SITE "A3" LEVEL 1;
COMP "AFEDCO_P<0>" LOCATE = SITE "K15" LEVEL 1;
COMP "AFEDCO_P<1>" LOCATE = SITE "C10" LEVEL 1;
COMP "Pulse" LOCATE = SITE "H18" LEVEL 1;
COMP "SDA<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "SDA<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "SDA<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "SDA<13>" LOCATE = SITE "F6" LEVEL 1;
COMP "SDD<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "SDD<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "SDD<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "SDD<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "SDD<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "SDD<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "AFESDI" LOCATE = SITE "T17" LEVEL 1;
COMP "AFEFR_P<0>" LOCATE = SITE "G16" LEVEL 1;
COMP "AFEFR_P<1>" LOCATE = SITE "D11" LEVEL 1;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<251> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CLK;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<273> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CMDCLK;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<343> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P3CLK;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<365> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P3CMDCLK;
PIN
        ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP Sys_PLL_clkfx = BEL "AddrReg_0" BEL "AddrReg_1" BEL "AddrReg_2" BEL
        "AddrReg_3" BEL "AddrReg_4" BEL "AddrReg_5" BEL "AddrReg_6" BEL
        "AddrReg_7" BEL "AddrReg_8" BEL "AddrReg_9" BEL "AddrReg_10" BEL
        "AddrReg_11" BEL "SerdesRst" BEL "AFEClk" BEL "ODFifoWrReq" BEL
        "ODFifoRdReq" BEL "SDrd_en" BEL "Buff_Rst" BEL "WrtCmdEn" BEL
        "SDRdCmdEn" BEL "SDwr_en" BEL "DDR_Reset" BEL "AFERst" BEL "RdDone"
        BEL "FMTxBuff_wreq" BEL "Hist_wenb_0_0" BEL "Hist_wenb_1_0" BEL
        "uBunchWrt" BEL "uBunchRd" BEL "EvBuffStat_rden" BEL "DRAMRdBuffRd"
        BEL "EvBuffWrt" BEL "DRAMRdBuffWrt" BEL "NoHIts_0_0" BEL "NoHIts_0_1"
        BEL "NoHIts_0_2" BEL "NoHIts_0_3" BEL "NoHIts_0_4" BEL "NoHIts_0_5"
        BEL "NoHIts_0_6" BEL "NoHIts_0_7" BEL "NoHIts_1_0" BEL "NoHIts_1_1"
        BEL "NoHIts_1_2" BEL "NoHIts_1_3" BEL "NoHIts_1_4" BEL "NoHIts_1_5"
        BEL "NoHIts_1_6" BEL "NoHIts_1_7" BEL "RDDL_0" BEL "RDDL_1" BEL
        "WRDL_0" BEL "WRDL_1" BEL "EvBuffDat_0" BEL "EvBuffDat_1" BEL
        "EvBuffDat_2" BEL "EvBuffDat_3" BEL "EvBuffDat_4" BEL "EvBuffDat_5"
        BEL "EvBuffDat_6" BEL "EvBuffDat_7" BEL "EvBuffDat_8" BEL
        "EvBuffDat_9" BEL "EvBuffDat_10" BEL "EvBuffDat_11" BEL "EvBuffDat_12"
        BEL "EvBuffDat_13" BEL "EvBuffDat_14" BEL "EvBuffDat_15" BEL
        "Buff_Rd_Ptr_0_1_0" BEL "Buff_Rd_Ptr_0_1_1" BEL "Buff_Rd_Ptr_0_1_2"
        BEL "Buff_Rd_Ptr_0_1_3" BEL "Buff_Rd_Ptr_0_1_4" BEL
        "Buff_Rd_Ptr_0_1_5" BEL "Buff_Rd_Ptr_0_1_6" BEL "Buff_Rd_Ptr_0_1_7"
        BEL "Buff_Rd_Ptr_0_1_8" BEL "Buff_Rd_Ptr_0_1_9" BEL
        "Buff_Rd_Ptr_0_2_0" BEL "Buff_Rd_Ptr_0_2_1" BEL "Buff_Rd_Ptr_0_2_2"
        BEL "Buff_Rd_Ptr_0_2_3" BEL "Buff_Rd_Ptr_0_2_4" BEL
        "Buff_Rd_Ptr_0_2_5" BEL "Buff_Rd_Ptr_0_2_6" BEL "Buff_Rd_Ptr_0_2_7"
        BEL "Buff_Rd_Ptr_0_2_8" BEL "Buff_Rd_Ptr_0_2_9" BEL
        "Buff_Rd_Ptr_0_3_0" BEL "Buff_Rd_Ptr_0_3_1" BEL "Buff_Rd_Ptr_0_3_2"
        BEL "Buff_Rd_Ptr_0_3_3" BEL "Buff_Rd_Ptr_0_3_4" BEL
        "Buff_Rd_Ptr_0_3_5" BEL "Buff_Rd_Ptr_0_3_6" BEL "Buff_Rd_Ptr_0_3_7"
        BEL "Buff_Rd_Ptr_0_3_8" BEL "Buff_Rd_Ptr_0_3_9" BEL
        "Buff_Rd_Ptr_0_4_0" BEL "Buff_Rd_Ptr_0_4_1" BEL "Buff_Rd_Ptr_0_4_2"
        BEL "Buff_Rd_Ptr_0_4_3" BEL "Buff_Rd_Ptr_0_4_4" BEL
        "Buff_Rd_Ptr_0_4_5" BEL "Buff_Rd_Ptr_0_4_6" BEL "Buff_Rd_Ptr_0_4_7"
        BEL "Buff_Rd_Ptr_0_4_8" BEL "Buff_Rd_Ptr_0_4_9" BEL
        "Buff_Rd_Ptr_0_5_0" BEL "Buff_Rd_Ptr_0_5_1" BEL "Buff_Rd_Ptr_0_5_2"
        BEL "Buff_Rd_Ptr_0_5_3" BEL "Buff_Rd_Ptr_0_5_4" BEL
        "Buff_Rd_Ptr_0_5_5" BEL "Buff_Rd_Ptr_0_5_6" BEL "Buff_Rd_Ptr_0_5_7"
        BEL "Buff_Rd_Ptr_0_5_8" BEL "Buff_Rd_Ptr_0_5_9" BEL
        "Buff_Rd_Ptr_0_6_0" BEL "Buff_Rd_Ptr_0_6_1" BEL "Buff_Rd_Ptr_0_6_2"
        BEL "Buff_Rd_Ptr_0_6_3" BEL "Buff_Rd_Ptr_0_6_4" BEL
        "Buff_Rd_Ptr_0_6_5" BEL "Buff_Rd_Ptr_0_6_6" BEL "Buff_Rd_Ptr_0_6_7"
        BEL "Buff_Rd_Ptr_0_6_8" BEL "Buff_Rd_Ptr_0_6_9" BEL
        "Buff_Rd_Ptr_0_7_0" BEL "Buff_Rd_Ptr_0_7_1" BEL "Buff_Rd_Ptr_0_7_2"
        BEL "Buff_Rd_Ptr_0_7_3" BEL "Buff_Rd_Ptr_0_7_4" BEL
        "Buff_Rd_Ptr_0_7_5" BEL "Buff_Rd_Ptr_0_7_6" BEL "Buff_Rd_Ptr_0_7_7"
        BEL "Buff_Rd_Ptr_0_7_8" BEL "Buff_Rd_Ptr_0_7_9" BEL
        "Buff_Rd_Ptr_1_0_0" BEL "Buff_Rd_Ptr_1_0_1" BEL "Buff_Rd_Ptr_1_0_2"
        BEL "Buff_Rd_Ptr_1_0_3" BEL "Buff_Rd_Ptr_1_0_4" BEL
        "Buff_Rd_Ptr_1_0_5" BEL "Buff_Rd_Ptr_1_0_6" BEL "Buff_Rd_Ptr_1_0_7"
        BEL "Buff_Rd_Ptr_1_0_8" BEL "Buff_Rd_Ptr_1_0_9" BEL
        "Buff_Rd_Ptr_1_1_0" BEL "Buff_Rd_Ptr_1_1_1" BEL "Buff_Rd_Ptr_1_1_2"
        BEL "Buff_Rd_Ptr_1_1_3" BEL "Buff_Rd_Ptr_1_1_4" BEL
        "Buff_Rd_Ptr_1_1_5" BEL "Buff_Rd_Ptr_1_1_6" BEL "Buff_Rd_Ptr_1_1_7"
        BEL "Buff_Rd_Ptr_1_1_8" BEL "Buff_Rd_Ptr_1_1_9" BEL
        "Buff_Rd_Ptr_1_2_0" BEL "Buff_Rd_Ptr_1_2_1" BEL "Buff_Rd_Ptr_1_2_2"
        BEL "Buff_Rd_Ptr_1_2_3" BEL "Buff_Rd_Ptr_1_2_4" BEL
        "Buff_Rd_Ptr_1_2_5" BEL "Buff_Rd_Ptr_1_2_6" BEL "Buff_Rd_Ptr_1_2_7"
        BEL "Buff_Rd_Ptr_1_2_8" BEL "Buff_Rd_Ptr_1_2_9" BEL
        "Buff_Rd_Ptr_1_5_0" BEL "Buff_Rd_Ptr_1_5_1" BEL "Buff_Rd_Ptr_1_5_2"
        BEL "Buff_Rd_Ptr_1_5_3" BEL "Buff_Rd_Ptr_1_5_4" BEL
        "Buff_Rd_Ptr_1_5_5" BEL "Buff_Rd_Ptr_1_5_6" BEL "Buff_Rd_Ptr_1_5_7"
        BEL "Buff_Rd_Ptr_1_5_8" BEL "Buff_Rd_Ptr_1_5_9" BEL
        "Buff_Rd_Ptr_1_3_0" BEL "Buff_Rd_Ptr_1_3_1" BEL "Buff_Rd_Ptr_1_3_2"
        BEL "Buff_Rd_Ptr_1_3_3" BEL "Buff_Rd_Ptr_1_3_4" BEL
        "Buff_Rd_Ptr_1_3_5" BEL "Buff_Rd_Ptr_1_3_6" BEL "Buff_Rd_Ptr_1_3_7"
        BEL "Buff_Rd_Ptr_1_3_8" BEL "Buff_Rd_Ptr_1_3_9" BEL
        "Buff_Rd_Ptr_1_4_0" BEL "Buff_Rd_Ptr_1_4_1" BEL "Buff_Rd_Ptr_1_4_2"
        BEL "Buff_Rd_Ptr_1_4_3" BEL "Buff_Rd_Ptr_1_4_4" BEL
        "Buff_Rd_Ptr_1_4_5" BEL "Buff_Rd_Ptr_1_4_6" BEL "Buff_Rd_Ptr_1_4_7"
        BEL "Buff_Rd_Ptr_1_4_8" BEL "Buff_Rd_Ptr_1_4_9" BEL
        "Buff_Rd_Ptr_1_6_0" BEL "Buff_Rd_Ptr_1_6_1" BEL "Buff_Rd_Ptr_1_6_2"
        BEL "Buff_Rd_Ptr_1_6_3" BEL "Buff_Rd_Ptr_1_6_4" BEL
        "Buff_Rd_Ptr_1_6_5" BEL "Buff_Rd_Ptr_1_6_6" BEL "Buff_Rd_Ptr_1_6_7"
        BEL "Buff_Rd_Ptr_1_6_8" BEL "Buff_Rd_Ptr_1_6_9" BEL
        "Buff_Rd_Ptr_1_7_0" BEL "Buff_Rd_Ptr_1_7_1" BEL "Buff_Rd_Ptr_1_7_2"
        BEL "Buff_Rd_Ptr_1_7_3" BEL "Buff_Rd_Ptr_1_7_4" BEL
        "Buff_Rd_Ptr_1_7_5" BEL "Buff_Rd_Ptr_1_7_6" BEL "Buff_Rd_Ptr_1_7_7"
        BEL "Buff_Rd_Ptr_1_7_8" BEL "Buff_Rd_Ptr_1_7_9" BEL "AFERdReg_0" BEL
        "AFERdReg_1" BEL "AFERdReg_2" BEL "AFERdReg_3" BEL "AFERdReg_4" BEL
        "AFERdReg_5" BEL "AFERdReg_6" BEL "AFERdReg_7" BEL "AFERdReg_8" BEL
        "AFERdReg_9" BEL "AFERdReg_10" BEL "AFERdReg_11" BEL "AFERdReg_12" BEL
        "AFERdReg_13" BEL "AFERdReg_14" BEL "AFERdReg_15" BEL "DDRAddrRd" BEL
        "ShadowWrt_0" BEL "Pulse" BEL "TrigReqD" BEL "RampGate_0" BEL
        "RampGate_1" BEL "HistEnReq_0" BEL "HistEnReq_1" BEL "HistEn_0" BEL
        "HistEn_1" BEL "EvOvf_0_0" BEL "EvOvf_0_1" BEL "EvOvf_0_2" BEL
        "EvOvf_0_3" BEL "EvOvf_0_4" BEL "EvOvf_0_5" BEL "EvOvf_0_6" BEL
        "EvOvf_0_7" BEL "EvOvf_1_0" BEL "EvOvf_1_1" BEL "EvOvf_1_2" BEL
        "EvOvf_1_3" BEL "EvOvf_1_4" BEL "EvOvf_1_5" BEL "EvOvf_1_6" BEL
        "EvOvf_1_7" BEL "UpTimeStage_0" BEL "UpTimeStage_1" BEL
        "UpTimeStage_2" BEL "UpTimeStage_3" BEL "UpTimeStage_4" BEL
        "UpTimeStage_5" BEL "UpTimeStage_6" BEL "UpTimeStage_7" BEL
        "UpTimeStage_8" BEL "UpTimeStage_9" BEL "UpTimeStage_10" BEL
        "UpTimeStage_11" BEL "UpTimeStage_12" BEL "UpTimeStage_13" BEL
        "UpTimeStage_14" BEL "UpTimeStage_15" BEL "UpTimeStage_16" BEL
        "UpTimeStage_17" BEL "UpTimeStage_18" BEL "UpTimeStage_19" BEL
        "UpTimeStage_20" BEL "UpTimeStage_21" BEL "UpTimeStage_22" BEL
        "UpTimeStage_23" BEL "UpTimeStage_24" BEL "UpTimeStage_25" BEL
        "UpTimeStage_26" BEL "UpTimeStage_27" BEL "UpTimeStage_28" BEL
        "UpTimeStage_29" BEL "UpTimeStage_30" BEL "UpTimeStage_31" BEL
        "DACClk" BEL "AFESClk" BEL "BitCount_0" BEL "BitCount_1" BEL
        "BitCount_2" BEL "BitCount_3" BEL "BitCount_4" BEL "ControllerNo_0"
        BEL "ControllerNo_1" BEL "ControllerNo_2" BEL "ControllerNo_3" BEL
        "ControllerNo_4" BEL "SClkDL_0" BEL "SClkDL_1" BEL "SClkDL_2" BEL
        "HistMode" BEL "uBunch_0" BEL "uBunch_1" BEL "uBunch_2" BEL "uBunch_3"
        BEL "uBunch_4" BEL "uBunch_5" BEL "uBunch_6" BEL "uBunch_7" BEL
        "uBunch_8" BEL "uBunch_9" BEL "uBunch_10" BEL "uBunch_11" BEL
        "uBunch_12" BEL "uBunch_13" BEL "uBunch_14" BEL "uBunch_15" BEL
        "uBunch_16" BEL "uBunch_17" BEL "uBunch_18" BEL "uBunch_19" BEL
        "uBunch_20" BEL "uBunch_21" BEL "uBunch_22" BEL "uBunch_23" BEL
        "uBunch_24" BEL "uBunch_25" BEL "uBunch_26" BEL "uBunch_27" BEL
        "uBunch_28" BEL "uBunch_29" BEL "uBunch_30" BEL "uBunch_31" BEL
        "PulseSel" BEL "FlashEn" BEL "LEDSrc" BEL "SlfTrgEn" BEL "TmgSrcSel"
        BEL "AFEPDn_0" BEL "AFEPDn_1" BEL "MuxadReg_0" BEL "MuxadReg_1" BEL
        "HistChan_0" BEL "HistChan_1" BEL "HistChan_2" BEL "MuxSelReg_0" BEL
        "MuxSelReg_1" BEL "MuxSelReg_2" BEL "PortNo_0" BEL "PortNo_1" BEL
        "PortNo_2" BEL "PortNo_3" BEL "PortNo_4" BEL "Muxad_0" BEL "Muxad_1"
        BEL "MuxEn_0" BEL "MuxEn_1" BEL "MuxEn_2" BEL "MuxEn_3" BEL
        "Buff_Rd_Ptr_0_0_0" BEL "Buff_Rd_Ptr_0_0_1" BEL "Buff_Rd_Ptr_0_0_2"
        BEL "Buff_Rd_Ptr_0_0_3" BEL "Buff_Rd_Ptr_0_0_4" BEL
        "Buff_Rd_Ptr_0_0_5" BEL "Buff_Rd_Ptr_0_0_6" BEL "Buff_Rd_Ptr_0_0_7"
        BEL "Buff_Rd_Ptr_0_0_8" BEL "Buff_Rd_Ptr_0_0_9" BEL "DDRWrtSeqStat_0"
        BEL "DDRWrtSeqStat_1" BEL "DDRWrtSeqStat_2" BEL "SDWrtAd_0" BEL
        "SDWrtAd_1" BEL "SDWrtAd_2" BEL "SDWrtAd_3" BEL "SDWrtAd_4" BEL
        "SDWrtAd_5" BEL "SDWrtAd_6" BEL "SDWrtAd_7" BEL "SDWrtAd_8" BEL
        "SDWrtAd_9" BEL "SDWrtAd_10" BEL "SDWrtAd_11" BEL "SDWrtAd_12" BEL
        "SDWrtAd_13" BEL "SDWrtAd_14" BEL "SDWrtAd_15" BEL "SDWrtAd_16" BEL
        "SDWrtAd_17" BEL "SDWrtAd_18" BEL "SDWrtAd_19" BEL "SDWrtAd_20" BEL
        "SDWrtAd_21" BEL "SDWrtAd_22" BEL "SDWrtAd_23" BEL "SDWrtAd_24" BEL
        "SDWrtAd_25" BEL "SDWrtAd_26" BEL "SDWrtAd_27" BEL "SDWrtAd_28" BEL
        "SDWrtAd_29" BEL "SDRdAD_0" BEL "SDRdAD_1" BEL "SDRdAD_2" BEL
        "SDRdAD_3" BEL "SDRdAD_4" BEL "SDRdAD_5" BEL "SDRdAD_6" BEL "SDRdAD_7"
        BEL "SDRdAD_8" BEL "SDRdAD_9" BEL "SDRdAD_10" BEL "SDRdAD_11" BEL
        "SDRdAD_12" BEL "SDRdAD_13" BEL "SDRdAD_14" BEL "SDRdAD_15" BEL
        "SDRdAD_16" BEL "SDRdAD_17" BEL "SDRdAD_18" BEL "SDRdAD_19" BEL
        "SDRdAD_20" BEL "SDRdAD_21" BEL "SDRdAD_22" BEL "SDRdAD_23" BEL
        "SDRdAD_24" BEL "SDRdAD_25" BEL "SDRdAD_26" BEL "SDRdAD_27" BEL
        "SDRdAD_28" BEL "SDRdAD_29" BEL "CDStage_0" BEL "CDStage_1" BEL
        "CDStage_2" BEL "CDStage_3" BEL "CDStage_4" BEL "CDStage_5" BEL
        "CDStage_6" BEL "CDStage_7" BEL "CDStage_8" BEL "CDStage_9" BEL
        "CDStage_10" BEL "CDStage_11" BEL "CDStage_12" BEL "CDStage_13" BEL
        "CDStage_14" BEL "CDStage_15" BEL "SDWrtDat_0" BEL "SDWrtDat_1" BEL
        "SDWrtDat_2" BEL "SDWrtDat_3" BEL "SDWrtDat_4" BEL "SDWrtDat_5" BEL
        "SDWrtDat_6" BEL "SDWrtDat_7" BEL "SDWrtDat_8" BEL "SDWrtDat_9" BEL
        "SDWrtDat_10" BEL "SDWrtDat_11" BEL "SDWrtDat_12" BEL "SDWrtDat_13"
        BEL "SDWrtDat_14" BEL "SDWrtDat_15" BEL "SDWrtDat_16" BEL
        "SDWrtDat_17" BEL "SDWrtDat_18" BEL "SDWrtDat_19" BEL "SDWrtDat_20"
        BEL "SDWrtDat_21" BEL "SDWrtDat_22" BEL "SDWrtDat_23" BEL
        "SDWrtDat_24" BEL "SDWrtDat_25" BEL "SDWrtDat_26" BEL "SDWrtDat_27"
        BEL "SDWrtDat_28" BEL "SDWrtDat_29" BEL "SDWrtDat_30" BEL
        "SDWrtDat_31" BEL "SDWrtAdStage_1" BEL "SDWrtAdStage_2" BEL
        "SDWrtAdStage_3" BEL "SDWrtAdStage_4" BEL "SDWrtAdStage_5" BEL
        "SDWrtAdStage_6" BEL "SDWrtAdStage_7" BEL "SDWrtAdStage_8" BEL
        "SDWrtAdStage_9" BEL "SDWrtAdStage_10" BEL "SDWrtAdStage_11" BEL
        "SDWrtAdStage_12" BEL "SDWrtAdStage_13" BEL "SDWrtAdStage_14" BEL
        "SDWrtAdStage_15" BEL "SDWrtAdStage_16" BEL "SDWrtAdStage_17" BEL
        "SDWrtAdStage_18" BEL "SDWrtAdStage_19" BEL "SDWrtAdStage_20" BEL
        "SDWrtAdStage_21" BEL "SDWrtAdStage_22" BEL "SDWrtAdStage_23" BEL
        "SDWrtAdStage_24" BEL "SDWrtAdStage_25" BEL "SDWrtAdStage_26" BEL
        "SDWrtAdStage_27" BEL "DRAMRdBuffDat_0" BEL "DRAMRdBuffDat_1" BEL
        "DRAMRdBuffDat_2" BEL "DRAMRdBuffDat_3" BEL "DRAMRdBuffDat_4" BEL
        "DRAMRdBuffDat_5" BEL "DRAMRdBuffDat_6" BEL "DRAMRdBuffDat_7" BEL
        "DRAMRdBuffDat_8" BEL "DRAMRdBuffDat_9" BEL "DRAMRdBuffDat_10" BEL
        "DRAMRdBuffDat_11" BEL "DRAMRdBuffDat_12" BEL "DRAMRdBuffDat_13" BEL
        "DRAMRdBuffDat_14" BEL "DRAMRdBuffDat_15" BEL "PageWdCount_0" BEL
        "PageWdCount_1" BEL "PageWdCount_2" BEL "PageWdCount_3" BEL
        "PageWdCount_4" BEL "PageWdCount_5" BEL "PageWdCount_6" BEL
        "PageWdCount_7" BEL "BiasTarget_0_0" BEL "BiasTarget_0_1" BEL
        "BiasTarget_0_2" BEL "BiasTarget_0_3" BEL "BiasTarget_0_4" BEL
        "BiasTarget_0_5" BEL "BiasTarget_0_6" BEL "BiasTarget_0_7" BEL
        "BiasTarget_0_8" BEL "BiasTarget_0_9" BEL "BiasTarget_0_10" BEL
        "BiasTarget_0_11" BEL "BiasTarget_1_0" BEL "BiasTarget_1_1" BEL
        "BiasTarget_1_2" BEL "BiasTarget_1_3" BEL "BiasTarget_1_4" BEL
        "BiasTarget_1_5" BEL "BiasTarget_1_6" BEL "BiasTarget_1_7" BEL
        "BiasTarget_1_8" BEL "BiasTarget_1_9" BEL "BiasTarget_1_10" BEL
        "BiasTarget_1_11" BEL "PipelineSet_0" BEL "PipelineSet_1" BEL
        "PipelineSet_2" BEL "PipelineSet_3" BEL "PipelineSet_4" BEL
        "PipelineSet_5" BEL "PipelineSet_6" BEL "PipelineSet_7" BEL
        "WidthReg_0" BEL "WidthReg_1" BEL "WidthReg_2" BEL "WidthReg_3" BEL
        "WidthReg_4" BEL "WidthReg_5" BEL "WidthReg_6" BEL "WidthReg_7" BEL
        "FrontPipelineSet_0" BEL "FrontPipelineSet_1" BEL "FrontPipelineSet_2"
        BEL "FrontPipelineSet_3" BEL "FrontPipelineSet_4" BEL
        "FrontPipelineSet_5" BEL "FrontPipelineSet_6" BEL "FrontPipelineSet_7"
        BEL "FrontPipelineSet_8" BEL "FrontPipelineSet_9" BEL "TurnOnTime_0"
        BEL "TurnOnTime_1" BEL "TurnOnTime_2" BEL "TurnOnTime_3" BEL
        "TurnOnTime_4" BEL "TurnOnTime_5" BEL "TurnOnTime_6" BEL
        "TurnOnTime_7" BEL "TurnOnTime_8" BEL "TurnOffTime_0" BEL
        "TurnOffTime_1" BEL "TurnOffTime_2" BEL "TurnOffTime_3" BEL
        "TurnOffTime_4" BEL "TurnOffTime_5" BEL "TurnOffTime_6" BEL
        "TurnOffTime_7" BEL "TurnOffTime_8" BEL "LEDTime_0" BEL "LEDTime_1"
        BEL "LEDTime_2" BEL "LEDTime_3" BEL "LEDTime_4" BEL "LEDTime_5" BEL
        "LEDTime_6" BEL "LEDTime_7" BEL "LEDTime_8" BEL "ADCSmplCntReg_0" BEL
        "ADCSmplCntReg_1" BEL "ADCSmplCntReg_2" BEL "ADCSmplCntReg_3" BEL
        "ADCSmplCntReg_4" BEL "ADCSmplCntReg_5" BEL "ADCSmplCntReg_6" BEL
        "ADCSmplCntReg_7" BEL "ADCSmplCntReg_8" BEL "ADCSmplCntReg_9" BEL
        "Hist_Offset_Reg_0" BEL "Hist_Offset_Reg_1" BEL "Hist_Offset_Reg_2"
        BEL "Hist_Offset_Reg_3" BEL "Hist_Offset_Reg_4" BEL
        "Hist_Offset_Reg_5" BEL "Hist_Offset_Reg_6" BEL "Hist_Offset_Reg_7"
        BEL "Hist_Offset_Reg_8" BEL "Hist_Offset_Reg_9" BEL
        "Hist_Offset_Reg_10" BEL "Hist_Offset_Reg_11" BEL "BeamOnLength_0" BEL
        "BeamOnLength_1" BEL "BeamOnLength_2" BEL "BeamOnLength_3" BEL
        "BeamOnLength_4" BEL "BeamOnLength_5" BEL "BeamOnLength_6" BEL
        "BeamOnLength_7" BEL "BeamOnLength_8" BEL "BeamOnLength_9" BEL
        "BeamOnLength_10" BEL "BeamOnLength_11" BEL "BeamOffLength_0" BEL
        "BeamOffLength_1" BEL "BeamOffLength_2" BEL "BeamOffLength_3" BEL
        "BeamOffLength_4" BEL "BeamOffLength_5" BEL "BeamOffLength_6" BEL
        "BeamOffLength_7" BEL "BeamOffLength_8" BEL "BeamOffLength_9" BEL
        "BeamOffLength_10" BEL "BeamOffLength_11" BEL "Hist_Datb_0_0" BEL
        "Hist_Datb_0_1" BEL "Hist_Datb_0_2" BEL "Hist_Datb_0_3" BEL
        "Hist_Datb_0_4" BEL "Hist_Datb_0_5" BEL "Hist_Datb_0_6" BEL
        "Hist_Datb_0_7" BEL "Hist_Datb_0_8" BEL "Hist_Datb_0_9" BEL
        "Hist_Datb_0_10" BEL "Hist_Datb_0_11" BEL "Hist_Datb_0_12" BEL
        "Hist_Datb_0_13" BEL "Hist_Datb_0_14" BEL "Hist_Datb_0_15" BEL
        "HistInterval_0" BEL "HistInterval_1" BEL "HistInterval_2" BEL
        "HistInterval_3" BEL "HistInterval_4" BEL "HistInterval_5" BEL
        "HistInterval_6" BEL "HistInterval_7" BEL "HistInterval_8" BEL
        "HistInterval_9" BEL "HistInterval_10" BEL "HistInterval_11" BEL
        "HistInterval_12" BEL "HistInterval_13" BEL "HistInterval_14" BEL
        "HistInterval_15" BEL "ODFifoData_0" BEL "ODFifoData_1" BEL
        "ODFifoData_2" BEL "ODFifoData_3" BEL "ODFifoData_4" BEL
        "ODFifoData_5" BEL "ODFifoData_6" BEL "ODFifoData_7" BEL
        "ODFifoData_8" BEL "ODFifoData_9" BEL "ODFifoData_10" BEL
        "ODFifoData_11" BEL "ODFifoData_12" BEL "ODFifoData_13" BEL
        "ODFifoData_14" BEL "ODFifoData_15" BEL "ODFifoData_16" BEL
        "ODFifoData_17" BEL "ODFifoData_18" BEL "ODFifoData_19" BEL
        "ODFifoData_20" BEL "ODFifoData_21" BEL "ODFifoData_22" BEL
        "ODFifoData_23" BEL "ODFifoData_24" BEL "ODFifoData_25" BEL
        "TestCount_0" BEL "TestCount_1" BEL "TestCount_2" BEL "TestCount_3"
        BEL "TestCount_4" BEL "TestCount_5" BEL "TestCount_6" BEL
        "TestCount_7" BEL "TestCount_8" BEL "TestCount_9" BEL "TestCount_10"
        BEL "TestCount_11" BEL "TestCount_12" BEL "TestCount_13" BEL
        "TestCount_14" BEL "TestCount_15" BEL "TestCount_16" BEL
        "TestCount_17" BEL "TestCount_18" BEL "TestCount_19" BEL
        "TestCount_20" BEL "TestCount_21" BEL "TestCount_22" BEL
        "TestCount_23" BEL "TestCount_24" BEL "TestCount_25" BEL
        "TestCount_26" BEL "TestCount_27" BEL "TestCount_28" BEL
        "TestCount_29" BEL "TestCount_30" BEL "TestCount_31" BEL "SDRdPtr_2"
        BEL "SDRdPtr_3" BEL "SDRdPtr_4" BEL "DACCS_0" BEL "DACCS_1" BEL
        "DACCS_2" BEL "AFECS_0" BEL "AFECS_1" BEL "DACShift_0" BEL
        "DACShift_1" BEL "DACShift_2" BEL "DACShift_3" BEL "DACShift_4" BEL
        "DACShift_5" BEL "DACShift_6" BEL "DACShift_7" BEL "DACShift_8" BEL
        "DACShift_9" BEL "DACShift_10" BEL "DACShift_11" BEL "DACShift_12" BEL
        "DACShift_13" BEL "DACShift_14" BEL "DACShift_15" BEL "DACShift_16"
        BEL "DACShift_17" BEL "DACShift_18" BEL "DACShift_19" BEL
        "DACShift_20" BEL "DACShift_21" BEL "DACShift_22" BEL "DACShift_23"
        BEL "DACDat" BEL "AFESDI" BEL "Read_Seq_Stat_0" BEL "Read_Seq_Stat_1"
        BEL "Read_Seq_Stat_2" BEL "Read_Seq_Stat_3" BEL "EventWdCnt_0" BEL
        "EventWdCnt_1" BEL "EventWdCnt_2" BEL "EventWdCnt_3" BEL
        "EventWdCnt_4" BEL "EventWdCnt_5" BEL "EventWdCnt_6" BEL
        "EventWdCnt_7" BEL "EventWdCnt_8" BEL "EventWdCnt_9" BEL
        "EventWdCnt_10" BEL "EventWdCnt_11" BEL "EventWdCnt_12" BEL
        "EventWdCnt_13" BEL "EventWdCnt_14" BEL "EventWdCnt_15" BEL
        "NxtWdCount_0" BEL "NxtWdCount_1" BEL "NxtWdCount_2" BEL
        "NxtWdCount_3" BEL "NxtWdCount_4" BEL "NxtWdCount_5" BEL
        "NxtWdCount_6" BEL "NxtWdCount_7" BEL "NxtWdCount_8" BEL
        "NxtWdCount_9" BEL "NxtWdCount_10" BEL "NxtWdCount_11" BEL
        "NxtWdCount_12" BEL "NxtWdCount_13" BEL "NxtWdCount_14" BEL
        "NxtWdCount_15" BEL "AFE_Num_FSM_FFd1" BEL "BiasActual_1_0" BEL
        "BiasActual_1_1" BEL "BiasActual_1_2" BEL "BiasActual_1_3" BEL
        "BiasActual_1_4" BEL "BiasActual_1_5" BEL "BiasActual_1_6" BEL
        "BiasActual_1_7" BEL "BiasActual_1_8" BEL "BiasActual_1_9" BEL
        "BiasActual_1_10" BEL "BiasActual_1_11" BEL "BiasActual_0_0" BEL
        "BiasActual_0_1" BEL "BiasActual_0_2" BEL "BiasActual_0_3" BEL
        "BiasActual_0_4" BEL "BiasActual_0_5" BEL "BiasActual_0_6" BEL
        "BiasActual_0_7" BEL "BiasActual_0_8" BEL "BiasActual_0_9" BEL
        "BiasActual_0_10" BEL "BiasActual_0_11" BEL "Counter1us_5" BEL
        "Counter1us_6" BEL "Counter1us_7" BEL "Counter1ms_1" BEL
        "Counter1ms_2" BEL "Counter1ms_3" BEL "Counter1ms_4" BEL
        "Counter1ms_5" BEL "Counter1ms_6" BEL "Counter1ms_7" BEL
        "Counter1ms_8" BEL "Counter1ms_9" BEL "Counter1ms_10" BEL
        "Counter1ms_11" BEL "Counter1ms_12" BEL "Counter1ms_13" BEL
        "Counter1ms_14" BEL "Counter1ms_15" BEL "Counter1ms_16" BEL
        "Counter1ms_17" BEL "GateCounter_0" BEL "GateCounter_1" BEL
        "GateCounter_2" BEL "GateCounter_3" BEL "GateCounter_4" BEL
        "GateCounter_5" BEL "GateCounter_6" BEL "GateCounter_7" BEL
        "GateCounter_8" BEL "Counter1s_8" BEL "Counter1s_9" BEL "Counter1s_10"
        BEL "Counter1s_11" BEL "Counter1s_12" BEL "Counter1s_13" BEL
        "Counter1s_14" BEL "Counter1s_15" BEL "Counter1s_16" BEL
        "Counter1s_17" BEL "Counter1s_18" BEL "Counter1s_19" BEL
        "Counter1s_20" BEL "Counter1s_21" BEL "Counter1s_22" BEL
        "Counter1s_23" BEL "Counter1s_24" BEL "Counter1s_25" BEL
        "Counter1s_26" BEL "Counter1s_27" BEL "ResetCount_0" BEL
        "ResetCount_1" BEL "ResetCount_2" BEL "ResetCount_3" BEL "GPOCount_0"
        BEL "GPOCount_1" BEL "GPOCount_2" BEL "UpTimeCount_0" BEL
        "UpTimeCount_1" BEL "UpTimeCount_2" BEL "UpTimeCount_3" BEL
        "UpTimeCount_4" BEL "UpTimeCount_5" BEL "UpTimeCount_6" BEL
        "UpTimeCount_7" BEL "UpTimeCount_8" BEL "UpTimeCount_9" BEL
        "UpTimeCount_10" BEL "UpTimeCount_11" BEL "UpTimeCount_12" BEL
        "UpTimeCount_13" BEL "UpTimeCount_14" BEL "UpTimeCount_15" BEL
        "UpTimeCount_16" BEL "UpTimeCount_17" BEL "UpTimeCount_18" BEL
        "UpTimeCount_19" BEL "UpTimeCount_20" BEL "UpTimeCount_21" BEL
        "UpTimeCount_22" BEL "UpTimeCount_23" BEL "UpTimeCount_24" BEL
        "UpTimeCount_25" BEL "UpTimeCount_26" BEL "UpTimeCount_27" BEL
        "UpTimeCount_28" BEL "UpTimeCount_29" BEL "UpTimeCount_30" BEL
        "UpTimeCount_31" BEL "HistGateCnt0_0" BEL "HistGateCnt0_1" BEL
        "HistGateCnt0_2" BEL "HistGateCnt0_3" BEL "HistGateCnt0_4" BEL
        "HistGateCnt0_5" BEL "HistGateCnt0_6" BEL "HistGateCnt0_7" BEL
        "HistGateCnt0_8" BEL "HistGateCnt0_9" BEL "HistGateCnt0_10" BEL
        "HistGateCnt0_11" BEL "HistGateCnt0_12" BEL "HistGateCnt0_13" BEL
        "HistGateCnt0_14" BEL "HistGateCnt0_15" BEL "HistGateCnt1_0" BEL
        "HistGateCnt1_1" BEL "HistGateCnt1_2" BEL "HistGateCnt1_3" BEL
        "HistGateCnt1_4" BEL "HistGateCnt1_5" BEL "HistGateCnt1_6" BEL
        "HistGateCnt1_7" BEL "HistGateCnt1_8" BEL "HistGateCnt1_9" BEL
        "HistGateCnt1_10" BEL "HistGateCnt1_11" BEL "HistGateCnt1_12" BEL
        "HistGateCnt1_13" BEL "HistGateCnt1_14" BEL "HistGateCnt1_15" BEL
        "HistAddrb_0_0" BEL "HistAddrb_0_1" BEL "HistAddrb_0_2" BEL
        "HistAddrb_0_3" BEL "HistAddrb_0_4" BEL "HistAddrb_0_5" BEL
        "HistAddrb_0_6" BEL "HistAddrb_0_7" BEL "HistAddrb_0_8" BEL
        "HistAddrb_0_9" BEL "HistAddrb_0_10" BEL "Octal_Shift_FSM_FFd2" BEL
        "HistAddrb_1_0" BEL "HistAddrb_1_1" BEL "HistAddrb_1_2" BEL
        "HistAddrb_1_3" BEL "HistAddrb_1_4" BEL "HistAddrb_1_5" BEL
        "HistAddrb_1_6" BEL "HistAddrb_1_7" BEL "HistAddrb_1_8" BEL
        "HistAddrb_1_9" BEL "HistAddrb_1_10" BEL "Chan_Num_0" BEL "Chan_Num_1"
        BEL "Chan_Num_2" BEL "Octal_Shift_FSM_FFd1" BEL
        "DDR_Read_Seq_FSM_FFd3" BEL "DDR_Read_Seq_FSM_FFd2" BEL
        "DDR_Read_Seq_FSM_FFd1" BEL "DDRWrtCount_0" BEL "DDRWrtCount_1" BEL
        "DDRWrtCount_2" BEL "DDRWrtCount_3" BEL "DDRWrtCount_4" BEL
        "DDRWrtCount_5" BEL "DDRWrtCount_6" BEL "DDRWrtCount_7" BEL
        "DDRWrtCount_8" BEL "DDRWrtCount_9" BEL "DDRWrtCount_10" BEL
        "DDR_Write_Seq_FSM_FFd4" BEL "DDR_Write_Seq_FSM_FFd3" BEL
        "DDR_Write_Seq_FSM_FFd2" BEL "DDR_Write_Seq_FSM_FFd1" BEL
        "SampleCount_0" BEL "SampleCount_1" BEL "SampleCount_2" BEL
        "SampleCount_3" BEL "SampleCount_4" BEL "SampleCount_5" BEL
        "SampleCount_6" BEL "SampleCount_7" BEL "SampleCount_8" BEL
        "BuffRdCount_0" BEL "BuffRdCount_1" BEL "BuffRdCount_2" BEL
        "BuffRdCount_3" BEL "BuffRdCount_4" BEL "BuffRdCount_5" BEL
        "BuffRdCount_6" BEL "BuffRdCount_7" BEL "BuffRdCount_8" BEL
        "Event_Builder_FSM_FFd4" BEL "Event_Builder_FSM_FFd1" BEL
        "Event_Builder_FSM_FFd3" BEL "Event_Builder_FSM_FFd2" BEL
        "Sys_PLL/clkout1_buf" PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<251>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<273>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<343>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<365>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<251>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<273>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<343>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<365>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<251>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<273>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<343>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<365>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<251>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<273>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<343>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<365>"
        BEL "OneWire/OneWrRdTmp_FSM_FFd6" BEL "OneWire/OneWrRdTmp_FSM_FFd10"
        BEL "OneWire/OneWrRdTmp_FSM_FFd17" BEL "OneWire/OneWrRdTmp_FSM_FFd21"
        BEL "OneWire/OneWrRdTmp_FSM_FFd2" BEL "OneWire/OneWrRdTmp_FSM_FFd3"
        BEL "OneWire/OneWrRdTmp_FSM_FFd1" BEL "OneWire/OneWrRdTmp_FSM_FFd5"
        BEL "OneWire/OneWrRdTmp_FSM_FFd4" BEL "OneWire/OneWrRdTmp_FSM_FFd8"
        BEL "OneWire/OneWrRdTmp_FSM_FFd9" BEL "OneWire/OneWrRdTmp_FSM_FFd7"
        BEL "OneWire/OneWrRdTmp_FSM_FFd11" BEL "OneWire/OneWrRdTmp_FSM_FFd12"
        BEL "OneWire/OneWrRdTmp_FSM_FFd13" BEL "OneWire/OneWrRdTmp_FSM_FFd15"
        BEL "OneWire/OneWrRdTmp_FSM_FFd16" BEL "OneWire/OneWrRdTmp_FSM_FFd14"
        BEL "OneWire/OneWrRdTmp_FSM_FFd18" BEL "OneWire/OneWrRdTmp_FSM_FFd19"
        BEL "OneWire/OneWrRdTmp_FSM_FFd22" BEL "OneWire/OneWrRdTmp_FSM_FFd20"
        BEL "OneWire/OneWrRdTmp_FSM_FFd23" BEL "OneWire/OneWrRdTmp_FSM_FFd24"
        BEL "OneWire/OneWrRdTmp_FSM_FFd25" BEL "OneWire/OneWrRdTmp_FSM_FFd26"
        BEL "OneWire/OneWrRdROM_FSM_FFd2" BEL "OneWire/OneWrRdROM_FSM_FFd3"
        BEL "OneWire/OneWrRdROM_FSM_FFd1" BEL "OneWire/OneWireSeq_FSM_FFd1"
        BEL "OneWire/OneWireSeq_FSM_FFd2" BEL "OneWire/OneWrRdROM_FSM_FFd4"
        BEL "OneWire/OneWireSeq_FSM_FFd3" BEL "OneWire/OneWTimer_8" BEL
        "OneWire/OneWTimer_7" BEL "OneWire/OneWTimer_6" BEL
        "OneWire/OneWTimer_5" BEL "OneWire/OneWTimer_4" BEL
        "OneWire/OneWTimer_3" BEL "OneWire/OneWTimer_2" BEL
        "OneWire/OneWTimer_1" BEL "OneWire/OneWTimer_0" BEL
        "OneWire/OneWWrtByte_7" BEL "OneWire/OneWWrtByte_6" BEL
        "OneWire/OneWWrtByte_5" BEL "OneWire/OneWWrtByte_4" BEL
        "OneWire/OneWWrtByte_3" BEL "OneWire/OneWWrtByte_2" BEL
        "OneWire/OneWWrtByte_1" BEL "OneWire/OneWWrtByte_0" BEL
        "OneWire/TempDat_71" BEL "OneWire/TempDat_70" BEL "OneWire/TempDat_69"
        BEL "OneWire/TempDat_68" BEL "OneWire/TempDat_67" BEL
        "OneWire/TempDat_66" BEL "OneWire/TempDat_65" BEL "OneWire/TempDat_64"
        BEL "OneWire/TempDat_63" BEL "OneWire/TempDat_62" BEL
        "OneWire/TempDat_61" BEL "OneWire/TempDat_60" BEL "OneWire/TempDat_59"
        BEL "OneWire/TempDat_58" BEL "OneWire/TempDat_57" BEL
        "OneWire/TempDat_56" BEL "OneWire/TempDat_55" BEL "OneWire/TempDat_54"
        BEL "OneWire/TempDat_53" BEL "OneWire/TempDat_52" BEL
        "OneWire/TempDat_51" BEL "OneWire/TempDat_50" BEL "OneWire/TempDat_49"
        BEL "OneWire/TempDat_48" BEL "OneWire/TempDat_47" BEL
        "OneWire/TempDat_46" BEL "OneWire/TempDat_45" BEL "OneWire/TempDat_44"
        BEL "OneWire/TempDat_43" BEL "OneWire/TempDat_42" BEL
        "OneWire/TempDat_41" BEL "OneWire/TempDat_40" BEL "OneWire/TempDat_39"
        BEL "OneWire/TempDat_38" BEL "OneWire/TempDat_37" BEL
        "OneWire/TempDat_36" BEL "OneWire/TempDat_35" BEL "OneWire/TempDat_34"
        BEL "OneWire/TempDat_33" BEL "OneWire/TempDat_32" BEL
        "OneWire/TempDat_31" BEL "OneWire/TempDat_30" BEL "OneWire/TempDat_29"
        BEL "OneWire/TempDat_28" BEL "OneWire/TempDat_27" BEL
        "OneWire/TempDat_26" BEL "OneWire/TempDat_25" BEL "OneWire/TempDat_24"
        BEL "OneWire/TempDat_23" BEL "OneWire/TempDat_22" BEL
        "OneWire/TempDat_21" BEL "OneWire/TempDat_20" BEL "OneWire/TempDat_19"
        BEL "OneWire/TempDat_18" BEL "OneWire/TempDat_17" BEL
        "OneWire/TempDat_16" BEL "OneWire/TempDat_15" BEL "OneWire/TempDat_14"
        BEL "OneWire/TempDat_13" BEL "OneWire/TempDat_12" BEL
        "OneWire/TempDat_11" BEL "OneWire/TempDat_10" BEL "OneWire/TempDat_9"
        BEL "OneWire/TempDat_8" BEL "OneWire/TempDat_7" BEL
        "OneWire/TempDat_6" BEL "OneWire/TempDat_5" BEL "OneWire/TempDat_4"
        BEL "OneWire/TempDat_3" BEL "OneWire/TempDat_2" BEL
        "OneWire/TempDat_1" BEL "OneWire/TempDat_0" BEL
        "OneWire/OneWBitCount_7" BEL "OneWire/OneWBitCount_6" BEL
        "OneWire/OneWBitCount_5" BEL "OneWire/OneWBitCount_4" BEL
        "OneWire/OneWBitCount_3" BEL "OneWire/OneWBitCount_2" BEL
        "OneWire/OneWBitCount_1" BEL "OneWire/OneWBitCount_0" BEL
        "OneWire/TempStat" BEL "OneWire/TempEn" BEL "OneWire/TempCtrl_3" BEL
        "OneWire/TempCtrl_2" BEL "OneWire/TempCtrl_1" BEL "OneWire/TempCtrl_0"
        BEL "OneWire/OneWireCmdReg_7" BEL "OneWire/OneWireCmdReg_6" BEL
        "OneWire/OneWireCmdReg_5" BEL "OneWire/OneWireCmdReg_4" BEL
        "OneWire/OneWireCmdReg_3" BEL "OneWire/OneWireCmdReg_2" BEL
        "OneWire/OneWireCmdReg_1" BEL "OneWire/OneWireCmdReg_0" BEL
        "OneWire/OneWStat" BEL "FMTx/TxBitWdth_FSM_FFd4" BEL
        "FMTx/TxBitWdth_FSM_FFd7" BEL "FMTx/TxBitWdth_FSM_FFd5" BEL
        "FMTx/TxBitWdth_FSM_FFd8" BEL "FMTx/Tx_State_FSM_FFd2" BEL
        "FMTx/Tx_State_FSM_FFd3" BEL "FMTx/Tx_State_FSM_FFd1" BEL
        "FMTx/TxBitWdth_FSM_FFd1" BEL "FMTx/TxBitWdth_FSM_FFd2" BEL
        "FMTx/TxBitWdth_FSM_FFd3" BEL "FMTx/TxBitWdth_FSM_FFd6" BEL
        "FMTx/TxBitWdth_FSM_FFd9" BEL "FMTx/FM_Encode.TxBtCnt_3" BEL
        "FMTx/FM_Encode.TxBtCnt_2" BEL "FMTx/FM_Encode.TxBtCnt_1" BEL
        "FMTx/FM_Encode.TxBtCnt_0" BEL "FMTx/TxShft_15" BEL "FMTx/TxShft_14"
        BEL "FMTx/TxShft_13" BEL "FMTx/TxShft_12" BEL "FMTx/TxShft_11" BEL
        "FMTx/TxShft_10" BEL "FMTx/TxShft_9" BEL "FMTx/TxShft_8" BEL
        "FMTx/TxShft_7" BEL "FMTx/TxShft_6" BEL "FMTx/TxShft_5" BEL
        "FMTx/TxShft_4" BEL "FMTx/TxShft_3" BEL "FMTx/TxShft_2" BEL
        "FMTx/TxShft_1" BEL "FMTx/TxShft_0" BEL "FMTx/Tx_Out_Done_1" BEL
        "FMTx/Tx_Out_Done_0" BEL "FMTx/EnDL_1" BEL "FMTx/EnDL_0" BEL
        "FMRx1/Rx_Out_Done" BEL "DACLd" BEL "Dev_Sel" BEL "WrtHi_LoSel" BEL
        "RdHi_LoSel" BEL "Even_Odd" BEL "FlashGate" BEL "TrigReq" BEL "BeamOn"
        BEL "PageRdReq" BEL "PageRdStat" BEL "GPO" BEL "TrgSrc" BEL "EvBuffRd"
        BEL "OneWire/OneWRstReq" BEL "OneWire/OneWRdReq" BEL
        "OneWire/OneWWrtReq" BEL "FMTx/Parity" BEL "FMTx/Tx_Req" PIN
        "ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "ShadowRam/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram_pins<27>"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "FMTx_Buff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_1"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2_2"
        BEL
        "CmdFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "DDRAddrBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_31"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_30"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_29"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_28"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_27"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_26"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_25"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_24"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_22"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_21"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_20"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_19"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_18"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_17"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_16"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "uBunchBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_12"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "DRAMRdBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_0"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gdcf.dc/dc/count_12"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_14"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_13"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_12"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_11"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_10"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_9"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_8"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_7"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1_1"
        BEL
        "EventBuff/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PIN
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_8"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_7"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_6"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_5"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_4"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_3"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_2"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_1"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_0"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_6"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_5"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_4"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_3"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_2"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_1"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_0"
        PIN
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<29>"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_8"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_7"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_6"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_5"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_4"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_3"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_2"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_1"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/doutb_n_0"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_6"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_5"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_4"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_3"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_2"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_1"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/doutb_n_0"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>";
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m" PINNAME CLK;
PIN
        GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s" PINNAME CLKDIV;
TIMEGRP GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = BEL "Debug_9" BEL "Debug_3"
        BEL "Debug_2" BEL "EvenWrtDone_0" BEL "Hist_wena_0_0" BEL "PipeWrt_0"
        BEL "SlipReq_0" BEL "AFE_Wrt_0_0" BEL "AFE_Wrt_0_1" BEL "AFE_Wrt_0_2"
        BEL "AFE_Wrt_0_3" BEL "AFE_Wrt_0_4" BEL "AFE_Wrt_0_5" BEL
        "AFE_Wrt_0_6" BEL "AFE_Wrt_0_7" BEL "iWrtDL_0_0" BEL "iWrtDL_0_1" BEL
        "HistAdaReg_0_0" BEL "HistAdaReg_0_1" BEL "HistAdaReg_0_2" BEL
        "HistAdaReg_0_3" BEL "HistAdaReg_0_4" BEL "HistAdaReg_0_5" BEL
        "HistAdaReg_0_6" BEL "HistAdaReg_0_7" BEL "HistAdaReg_0_8" BEL
        "HistAdaReg_0_9" BEL "Debug_1" BEL "SlfTrgEdge_0_0_0" BEL
        "SlfTrgEdge_0_0_1" BEL "SlfTrgEdge_0_3_0" BEL "SlfTrgEdge_0_3_1" BEL
        "SlfTrgEdge_0_1_0" BEL "SlfTrgEdge_0_1_1" BEL "SlfTrgEdge_0_2_0" BEL
        "SlfTrgEdge_0_2_1" BEL "SlfTrgEdge_0_4_0" BEL "SlfTrgEdge_0_4_1" BEL
        "SlfTrgEdge_0_5_0" BEL "SlfTrgEdge_0_5_1" BEL "SlfTrgEdge_0_6_0" BEL
        "SlfTrgEdge_0_6_1" BEL "SlfTrgEdge_0_7_0" BEL "SlfTrgEdge_0_7_1" BEL
        "Ins_0_0_5" BEL "Ins_0_0_4" BEL "Ins_0_0_3" BEL "Ins_0_0_2" BEL
        "Ins_0_0_1" BEL "Ins_0_0_0" BEL "In_Seq_Stat_0_0" BEL "Ins_0_1_5" BEL
        "Ins_0_1_4" BEL "Ins_0_1_3" BEL "Ins_0_1_2" BEL "Ins_0_1_1" BEL
        "Ins_0_1_0" BEL "Ins_0_2_5" BEL "In_Seq_Stat_0_1" BEL "Ins_0_2_4" BEL
        "Ins_0_2_3" BEL "Ins_0_2_2" BEL "Ins_0_2_1" BEL "Ins_0_2_0" BEL
        "Ins_0_3_4" BEL "In_Seq_Stat_0_2" BEL "Ins_0_3_5" BEL "Ins_0_3_3" BEL
        "Ins_0_3_2" BEL "Ins_0_3_1" BEL "Ins_0_3_0" BEL "In_Seq_Stat_0_3" BEL
        "Ins_0_4_3" BEL "Ins_0_4_5" BEL "Ins_0_4_4" BEL "Ins_0_4_2" BEL
        "Ins_0_4_1" BEL "Ins_0_4_0" BEL "In_Seq_Stat_0_4" BEL "Ins_0_5_5" BEL
        "Ins_0_5_4" BEL "Ins_0_5_3" BEL "Ins_0_5_2" BEL "Ins_0_5_1" BEL
        "Ins_0_5_0" BEL "In_Seq_Stat_0_5" BEL "Ins_0_6_5" BEL "Ins_0_6_2" BEL
        "Ins_0_6_4" BEL "Ins_0_6_3" BEL "Ins_0_6_1" BEL "Ins_0_6_0" BEL
        "In_Seq_Stat_0_6" BEL "Ins_0_7_5" BEL "Ins_0_7_4" BEL "Ins_0_7_1" BEL
        "Ins_0_7_3" BEL "Ins_0_7_2" BEL "Ins_0_7_0" BEL "In_Seq_Stat_0_7" BEL
        "HistEnDl_0_0" BEL "HistEnDl_0_1" BEL "WrtWdCntAdHi_0_0_0" BEL
        "WrtWdCntAdHi_0_0_1" BEL "WrtWdCntAdHi_0_0_2" BEL "WrtWdCntAdHi_0_0_3"
        BEL "WrtWdCntAdHi_0_0_4" BEL "WrtWdCntAdHi_0_0_5" BEL
        "WrtWdCntAdHi_0_0_6" BEL "WrtWdCntAdHi_0_0_7" BEL "WrtWdCntAdHi_0_0_8"
        BEL "WrtWdCntAdHi_0_0_9" BEL "WrtWdCntAdLo_0_0_0" BEL
        "WrtWdCntAdLo_0_0_1" BEL "WrtWdCntAdLo_0_0_2" BEL "WrtWdCntAdLo_0_0_3"
        BEL "WrtWdCntAdLo_0_0_4" BEL "WrtWdCntAdLo_0_0_5" BEL
        "WrtWdCntAdLo_0_0_6" BEL "WrtWdCntAdLo_0_0_7" BEL "WrtWdCntAdLo_0_0_8"
        BEL "WrtWdCntAdLo_0_0_9" BEL "WrtWdCntAdLo_0_1_0" BEL
        "WrtWdCntAdLo_0_1_1" BEL "WrtWdCntAdLo_0_1_2" BEL "WrtWdCntAdLo_0_1_3"
        BEL "WrtWdCntAdLo_0_1_4" BEL "WrtWdCntAdLo_0_1_5" BEL
        "WrtWdCntAdLo_0_1_6" BEL "WrtWdCntAdLo_0_1_7" BEL "WrtWdCntAdLo_0_1_8"
        BEL "WrtWdCntAdLo_0_1_9" BEL "WrtWdCntAdHi_0_1_0" BEL
        "WrtWdCntAdHi_0_1_1" BEL "WrtWdCntAdHi_0_1_2" BEL "WrtWdCntAdHi_0_1_3"
        BEL "WrtWdCntAdHi_0_1_4" BEL "WrtWdCntAdHi_0_1_5" BEL
        "WrtWdCntAdHi_0_1_6" BEL "WrtWdCntAdHi_0_1_7" BEL "WrtWdCntAdHi_0_1_8"
        BEL "WrtWdCntAdHi_0_1_9" BEL "WrtWdCntAdLo_0_2_0" BEL
        "WrtWdCntAdLo_0_2_1" BEL "WrtWdCntAdLo_0_2_2" BEL "WrtWdCntAdLo_0_2_3"
        BEL "WrtWdCntAdLo_0_2_4" BEL "WrtWdCntAdLo_0_2_5" BEL
        "WrtWdCntAdLo_0_2_6" BEL "WrtWdCntAdLo_0_2_7" BEL "WrtWdCntAdLo_0_2_8"
        BEL "WrtWdCntAdLo_0_2_9" BEL "WrtWdCntAdHi_0_2_0" BEL
        "WrtWdCntAdHi_0_2_1" BEL "WrtWdCntAdHi_0_2_2" BEL "WrtWdCntAdHi_0_2_3"
        BEL "WrtWdCntAdHi_0_2_4" BEL "WrtWdCntAdHi_0_2_5" BEL
        "WrtWdCntAdHi_0_2_6" BEL "WrtWdCntAdHi_0_2_7" BEL "WrtWdCntAdHi_0_2_8"
        BEL "WrtWdCntAdHi_0_2_9" BEL "WrtWdCntAdHi_0_3_0" BEL
        "WrtWdCntAdHi_0_3_1" BEL "WrtWdCntAdHi_0_3_2" BEL "WrtWdCntAdHi_0_3_3"
        BEL "WrtWdCntAdHi_0_3_4" BEL "WrtWdCntAdHi_0_3_5" BEL
        "WrtWdCntAdHi_0_3_6" BEL "WrtWdCntAdHi_0_3_7" BEL "WrtWdCntAdHi_0_3_8"
        BEL "WrtWdCntAdHi_0_3_9" BEL "WrtWdCntAdLo_0_3_0" BEL
        "WrtWdCntAdLo_0_3_1" BEL "WrtWdCntAdLo_0_3_2" BEL "WrtWdCntAdLo_0_3_3"
        BEL "WrtWdCntAdLo_0_3_4" BEL "WrtWdCntAdLo_0_3_5" BEL
        "WrtWdCntAdLo_0_3_6" BEL "WrtWdCntAdLo_0_3_7" BEL "WrtWdCntAdLo_0_3_8"
        BEL "WrtWdCntAdLo_0_3_9" BEL "WrtWdCntAdLo_0_4_0" BEL
        "WrtWdCntAdLo_0_4_1" BEL "WrtWdCntAdLo_0_4_2" BEL "WrtWdCntAdLo_0_4_3"
        BEL "WrtWdCntAdLo_0_4_4" BEL "WrtWdCntAdLo_0_4_5" BEL
        "WrtWdCntAdLo_0_4_6" BEL "WrtWdCntAdLo_0_4_7" BEL "WrtWdCntAdLo_0_4_8"
        BEL "WrtWdCntAdLo_0_4_9" BEL "WrtWdCntAdHi_0_4_0" BEL
        "WrtWdCntAdHi_0_4_1" BEL "WrtWdCntAdHi_0_4_2" BEL "WrtWdCntAdHi_0_4_3"
        BEL "WrtWdCntAdHi_0_4_4" BEL "WrtWdCntAdHi_0_4_5" BEL
        "WrtWdCntAdHi_0_4_6" BEL "WrtWdCntAdHi_0_4_7" BEL "WrtWdCntAdHi_0_4_8"
        BEL "WrtWdCntAdHi_0_4_9" BEL "WrtWdCntAdLo_0_5_0" BEL
        "WrtWdCntAdLo_0_5_1" BEL "WrtWdCntAdLo_0_5_2" BEL "WrtWdCntAdLo_0_5_3"
        BEL "WrtWdCntAdLo_0_5_4" BEL "WrtWdCntAdLo_0_5_5" BEL
        "WrtWdCntAdLo_0_5_6" BEL "WrtWdCntAdLo_0_5_7" BEL "WrtWdCntAdLo_0_5_8"
        BEL "WrtWdCntAdLo_0_5_9" BEL "WrtWdCntAdHi_0_5_0" BEL
        "WrtWdCntAdHi_0_5_1" BEL "WrtWdCntAdHi_0_5_2" BEL "WrtWdCntAdHi_0_5_3"
        BEL "WrtWdCntAdHi_0_5_4" BEL "WrtWdCntAdHi_0_5_5" BEL
        "WrtWdCntAdHi_0_5_6" BEL "WrtWdCntAdHi_0_5_7" BEL "WrtWdCntAdHi_0_5_8"
        BEL "WrtWdCntAdHi_0_5_9" BEL "WrtWdCntAdLo_0_6_0" BEL
        "WrtWdCntAdLo_0_6_1" BEL "WrtWdCntAdLo_0_6_2" BEL "WrtWdCntAdLo_0_6_3"
        BEL "WrtWdCntAdLo_0_6_4" BEL "WrtWdCntAdLo_0_6_5" BEL
        "WrtWdCntAdLo_0_6_6" BEL "WrtWdCntAdLo_0_6_7" BEL "WrtWdCntAdLo_0_6_8"
        BEL "WrtWdCntAdLo_0_6_9" BEL "WrtWdCntAdHi_0_6_0" BEL
        "WrtWdCntAdHi_0_6_1" BEL "WrtWdCntAdHi_0_6_2" BEL "WrtWdCntAdHi_0_6_3"
        BEL "WrtWdCntAdHi_0_6_4" BEL "WrtWdCntAdHi_0_6_5" BEL
        "WrtWdCntAdHi_0_6_6" BEL "WrtWdCntAdHi_0_6_7" BEL "WrtWdCntAdHi_0_6_8"
        BEL "WrtWdCntAdHi_0_6_9" BEL "WrtWdCntAdLo_0_7_0" BEL
        "WrtWdCntAdLo_0_7_1" BEL "WrtWdCntAdLo_0_7_2" BEL "WrtWdCntAdLo_0_7_3"
        BEL "WrtWdCntAdLo_0_7_4" BEL "WrtWdCntAdLo_0_7_5" BEL
        "WrtWdCntAdLo_0_7_6" BEL "WrtWdCntAdLo_0_7_7" BEL "WrtWdCntAdLo_0_7_8"
        BEL "WrtWdCntAdLo_0_7_9" BEL "WrtWdCntAdHi_0_7_0" BEL
        "WrtWdCntAdHi_0_7_1" BEL "WrtWdCntAdHi_0_7_2" BEL "WrtWdCntAdHi_0_7_3"
        BEL "WrtWdCntAdHi_0_7_4" BEL "WrtWdCntAdHi_0_7_5" BEL
        "WrtWdCntAdHi_0_7_6" BEL "WrtWdCntAdHi_0_7_7" BEL "WrtWdCntAdHi_0_7_8"
        BEL "WrtWdCntAdHi_0_7_9" BEL "Buff_Wrt_Ptr_0_0_0" BEL
        "Buff_Wrt_Ptr_0_0_1" BEL "Buff_Wrt_Ptr_0_0_2" BEL "Buff_Wrt_Ptr_0_0_3"
        BEL "Buff_Wrt_Ptr_0_0_4" BEL "Buff_Wrt_Ptr_0_0_5" BEL
        "Buff_Wrt_Ptr_0_0_6" BEL "Buff_Wrt_Ptr_0_0_7" BEL "Buff_Wrt_Ptr_0_0_8"
        BEL "Buff_Wrt_Ptr_0_0_9" BEL "Buff_Wrt_Ptr_0_1_0" BEL
        "Buff_Wrt_Ptr_0_1_1" BEL "Buff_Wrt_Ptr_0_1_2" BEL "Buff_Wrt_Ptr_0_1_3"
        BEL "Buff_Wrt_Ptr_0_1_4" BEL "Buff_Wrt_Ptr_0_1_5" BEL
        "Buff_Wrt_Ptr_0_1_6" BEL "Buff_Wrt_Ptr_0_1_7" BEL "Buff_Wrt_Ptr_0_1_8"
        BEL "Buff_Wrt_Ptr_0_1_9" BEL "Buff_Wrt_Ptr_0_2_0" BEL
        "Buff_Wrt_Ptr_0_2_1" BEL "Buff_Wrt_Ptr_0_2_2" BEL "Buff_Wrt_Ptr_0_2_3"
        BEL "Buff_Wrt_Ptr_0_2_4" BEL "Buff_Wrt_Ptr_0_2_5" BEL
        "Buff_Wrt_Ptr_0_2_6" BEL "Buff_Wrt_Ptr_0_2_7" BEL "Buff_Wrt_Ptr_0_2_8"
        BEL "Buff_Wrt_Ptr_0_2_9" BEL "Buff_Wrt_Ptr_0_3_0" BEL
        "Buff_Wrt_Ptr_0_3_1" BEL "Buff_Wrt_Ptr_0_3_2" BEL "Buff_Wrt_Ptr_0_3_3"
        BEL "Buff_Wrt_Ptr_0_3_4" BEL "Buff_Wrt_Ptr_0_3_5" BEL
        "Buff_Wrt_Ptr_0_3_6" BEL "Buff_Wrt_Ptr_0_3_7" BEL "Buff_Wrt_Ptr_0_3_8"
        BEL "Buff_Wrt_Ptr_0_3_9" BEL "Buff_Wrt_Ptr_0_4_0" BEL
        "Buff_Wrt_Ptr_0_4_1" BEL "Buff_Wrt_Ptr_0_4_2" BEL "Buff_Wrt_Ptr_0_4_3"
        BEL "Buff_Wrt_Ptr_0_4_4" BEL "Buff_Wrt_Ptr_0_4_5" BEL
        "Buff_Wrt_Ptr_0_4_6" BEL "Buff_Wrt_Ptr_0_4_7" BEL "Buff_Wrt_Ptr_0_4_8"
        BEL "Buff_Wrt_Ptr_0_4_9" BEL "Buff_Wrt_Ptr_0_5_0" BEL
        "Buff_Wrt_Ptr_0_5_1" BEL "Buff_Wrt_Ptr_0_5_2" BEL "Buff_Wrt_Ptr_0_5_3"
        BEL "Buff_Wrt_Ptr_0_5_4" BEL "Buff_Wrt_Ptr_0_5_5" BEL
        "Buff_Wrt_Ptr_0_5_6" BEL "Buff_Wrt_Ptr_0_5_7" BEL "Buff_Wrt_Ptr_0_5_8"
        BEL "Buff_Wrt_Ptr_0_5_9" BEL "Buff_Wrt_Ptr_0_6_0" BEL
        "Buff_Wrt_Ptr_0_6_1" BEL "Buff_Wrt_Ptr_0_6_2" BEL "Buff_Wrt_Ptr_0_6_3"
        BEL "Buff_Wrt_Ptr_0_6_4" BEL "Buff_Wrt_Ptr_0_6_5" BEL
        "Buff_Wrt_Ptr_0_6_6" BEL "Buff_Wrt_Ptr_0_6_7" BEL "Buff_Wrt_Ptr_0_6_8"
        BEL "Buff_Wrt_Ptr_0_6_9" BEL "Buff_Wrt_Ptr_0_7_0" BEL
        "Buff_Wrt_Ptr_0_7_1" BEL "Buff_Wrt_Ptr_0_7_2" BEL "Buff_Wrt_Ptr_0_7_3"
        BEL "Buff_Wrt_Ptr_0_7_4" BEL "Buff_Wrt_Ptr_0_7_5" BEL
        "Buff_Wrt_Ptr_0_7_6" BEL "Buff_Wrt_Ptr_0_7_7" BEL "Buff_Wrt_Ptr_0_7_8"
        BEL "Buff_Wrt_Ptr_0_7_9" BEL "MaskReg_0_0" BEL "MaskReg_0_1" BEL
        "MaskReg_0_2" BEL "MaskReg_0_3" BEL "MaskReg_0_4" BEL "MaskReg_0_5"
        BEL "MaskReg_0_6" BEL "MaskReg_0_7" BEL "IntTrgThresh_0_0_0" BEL
        "IntTrgThresh_0_0_1" BEL "IntTrgThresh_0_0_2" BEL "IntTrgThresh_0_0_3"
        BEL "IntTrgThresh_0_0_4" BEL "IntTrgThresh_0_0_5" BEL
        "IntTrgThresh_0_0_6" BEL "IntTrgThresh_0_0_7" BEL "IntTrgThresh_0_0_8"
        BEL "IntTrgThresh_0_0_9" BEL "IntTrgThresh_0_0_10" BEL
        "IntTrgThresh_0_0_11" BEL "IntTrgThresh_0_1_0" BEL
        "IntTrgThresh_0_1_1" BEL "IntTrgThresh_0_1_2" BEL "IntTrgThresh_0_1_3"
        BEL "IntTrgThresh_0_1_4" BEL "IntTrgThresh_0_1_5" BEL
        "IntTrgThresh_0_1_6" BEL "IntTrgThresh_0_1_7" BEL "IntTrgThresh_0_1_8"
        BEL "IntTrgThresh_0_1_9" BEL "IntTrgThresh_0_1_10" BEL
        "IntTrgThresh_0_1_11" BEL "IntTrgThresh_0_2_0" BEL
        "IntTrgThresh_0_2_1" BEL "IntTrgThresh_0_2_2" BEL "IntTrgThresh_0_2_3"
        BEL "IntTrgThresh_0_2_4" BEL "IntTrgThresh_0_2_5" BEL
        "IntTrgThresh_0_2_6" BEL "IntTrgThresh_0_2_7" BEL "IntTrgThresh_0_2_8"
        BEL "IntTrgThresh_0_2_9" BEL "IntTrgThresh_0_2_10" BEL
        "IntTrgThresh_0_2_11" BEL "IntTrgThresh_0_3_0" BEL
        "IntTrgThresh_0_3_1" BEL "IntTrgThresh_0_3_2" BEL "IntTrgThresh_0_3_3"
        BEL "IntTrgThresh_0_3_4" BEL "IntTrgThresh_0_3_5" BEL
        "IntTrgThresh_0_3_6" BEL "IntTrgThresh_0_3_7" BEL "IntTrgThresh_0_3_8"
        BEL "IntTrgThresh_0_3_9" BEL "IntTrgThresh_0_3_10" BEL
        "IntTrgThresh_0_3_11" BEL "IntTrgThresh_0_4_0" BEL
        "IntTrgThresh_0_4_1" BEL "IntTrgThresh_0_4_2" BEL "IntTrgThresh_0_4_3"
        BEL "IntTrgThresh_0_4_4" BEL "IntTrgThresh_0_4_5" BEL
        "IntTrgThresh_0_4_6" BEL "IntTrgThresh_0_4_7" BEL "IntTrgThresh_0_4_8"
        BEL "IntTrgThresh_0_4_9" BEL "IntTrgThresh_0_4_10" BEL
        "IntTrgThresh_0_4_11" BEL "IntTrgThresh_0_5_0" BEL
        "IntTrgThresh_0_5_1" BEL "IntTrgThresh_0_5_2" BEL "IntTrgThresh_0_5_3"
        BEL "IntTrgThresh_0_5_4" BEL "IntTrgThresh_0_5_5" BEL
        "IntTrgThresh_0_5_6" BEL "IntTrgThresh_0_5_7" BEL "IntTrgThresh_0_5_8"
        BEL "IntTrgThresh_0_5_9" BEL "IntTrgThresh_0_5_10" BEL
        "IntTrgThresh_0_5_11" BEL "IntTrgThresh_0_6_0" BEL
        "IntTrgThresh_0_6_1" BEL "IntTrgThresh_0_6_2" BEL "IntTrgThresh_0_6_3"
        BEL "IntTrgThresh_0_6_4" BEL "IntTrgThresh_0_6_5" BEL
        "IntTrgThresh_0_6_6" BEL "IntTrgThresh_0_6_7" BEL "IntTrgThresh_0_6_8"
        BEL "IntTrgThresh_0_6_9" BEL "IntTrgThresh_0_6_10" BEL
        "IntTrgThresh_0_6_11" BEL "IntTrgThresh_0_7_0" BEL
        "IntTrgThresh_0_7_1" BEL "IntTrgThresh_0_7_2" BEL "IntTrgThresh_0_7_3"
        BEL "IntTrgThresh_0_7_4" BEL "IntTrgThresh_0_7_5" BEL
        "IntTrgThresh_0_7_6" BEL "IntTrgThresh_0_7_7" BEL "IntTrgThresh_0_7_8"
        BEL "IntTrgThresh_0_7_9" BEL "IntTrgThresh_0_7_10" BEL
        "IntTrgThresh_0_7_11" BEL "Ped_Reg_0_0_0" BEL "Ped_Reg_0_0_1" BEL
        "Ped_Reg_0_0_2" BEL "Ped_Reg_0_0_3" BEL "Ped_Reg_0_0_4" BEL
        "Ped_Reg_0_0_5" BEL "Ped_Reg_0_0_6" BEL "Ped_Reg_0_0_7" BEL
        "Ped_Reg_0_0_8" BEL "Ped_Reg_0_0_9" BEL "Ped_Reg_0_0_10" BEL
        "Ped_Reg_0_0_11" BEL "Ped_Reg_0_1_0" BEL "Ped_Reg_0_1_1" BEL
        "Ped_Reg_0_1_2" BEL "Ped_Reg_0_1_3" BEL "Ped_Reg_0_1_4" BEL
        "Ped_Reg_0_1_5" BEL "Ped_Reg_0_1_6" BEL "Ped_Reg_0_1_7" BEL
        "Ped_Reg_0_1_8" BEL "Ped_Reg_0_1_9" BEL "Ped_Reg_0_1_10" BEL
        "Ped_Reg_0_1_11" BEL "Ped_Reg_0_2_0" BEL "Ped_Reg_0_2_1" BEL
        "Ped_Reg_0_2_2" BEL "Ped_Reg_0_2_3" BEL "Ped_Reg_0_2_4" BEL
        "Ped_Reg_0_2_5" BEL "Ped_Reg_0_2_6" BEL "Ped_Reg_0_2_7" BEL
        "Ped_Reg_0_2_8" BEL "Ped_Reg_0_2_9" BEL "Ped_Reg_0_2_10" BEL
        "Ped_Reg_0_2_11" BEL "Ped_Reg_0_4_0" BEL "Ped_Reg_0_4_1" BEL
        "Ped_Reg_0_4_2" BEL "Ped_Reg_0_4_3" BEL "Ped_Reg_0_4_4" BEL
        "Ped_Reg_0_4_5" BEL "Ped_Reg_0_4_6" BEL "Ped_Reg_0_4_7" BEL
        "Ped_Reg_0_4_8" BEL "Ped_Reg_0_4_9" BEL "Ped_Reg_0_4_10" BEL
        "Ped_Reg_0_4_11" BEL "Ped_Reg_0_3_0" BEL "Ped_Reg_0_3_1" BEL
        "Ped_Reg_0_3_2" BEL "Ped_Reg_0_3_3" BEL "Ped_Reg_0_3_4" BEL
        "Ped_Reg_0_3_5" BEL "Ped_Reg_0_3_6" BEL "Ped_Reg_0_3_7" BEL
        "Ped_Reg_0_3_8" BEL "Ped_Reg_0_3_9" BEL "Ped_Reg_0_3_10" BEL
        "Ped_Reg_0_3_11" BEL "Ped_Reg_0_5_0" BEL "Ped_Reg_0_5_1" BEL
        "Ped_Reg_0_5_2" BEL "Ped_Reg_0_5_3" BEL "Ped_Reg_0_5_4" BEL
        "Ped_Reg_0_5_5" BEL "Ped_Reg_0_5_6" BEL "Ped_Reg_0_5_7" BEL
        "Ped_Reg_0_5_8" BEL "Ped_Reg_0_5_9" BEL "Ped_Reg_0_5_10" BEL
        "Ped_Reg_0_5_11" BEL "Ped_Reg_0_6_0" BEL "Ped_Reg_0_6_1" BEL
        "Ped_Reg_0_6_2" BEL "Ped_Reg_0_6_3" BEL "Ped_Reg_0_6_4" BEL
        "Ped_Reg_0_6_5" BEL "Ped_Reg_0_6_6" BEL "Ped_Reg_0_6_7" BEL
        "Ped_Reg_0_6_8" BEL "Ped_Reg_0_6_9" BEL "Ped_Reg_0_6_10" BEL
        "Ped_Reg_0_6_11" BEL "Ped_Reg_0_7_0" BEL "Ped_Reg_0_7_1" BEL
        "Ped_Reg_0_7_2" BEL "Ped_Reg_0_7_3" BEL "Ped_Reg_0_7_4" BEL
        "Ped_Reg_0_7_5" BEL "Ped_Reg_0_7_6" BEL "Ped_Reg_0_7_7" BEL
        "Ped_Reg_0_7_8" BEL "Ped_Reg_0_7_9" BEL "Ped_Reg_0_7_10" BEL
        "Ped_Reg_0_7_11" BEL "Debug_5" BEL "Debug_4" BEL "Debug_6" BEL
        "Debug_7" BEL "GateWidth_0_0" BEL "GateWidth_0_1" BEL "GateWidth_0_2"
        BEL "GateWidth_0_3" BEL "GateWidth_0_4" BEL "GateWidth_0_5" BEL
        "GateWidth_0_6" BEL "GateWidth_0_7" BEL "GateWidth_0_8" BEL
        "GateWidth_0_9" BEL "GateWidth_0_10" BEL "GateWidth_0_11" BEL
        "Diff_Reg_0_0_0" BEL "Diff_Reg_0_0_1" BEL "Diff_Reg_0_0_2" BEL
        "Diff_Reg_0_0_3" BEL "Diff_Reg_0_0_4" BEL "Diff_Reg_0_0_5" BEL
        "Diff_Reg_0_0_6" BEL "Diff_Reg_0_0_7" BEL "Diff_Reg_0_0_8" BEL
        "Diff_Reg_0_0_9" BEL "Diff_Reg_0_0_10" BEL "Diff_Reg_0_0_11" BEL
        "Diff_Reg_0_1_0" BEL "Diff_Reg_0_1_1" BEL "Diff_Reg_0_1_2" BEL
        "Diff_Reg_0_1_3" BEL "Diff_Reg_0_1_4" BEL "Diff_Reg_0_1_5" BEL
        "Diff_Reg_0_1_6" BEL "Diff_Reg_0_1_7" BEL "Diff_Reg_0_1_8" BEL
        "Diff_Reg_0_1_9" BEL "Diff_Reg_0_1_10" BEL "Diff_Reg_0_1_11" BEL
        "Diff_Reg_0_2_0" BEL "Diff_Reg_0_2_1" BEL "Diff_Reg_0_2_2" BEL
        "Diff_Reg_0_2_3" BEL "Diff_Reg_0_2_4" BEL "Diff_Reg_0_2_5" BEL
        "Diff_Reg_0_2_6" BEL "Diff_Reg_0_2_7" BEL "Diff_Reg_0_2_8" BEL
        "Diff_Reg_0_2_9" BEL "Diff_Reg_0_2_10" BEL "Diff_Reg_0_2_11" BEL
        "Diff_Reg_0_3_0" BEL "Diff_Reg_0_3_1" BEL "Diff_Reg_0_3_2" BEL
        "Diff_Reg_0_3_3" BEL "Diff_Reg_0_3_4" BEL "Diff_Reg_0_3_5" BEL
        "Diff_Reg_0_3_6" BEL "Diff_Reg_0_3_7" BEL "Diff_Reg_0_3_8" BEL
        "Diff_Reg_0_3_9" BEL "Diff_Reg_0_3_10" BEL "Diff_Reg_0_3_11" BEL
        "Diff_Reg_0_4_0" BEL "Diff_Reg_0_4_1" BEL "Diff_Reg_0_4_2" BEL
        "Diff_Reg_0_4_3" BEL "Diff_Reg_0_4_4" BEL "Diff_Reg_0_4_5" BEL
        "Diff_Reg_0_4_6" BEL "Diff_Reg_0_4_7" BEL "Diff_Reg_0_4_8" BEL
        "Diff_Reg_0_4_9" BEL "Diff_Reg_0_4_10" BEL "Diff_Reg_0_4_11" BEL
        "Diff_Reg_0_5_0" BEL "Diff_Reg_0_5_1" BEL "Diff_Reg_0_5_2" BEL
        "Diff_Reg_0_5_3" BEL "Diff_Reg_0_5_4" BEL "Diff_Reg_0_5_5" BEL
        "Diff_Reg_0_5_6" BEL "Diff_Reg_0_5_7" BEL "Diff_Reg_0_5_8" BEL
        "Diff_Reg_0_5_9" BEL "Diff_Reg_0_5_10" BEL "Diff_Reg_0_5_11" BEL
        "Diff_Reg_0_6_0" BEL "Diff_Reg_0_6_1" BEL "Diff_Reg_0_6_2" BEL
        "Diff_Reg_0_6_3" BEL "Diff_Reg_0_6_4" BEL "Diff_Reg_0_6_5" BEL
        "Diff_Reg_0_6_6" BEL "Diff_Reg_0_6_7" BEL "Diff_Reg_0_6_8" BEL
        "Diff_Reg_0_6_9" BEL "Diff_Reg_0_6_10" BEL "Diff_Reg_0_6_11" BEL
        "Diff_Reg_0_7_0" BEL "Diff_Reg_0_7_1" BEL "Diff_Reg_0_7_2" BEL
        "Diff_Reg_0_7_3" BEL "Diff_Reg_0_7_4" BEL "Diff_Reg_0_7_5" BEL
        "Diff_Reg_0_7_6" BEL "Diff_Reg_0_7_7" BEL "Diff_Reg_0_7_8" BEL
        "Diff_Reg_0_7_9" BEL "Diff_Reg_0_7_10" BEL "Diff_Reg_0_7_11" BEL
        "Debug_8" BEL "Buff_In<0>_0_0" BEL "Buff_In<0>_0_1" BEL
        "Buff_In<0>_0_2" BEL "Buff_In<0>_0_3" BEL "Buff_In<0>_0_4" BEL
        "Buff_In<0>_0_5" BEL "Buff_In<0>_0_6" BEL "Buff_In<0>_0_7" BEL
        "Buff_In<0>_0_8" BEL "Buff_In<0>_0_9" BEL "Buff_In<0>_0_10" BEL
        "Buff_In<0>_0_11" BEL "Buff_In<0>_0_12" BEL "Buff_In<0>_0_13" BEL
        "Buff_In<0>_0_14" BEL "Buff_In<0>_0_15" BEL "Buff_In<0>_1_0" BEL
        "Buff_In<0>_1_1" BEL "Buff_In<0>_1_2" BEL "Buff_In<0>_1_3" BEL
        "Buff_In<0>_1_4" BEL "Buff_In<0>_1_5" BEL "Buff_In<0>_1_6" BEL
        "Buff_In<0>_1_7" BEL "Buff_In<0>_1_8" BEL "Buff_In<0>_1_9" BEL
        "Buff_In<0>_1_10" BEL "Buff_In<0>_1_11" BEL "Buff_In<0>_1_12" BEL
        "Buff_In<0>_1_13" BEL "Buff_In<0>_1_14" BEL "Buff_In<0>_1_15" BEL
        "Buff_In<0>_2_0" BEL "Buff_In<0>_2_1" BEL "Buff_In<0>_2_2" BEL
        "Buff_In<0>_2_3" BEL "Buff_In<0>_2_4" BEL "Buff_In<0>_2_5" BEL
        "Buff_In<0>_2_6" BEL "Buff_In<0>_2_7" BEL "Buff_In<0>_2_8" BEL
        "Buff_In<0>_2_9" BEL "Buff_In<0>_2_10" BEL "Buff_In<0>_2_11" BEL
        "Buff_In<0>_2_12" BEL "Buff_In<0>_2_13" BEL "Buff_In<0>_2_14" BEL
        "Buff_In<0>_2_15" BEL "Buff_In<0>_3_0" BEL "Buff_In<0>_3_1" BEL
        "Buff_In<0>_3_2" BEL "Buff_In<0>_3_3" BEL "Buff_In<0>_3_4" BEL
        "Buff_In<0>_3_5" BEL "Buff_In<0>_3_6" BEL "Buff_In<0>_3_7" BEL
        "Buff_In<0>_3_8" BEL "Buff_In<0>_3_9" BEL "Buff_In<0>_3_10" BEL
        "Buff_In<0>_3_11" BEL "Buff_In<0>_3_12" BEL "Buff_In<0>_3_13" BEL
        "Buff_In<0>_3_14" BEL "Buff_In<0>_3_15" BEL "Buff_In<0>_4_0" BEL
        "Buff_In<0>_4_1" BEL "Buff_In<0>_4_2" BEL "Buff_In<0>_4_3" BEL
        "Buff_In<0>_4_4" BEL "Buff_In<0>_4_5" BEL "Buff_In<0>_4_6" BEL
        "Buff_In<0>_4_7" BEL "Buff_In<0>_4_8" BEL "Buff_In<0>_4_9" BEL
        "Buff_In<0>_4_10" BEL "Buff_In<0>_4_11" BEL "Buff_In<0>_4_12" BEL
        "Buff_In<0>_4_13" BEL "Buff_In<0>_4_14" BEL "Buff_In<0>_4_15" BEL
        "Buff_In<0>_5_0" BEL "Buff_In<0>_5_1" BEL "Buff_In<0>_5_2" BEL
        "Buff_In<0>_5_3" BEL "Buff_In<0>_5_4" BEL "Buff_In<0>_5_5" BEL
        "Buff_In<0>_5_6" BEL "Buff_In<0>_5_7" BEL "Buff_In<0>_5_8" BEL
        "Buff_In<0>_5_9" BEL "Buff_In<0>_5_10" BEL "Buff_In<0>_5_11" BEL
        "Buff_In<0>_5_12" BEL "Buff_In<0>_5_13" BEL "Buff_In<0>_5_14" BEL
        "Buff_In<0>_5_15" BEL "Buff_In<0>_6_0" BEL "Buff_In<0>_6_1" BEL
        "Buff_In<0>_6_2" BEL "Buff_In<0>_6_3" BEL "Buff_In<0>_6_4" BEL
        "Buff_In<0>_6_5" BEL "Buff_In<0>_6_6" BEL "Buff_In<0>_6_7" BEL
        "Buff_In<0>_6_8" BEL "Buff_In<0>_6_9" BEL "Buff_In<0>_6_10" BEL
        "Buff_In<0>_6_11" BEL "Buff_In<0>_6_12" BEL "Buff_In<0>_6_13" BEL
        "Buff_In<0>_6_14" BEL "Buff_In<0>_6_15" BEL "Buff_In<0>_7_0" BEL
        "Buff_In<0>_7_1" BEL "Buff_In<0>_7_2" BEL "Buff_In<0>_7_3" BEL
        "Buff_In<0>_7_4" BEL "Buff_In<0>_7_5" BEL "Buff_In<0>_7_6" BEL
        "Buff_In<0>_7_7" BEL "Buff_In<0>_7_8" BEL "Buff_In<0>_7_9" BEL
        "Buff_In<0>_7_10" BEL "Buff_In<0>_7_11" BEL "Buff_In<0>_7_12" BEL
        "Buff_In<0>_7_13" BEL "Buff_In<0>_7_14" BEL "Buff_In<0>_7_15" BEL
        "Triplet_0_0_0" BEL "Triplet_0_0_1" BEL "Triplet_0_0_2" BEL
        "Triplet_0_0_3" BEL "Triplet_0_0_4" BEL "Triplet_0_0_5" BEL
        "Triplet_0_0_6" BEL "Triplet_0_0_7" BEL "Triplet_0_0_8" BEL
        "Triplet_0_0_9" BEL "Triplet_0_0_10" BEL "Triplet_0_0_11" BEL
        "Triplet_0_1_0" BEL "Triplet_0_1_1" BEL "Triplet_0_1_2" BEL
        "Triplet_0_1_3" BEL "Triplet_0_1_4" BEL "Triplet_0_1_5" BEL
        "Triplet_0_1_6" BEL "Triplet_0_1_7" BEL "Triplet_0_1_8" BEL
        "Triplet_0_1_9" BEL "Triplet_0_1_10" BEL "Triplet_0_1_11" BEL
        "Triplet_0_2_0" BEL "Triplet_0_2_1" BEL "Triplet_0_2_2" BEL
        "Triplet_0_2_3" BEL "Triplet_0_2_4" BEL "Triplet_0_2_5" BEL
        "Triplet_0_2_6" BEL "Triplet_0_2_7" BEL "Triplet_0_2_8" BEL
        "Triplet_0_2_9" BEL "Triplet_0_2_10" BEL "Triplet_0_2_11" BEL
        "HistAddra_0_0" BEL "HistAddra_0_1" BEL "HistAddra_0_2" BEL
        "HistAddra_0_3" BEL "HistAddra_0_4" BEL "HistAddra_0_5" BEL
        "HistAddra_0_6" BEL "HistAddra_0_7" BEL "HistAddra_0_8" BEL
        "HistAddra_0_9" BEL "Hist_Data_0_0" BEL "Hist_Data_0_1" BEL
        "Hist_Data_0_2" BEL "Hist_Data_0_3" BEL "Hist_Data_0_4" BEL
        "Hist_Data_0_5" BEL "Hist_Data_0_6" BEL "Hist_Data_0_7" BEL
        "Hist_Data_0_8" BEL "Hist_Data_0_9" BEL "Hist_Data_0_10" BEL
        "Hist_Data_0_11" BEL "Hist_Data_0_12" BEL "Hist_Data_0_13" BEL
        "Hist_Data_0_14" BEL "Hist_Data_0_15" BEL "Hist_Data_0_16" BEL
        "Hist_Data_0_17" BEL "Hist_Data_0_18" BEL "Hist_Data_0_19" BEL
        "Hist_Data_0_20" BEL "Hist_Data_0_21" BEL "Hist_Data_0_22" BEL
        "Hist_Data_0_23" BEL "Hist_Data_0_24" BEL "Hist_Data_0_25" BEL
        "Hist_Data_0_26" BEL "Hist_Data_0_27" BEL "Hist_Data_0_28" BEL
        "Hist_Data_0_29" BEL "Hist_Data_0_30" BEL "Hist_Data_0_31" BEL
        "Input_Seqs_0_0_FSM_FFd7" BEL "Input_Seqs_0_0_FSM_FFd6" BEL
        "Input_Seqs_0_0_FSM_FFd5" BEL "Input_Seqs_0_0_FSM_FFd4" BEL
        "Input_Seqs_0_0_FSM_FFd3" BEL "Input_Seqs_0_0_FSM_FFd2" BEL
        "Input_Seqs_0_1_FSM_FFd7" BEL "Input_Seqs_0_1_FSM_FFd6" BEL
        "Input_Seqs_0_1_FSM_FFd5" BEL "Input_Seqs_0_1_FSM_FFd4" BEL
        "Input_Seqs_0_1_FSM_FFd3" BEL "Input_Seqs_0_1_FSM_FFd2" BEL
        "Input_Seqs_0_2_FSM_FFd7" BEL "Input_Seqs_0_2_FSM_FFd6" BEL
        "Input_Seqs_0_2_FSM_FFd5" BEL "Input_Seqs_0_2_FSM_FFd4" BEL
        "Input_Seqs_0_2_FSM_FFd3" BEL "Input_Seqs_0_2_FSM_FFd2" BEL
        "Input_Seqs_0_3_FSM_FFd7" BEL "Input_Seqs_0_3_FSM_FFd6" BEL
        "Input_Seqs_0_3_FSM_FFd5" BEL "Input_Seqs_0_3_FSM_FFd4" BEL
        "Input_Seqs_0_3_FSM_FFd3" BEL "Input_Seqs_0_3_FSM_FFd2" BEL
        "Input_Seqs_0_4_FSM_FFd7" BEL "Input_Seqs_0_4_FSM_FFd6" BEL
        "Input_Seqs_0_4_FSM_FFd5" BEL "Input_Seqs_0_4_FSM_FFd4" BEL
        "Input_Seqs_0_4_FSM_FFd3" BEL "Input_Seqs_0_4_FSM_FFd2" BEL
        "Input_Seqs_0_7_FSM_FFd7" BEL "Input_Seqs_0_7_FSM_FFd6" BEL
        "Input_Seqs_0_7_FSM_FFd5" BEL "Input_Seqs_0_7_FSM_FFd4" BEL
        "Input_Seqs_0_7_FSM_FFd3" BEL "Input_Seqs_0_7_FSM_FFd2" BEL
        "Input_Seqs_0_5_FSM_FFd7" BEL "Input_Seqs_0_5_FSM_FFd6" BEL
        "Input_Seqs_0_5_FSM_FFd5" BEL "Input_Seqs_0_5_FSM_FFd4" BEL
        "Input_Seqs_0_5_FSM_FFd3" BEL "Input_Seqs_0_5_FSM_FFd2" BEL
        "Input_Seqs_0_6_FSM_FFd7" BEL "Input_Seqs_0_6_FSM_FFd6" BEL
        "Input_Seqs_0_6_FSM_FFd5" BEL "Input_Seqs_0_6_FSM_FFd4" BEL
        "Input_Seqs_0_6_FSM_FFd3" BEL "Input_Seqs_0_6_FSM_FFd2" BEL
        "DPFrontRdAd_0_8" BEL "DPFrontRdAd_0_9" BEL "DPWrtAd_0_0" BEL
        "DPWrtAd_0_1" BEL "DPWrtAd_0_2" BEL "DPWrtAd_0_3" BEL "DPWrtAd_0_4"
        BEL "DPWrtAd_0_5" BEL "DPWrtAd_0_6" BEL "DPWrtAd_0_7" BEL "DPRdAd_0_0"
        BEL "DPRdAd_0_1" BEL "DPRdAd_0_2" BEL "DPRdAd_0_3" BEL "DPRdAd_0_4"
        BEL "DPRdAd_0_5" BEL "DPRdAd_0_6" BEL "DPRdAd_0_7" BEL "HistWidth_0_0"
        BEL "HistWidth_0_1" BEL "HistWidth_0_2" BEL "HistWidth_0_3" BEL
        "HistWidth_0_4" BEL "HistWidth_0_5" BEL "HistWidth_0_6" BEL
        "HistWidth_0_7" BEL "uBunchOffset_0_0" BEL "uBunchOffset_0_1" BEL
        "uBunchOffset_0_2" BEL "uBunchOffset_0_3" BEL "uBunchOffset_0_4" BEL
        "uBunchOffset_0_5" BEL "uBunchOffset_0_6" BEL "uBunchOffset_0_7" BEL
        "uBunchOffset_0_8" BEL "uBunchOffset_0_9" BEL "uBunchOffset_0_10" BEL
        "uBunchOffset_0_11" BEL "HistTimer_0_0" BEL "HistTimer_0_1" BEL
        "Slippause_0_0" BEL "Slippause_0_1" BEL "Slippause_0_2" BEL
        "Slippause_0_3" BEL "DoneDly_0_0" BEL "DoneDly_0_1" BEL "DoneDly_0_2"
        BEL "Pad_Avg_Count_0_0" BEL "Pad_Avg_Count_0_1" BEL
        "Pad_Avg_Count_0_2" BEL "Pad_Avg_Count_0_3" BEL "Pad_Avg_Count_0_4"
        BEL "DPFrontWrtAd_0_0" BEL "DPFrontWrtAd_0_1" BEL "DPFrontWrtAd_0_2"
        BEL "DPFrontWrtAd_0_3" BEL "DPFrontWrtAd_0_4" BEL "DPFrontWrtAd_0_5"
        BEL "DPFrontWrtAd_0_6" BEL "DPFrontWrtAd_0_7" BEL "DPFrontWrtAd_0_8"
        BEL "DPFrontWrtAd_0_9" BEL "Ped_Avg_0_0_0" BEL "Ped_Avg_0_0_1" BEL
        "Ped_Avg_0_0_2" BEL "Ped_Avg_0_0_3" BEL "Ped_Avg_0_0_4" BEL
        "Ped_Avg_0_0_5" BEL "Ped_Avg_0_0_6" BEL "Ped_Avg_0_0_7" BEL
        "Ped_Avg_0_0_8" BEL "Ped_Avg_0_0_9" BEL "Ped_Avg_0_0_10" BEL
        "Ped_Avg_0_0_11" BEL "Ped_Avg_0_0_12" BEL "Ped_Avg_0_0_13" BEL
        "Ped_Avg_0_0_14" BEL "Ped_Avg_0_0_15" BEL "Ped_Avg_0_2_0" BEL
        "Ped_Avg_0_2_1" BEL "Ped_Avg_0_2_2" BEL "Ped_Avg_0_2_3" BEL
        "Ped_Avg_0_2_4" BEL "Ped_Avg_0_2_5" BEL "Ped_Avg_0_2_6" BEL
        "Ped_Avg_0_2_7" BEL "Ped_Avg_0_2_8" BEL "Ped_Avg_0_2_9" BEL
        "Ped_Avg_0_2_10" BEL "Ped_Avg_0_2_11" BEL "Ped_Avg_0_2_12" BEL
        "Ped_Avg_0_2_13" BEL "Ped_Avg_0_2_14" BEL "Ped_Avg_0_2_15" BEL
        "Ped_Avg_0_1_0" BEL "Ped_Avg_0_1_1" BEL "Ped_Avg_0_1_2" BEL
        "Ped_Avg_0_1_3" BEL "Ped_Avg_0_1_4" BEL "Ped_Avg_0_1_5" BEL
        "Ped_Avg_0_1_6" BEL "Ped_Avg_0_1_7" BEL "Ped_Avg_0_1_8" BEL
        "Ped_Avg_0_1_9" BEL "Ped_Avg_0_1_10" BEL "Ped_Avg_0_1_11" BEL
        "Ped_Avg_0_1_12" BEL "Ped_Avg_0_1_13" BEL "Ped_Avg_0_1_14" BEL
        "Ped_Avg_0_1_15" BEL "Ped_Avg_0_3_0" BEL "Ped_Avg_0_3_1" BEL
        "Ped_Avg_0_3_2" BEL "Ped_Avg_0_3_3" BEL "Ped_Avg_0_3_4" BEL
        "Ped_Avg_0_3_5" BEL "Ped_Avg_0_3_6" BEL "Ped_Avg_0_3_7" BEL
        "Ped_Avg_0_3_8" BEL "Ped_Avg_0_3_9" BEL "Ped_Avg_0_3_10" BEL
        "Ped_Avg_0_3_11" BEL "Ped_Avg_0_3_12" BEL "Ped_Avg_0_3_13" BEL
        "Ped_Avg_0_3_14" BEL "Ped_Avg_0_3_15" BEL "Ped_Avg_0_7_0" BEL
        "Ped_Avg_0_7_1" BEL "Ped_Avg_0_7_2" BEL "Ped_Avg_0_7_3" BEL
        "Ped_Avg_0_7_4" BEL "Ped_Avg_0_7_5" BEL "Ped_Avg_0_7_6" BEL
        "Ped_Avg_0_7_7" BEL "Ped_Avg_0_7_8" BEL "Ped_Avg_0_7_9" BEL
        "Ped_Avg_0_7_10" BEL "Ped_Avg_0_7_11" BEL "Ped_Avg_0_7_12" BEL
        "Ped_Avg_0_7_13" BEL "Ped_Avg_0_7_14" BEL "Ped_Avg_0_7_15" BEL
        "Ped_Avg_0_4_0" BEL "Ped_Avg_0_4_1" BEL "Ped_Avg_0_4_2" BEL
        "Ped_Avg_0_4_3" BEL "Ped_Avg_0_4_4" BEL "Ped_Avg_0_4_5" BEL
        "Ped_Avg_0_4_6" BEL "Ped_Avg_0_4_7" BEL "Ped_Avg_0_4_8" BEL
        "Ped_Avg_0_4_9" BEL "Ped_Avg_0_4_10" BEL "Ped_Avg_0_4_11" BEL
        "Ped_Avg_0_4_12" BEL "Ped_Avg_0_4_13" BEL "Ped_Avg_0_4_14" BEL
        "Ped_Avg_0_4_15" BEL "Ped_Avg_0_5_0" BEL "Ped_Avg_0_5_1" BEL
        "Ped_Avg_0_5_2" BEL "Ped_Avg_0_5_3" BEL "Ped_Avg_0_5_4" BEL
        "Ped_Avg_0_5_5" BEL "Ped_Avg_0_5_6" BEL "Ped_Avg_0_5_7" BEL
        "Ped_Avg_0_5_8" BEL "Ped_Avg_0_5_9" BEL "Ped_Avg_0_5_10" BEL
        "Ped_Avg_0_5_11" BEL "Ped_Avg_0_5_12" BEL "Ped_Avg_0_5_13" BEL
        "Ped_Avg_0_5_14" BEL "Ped_Avg_0_5_15" BEL "Ped_Avg_0_6_0" BEL
        "Ped_Avg_0_6_1" BEL "Ped_Avg_0_6_2" BEL "Ped_Avg_0_6_3" BEL
        "Ped_Avg_0_6_4" BEL "Ped_Avg_0_6_5" BEL "Ped_Avg_0_6_6" BEL
        "Ped_Avg_0_6_7" BEL "Ped_Avg_0_6_8" BEL "Ped_Avg_0_6_9" BEL
        "Ped_Avg_0_6_10" BEL "Ped_Avg_0_6_11" BEL "Ped_Avg_0_6_12" BEL
        "Ped_Avg_0_6_13" BEL "Ped_Avg_0_6_14" BEL "Ped_Avg_0_6_15" BEL
        "InWdCnt_0_0_0" BEL "InWdCnt_0_0_1" BEL "InWdCnt_0_0_2" BEL
        "InWdCnt_0_0_3" BEL "InWdCnt_0_0_4" BEL "InWdCnt_0_0_5" BEL
        "InWdCnt_0_0_6" BEL "InWdCnt_0_0_7" BEL "InWdCnt_0_0_8" BEL
        "InWdCnt_0_0_9" BEL "ADCSmplCntr_0_0_0" BEL "ADCSmplCntr_0_0_1" BEL
        "ADCSmplCntr_0_0_2" BEL "ADCSmplCntr_0_0_3" BEL "ADCSmplCntr_0_0_4"
        BEL "ADCSmplCntr_0_0_5" BEL "ADCSmplCntr_0_0_6" BEL
        "ADCSmplCntr_0_0_7" BEL "ADCSmplCntr_0_0_8" BEL "ADCSmplCntr_0_0_9"
        BEL "InWdCnt_0_1_0" BEL "InWdCnt_0_1_1" BEL "InWdCnt_0_1_2" BEL
        "InWdCnt_0_1_3" BEL "InWdCnt_0_1_4" BEL "InWdCnt_0_1_5" BEL
        "InWdCnt_0_1_6" BEL "InWdCnt_0_1_7" BEL "InWdCnt_0_1_8" BEL
        "InWdCnt_0_1_9" BEL "ADCSmplCntr_0_2_0" BEL "ADCSmplCntr_0_2_1" BEL
        "ADCSmplCntr_0_2_2" BEL "ADCSmplCntr_0_2_3" BEL "ADCSmplCntr_0_2_4"
        BEL "ADCSmplCntr_0_2_5" BEL "ADCSmplCntr_0_2_6" BEL
        "ADCSmplCntr_0_2_7" BEL "ADCSmplCntr_0_2_8" BEL "ADCSmplCntr_0_2_9"
        BEL "ADCSmplCntr_0_1_0" BEL "ADCSmplCntr_0_1_1" BEL
        "ADCSmplCntr_0_1_2" BEL "ADCSmplCntr_0_1_3" BEL "ADCSmplCntr_0_1_4"
        BEL "ADCSmplCntr_0_1_5" BEL "ADCSmplCntr_0_1_6" BEL
        "ADCSmplCntr_0_1_7" BEL "ADCSmplCntr_0_1_8" BEL "ADCSmplCntr_0_1_9"
        BEL "InWdCnt_0_2_0" BEL "InWdCnt_0_2_1" BEL "InWdCnt_0_2_2" BEL
        "InWdCnt_0_2_3" BEL "InWdCnt_0_2_4" BEL "InWdCnt_0_2_5" BEL
        "InWdCnt_0_2_6" BEL "InWdCnt_0_2_7" BEL "InWdCnt_0_2_8" BEL
        "InWdCnt_0_2_9" BEL "ADCSmplCntr_0_3_0" BEL "ADCSmplCntr_0_3_1" BEL
        "ADCSmplCntr_0_3_2" BEL "ADCSmplCntr_0_3_3" BEL "ADCSmplCntr_0_3_4"
        BEL "ADCSmplCntr_0_3_5" BEL "ADCSmplCntr_0_3_6" BEL
        "ADCSmplCntr_0_3_7" BEL "ADCSmplCntr_0_3_8" BEL "ADCSmplCntr_0_3_9"
        BEL "InWdCnt_0_3_0" BEL "InWdCnt_0_3_1" BEL "InWdCnt_0_3_2" BEL
        "InWdCnt_0_3_3" BEL "InWdCnt_0_3_4" BEL "InWdCnt_0_3_5" BEL
        "InWdCnt_0_3_6" BEL "InWdCnt_0_3_7" BEL "InWdCnt_0_3_8" BEL
        "InWdCnt_0_3_9" BEL "InWdCnt_0_6_0" BEL "InWdCnt_0_6_1" BEL
        "InWdCnt_0_6_2" BEL "InWdCnt_0_6_3" BEL "InWdCnt_0_6_4" BEL
        "InWdCnt_0_6_5" BEL "InWdCnt_0_6_6" BEL "InWdCnt_0_6_7" BEL
        "InWdCnt_0_6_8" BEL "InWdCnt_0_6_9" BEL "InWdCnt_0_4_0" BEL
        "InWdCnt_0_4_1" BEL "InWdCnt_0_4_2" BEL "InWdCnt_0_4_3" BEL
        "InWdCnt_0_4_4" BEL "InWdCnt_0_4_5" BEL "InWdCnt_0_4_6" BEL
        "InWdCnt_0_4_7" BEL "InWdCnt_0_4_8" BEL "InWdCnt_0_4_9" BEL
        "ADCSmplCntr_0_4_0" BEL "ADCSmplCntr_0_4_1" BEL "ADCSmplCntr_0_4_2"
        BEL "ADCSmplCntr_0_4_3" BEL "ADCSmplCntr_0_4_4" BEL
        "ADCSmplCntr_0_4_5" BEL "ADCSmplCntr_0_4_6" BEL "ADCSmplCntr_0_4_7"
        BEL "ADCSmplCntr_0_4_8" BEL "ADCSmplCntr_0_4_9" BEL "InWdCnt_0_5_0"
        BEL "InWdCnt_0_5_1" BEL "InWdCnt_0_5_2" BEL "InWdCnt_0_5_3" BEL
        "InWdCnt_0_5_4" BEL "InWdCnt_0_5_5" BEL "InWdCnt_0_5_6" BEL
        "InWdCnt_0_5_7" BEL "InWdCnt_0_5_8" BEL "InWdCnt_0_5_9" BEL
        "ADCSmplCntr_0_5_0" BEL "ADCSmplCntr_0_5_1" BEL "ADCSmplCntr_0_5_2"
        BEL "ADCSmplCntr_0_5_3" BEL "ADCSmplCntr_0_5_4" BEL
        "ADCSmplCntr_0_5_5" BEL "ADCSmplCntr_0_5_6" BEL "ADCSmplCntr_0_5_7"
        BEL "ADCSmplCntr_0_5_8" BEL "ADCSmplCntr_0_5_9" BEL
        "ADCSmplCntr_0_6_0" BEL "ADCSmplCntr_0_6_1" BEL "ADCSmplCntr_0_6_2"
        BEL "ADCSmplCntr_0_6_3" BEL "ADCSmplCntr_0_6_4" BEL
        "ADCSmplCntr_0_6_5" BEL "ADCSmplCntr_0_6_6" BEL "ADCSmplCntr_0_6_7"
        BEL "ADCSmplCntr_0_6_8" BEL "ADCSmplCntr_0_6_9" BEL "InWdCnt_0_7_0"
        BEL "InWdCnt_0_7_1" BEL "InWdCnt_0_7_2" BEL "InWdCnt_0_7_3" BEL
        "InWdCnt_0_7_4" BEL "InWdCnt_0_7_5" BEL "InWdCnt_0_7_6" BEL
        "InWdCnt_0_7_7" BEL "InWdCnt_0_7_8" BEL "InWdCnt_0_7_9" BEL
        "ADCSmplCntr_0_7_0" BEL "ADCSmplCntr_0_7_1" BEL "ADCSmplCntr_0_7_2"
        BEL "ADCSmplCntr_0_7_3" BEL "ADCSmplCntr_0_7_4" BEL
        "ADCSmplCntr_0_7_5" BEL "ADCSmplCntr_0_7_6" BEL "ADCSmplCntr_0_7_7"
        BEL "ADCSmplCntr_0_7_8" BEL "ADCSmplCntr_0_7_9" BEL
        "Input_Seqs_0_0_FSM_FFd1" BEL "Input_Seqs_0_1_FSM_FFd1" BEL
        "Input_Seqs_0_2_FSM_FFd1" BEL "Input_Seqs_0_3_FSM_FFd1" BEL
        "Input_Seqs_0_4_FSM_FFd1" BEL "Input_Seqs_0_7_FSM_FFd1" BEL
        "Input_Seqs_0_5_FSM_FFd1" BEL "Input_Seqs_0_6_FSM_FFd1" BEL
        "GenOnePerAFE[0].LVDSInClk/bufg_pll_x1" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<2>" BEL
        "GenOnePerAFE[0].LVDSInDat/state_FSM_FFd3" BEL
        "GenOnePerAFE[0].LVDSInDat/state_FSM_FFd4" BEL
        "GenOnePerAFE[0].LVDSInDat/state_FSM_FFd2" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_8" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_7" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_6" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_5" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_4" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_3" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_2" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_1" BEL
        "GenOnePerAFE[0].LVDSInDat/counter_0" BEL
        "GenOnePerAFE[0].LVDSInDat/pdcounter_4" BEL
        "GenOnePerAFE[0].LVDSInDat/pdcounter_3" BEL
        "GenOnePerAFE[0].LVDSInDat/pdcounter_2" BEL
        "GenOnePerAFE[0].LVDSInDat/pdcounter_1" BEL
        "GenOnePerAFE[0].LVDSInDat/pdcounter_0" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_8" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_7" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_6" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_5" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_4" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_3" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_2" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_1" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_0" BEL
        "GenOnePerAFE[0].LVDSInDat/valid_data_d" BEL
        "GenOnePerAFE[0].LVDSInDat/incdec_data_d" BEL
        "GenOnePerAFE[0].LVDSInDat/busy_data_d" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_8" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_7" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_6" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_5" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_4" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_3" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_2" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_1" BEL
        "GenOnePerAFE[0].LVDSInDat/mux_0" BEL "ADCSmplGate_0" BEL "GateReq_0"
        BEL "HistInit_0" BEL "Avg_Req_0" BEL "Avg_En_0_0" BEL
        "GenOnePerAFE[0].LVDSInDat/cal_data_sint" BEL
        "GenOnePerAFE[0].LVDSInDat/cal_data_master" BEL
        "GenOnePerAFE[0].LVDSInDat/ce_data_inta" BEL
        "GenOnePerAFE[0].LVDSInDat/enable" BEL
        "GenOnePerAFE[0].LVDSInDat/inc_data_int" BEL
        "GenOnePerAFE[0].LVDSInDat/rst_data" BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "GenOnePerAFE[0].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_17"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_16"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_15"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_14"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_13"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_12"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_11"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_10"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_9"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_8"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_7"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_6"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_5"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_4"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_3"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_2"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_1"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_0"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_15"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_14"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_13"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_12"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_11"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_10"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_9"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_6"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_5"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_4"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_3"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_2"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_1"
        BEL
        "GenOnePerAFE[0].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_0"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[0].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[0].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[0].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<4>";
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s" PINNAME CLK;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m" PINNAME CLK;
PIN
        GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m" PINNAME CLKDIV;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<4> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s" PINNAME CLKDIV;
TIMEGRP GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = BEL "EvenWrtDone_1" BEL
        "PipeWrt_1" BEL "SlipReq_1" BEL "Hist_wena_1_0" BEL "AFE_Wrt_1_0" BEL
        "AFE_Wrt_1_1" BEL "AFE_Wrt_1_2" BEL "AFE_Wrt_1_3" BEL "AFE_Wrt_1_4"
        BEL "AFE_Wrt_1_5" BEL "AFE_Wrt_1_6" BEL "AFE_Wrt_1_7" BEL "iWrtDL_1_0"
        BEL "iWrtDL_1_1" BEL "HistAdaReg_1_0" BEL "HistAdaReg_1_1" BEL
        "HistAdaReg_1_2" BEL "HistAdaReg_1_3" BEL "HistAdaReg_1_4" BEL
        "HistAdaReg_1_5" BEL "HistAdaReg_1_6" BEL "HistAdaReg_1_7" BEL
        "HistAdaReg_1_8" BEL "HistAdaReg_1_9" BEL "SlfTrgEdge_1_2_0" BEL
        "SlfTrgEdge_1_2_1" BEL "SlfTrgEdge_1_0_0" BEL "SlfTrgEdge_1_0_1" BEL
        "SlfTrgEdge_1_1_0" BEL "SlfTrgEdge_1_1_1" BEL "SlfTrgEdge_1_3_0" BEL
        "SlfTrgEdge_1_3_1" BEL "SlfTrgEdge_1_4_0" BEL "SlfTrgEdge_1_4_1" BEL
        "SlfTrgEdge_1_5_0" BEL "SlfTrgEdge_1_5_1" BEL "SlfTrgEdge_1_6_0" BEL
        "SlfTrgEdge_1_6_1" BEL "SlfTrgEdge_1_7_0" BEL "SlfTrgEdge_1_7_1" BEL
        "Ins_1_0_4" BEL "Ins_1_0_5" BEL "Ins_1_0_3" BEL "Ins_1_0_2" BEL
        "Ins_1_0_1" BEL "Ins_1_0_0" BEL "In_Seq_Stat_1_0" BEL "Ins_1_1_5" BEL
        "Ins_1_1_4" BEL "Ins_1_1_3" BEL "Ins_1_1_2" BEL "Ins_1_1_1" BEL
        "Ins_1_1_0" BEL "In_Seq_Stat_1_1" BEL "Ins_1_2_3" BEL "Ins_1_2_5" BEL
        "Ins_1_2_4" BEL "Ins_1_2_2" BEL "Ins_1_2_1" BEL "Ins_1_2_0" BEL
        "In_Seq_Stat_1_2" BEL "Ins_1_3_5" BEL "Ins_1_3_4" BEL "Ins_1_3_3" BEL
        "Ins_1_3_2" BEL "Ins_1_3_1" BEL "Ins_1_3_0" BEL "In_Seq_Stat_1_3" BEL
        "Ins_1_4_5" BEL "Ins_1_4_2" BEL "Ins_1_4_4" BEL "Ins_1_4_3" BEL
        "Ins_1_4_1" BEL "Ins_1_4_0" BEL "In_Seq_Stat_1_4" BEL "Ins_1_5_5" BEL
        "Ins_1_5_4" BEL "Ins_1_5_3" BEL "Ins_1_5_2" BEL "Ins_1_5_1" BEL
        "Ins_1_5_0" BEL "In_Seq_Stat_1_5" BEL "Ins_1_6_5" BEL "Ins_1_6_4" BEL
        "Ins_1_6_1" BEL "Ins_1_6_3" BEL "Ins_1_6_2" BEL "Ins_1_6_0" BEL
        "In_Seq_Stat_1_6" BEL "Ins_1_7_5" BEL "Ins_1_7_4" BEL "Ins_1_7_3" BEL
        "Ins_1_7_0" BEL "Ins_1_7_2" BEL "Ins_1_7_1" BEL "In_Seq_Stat_1_7" BEL
        "HistEnDl_1_0" BEL "HistEnDl_1_1" BEL "WrtWdCntAdHi_1_0_0" BEL
        "WrtWdCntAdHi_1_0_1" BEL "WrtWdCntAdHi_1_0_2" BEL "WrtWdCntAdHi_1_0_3"
        BEL "WrtWdCntAdHi_1_0_4" BEL "WrtWdCntAdHi_1_0_5" BEL
        "WrtWdCntAdHi_1_0_6" BEL "WrtWdCntAdHi_1_0_7" BEL "WrtWdCntAdHi_1_0_8"
        BEL "WrtWdCntAdHi_1_0_9" BEL "WrtWdCntAdLo_1_0_0" BEL
        "WrtWdCntAdLo_1_0_1" BEL "WrtWdCntAdLo_1_0_2" BEL "WrtWdCntAdLo_1_0_3"
        BEL "WrtWdCntAdLo_1_0_4" BEL "WrtWdCntAdLo_1_0_5" BEL
        "WrtWdCntAdLo_1_0_6" BEL "WrtWdCntAdLo_1_0_7" BEL "WrtWdCntAdLo_1_0_8"
        BEL "WrtWdCntAdLo_1_0_9" BEL "WrtWdCntAdLo_1_1_0" BEL
        "WrtWdCntAdLo_1_1_1" BEL "WrtWdCntAdLo_1_1_2" BEL "WrtWdCntAdLo_1_1_3"
        BEL "WrtWdCntAdLo_1_1_4" BEL "WrtWdCntAdLo_1_1_5" BEL
        "WrtWdCntAdLo_1_1_6" BEL "WrtWdCntAdLo_1_1_7" BEL "WrtWdCntAdLo_1_1_8"
        BEL "WrtWdCntAdLo_1_1_9" BEL "WrtWdCntAdHi_1_1_0" BEL
        "WrtWdCntAdHi_1_1_1" BEL "WrtWdCntAdHi_1_1_2" BEL "WrtWdCntAdHi_1_1_3"
        BEL "WrtWdCntAdHi_1_1_4" BEL "WrtWdCntAdHi_1_1_5" BEL
        "WrtWdCntAdHi_1_1_6" BEL "WrtWdCntAdHi_1_1_7" BEL "WrtWdCntAdHi_1_1_8"
        BEL "WrtWdCntAdHi_1_1_9" BEL "WrtWdCntAdLo_1_2_0" BEL
        "WrtWdCntAdLo_1_2_1" BEL "WrtWdCntAdLo_1_2_2" BEL "WrtWdCntAdLo_1_2_3"
        BEL "WrtWdCntAdLo_1_2_4" BEL "WrtWdCntAdLo_1_2_5" BEL
        "WrtWdCntAdLo_1_2_6" BEL "WrtWdCntAdLo_1_2_7" BEL "WrtWdCntAdLo_1_2_8"
        BEL "WrtWdCntAdLo_1_2_9" BEL "WrtWdCntAdHi_1_2_0" BEL
        "WrtWdCntAdHi_1_2_1" BEL "WrtWdCntAdHi_1_2_2" BEL "WrtWdCntAdHi_1_2_3"
        BEL "WrtWdCntAdHi_1_2_4" BEL "WrtWdCntAdHi_1_2_5" BEL
        "WrtWdCntAdHi_1_2_6" BEL "WrtWdCntAdHi_1_2_7" BEL "WrtWdCntAdHi_1_2_8"
        BEL "WrtWdCntAdHi_1_2_9" BEL "WrtWdCntAdHi_1_3_0" BEL
        "WrtWdCntAdHi_1_3_1" BEL "WrtWdCntAdHi_1_3_2" BEL "WrtWdCntAdHi_1_3_3"
        BEL "WrtWdCntAdHi_1_3_4" BEL "WrtWdCntAdHi_1_3_5" BEL
        "WrtWdCntAdHi_1_3_6" BEL "WrtWdCntAdHi_1_3_7" BEL "WrtWdCntAdHi_1_3_8"
        BEL "WrtWdCntAdHi_1_3_9" BEL "WrtWdCntAdLo_1_3_0" BEL
        "WrtWdCntAdLo_1_3_1" BEL "WrtWdCntAdLo_1_3_2" BEL "WrtWdCntAdLo_1_3_3"
        BEL "WrtWdCntAdLo_1_3_4" BEL "WrtWdCntAdLo_1_3_5" BEL
        "WrtWdCntAdLo_1_3_6" BEL "WrtWdCntAdLo_1_3_7" BEL "WrtWdCntAdLo_1_3_8"
        BEL "WrtWdCntAdLo_1_3_9" BEL "WrtWdCntAdLo_1_4_0" BEL
        "WrtWdCntAdLo_1_4_1" BEL "WrtWdCntAdLo_1_4_2" BEL "WrtWdCntAdLo_1_4_3"
        BEL "WrtWdCntAdLo_1_4_4" BEL "WrtWdCntAdLo_1_4_5" BEL
        "WrtWdCntAdLo_1_4_6" BEL "WrtWdCntAdLo_1_4_7" BEL "WrtWdCntAdLo_1_4_8"
        BEL "WrtWdCntAdLo_1_4_9" BEL "WrtWdCntAdHi_1_4_0" BEL
        "WrtWdCntAdHi_1_4_1" BEL "WrtWdCntAdHi_1_4_2" BEL "WrtWdCntAdHi_1_4_3"
        BEL "WrtWdCntAdHi_1_4_4" BEL "WrtWdCntAdHi_1_4_5" BEL
        "WrtWdCntAdHi_1_4_6" BEL "WrtWdCntAdHi_1_4_7" BEL "WrtWdCntAdHi_1_4_8"
        BEL "WrtWdCntAdHi_1_4_9" BEL "WrtWdCntAdLo_1_5_0" BEL
        "WrtWdCntAdLo_1_5_1" BEL "WrtWdCntAdLo_1_5_2" BEL "WrtWdCntAdLo_1_5_3"
        BEL "WrtWdCntAdLo_1_5_4" BEL "WrtWdCntAdLo_1_5_5" BEL
        "WrtWdCntAdLo_1_5_6" BEL "WrtWdCntAdLo_1_5_7" BEL "WrtWdCntAdLo_1_5_8"
        BEL "WrtWdCntAdLo_1_5_9" BEL "WrtWdCntAdHi_1_5_0" BEL
        "WrtWdCntAdHi_1_5_1" BEL "WrtWdCntAdHi_1_5_2" BEL "WrtWdCntAdHi_1_5_3"
        BEL "WrtWdCntAdHi_1_5_4" BEL "WrtWdCntAdHi_1_5_5" BEL
        "WrtWdCntAdHi_1_5_6" BEL "WrtWdCntAdHi_1_5_7" BEL "WrtWdCntAdHi_1_5_8"
        BEL "WrtWdCntAdHi_1_5_9" BEL "WrtWdCntAdHi_1_6_0" BEL
        "WrtWdCntAdHi_1_6_1" BEL "WrtWdCntAdHi_1_6_2" BEL "WrtWdCntAdHi_1_6_3"
        BEL "WrtWdCntAdHi_1_6_4" BEL "WrtWdCntAdHi_1_6_5" BEL
        "WrtWdCntAdHi_1_6_6" BEL "WrtWdCntAdHi_1_6_7" BEL "WrtWdCntAdHi_1_6_8"
        BEL "WrtWdCntAdHi_1_6_9" BEL "WrtWdCntAdLo_1_6_0" BEL
        "WrtWdCntAdLo_1_6_1" BEL "WrtWdCntAdLo_1_6_2" BEL "WrtWdCntAdLo_1_6_3"
        BEL "WrtWdCntAdLo_1_6_4" BEL "WrtWdCntAdLo_1_6_5" BEL
        "WrtWdCntAdLo_1_6_6" BEL "WrtWdCntAdLo_1_6_7" BEL "WrtWdCntAdLo_1_6_8"
        BEL "WrtWdCntAdLo_1_6_9" BEL "WrtWdCntAdLo_1_7_0" BEL
        "WrtWdCntAdLo_1_7_1" BEL "WrtWdCntAdLo_1_7_2" BEL "WrtWdCntAdLo_1_7_3"
        BEL "WrtWdCntAdLo_1_7_4" BEL "WrtWdCntAdLo_1_7_5" BEL
        "WrtWdCntAdLo_1_7_6" BEL "WrtWdCntAdLo_1_7_7" BEL "WrtWdCntAdLo_1_7_8"
        BEL "WrtWdCntAdLo_1_7_9" BEL "WrtWdCntAdHi_1_7_0" BEL
        "WrtWdCntAdHi_1_7_1" BEL "WrtWdCntAdHi_1_7_2" BEL "WrtWdCntAdHi_1_7_3"
        BEL "WrtWdCntAdHi_1_7_4" BEL "WrtWdCntAdHi_1_7_5" BEL
        "WrtWdCntAdHi_1_7_6" BEL "WrtWdCntAdHi_1_7_7" BEL "WrtWdCntAdHi_1_7_8"
        BEL "WrtWdCntAdHi_1_7_9" BEL "Buff_Wrt_Ptr_1_0_0" BEL
        "Buff_Wrt_Ptr_1_0_1" BEL "Buff_Wrt_Ptr_1_0_2" BEL "Buff_Wrt_Ptr_1_0_3"
        BEL "Buff_Wrt_Ptr_1_0_4" BEL "Buff_Wrt_Ptr_1_0_5" BEL
        "Buff_Wrt_Ptr_1_0_6" BEL "Buff_Wrt_Ptr_1_0_7" BEL "Buff_Wrt_Ptr_1_0_8"
        BEL "Buff_Wrt_Ptr_1_0_9" BEL "Buff_Wrt_Ptr_1_1_0" BEL
        "Buff_Wrt_Ptr_1_1_1" BEL "Buff_Wrt_Ptr_1_1_2" BEL "Buff_Wrt_Ptr_1_1_3"
        BEL "Buff_Wrt_Ptr_1_1_4" BEL "Buff_Wrt_Ptr_1_1_5" BEL
        "Buff_Wrt_Ptr_1_1_6" BEL "Buff_Wrt_Ptr_1_1_7" BEL "Buff_Wrt_Ptr_1_1_8"
        BEL "Buff_Wrt_Ptr_1_1_9" BEL "Buff_Wrt_Ptr_1_2_0" BEL
        "Buff_Wrt_Ptr_1_2_1" BEL "Buff_Wrt_Ptr_1_2_2" BEL "Buff_Wrt_Ptr_1_2_3"
        BEL "Buff_Wrt_Ptr_1_2_4" BEL "Buff_Wrt_Ptr_1_2_5" BEL
        "Buff_Wrt_Ptr_1_2_6" BEL "Buff_Wrt_Ptr_1_2_7" BEL "Buff_Wrt_Ptr_1_2_8"
        BEL "Buff_Wrt_Ptr_1_2_9" BEL "Buff_Wrt_Ptr_1_3_0" BEL
        "Buff_Wrt_Ptr_1_3_1" BEL "Buff_Wrt_Ptr_1_3_2" BEL "Buff_Wrt_Ptr_1_3_3"
        BEL "Buff_Wrt_Ptr_1_3_4" BEL "Buff_Wrt_Ptr_1_3_5" BEL
        "Buff_Wrt_Ptr_1_3_6" BEL "Buff_Wrt_Ptr_1_3_7" BEL "Buff_Wrt_Ptr_1_3_8"
        BEL "Buff_Wrt_Ptr_1_3_9" BEL "Buff_Wrt_Ptr_1_4_0" BEL
        "Buff_Wrt_Ptr_1_4_1" BEL "Buff_Wrt_Ptr_1_4_2" BEL "Buff_Wrt_Ptr_1_4_3"
        BEL "Buff_Wrt_Ptr_1_4_4" BEL "Buff_Wrt_Ptr_1_4_5" BEL
        "Buff_Wrt_Ptr_1_4_6" BEL "Buff_Wrt_Ptr_1_4_7" BEL "Buff_Wrt_Ptr_1_4_8"
        BEL "Buff_Wrt_Ptr_1_4_9" BEL "Buff_Wrt_Ptr_1_5_0" BEL
        "Buff_Wrt_Ptr_1_5_1" BEL "Buff_Wrt_Ptr_1_5_2" BEL "Buff_Wrt_Ptr_1_5_3"
        BEL "Buff_Wrt_Ptr_1_5_4" BEL "Buff_Wrt_Ptr_1_5_5" BEL
        "Buff_Wrt_Ptr_1_5_6" BEL "Buff_Wrt_Ptr_1_5_7" BEL "Buff_Wrt_Ptr_1_5_8"
        BEL "Buff_Wrt_Ptr_1_5_9" BEL "Buff_Wrt_Ptr_1_6_0" BEL
        "Buff_Wrt_Ptr_1_6_1" BEL "Buff_Wrt_Ptr_1_6_2" BEL "Buff_Wrt_Ptr_1_6_3"
        BEL "Buff_Wrt_Ptr_1_6_4" BEL "Buff_Wrt_Ptr_1_6_5" BEL
        "Buff_Wrt_Ptr_1_6_6" BEL "Buff_Wrt_Ptr_1_6_7" BEL "Buff_Wrt_Ptr_1_6_8"
        BEL "Buff_Wrt_Ptr_1_6_9" BEL "Buff_Wrt_Ptr_1_7_0" BEL
        "Buff_Wrt_Ptr_1_7_1" BEL "Buff_Wrt_Ptr_1_7_2" BEL "Buff_Wrt_Ptr_1_7_3"
        BEL "Buff_Wrt_Ptr_1_7_4" BEL "Buff_Wrt_Ptr_1_7_5" BEL
        "Buff_Wrt_Ptr_1_7_6" BEL "Buff_Wrt_Ptr_1_7_7" BEL "Buff_Wrt_Ptr_1_7_8"
        BEL "Buff_Wrt_Ptr_1_7_9" BEL "IntTrgThresh_1_2_0" BEL
        "IntTrgThresh_1_2_1" BEL "IntTrgThresh_1_2_2" BEL "IntTrgThresh_1_2_3"
        BEL "IntTrgThresh_1_2_4" BEL "IntTrgThresh_1_2_5" BEL
        "IntTrgThresh_1_2_6" BEL "IntTrgThresh_1_2_7" BEL "IntTrgThresh_1_2_8"
        BEL "IntTrgThresh_1_2_9" BEL "IntTrgThresh_1_2_10" BEL
        "IntTrgThresh_1_2_11" BEL "IntTrgThresh_1_0_0" BEL
        "IntTrgThresh_1_0_1" BEL "IntTrgThresh_1_0_2" BEL "IntTrgThresh_1_0_3"
        BEL "IntTrgThresh_1_0_4" BEL "IntTrgThresh_1_0_5" BEL
        "IntTrgThresh_1_0_6" BEL "IntTrgThresh_1_0_7" BEL "IntTrgThresh_1_0_8"
        BEL "IntTrgThresh_1_0_9" BEL "IntTrgThresh_1_0_10" BEL
        "IntTrgThresh_1_0_11" BEL "IntTrgThresh_1_1_0" BEL
        "IntTrgThresh_1_1_1" BEL "IntTrgThresh_1_1_2" BEL "IntTrgThresh_1_1_3"
        BEL "IntTrgThresh_1_1_4" BEL "IntTrgThresh_1_1_5" BEL
        "IntTrgThresh_1_1_6" BEL "IntTrgThresh_1_1_7" BEL "IntTrgThresh_1_1_8"
        BEL "IntTrgThresh_1_1_9" BEL "IntTrgThresh_1_1_10" BEL
        "IntTrgThresh_1_1_11" BEL "IntTrgThresh_1_3_0" BEL
        "IntTrgThresh_1_3_1" BEL "IntTrgThresh_1_3_2" BEL "IntTrgThresh_1_3_3"
        BEL "IntTrgThresh_1_3_4" BEL "IntTrgThresh_1_3_5" BEL
        "IntTrgThresh_1_3_6" BEL "IntTrgThresh_1_3_7" BEL "IntTrgThresh_1_3_8"
        BEL "IntTrgThresh_1_3_9" BEL "IntTrgThresh_1_3_10" BEL
        "IntTrgThresh_1_3_11" BEL "IntTrgThresh_1_4_0" BEL
        "IntTrgThresh_1_4_1" BEL "IntTrgThresh_1_4_2" BEL "IntTrgThresh_1_4_3"
        BEL "IntTrgThresh_1_4_4" BEL "IntTrgThresh_1_4_5" BEL
        "IntTrgThresh_1_4_6" BEL "IntTrgThresh_1_4_7" BEL "IntTrgThresh_1_4_8"
        BEL "IntTrgThresh_1_4_9" BEL "IntTrgThresh_1_4_10" BEL
        "IntTrgThresh_1_4_11" BEL "IntTrgThresh_1_5_0" BEL
        "IntTrgThresh_1_5_1" BEL "IntTrgThresh_1_5_2" BEL "IntTrgThresh_1_5_3"
        BEL "IntTrgThresh_1_5_4" BEL "IntTrgThresh_1_5_5" BEL
        "IntTrgThresh_1_5_6" BEL "IntTrgThresh_1_5_7" BEL "IntTrgThresh_1_5_8"
        BEL "IntTrgThresh_1_5_9" BEL "IntTrgThresh_1_5_10" BEL
        "IntTrgThresh_1_5_11" BEL "IntTrgThresh_1_6_0" BEL
        "IntTrgThresh_1_6_1" BEL "IntTrgThresh_1_6_2" BEL "IntTrgThresh_1_6_3"
        BEL "IntTrgThresh_1_6_4" BEL "IntTrgThresh_1_6_5" BEL
        "IntTrgThresh_1_6_6" BEL "IntTrgThresh_1_6_7" BEL "IntTrgThresh_1_6_8"
        BEL "IntTrgThresh_1_6_9" BEL "IntTrgThresh_1_6_10" BEL
        "IntTrgThresh_1_6_11" BEL "IntTrgThresh_1_7_0" BEL
        "IntTrgThresh_1_7_1" BEL "IntTrgThresh_1_7_2" BEL "IntTrgThresh_1_7_3"
        BEL "IntTrgThresh_1_7_4" BEL "IntTrgThresh_1_7_5" BEL
        "IntTrgThresh_1_7_6" BEL "IntTrgThresh_1_7_7" BEL "IntTrgThresh_1_7_8"
        BEL "IntTrgThresh_1_7_9" BEL "IntTrgThresh_1_7_10" BEL
        "IntTrgThresh_1_7_11" BEL "Ped_Reg_1_0_0" BEL "Ped_Reg_1_0_1" BEL
        "Ped_Reg_1_0_2" BEL "Ped_Reg_1_0_3" BEL "Ped_Reg_1_0_4" BEL
        "Ped_Reg_1_0_5" BEL "Ped_Reg_1_0_6" BEL "Ped_Reg_1_0_7" BEL
        "Ped_Reg_1_0_8" BEL "Ped_Reg_1_0_9" BEL "Ped_Reg_1_0_10" BEL
        "Ped_Reg_1_0_11" BEL "Ped_Reg_1_1_0" BEL "Ped_Reg_1_1_1" BEL
        "Ped_Reg_1_1_2" BEL "Ped_Reg_1_1_3" BEL "Ped_Reg_1_1_4" BEL
        "Ped_Reg_1_1_5" BEL "Ped_Reg_1_1_6" BEL "Ped_Reg_1_1_7" BEL
        "Ped_Reg_1_1_8" BEL "Ped_Reg_1_1_9" BEL "Ped_Reg_1_1_10" BEL
        "Ped_Reg_1_1_11" BEL "Ped_Reg_1_2_0" BEL "Ped_Reg_1_2_1" BEL
        "Ped_Reg_1_2_2" BEL "Ped_Reg_1_2_3" BEL "Ped_Reg_1_2_4" BEL
        "Ped_Reg_1_2_5" BEL "Ped_Reg_1_2_6" BEL "Ped_Reg_1_2_7" BEL
        "Ped_Reg_1_2_8" BEL "Ped_Reg_1_2_9" BEL "Ped_Reg_1_2_10" BEL
        "Ped_Reg_1_2_11" BEL "Ped_Reg_1_3_0" BEL "Ped_Reg_1_3_1" BEL
        "Ped_Reg_1_3_2" BEL "Ped_Reg_1_3_3" BEL "Ped_Reg_1_3_4" BEL
        "Ped_Reg_1_3_5" BEL "Ped_Reg_1_3_6" BEL "Ped_Reg_1_3_7" BEL
        "Ped_Reg_1_3_8" BEL "Ped_Reg_1_3_9" BEL "Ped_Reg_1_3_10" BEL
        "Ped_Reg_1_3_11" BEL "Ped_Reg_1_4_0" BEL "Ped_Reg_1_4_1" BEL
        "Ped_Reg_1_4_2" BEL "Ped_Reg_1_4_3" BEL "Ped_Reg_1_4_4" BEL
        "Ped_Reg_1_4_5" BEL "Ped_Reg_1_4_6" BEL "Ped_Reg_1_4_7" BEL
        "Ped_Reg_1_4_8" BEL "Ped_Reg_1_4_9" BEL "Ped_Reg_1_4_10" BEL
        "Ped_Reg_1_4_11" BEL "Ped_Reg_1_5_0" BEL "Ped_Reg_1_5_1" BEL
        "Ped_Reg_1_5_2" BEL "Ped_Reg_1_5_3" BEL "Ped_Reg_1_5_4" BEL
        "Ped_Reg_1_5_5" BEL "Ped_Reg_1_5_6" BEL "Ped_Reg_1_5_7" BEL
        "Ped_Reg_1_5_8" BEL "Ped_Reg_1_5_9" BEL "Ped_Reg_1_5_10" BEL
        "Ped_Reg_1_5_11" BEL "Ped_Reg_1_6_0" BEL "Ped_Reg_1_6_1" BEL
        "Ped_Reg_1_6_2" BEL "Ped_Reg_1_6_3" BEL "Ped_Reg_1_6_4" BEL
        "Ped_Reg_1_6_5" BEL "Ped_Reg_1_6_6" BEL "Ped_Reg_1_6_7" BEL
        "Ped_Reg_1_6_8" BEL "Ped_Reg_1_6_9" BEL "Ped_Reg_1_6_10" BEL
        "Ped_Reg_1_6_11" BEL "Ped_Reg_1_7_0" BEL "Ped_Reg_1_7_1" BEL
        "Ped_Reg_1_7_2" BEL "Ped_Reg_1_7_3" BEL "Ped_Reg_1_7_4" BEL
        "Ped_Reg_1_7_5" BEL "Ped_Reg_1_7_6" BEL "Ped_Reg_1_7_7" BEL
        "Ped_Reg_1_7_8" BEL "Ped_Reg_1_7_9" BEL "Ped_Reg_1_7_10" BEL
        "Ped_Reg_1_7_11" BEL "MaskReg_1_0" BEL "MaskReg_1_1" BEL "MaskReg_1_2"
        BEL "MaskReg_1_3" BEL "MaskReg_1_4" BEL "MaskReg_1_5" BEL
        "MaskReg_1_6" BEL "MaskReg_1_7" BEL "GateWidth_1_0" BEL
        "GateWidth_1_1" BEL "GateWidth_1_2" BEL "GateWidth_1_3" BEL
        "GateWidth_1_4" BEL "GateWidth_1_5" BEL "GateWidth_1_6" BEL
        "GateWidth_1_7" BEL "GateWidth_1_8" BEL "GateWidth_1_9" BEL
        "GateWidth_1_10" BEL "GateWidth_1_11" BEL "Diff_Reg_1_0_0" BEL
        "Diff_Reg_1_0_1" BEL "Diff_Reg_1_0_2" BEL "Diff_Reg_1_0_3" BEL
        "Diff_Reg_1_0_4" BEL "Diff_Reg_1_0_5" BEL "Diff_Reg_1_0_6" BEL
        "Diff_Reg_1_0_7" BEL "Diff_Reg_1_0_8" BEL "Diff_Reg_1_0_9" BEL
        "Diff_Reg_1_0_10" BEL "Diff_Reg_1_0_11" BEL "Diff_Reg_1_1_0" BEL
        "Diff_Reg_1_1_1" BEL "Diff_Reg_1_1_2" BEL "Diff_Reg_1_1_3" BEL
        "Diff_Reg_1_1_4" BEL "Diff_Reg_1_1_5" BEL "Diff_Reg_1_1_6" BEL
        "Diff_Reg_1_1_7" BEL "Diff_Reg_1_1_8" BEL "Diff_Reg_1_1_9" BEL
        "Diff_Reg_1_1_10" BEL "Diff_Reg_1_1_11" BEL "Diff_Reg_1_2_0" BEL
        "Diff_Reg_1_2_1" BEL "Diff_Reg_1_2_2" BEL "Diff_Reg_1_2_3" BEL
        "Diff_Reg_1_2_4" BEL "Diff_Reg_1_2_5" BEL "Diff_Reg_1_2_6" BEL
        "Diff_Reg_1_2_7" BEL "Diff_Reg_1_2_8" BEL "Diff_Reg_1_2_9" BEL
        "Diff_Reg_1_2_10" BEL "Diff_Reg_1_2_11" BEL "Diff_Reg_1_3_0" BEL
        "Diff_Reg_1_3_1" BEL "Diff_Reg_1_3_2" BEL "Diff_Reg_1_3_3" BEL
        "Diff_Reg_1_3_4" BEL "Diff_Reg_1_3_5" BEL "Diff_Reg_1_3_6" BEL
        "Diff_Reg_1_3_7" BEL "Diff_Reg_1_3_8" BEL "Diff_Reg_1_3_9" BEL
        "Diff_Reg_1_3_10" BEL "Diff_Reg_1_3_11" BEL "Diff_Reg_1_4_0" BEL
        "Diff_Reg_1_4_1" BEL "Diff_Reg_1_4_2" BEL "Diff_Reg_1_4_3" BEL
        "Diff_Reg_1_4_4" BEL "Diff_Reg_1_4_5" BEL "Diff_Reg_1_4_6" BEL
        "Diff_Reg_1_4_7" BEL "Diff_Reg_1_4_8" BEL "Diff_Reg_1_4_9" BEL
        "Diff_Reg_1_4_10" BEL "Diff_Reg_1_4_11" BEL "Diff_Reg_1_5_0" BEL
        "Diff_Reg_1_5_1" BEL "Diff_Reg_1_5_2" BEL "Diff_Reg_1_5_3" BEL
        "Diff_Reg_1_5_4" BEL "Diff_Reg_1_5_5" BEL "Diff_Reg_1_5_6" BEL
        "Diff_Reg_1_5_7" BEL "Diff_Reg_1_5_8" BEL "Diff_Reg_1_5_9" BEL
        "Diff_Reg_1_5_10" BEL "Diff_Reg_1_5_11" BEL "Diff_Reg_1_6_0" BEL
        "Diff_Reg_1_6_1" BEL "Diff_Reg_1_6_2" BEL "Diff_Reg_1_6_3" BEL
        "Diff_Reg_1_6_4" BEL "Diff_Reg_1_6_5" BEL "Diff_Reg_1_6_6" BEL
        "Diff_Reg_1_6_7" BEL "Diff_Reg_1_6_8" BEL "Diff_Reg_1_6_9" BEL
        "Diff_Reg_1_6_10" BEL "Diff_Reg_1_6_11" BEL "Diff_Reg_1_7_0" BEL
        "Diff_Reg_1_7_1" BEL "Diff_Reg_1_7_2" BEL "Diff_Reg_1_7_3" BEL
        "Diff_Reg_1_7_4" BEL "Diff_Reg_1_7_5" BEL "Diff_Reg_1_7_6" BEL
        "Diff_Reg_1_7_7" BEL "Diff_Reg_1_7_8" BEL "Diff_Reg_1_7_9" BEL
        "Diff_Reg_1_7_10" BEL "Diff_Reg_1_7_11" BEL "Buff_In<1>_1_0" BEL
        "Buff_In<1>_1_1" BEL "Buff_In<1>_1_2" BEL "Buff_In<1>_1_3" BEL
        "Buff_In<1>_1_4" BEL "Buff_In<1>_1_5" BEL "Buff_In<1>_1_6" BEL
        "Buff_In<1>_1_7" BEL "Buff_In<1>_1_8" BEL "Buff_In<1>_1_9" BEL
        "Buff_In<1>_1_10" BEL "Buff_In<1>_1_11" BEL "Buff_In<1>_1_12" BEL
        "Buff_In<1>_1_13" BEL "Buff_In<1>_1_14" BEL "Buff_In<1>_1_15" BEL
        "Buff_In<1>_0_0" BEL "Buff_In<1>_0_1" BEL "Buff_In<1>_0_2" BEL
        "Buff_In<1>_0_3" BEL "Buff_In<1>_0_4" BEL "Buff_In<1>_0_5" BEL
        "Buff_In<1>_0_6" BEL "Buff_In<1>_0_7" BEL "Buff_In<1>_0_8" BEL
        "Buff_In<1>_0_9" BEL "Buff_In<1>_0_10" BEL "Buff_In<1>_0_11" BEL
        "Buff_In<1>_0_12" BEL "Buff_In<1>_0_13" BEL "Buff_In<1>_0_14" BEL
        "Buff_In<1>_0_15" BEL "Buff_In<1>_2_0" BEL "Buff_In<1>_2_1" BEL
        "Buff_In<1>_2_2" BEL "Buff_In<1>_2_3" BEL "Buff_In<1>_2_4" BEL
        "Buff_In<1>_2_5" BEL "Buff_In<1>_2_6" BEL "Buff_In<1>_2_7" BEL
        "Buff_In<1>_2_8" BEL "Buff_In<1>_2_9" BEL "Buff_In<1>_2_10" BEL
        "Buff_In<1>_2_11" BEL "Buff_In<1>_2_12" BEL "Buff_In<1>_2_13" BEL
        "Buff_In<1>_2_14" BEL "Buff_In<1>_2_15" BEL "Buff_In<1>_3_0" BEL
        "Buff_In<1>_3_1" BEL "Buff_In<1>_3_2" BEL "Buff_In<1>_3_3" BEL
        "Buff_In<1>_3_4" BEL "Buff_In<1>_3_5" BEL "Buff_In<1>_3_6" BEL
        "Buff_In<1>_3_7" BEL "Buff_In<1>_3_8" BEL "Buff_In<1>_3_9" BEL
        "Buff_In<1>_3_10" BEL "Buff_In<1>_3_11" BEL "Buff_In<1>_3_12" BEL
        "Buff_In<1>_3_13" BEL "Buff_In<1>_3_14" BEL "Buff_In<1>_3_15" BEL
        "Buff_In<1>_4_0" BEL "Buff_In<1>_4_1" BEL "Buff_In<1>_4_2" BEL
        "Buff_In<1>_4_3" BEL "Buff_In<1>_4_4" BEL "Buff_In<1>_4_5" BEL
        "Buff_In<1>_4_6" BEL "Buff_In<1>_4_7" BEL "Buff_In<1>_4_8" BEL
        "Buff_In<1>_4_9" BEL "Buff_In<1>_4_10" BEL "Buff_In<1>_4_11" BEL
        "Buff_In<1>_4_12" BEL "Buff_In<1>_4_13" BEL "Buff_In<1>_4_14" BEL
        "Buff_In<1>_4_15" BEL "Buff_In<1>_5_0" BEL "Buff_In<1>_5_1" BEL
        "Buff_In<1>_5_2" BEL "Buff_In<1>_5_3" BEL "Buff_In<1>_5_4" BEL
        "Buff_In<1>_5_5" BEL "Buff_In<1>_5_6" BEL "Buff_In<1>_5_7" BEL
        "Buff_In<1>_5_8" BEL "Buff_In<1>_5_9" BEL "Buff_In<1>_5_10" BEL
        "Buff_In<1>_5_11" BEL "Buff_In<1>_5_12" BEL "Buff_In<1>_5_13" BEL
        "Buff_In<1>_5_14" BEL "Buff_In<1>_5_15" BEL "Buff_In<1>_6_0" BEL
        "Buff_In<1>_6_1" BEL "Buff_In<1>_6_2" BEL "Buff_In<1>_6_3" BEL
        "Buff_In<1>_6_4" BEL "Buff_In<1>_6_5" BEL "Buff_In<1>_6_6" BEL
        "Buff_In<1>_6_7" BEL "Buff_In<1>_6_8" BEL "Buff_In<1>_6_9" BEL
        "Buff_In<1>_6_10" BEL "Buff_In<1>_6_11" BEL "Buff_In<1>_6_12" BEL
        "Buff_In<1>_6_13" BEL "Buff_In<1>_6_14" BEL "Buff_In<1>_6_15" BEL
        "Buff_In<1>_7_0" BEL "Buff_In<1>_7_1" BEL "Buff_In<1>_7_2" BEL
        "Buff_In<1>_7_3" BEL "Buff_In<1>_7_4" BEL "Buff_In<1>_7_5" BEL
        "Buff_In<1>_7_6" BEL "Buff_In<1>_7_7" BEL "Buff_In<1>_7_8" BEL
        "Buff_In<1>_7_9" BEL "Buff_In<1>_7_10" BEL "Buff_In<1>_7_11" BEL
        "Buff_In<1>_7_12" BEL "Buff_In<1>_7_13" BEL "Buff_In<1>_7_14" BEL
        "Buff_In<1>_7_15" BEL "Triplet_1_0_0" BEL "Triplet_1_0_1" BEL
        "Triplet_1_0_2" BEL "Triplet_1_0_3" BEL "Triplet_1_0_4" BEL
        "Triplet_1_0_5" BEL "Triplet_1_0_6" BEL "Triplet_1_0_7" BEL
        "Triplet_1_0_8" BEL "Triplet_1_0_9" BEL "Triplet_1_0_10" BEL
        "Triplet_1_0_11" BEL "Triplet_1_1_0" BEL "Triplet_1_1_1" BEL
        "Triplet_1_1_2" BEL "Triplet_1_1_3" BEL "Triplet_1_1_4" BEL
        "Triplet_1_1_5" BEL "Triplet_1_1_6" BEL "Triplet_1_1_7" BEL
        "Triplet_1_1_8" BEL "Triplet_1_1_9" BEL "Triplet_1_1_10" BEL
        "Triplet_1_1_11" BEL "Triplet_1_2_0" BEL "Triplet_1_2_1" BEL
        "Triplet_1_2_2" BEL "Triplet_1_2_3" BEL "Triplet_1_2_4" BEL
        "Triplet_1_2_5" BEL "Triplet_1_2_6" BEL "Triplet_1_2_7" BEL
        "Triplet_1_2_8" BEL "Triplet_1_2_9" BEL "Triplet_1_2_10" BEL
        "Triplet_1_2_11" BEL "HistAddra_1_0" BEL "HistAddra_1_1" BEL
        "HistAddra_1_2" BEL "HistAddra_1_3" BEL "HistAddra_1_4" BEL
        "HistAddra_1_5" BEL "HistAddra_1_6" BEL "HistAddra_1_7" BEL
        "HistAddra_1_8" BEL "HistAddra_1_9" BEL "Hist_Data_1_0" BEL
        "Hist_Data_1_1" BEL "Hist_Data_1_2" BEL "Hist_Data_1_3" BEL
        "Hist_Data_1_4" BEL "Hist_Data_1_5" BEL "Hist_Data_1_6" BEL
        "Hist_Data_1_7" BEL "Hist_Data_1_8" BEL "Hist_Data_1_9" BEL
        "Hist_Data_1_10" BEL "Hist_Data_1_11" BEL "Hist_Data_1_12" BEL
        "Hist_Data_1_13" BEL "Hist_Data_1_14" BEL "Hist_Data_1_15" BEL
        "Hist_Data_1_16" BEL "Hist_Data_1_17" BEL "Hist_Data_1_18" BEL
        "Hist_Data_1_19" BEL "Hist_Data_1_20" BEL "Hist_Data_1_21" BEL
        "Hist_Data_1_22" BEL "Hist_Data_1_23" BEL "Hist_Data_1_24" BEL
        "Hist_Data_1_25" BEL "Hist_Data_1_26" BEL "Hist_Data_1_27" BEL
        "Hist_Data_1_28" BEL "Hist_Data_1_29" BEL "Hist_Data_1_30" BEL
        "Hist_Data_1_31" BEL "Input_Seqs_1_0_FSM_FFd7" BEL
        "Input_Seqs_1_0_FSM_FFd6" BEL "Input_Seqs_1_0_FSM_FFd5" BEL
        "Input_Seqs_1_0_FSM_FFd2" BEL "Input_Seqs_1_0_FSM_FFd4" BEL
        "Input_Seqs_1_0_FSM_FFd3" BEL "Input_Seqs_1_1_FSM_FFd7" BEL
        "Input_Seqs_1_1_FSM_FFd6" BEL "Input_Seqs_1_1_FSM_FFd5" BEL
        "Input_Seqs_1_1_FSM_FFd4" BEL "Input_Seqs_1_1_FSM_FFd3" BEL
        "Input_Seqs_1_1_FSM_FFd2" BEL "Input_Seqs_1_2_FSM_FFd7" BEL
        "Input_Seqs_1_2_FSM_FFd6" BEL "Input_Seqs_1_2_FSM_FFd5" BEL
        "Input_Seqs_1_2_FSM_FFd4" BEL "Input_Seqs_1_2_FSM_FFd3" BEL
        "Input_Seqs_1_2_FSM_FFd2" BEL "Input_Seqs_1_3_FSM_FFd7" BEL
        "Input_Seqs_1_3_FSM_FFd6" BEL "Input_Seqs_1_3_FSM_FFd5" BEL
        "Input_Seqs_1_3_FSM_FFd4" BEL "Input_Seqs_1_3_FSM_FFd3" BEL
        "Input_Seqs_1_3_FSM_FFd2" BEL "Input_Seqs_1_6_FSM_FFd7" BEL
        "Input_Seqs_1_6_FSM_FFd6" BEL "Input_Seqs_1_6_FSM_FFd5" BEL
        "Input_Seqs_1_6_FSM_FFd4" BEL "Input_Seqs_1_6_FSM_FFd3" BEL
        "Input_Seqs_1_6_FSM_FFd2" BEL "Input_Seqs_1_4_FSM_FFd7" BEL
        "Input_Seqs_1_4_FSM_FFd6" BEL "Input_Seqs_1_4_FSM_FFd5" BEL
        "Input_Seqs_1_4_FSM_FFd4" BEL "Input_Seqs_1_4_FSM_FFd3" BEL
        "Input_Seqs_1_4_FSM_FFd2" BEL "Input_Seqs_1_5_FSM_FFd7" BEL
        "Input_Seqs_1_5_FSM_FFd6" BEL "Input_Seqs_1_5_FSM_FFd5" BEL
        "Input_Seqs_1_5_FSM_FFd4" BEL "Input_Seqs_1_5_FSM_FFd3" BEL
        "Input_Seqs_1_5_FSM_FFd2" BEL "Input_Seqs_1_7_FSM_FFd7" BEL
        "Input_Seqs_1_7_FSM_FFd6" BEL "Input_Seqs_1_7_FSM_FFd5" BEL
        "Input_Seqs_1_7_FSM_FFd4" BEL "Input_Seqs_1_7_FSM_FFd3" BEL
        "Input_Seqs_1_7_FSM_FFd2" BEL "DPFrontRdAd_1_8" BEL "DPFrontRdAd_1_9"
        BEL "DPWrtAd_1_0" BEL "DPWrtAd_1_1" BEL "DPWrtAd_1_2" BEL
        "DPWrtAd_1_3" BEL "DPWrtAd_1_4" BEL "DPWrtAd_1_7" BEL "DPWrtAd_1_5"
        BEL "DPWrtAd_1_6" BEL "HistWidth_1_0" BEL "HistWidth_1_1" BEL
        "HistWidth_1_2" BEL "HistWidth_1_3" BEL "HistWidth_1_4" BEL
        "HistWidth_1_5" BEL "HistWidth_1_6" BEL "HistWidth_1_7" BEL
        "DPRdAd_1_0" BEL "DPRdAd_1_1" BEL "DPRdAd_1_2" BEL "DPRdAd_1_3" BEL
        "DPRdAd_1_4" BEL "DPRdAd_1_5" BEL "DPRdAd_1_6" BEL "DPRdAd_1_7" BEL
        "HistTimer_1_0" BEL "HistTimer_1_1" BEL "uBunchOffset_1_0" BEL
        "uBunchOffset_1_1" BEL "uBunchOffset_1_2" BEL "uBunchOffset_1_3" BEL
        "uBunchOffset_1_4" BEL "uBunchOffset_1_5" BEL "uBunchOffset_1_6" BEL
        "uBunchOffset_1_7" BEL "uBunchOffset_1_8" BEL "uBunchOffset_1_9" BEL
        "uBunchOffset_1_10" BEL "uBunchOffset_1_11" BEL "Slippause_1_0" BEL
        "Slippause_1_1" BEL "Slippause_1_2" BEL "Slippause_1_3" BEL
        "DoneDly_1_0" BEL "DoneDly_1_1" BEL "DoneDly_1_2" BEL
        "Pad_Avg_Count_1_0" BEL "Pad_Avg_Count_1_1" BEL "Pad_Avg_Count_1_2"
        BEL "Pad_Avg_Count_1_3" BEL "Pad_Avg_Count_1_4" BEL "DPFrontWrtAd_1_0"
        BEL "DPFrontWrtAd_1_1" BEL "DPFrontWrtAd_1_2" BEL "DPFrontWrtAd_1_3"
        BEL "DPFrontWrtAd_1_4" BEL "DPFrontWrtAd_1_5" BEL "DPFrontWrtAd_1_6"
        BEL "DPFrontWrtAd_1_7" BEL "DPFrontWrtAd_1_8" BEL "DPFrontWrtAd_1_9"
        BEL "Ped_Avg_1_0_0" BEL "Ped_Avg_1_0_1" BEL "Ped_Avg_1_0_2" BEL
        "Ped_Avg_1_0_3" BEL "Ped_Avg_1_0_4" BEL "Ped_Avg_1_0_5" BEL
        "Ped_Avg_1_0_6" BEL "Ped_Avg_1_0_7" BEL "Ped_Avg_1_0_8" BEL
        "Ped_Avg_1_0_9" BEL "Ped_Avg_1_0_10" BEL "Ped_Avg_1_0_11" BEL
        "Ped_Avg_1_0_12" BEL "Ped_Avg_1_0_13" BEL "Ped_Avg_1_0_14" BEL
        "Ped_Avg_1_0_15" BEL "Ped_Avg_1_1_0" BEL "Ped_Avg_1_1_1" BEL
        "Ped_Avg_1_1_2" BEL "Ped_Avg_1_1_3" BEL "Ped_Avg_1_1_4" BEL
        "Ped_Avg_1_1_5" BEL "Ped_Avg_1_1_6" BEL "Ped_Avg_1_1_7" BEL
        "Ped_Avg_1_1_8" BEL "Ped_Avg_1_1_9" BEL "Ped_Avg_1_1_10" BEL
        "Ped_Avg_1_1_11" BEL "Ped_Avg_1_1_12" BEL "Ped_Avg_1_1_13" BEL
        "Ped_Avg_1_1_14" BEL "Ped_Avg_1_1_15" BEL "Ped_Avg_1_2_0" BEL
        "Ped_Avg_1_2_1" BEL "Ped_Avg_1_2_2" BEL "Ped_Avg_1_2_3" BEL
        "Ped_Avg_1_2_4" BEL "Ped_Avg_1_2_5" BEL "Ped_Avg_1_2_6" BEL
        "Ped_Avg_1_2_7" BEL "Ped_Avg_1_2_8" BEL "Ped_Avg_1_2_9" BEL
        "Ped_Avg_1_2_10" BEL "Ped_Avg_1_2_11" BEL "Ped_Avg_1_2_12" BEL
        "Ped_Avg_1_2_13" BEL "Ped_Avg_1_2_14" BEL "Ped_Avg_1_2_15" BEL
        "Ped_Avg_1_5_0" BEL "Ped_Avg_1_5_1" BEL "Ped_Avg_1_5_2" BEL
        "Ped_Avg_1_5_3" BEL "Ped_Avg_1_5_4" BEL "Ped_Avg_1_5_5" BEL
        "Ped_Avg_1_5_6" BEL "Ped_Avg_1_5_7" BEL "Ped_Avg_1_5_8" BEL
        "Ped_Avg_1_5_9" BEL "Ped_Avg_1_5_10" BEL "Ped_Avg_1_5_11" BEL
        "Ped_Avg_1_5_12" BEL "Ped_Avg_1_5_13" BEL "Ped_Avg_1_5_14" BEL
        "Ped_Avg_1_5_15" BEL "Ped_Avg_1_4_0" BEL "Ped_Avg_1_4_1" BEL
        "Ped_Avg_1_4_2" BEL "Ped_Avg_1_4_3" BEL "Ped_Avg_1_4_4" BEL
        "Ped_Avg_1_4_5" BEL "Ped_Avg_1_4_6" BEL "Ped_Avg_1_4_7" BEL
        "Ped_Avg_1_4_8" BEL "Ped_Avg_1_4_9" BEL "Ped_Avg_1_4_10" BEL
        "Ped_Avg_1_4_11" BEL "Ped_Avg_1_4_12" BEL "Ped_Avg_1_4_13" BEL
        "Ped_Avg_1_4_14" BEL "Ped_Avg_1_4_15" BEL "Ped_Avg_1_3_0" BEL
        "Ped_Avg_1_3_1" BEL "Ped_Avg_1_3_2" BEL "Ped_Avg_1_3_3" BEL
        "Ped_Avg_1_3_4" BEL "Ped_Avg_1_3_5" BEL "Ped_Avg_1_3_6" BEL
        "Ped_Avg_1_3_7" BEL "Ped_Avg_1_3_8" BEL "Ped_Avg_1_3_9" BEL
        "Ped_Avg_1_3_10" BEL "Ped_Avg_1_3_11" BEL "Ped_Avg_1_3_12" BEL
        "Ped_Avg_1_3_13" BEL "Ped_Avg_1_3_14" BEL "Ped_Avg_1_3_15" BEL
        "Ped_Avg_1_6_0" BEL "Ped_Avg_1_6_1" BEL "Ped_Avg_1_6_2" BEL
        "Ped_Avg_1_6_3" BEL "Ped_Avg_1_6_4" BEL "Ped_Avg_1_6_5" BEL
        "Ped_Avg_1_6_6" BEL "Ped_Avg_1_6_7" BEL "Ped_Avg_1_6_8" BEL
        "Ped_Avg_1_6_9" BEL "Ped_Avg_1_6_10" BEL "Ped_Avg_1_6_11" BEL
        "Ped_Avg_1_6_12" BEL "Ped_Avg_1_6_13" BEL "Ped_Avg_1_6_14" BEL
        "Ped_Avg_1_6_15" BEL "Ped_Avg_1_7_0" BEL "Ped_Avg_1_7_1" BEL
        "Ped_Avg_1_7_2" BEL "Ped_Avg_1_7_3" BEL "Ped_Avg_1_7_4" BEL
        "Ped_Avg_1_7_5" BEL "Ped_Avg_1_7_6" BEL "Ped_Avg_1_7_7" BEL
        "Ped_Avg_1_7_8" BEL "Ped_Avg_1_7_9" BEL "Ped_Avg_1_7_10" BEL
        "Ped_Avg_1_7_11" BEL "Ped_Avg_1_7_12" BEL "Ped_Avg_1_7_13" BEL
        "Ped_Avg_1_7_14" BEL "Ped_Avg_1_7_15" BEL "InWdCnt_1_0_0" BEL
        "InWdCnt_1_0_1" BEL "InWdCnt_1_0_2" BEL "InWdCnt_1_0_3" BEL
        "InWdCnt_1_0_4" BEL "InWdCnt_1_0_5" BEL "InWdCnt_1_0_6" BEL
        "InWdCnt_1_0_7" BEL "InWdCnt_1_0_8" BEL "InWdCnt_1_0_9" BEL
        "ADCSmplCntr_1_0_0" BEL "ADCSmplCntr_1_0_1" BEL "ADCSmplCntr_1_0_2"
        BEL "ADCSmplCntr_1_0_3" BEL "ADCSmplCntr_1_0_4" BEL
        "ADCSmplCntr_1_0_5" BEL "ADCSmplCntr_1_0_6" BEL "ADCSmplCntr_1_0_7"
        BEL "ADCSmplCntr_1_0_8" BEL "ADCSmplCntr_1_0_9" BEL "InWdCnt_1_1_0"
        BEL "InWdCnt_1_1_1" BEL "InWdCnt_1_1_2" BEL "InWdCnt_1_1_3" BEL
        "InWdCnt_1_1_4" BEL "InWdCnt_1_1_5" BEL "InWdCnt_1_1_6" BEL
        "InWdCnt_1_1_7" BEL "InWdCnt_1_1_8" BEL "InWdCnt_1_1_9" BEL
        "ADCSmplCntr_1_1_0" BEL "ADCSmplCntr_1_1_1" BEL "ADCSmplCntr_1_1_2"
        BEL "ADCSmplCntr_1_1_3" BEL "ADCSmplCntr_1_1_4" BEL
        "ADCSmplCntr_1_1_5" BEL "ADCSmplCntr_1_1_6" BEL "ADCSmplCntr_1_1_7"
        BEL "ADCSmplCntr_1_1_8" BEL "ADCSmplCntr_1_1_9" BEL "InWdCnt_1_2_0"
        BEL "InWdCnt_1_2_1" BEL "InWdCnt_1_2_2" BEL "InWdCnt_1_2_3" BEL
        "InWdCnt_1_2_4" BEL "InWdCnt_1_2_5" BEL "InWdCnt_1_2_6" BEL
        "InWdCnt_1_2_7" BEL "InWdCnt_1_2_8" BEL "InWdCnt_1_2_9" BEL
        "ADCSmplCntr_1_2_0" BEL "ADCSmplCntr_1_2_1" BEL "ADCSmplCntr_1_2_2"
        BEL "ADCSmplCntr_1_2_3" BEL "ADCSmplCntr_1_2_4" BEL
        "ADCSmplCntr_1_2_5" BEL "ADCSmplCntr_1_2_6" BEL "ADCSmplCntr_1_2_7"
        BEL "ADCSmplCntr_1_2_8" BEL "ADCSmplCntr_1_2_9" BEL "InWdCnt_1_3_0"
        BEL "InWdCnt_1_3_1" BEL "InWdCnt_1_3_2" BEL "InWdCnt_1_3_3" BEL
        "InWdCnt_1_3_4" BEL "InWdCnt_1_3_5" BEL "InWdCnt_1_3_6" BEL
        "InWdCnt_1_3_7" BEL "InWdCnt_1_3_8" BEL "InWdCnt_1_3_9" BEL
        "ADCSmplCntr_1_3_0" BEL "ADCSmplCntr_1_3_1" BEL "ADCSmplCntr_1_3_2"
        BEL "ADCSmplCntr_1_3_3" BEL "ADCSmplCntr_1_3_4" BEL
        "ADCSmplCntr_1_3_5" BEL "ADCSmplCntr_1_3_6" BEL "ADCSmplCntr_1_3_7"
        BEL "ADCSmplCntr_1_3_8" BEL "ADCSmplCntr_1_3_9" BEL "InWdCnt_1_5_0"
        BEL "InWdCnt_1_5_1" BEL "InWdCnt_1_5_2" BEL "InWdCnt_1_5_3" BEL
        "InWdCnt_1_5_4" BEL "InWdCnt_1_5_5" BEL "InWdCnt_1_5_6" BEL
        "InWdCnt_1_5_7" BEL "InWdCnt_1_5_8" BEL "InWdCnt_1_5_9" BEL
        "ADCSmplCntr_1_4_0" BEL "ADCSmplCntr_1_4_1" BEL "ADCSmplCntr_1_4_2"
        BEL "ADCSmplCntr_1_4_3" BEL "ADCSmplCntr_1_4_4" BEL
        "ADCSmplCntr_1_4_5" BEL "ADCSmplCntr_1_4_6" BEL "ADCSmplCntr_1_4_7"
        BEL "ADCSmplCntr_1_4_8" BEL "ADCSmplCntr_1_4_9" BEL "InWdCnt_1_4_0"
        BEL "InWdCnt_1_4_1" BEL "InWdCnt_1_4_2" BEL "InWdCnt_1_4_3" BEL
        "InWdCnt_1_4_4" BEL "InWdCnt_1_4_5" BEL "InWdCnt_1_4_6" BEL
        "InWdCnt_1_4_7" BEL "InWdCnt_1_4_8" BEL "InWdCnt_1_4_9" BEL
        "ADCSmplCntr_1_5_0" BEL "ADCSmplCntr_1_5_1" BEL "ADCSmplCntr_1_5_2"
        BEL "ADCSmplCntr_1_5_3" BEL "ADCSmplCntr_1_5_4" BEL
        "ADCSmplCntr_1_5_5" BEL "ADCSmplCntr_1_5_6" BEL "ADCSmplCntr_1_5_7"
        BEL "ADCSmplCntr_1_5_8" BEL "ADCSmplCntr_1_5_9" BEL "InWdCnt_1_6_0"
        BEL "InWdCnt_1_6_1" BEL "InWdCnt_1_6_2" BEL "InWdCnt_1_6_3" BEL
        "InWdCnt_1_6_4" BEL "InWdCnt_1_6_5" BEL "InWdCnt_1_6_6" BEL
        "InWdCnt_1_6_7" BEL "InWdCnt_1_6_8" BEL "InWdCnt_1_6_9" BEL
        "ADCSmplCntr_1_6_0" BEL "ADCSmplCntr_1_6_1" BEL "ADCSmplCntr_1_6_2"
        BEL "ADCSmplCntr_1_6_3" BEL "ADCSmplCntr_1_6_4" BEL
        "ADCSmplCntr_1_6_5" BEL "ADCSmplCntr_1_6_6" BEL "ADCSmplCntr_1_6_7"
        BEL "ADCSmplCntr_1_6_8" BEL "ADCSmplCntr_1_6_9" BEL "InWdCnt_1_7_0"
        BEL "InWdCnt_1_7_1" BEL "InWdCnt_1_7_2" BEL "InWdCnt_1_7_3" BEL
        "InWdCnt_1_7_4" BEL "InWdCnt_1_7_5" BEL "InWdCnt_1_7_6" BEL
        "InWdCnt_1_7_7" BEL "InWdCnt_1_7_8" BEL "InWdCnt_1_7_9" BEL
        "ADCSmplCntr_1_7_0" BEL "ADCSmplCntr_1_7_1" BEL "ADCSmplCntr_1_7_2"
        BEL "ADCSmplCntr_1_7_3" BEL "ADCSmplCntr_1_7_4" BEL
        "ADCSmplCntr_1_7_5" BEL "ADCSmplCntr_1_7_6" BEL "ADCSmplCntr_1_7_7"
        BEL "ADCSmplCntr_1_7_8" BEL "ADCSmplCntr_1_7_9" BEL
        "Input_Seqs_1_0_FSM_FFd1" BEL "Input_Seqs_1_1_FSM_FFd1" BEL
        "Input_Seqs_1_2_FSM_FFd1" BEL "Input_Seqs_1_3_FSM_FFd1" BEL
        "Input_Seqs_1_6_FSM_FFd1" BEL "Input_Seqs_1_4_FSM_FFd1" BEL
        "Input_Seqs_1_5_FSM_FFd1" BEL "Input_Seqs_1_7_FSM_FFd1" BEL
        "GenOnePerAFE[1].LVDSInClk/bufg_pll_x1" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<2>" BEL
        "GenOnePerAFE[1].LVDSInDat/state_FSM_FFd3" BEL
        "GenOnePerAFE[1].LVDSInDat/state_FSM_FFd4" BEL
        "GenOnePerAFE[1].LVDSInDat/state_FSM_FFd2" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_8" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_7" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_6" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_5" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_4" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_3" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_2" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_1" BEL
        "GenOnePerAFE[1].LVDSInDat/counter_0" BEL
        "GenOnePerAFE[1].LVDSInDat/pdcounter_4" BEL
        "GenOnePerAFE[1].LVDSInDat/pdcounter_3" BEL
        "GenOnePerAFE[1].LVDSInDat/pdcounter_2" BEL
        "GenOnePerAFE[1].LVDSInDat/pdcounter_1" BEL
        "GenOnePerAFE[1].LVDSInDat/pdcounter_0" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_8" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_7" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_6" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_5" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_4" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_3" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_2" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_1" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_0" BEL
        "GenOnePerAFE[1].LVDSInDat/valid_data_d" BEL
        "GenOnePerAFE[1].LVDSInDat/incdec_data_d" BEL
        "GenOnePerAFE[1].LVDSInDat/busy_data_d" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_8" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_7" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_6" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_5" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_4" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_3" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_2" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_1" BEL
        "GenOnePerAFE[1].LVDSInDat/mux_0" BEL "ADCSmplGate_1" BEL "GateReq_1"
        BEL "HistInit_1" BEL "Avg_Req_1" BEL "Avg_En_1_0" BEL
        "GenOnePerAFE[1].LVDSInDat/cal_data_sint" BEL
        "GenOnePerAFE[1].LVDSInDat/cal_data_master" BEL
        "GenOnePerAFE[1].LVDSInDat/ce_data_inta" BEL
        "GenOnePerAFE[1].LVDSInDat/enable" BEL
        "GenOnePerAFE[1].LVDSInDat/inc_data_int" BEL
        "GenOnePerAFE[1].LVDSInDat/rst_data" BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "GenOnePerAFE[1].EvBuffStatFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/TRUE_DP.PRIM18.ram_pins<28>"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_17"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_16"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_15"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_14"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_13"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_12"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_11"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_10"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_9"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_8"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_7"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_6"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_5"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_4"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_3"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_2"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_1"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/douta_n_0"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_15"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_14"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_13"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_12"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_11"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_10"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_9"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_6"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_5"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_4"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_3"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_2"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_1"
        BEL
        "GenOnePerAFE[1].Hist/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/douta_n_0"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[7].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[6].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[5].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[4].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[3].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[2].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[1].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "Gen_FIFOs_Per_AFE[1].Gen_FIFOs_Per_Chan[0].AFEBuff/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[1].Pipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<26>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram_pins<27>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "GenOnePerAFE[1].FrontPipeline/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<4>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<4>";
TIMEGRP Sys_PLL_clk0 = BEL "FBDiv" BEL "Sys_PLL/clkout3_buf" BEL "SqWav";
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2" PINNAME O;
PIN Sys_PLL/dcm_sp_inst_pins<2> = BEL "Sys_PLL/dcm_sp_inst" PINNAME CLKFB;
TIMEGRP Sys_PLL_clk2x = BEL "Sys_PLL/clkout2_buf" BEL "FMRx1/RxBitWdth_3" BEL
        "FMRx1/RxBitWdth_2" BEL "FMRx1/RxBitWdth_1" BEL "FMRx1/RxBitWdth_0"
        BEL "FMRx1/Rx_State_FSM_FFd1" BEL "FMRx1/Rx_State_FSM_FFd2" BEL
        "FMRx1/FM_Decode.RxBtCnt_4" BEL "FMRx1/FM_Decode.RxBtCnt_3" BEL
        "FMRx1/FM_Decode.RxBtCnt_2" BEL "FMRx1/FM_Decode.RxBtCnt_1" BEL
        "FMRx1/FM_Decode.RxBtCnt_0" BEL "FMRx1/data_21" BEL "FMRx1/data_20"
        BEL "FMRx1/data_19" BEL "FMRx1/data_18" BEL "FMRx1/data_17" BEL
        "FMRx1/data_16" BEL "FMRx1/data_15" BEL "FMRx1/data_14" BEL
        "FMRx1/data_13" BEL "FMRx1/data_12" BEL "FMRx1/data_11" BEL
        "FMRx1/data_10" BEL "FMRx1/data_9" BEL "FMRx1/data_8" BEL
        "FMRx1/data_7" BEL "FMRx1/data_6" BEL "FMRx1/data_5" BEL
        "FMRx1/data_4" BEL "FMRx1/data_3" BEL "FMRx1/data_2" BEL
        "FMRx1/data_1" BEL "FMRx1/data_0" BEL "FMRx1/RxDl_1" BEL
        "FMRx1/RxDl_0" BEL "FMRx1/Rx_NRZ" BEL "FMRx1/Rx_Done_Req" BEL
        "Sys_PLL/clkf_buf" PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1>"
        PIN "Sys_PLL/dcm_sp_inst_pins<2>";
PIN GenOnePerAFE[1].LVDSInClk/bufio2_inst_pins<0> = BEL
        "GenOnePerAFE[1].LVDSInClk/bufio2_inst" PINNAME I;
PIN GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst_pins<1> = BEL
        "GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst" PINNAME I;
PIN GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst" PINNAME IB;
TIMEGRP AFEDCO_P[1] = PIN "GenOnePerAFE[1].LVDSInClk/bufio2_inst_pins<0>" PIN
        "GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst_pins<1>" PIN
        "GenOnePerAFE[1].LVDSInClk/bufio2_2clk_inst_pins<2>";
PIN GenOnePerAFE[0].LVDSInClk/bufio2_inst_pins<0> = BEL
        "GenOnePerAFE[0].LVDSInClk/bufio2_inst" PINNAME I;
PIN GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst_pins<1> = BEL
        "GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst" PINNAME I;
PIN GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst" PINNAME IB;
TIMEGRP AFEDCO_P[0] = PIN "GenOnePerAFE[0].LVDSInClk/bufio2_inst_pins<0>" PIN
        "GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst_pins<1>" PIN
        "GenOnePerAFE[0].LVDSInClk/bufio2_2clk_inst_pins<2>";
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<646> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<646>"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_int_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/bit_cnt_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/read_data_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_ADD"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/memcell_addr_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_CS"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/AddressPhase"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/bit_cnt_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/shift_through_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_ADD_xilinx0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_BKST"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_6"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_5"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_2"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/data_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_3"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/memcell_addr_reg_0"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/DRP_CS_xilinx1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/AddressPhase"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/rd_not_write_reg"
        BEL "LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK1" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/powerup_pll_locked" BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd4"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/state_FSM_FFd1"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller_inst/MCB_UIREAD"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/normal_operation_window"
        BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE_xilinx11";
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<628> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
TIMEGRP LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<628>";
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<627> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0> =
        BEL "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdeS2_UDQSP_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[13].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<627>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "LPDDRCtrl/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TIMEGRP LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = BEL
        "LPDDRCtrl/memc3_infrastructure_inst/U_BUFG_CLK0" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_24" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_23" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_22" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_21" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_20" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_19" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_18" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_17" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_16" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_15" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_14" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_13" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_12" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_11" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_10" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_9" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_8" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_7" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_6" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_5" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_4" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_3" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_2" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_1" BEL
        "LPDDRCtrl/memc3_infrastructure_inst/rst0_sync_r_0";
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s" PINNAME CLK0;
TIMEGRP rxioclkp_1_ = PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<2>";
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s" PINNAME CLK1;
TIMEGRP rxioclkn_1_ = PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[0].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[1].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[2].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[3].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[4].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[5].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[6].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[7].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[1].LVDSInDat/loop0[8].iserdes_s_pins<3>";
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<6> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m" PINNAME IOCLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m" PINNAME CLK0;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<2> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s" PINNAME CLK0;
TIMEGRP rxioclkp_0_ = PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<6>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<2>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<2>";
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<8> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<7> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m" PINNAME IOCLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m" PINNAME CLK1;
PIN GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<3> = BEL
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s" PINNAME CLK1;
TIMEGRP rxioclkn_0_ = PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_s_pins<8>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iodelay_m_pins<7>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[0].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[1].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[2].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[3].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[4].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[5].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[6].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[7].iserdes_s_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_m_pins<3>" PIN
        "GenOnePerAFE[0].LVDSInDat/loop0[8].iserdes_s_pins<3>";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv" PINNAME CLKIN1;
TIMEGRP VXO_P = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "LPDDRCtrl/memc3_infrastructure_inst/u_pll_adv_pins<2>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN Sys_PLL/dcm_sp_inst_pins<4> = BEL "Sys_PLL/dcm_sp_inst" PINNAME CLKIN;
TIMEGRP ClkB_P = PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "Sys_PLL/dcm_sp_inst_pins<4>";
TS_ClkB_P = PERIOD TIMEGRP "ClkB_P" 10 ns HIGH 50%;
TS_VXO_P = PERIOD TIMEGRP "VXO_P" 10 ns HIGH 50%;
TS_AFEDCO_P0 = PERIOD TIMEGRP "AFEDCO_P[0]" 2.083 ns HIGH 50%;
TS_AFEDCO_P1 = PERIOD TIMEGRP "AFEDCO_P[1]" 2.083 ns HIGH 50%;
TS_Sys_PLL_clk2x = PERIOD TIMEGRP "Sys_PLL_clk2x" TS_ClkB_P / 2 HIGH 50%;
TS_Sys_PLL_clkfx = PERIOD TIMEGRP "Sys_PLL_clkfx" TS_ClkB_P / 1.6 HIGH 50%;
TS_Sys_PLL_clk0 = PERIOD TIMEGRP "Sys_PLL_clk0" TS_ClkB_P HIGH 50%;
TS_LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_VXO_P /
        0.5 HIGH 50%;
TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_180" TS_VXO_P / 2 PHASE
        2.5 ns HIGH 50%;
TS_LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk_2x_0" TS_VXO_P / 2 HIGH 50%;
TS_LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "LPDDRCtrl_memc3_infrastructure_inst_clk0_bufg_in" TS_VXO_P / 0.25
        HIGH 50%;
TS_rxioclkn_0_ = PERIOD TIMEGRP "rxioclkn_0_" TS_AFEDCO_P0 HIGH 50%;
TS_GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_0__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P0 * 3 HIGH 50%;
TS_rxioclkp_0_ = PERIOD TIMEGRP "rxioclkp_0_" TS_AFEDCO_P0 HIGH 50%;
TS_rxioclkn_1_ = PERIOD TIMEGRP "rxioclkn_1_" TS_AFEDCO_P1 HIGH 50%;
TS_GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1 = PERIOD TIMEGRP
        "GenOnePerAFE_1__LVDSInClk_rx_bufio2_x1" TS_AFEDCO_P1 * 3 HIGH 50%;
TS_rxioclkp_1_ = PERIOD TIMEGRP "rxioclkp_1_" TS_AFEDCO_P1 HIGH 50%;
SCHEMATIC END;

