<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s'" level="0">
<item name = "Date">Mon Apr 28 18:18:54 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">30.00 ns, 15.792 ns, 8.10 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 57, 60.000 ns, 1.710 us, 2, 57, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241">shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389">dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s, 54, 55, 1.620 us, 1.650 us, 54, 54, loop rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 505, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">1, 6, 1654, 2112, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 66, -</column>
<column name="Register">-, -, 458, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 6, 5, 12, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389">dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s, 1, 6, 885, 1404, 0</column>
<column name="call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241">shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s, 0, 0, 769, 708, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln303_fu_616_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln307_fu_663_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_685_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_633_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_2_fu_569_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_563_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_356">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_497">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op27_call_state3">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_4_fu_525_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln284_7_fu_541_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln284_8_fu_557_p2">icmp, 0, 0, 38, 31, 1</column>
<column name="icmp_ln284_fu_507_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln303_fu_621_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln307_fu_668_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="icmp_ln313_fu_680_p2">icmp, 0, 0, 39, 32, 2</column>
<column name="select_ln313_fu_690_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_638_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">17, 4, 1, 4</column>
<column name="ap_phi_mux_storemerge_phi_fu_234_p4">13, 3, 32, 96</column>
<column name="layer14_out_blk_n">9, 2, 1, 2</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="pY_1">9, 2, 32, 64</column>
<column name="sX_1">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_2_reg_728">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_714">1, 0, 1, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="pY_1">32, 0, 32, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8">6, 0, 6, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9">6, 0, 6, 0</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="sY_1">32, 0, 32, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18">6, 0, 6, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;19,9,5,3,0&gt;,6u&gt;,config14&gt;, return value</column>
<column name="p_read">in, 6, ap_none, p_read, scalar</column>
<column name="p_read1">in, 6, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 6, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 6, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 6, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 6, ap_none, p_read5, scalar</column>
<column name="layer14_out_din">out, 114, ap_fifo, layer14_out, pointer</column>
<column name="layer14_out_full_n">in, 1, ap_fifo, layer14_out, pointer</column>
<column name="layer14_out_write">out, 1, ap_fifo, layer14_out, pointer</column>
<column name="layer14_out_num_data_valid">in, 2, ap_fifo, layer14_out, pointer</column>
<column name="layer14_out_fifo_cap">in, 2, ap_fifo, layer14_out, pointer</column>
</table>
</item>
</section>
</profile>
