Classic Timing Analyzer report for ALU_SCHEMATIC
Sat May 27 23:26:29 2017
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clock'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.245 ns                         ; Input_Select[0]           ; registerr:inst6|Output[3] ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.816 ns                         ; registerr:inst5|Output[1] ; Cout                      ; Clock      ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.720 ns                        ; Input_Select[0]           ; Cout                      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.495 ns                        ; ALU_OP[1]                 ; registerr:inst6|Output[1] ; --         ; Clock    ; 0            ;
; Clock Setup: 'Clock'         ; N/A   ; None          ; 424.99 MHz ( period = 2.353 ns ) ; registerr:inst5|Output[1] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clock'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 424.99 MHz ( period = 2.353 ns )               ; registerr:inst5|Output[1] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; 427.17 MHz ( period = 2.341 ns )               ; registerr:inst5|Output[1] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.158 ns                ;
; N/A   ; 432.34 MHz ( period = 2.313 ns )               ; registerr:inst5|Output[1] ; registerr:inst6|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.131 ns                ;
; N/A   ; 432.34 MHz ( period = 2.313 ns )               ; registerr:inst5|Output[0] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.130 ns                ;
; N/A   ; 432.71 MHz ( period = 2.311 ns )               ; registerr:inst5|Output[1] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.128 ns                ;
; N/A   ; 437.06 MHz ( period = 2.288 ns )               ; registerr:inst5|Output[0] ; registerr:inst6|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 2.106 ns                ;
; N/A   ; 437.45 MHz ( period = 2.286 ns )               ; registerr:inst5|Output[0] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.103 ns                ;
; N/A   ; 440.92 MHz ( period = 2.268 ns )               ; registerr:inst5|Output[2] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; 445.04 MHz ( period = 2.247 ns )               ; registerr:inst5|Output[0] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.065 ns                ;
; N/A   ; 451.88 MHz ( period = 2.213 ns )               ; registerr:inst5|Output[2] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 2.029 ns                ;
; N/A   ; 454.75 MHz ( period = 2.199 ns )               ; registerr:inst5|Output[2] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 2.016 ns                ;
; N/A   ; 461.47 MHz ( period = 2.167 ns )               ; registerr:inst6|Output[1] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.983 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[1] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.813 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[1] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[3] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.777 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[3] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.752 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[2] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.699 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[2] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.644 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[0] ; registerr:inst6|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[0] ; registerr:inst6|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[0] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.591 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[0] ; registerr:inst6|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[1] ; registerr:inst5|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.531 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[0] ; registerr:inst5|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[3] ; registerr:inst6|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[1] ; registerr:inst5|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[1] ; registerr:inst5|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.399 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[0] ; registerr:inst5|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.386 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[2] ; registerr:inst5|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.337 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[2] ; registerr:inst5|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 1.325 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[1] ; registerr:inst5|Output[1] ; Clock      ; Clock    ; None                        ; None                      ; 1.304 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[0] ; registerr:inst5|Output[0] ; Clock      ; Clock    ; None                        ; None                      ; 0.994 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[3] ; registerr:inst5|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[3] ; registerr:inst5|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.956 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[2] ; registerr:inst5|Output[3] ; Clock      ; Clock    ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst6|Output[2] ; registerr:inst5|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.940 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; registerr:inst5|Output[3] ; registerr:inst5|Output[2] ; Clock      ; Clock    ; None                        ; None                      ; 0.788 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+-----------------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From            ; To                        ; To Clock ;
+-------+--------------+------------+-----------------+---------------------------+----------+
; N/A   ; None         ; 5.245 ns   ; Input_Select[0] ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 5.190 ns   ; Input_Select[0] ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 5.157 ns   ; Input_Select[0] ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 4.997 ns   ; Input_Select[0] ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 4.842 ns   ; Input_Select[1] ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 4.673 ns   ; Input_Select[1] ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.646 ns   ; Input_Select[1] ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 4.559 ns   ; Input_Select[1] ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 4.486 ns   ; Input_Select[0] ; registerr:inst5|Output[2] ; Clock    ;
; N/A   ; None         ; 4.480 ns   ; Input_Select[0] ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 4.427 ns   ; DIN[1]          ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 4.399 ns   ; Input_Select[0] ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 4.266 ns   ; Input_Select[2] ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 4.258 ns   ; DIN[1]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.231 ns   ; DIN[1]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 4.197 ns   ; Input_Select[0] ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 4.166 ns   ; DIN[3]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.165 ns   ; Input_Select[1] ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 4.162 ns   ; Input_Select[2] ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.149 ns   ; DIN[0]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.138 ns   ; reset           ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 4.138 ns   ; reset           ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 4.137 ns   ; reset           ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 4.137 ns   ; Input_Select[2] ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 4.135 ns   ; Input_Select[2] ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 4.124 ns   ; DIN[0]          ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 4.122 ns   ; DIN[0]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 4.101 ns   ; reset           ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 4.101 ns   ; reset           ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 4.085 ns   ; reset           ; registerr:inst5|Output[2] ; Clock    ;
; N/A   ; None         ; 4.083 ns   ; DIN[0]          ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.961 ns   ; Input_Select[1] ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 3.866 ns   ; ALU_OP[0]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 3.850 ns   ; DIN[2]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.823 ns   ; reset           ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 3.823 ns   ; reset           ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 3.817 ns   ; ALU_OP[0]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.795 ns   ; DIN[2]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.790 ns   ; ALU_OP[0]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.751 ns   ; ALU_OP[0]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.750 ns   ; DIN[1]          ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 3.719 ns   ; A_Load          ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 3.667 ns   ; A_Load          ; registerr:inst5|Output[2] ; Clock    ;
; N/A   ; None         ; 3.660 ns   ; Input_Select[1] ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 3.589 ns   ; Input_Select[2] ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 3.539 ns   ; Input_Select[2] ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 3.526 ns   ; DIN[0]          ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 3.505 ns   ; B_Load          ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.505 ns   ; B_Load          ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.485 ns   ; Input_Select[1] ; registerr:inst5|Output[2] ; Clock    ;
; N/A   ; None         ; 3.468 ns   ; B_Load          ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 3.468 ns   ; B_Load          ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.411 ns   ; ALU_OP[2]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 3.405 ns   ; A_Load          ; registerr:inst5|Output[0] ; Clock    ;
; N/A   ; None         ; 3.405 ns   ; A_Load          ; registerr:inst5|Output[1] ; Clock    ;
; N/A   ; None         ; 3.394 ns   ; ALU_OP[1]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 3.391 ns   ; ALU_OP[1]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.369 ns   ; DIN[3]          ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 3.364 ns   ; ALU_OP[1]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.325 ns   ; ALU_OP[1]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.303 ns   ; ALU_OP[2]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.270 ns   ; cin             ; registerr:inst6|Output[0] ; Clock    ;
; N/A   ; None         ; 3.267 ns   ; cin             ; registerr:inst6|Output[3] ; Clock    ;
; N/A   ; None         ; 3.240 ns   ; cin             ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.233 ns   ; Input_Select[2] ; registerr:inst5|Output[3] ; Clock    ;
; N/A   ; None         ; 3.201 ns   ; cin             ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.187 ns   ; ALU_OP[2]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A   ; None         ; 3.160 ns   ; ALU_OP[2]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A   ; None         ; 3.091 ns   ; DIN[2]          ; registerr:inst5|Output[2] ; Clock    ;
; N/A   ; None         ; 3.063 ns   ; Input_Select[2] ; registerr:inst5|Output[2] ; Clock    ;
+-------+--------------+------------+-----------------+---------------------------+----------+


+--------------------------------------------------------------------------------------+
; tco                                                                                  ;
+-------+--------------+------------+---------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                      ; To      ; From Clock ;
+-------+--------------+------------+---------------------------+---------+------------+
; N/A   ; None         ; 7.816 ns   ; registerr:inst5|Output[1] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.788 ns   ; registerr:inst5|Output[0] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.743 ns   ; registerr:inst5|Output[2] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.473 ns   ; registerr:inst6|Output[1] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.464 ns   ; registerr:inst6|Output[3] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.440 ns   ; registerr:inst5|Output[3] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.358 ns   ; registerr:inst6|Output[2] ; Cout    ; Clock      ;
; N/A   ; None         ; 7.278 ns   ; registerr:inst6|Output[0] ; Cout    ; Clock      ;
; N/A   ; None         ; 6.642 ns   ; registerr:inst6|Output[1] ; DOUT[1] ; Clock      ;
; N/A   ; None         ; 6.346 ns   ; registerr:inst6|Output[0] ; DOUT[0] ; Clock      ;
; N/A   ; None         ; 5.545 ns   ; registerr:inst6|Output[3] ; DOUT[3] ; Clock      ;
; N/A   ; None         ; 5.219 ns   ; registerr:inst6|Output[2] ; DOUT[2] ; Clock      ;
+-------+--------------+------------+---------------------------+---------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From            ; To   ;
+-------+-------------------+-----------------+-----------------+------+
; N/A   ; None              ; 10.720 ns       ; Input_Select[0] ; Cout ;
; N/A   ; None              ; 10.148 ns       ; Input_Select[1] ; Cout ;
; N/A   ; None              ; 9.733 ns        ; DIN[1]          ; Cout ;
; N/A   ; None              ; 9.669 ns        ; DIN[3]          ; Cout ;
; N/A   ; None              ; 9.637 ns        ; Input_Select[2] ; Cout ;
; N/A   ; None              ; 9.624 ns        ; DIN[0]          ; Cout ;
; N/A   ; None              ; 9.325 ns        ; DIN[2]          ; Cout ;
; N/A   ; None              ; 9.292 ns        ; ALU_OP[0]       ; Cout ;
; N/A   ; None              ; 8.866 ns        ; ALU_OP[1]       ; Cout ;
; N/A   ; None              ; 8.742 ns        ; cin             ; Cout ;
; N/A   ; None              ; 7.753 ns        ; ALU_OP[2]       ; Cout ;
+-------+-------------------+-----------------+-----------------+------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+-----------------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From            ; To                        ; To Clock ;
+---------------+-------------+-----------+-----------------+---------------------------+----------+
; N/A           ; None        ; -2.495 ns ; ALU_OP[1]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -2.507 ns ; ALU_OP[1]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -2.601 ns ; reset           ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -2.642 ns ; ALU_OP[1]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -2.695 ns ; ALU_OP[0]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -2.753 ns ; reset           ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -2.756 ns ; ALU_OP[2]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -2.770 ns ; reset           ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -2.776 ns ; reset           ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -2.803 ns ; ALU_OP[1]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -2.824 ns ; Input_Select[2] ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -2.829 ns ; ALU_OP[2]       ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -2.851 ns ; reset           ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -2.852 ns ; DIN[2]          ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -2.859 ns ; reset           ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -2.903 ns ; ALU_OP[2]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -2.958 ns ; ALU_OP[2]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -2.962 ns ; cin             ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -2.994 ns ; Input_Select[2] ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -3.001 ns ; cin             ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.028 ns ; cin             ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.031 ns ; cin             ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -3.044 ns ; reset           ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.102 ns ; Input_Select[2] ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -3.130 ns ; DIN[3]          ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -3.166 ns ; A_Load          ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -3.166 ns ; A_Load          ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -3.173 ns ; reset           ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.222 ns ; ALU_OP[0]       ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.229 ns ; B_Load          ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -3.229 ns ; B_Load          ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.246 ns ; Input_Select[1] ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -3.252 ns ; DIN[0]          ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -3.263 ns ; ALU_OP[0]       ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.265 ns ; Input_Select[2] ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -3.266 ns ; B_Load          ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.266 ns ; B_Load          ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.287 ns ; DIN[0]          ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -3.300 ns ; Input_Select[2] ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -3.321 ns ; ALU_OP[0]       ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.421 ns ; Input_Select[1] ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -3.428 ns ; A_Load          ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -3.459 ns ; Input_Select[2] ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.480 ns ; A_Load          ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -3.487 ns ; DIN[2]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.511 ns ; DIN[1]          ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -3.516 ns ; Input_Select[2] ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.583 ns ; Input_Select[2] ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.611 ns ; DIN[2]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.677 ns ; Input_Select[1] ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -3.687 ns ; Input_Select[1] ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -3.722 ns ; Input_Select[1] ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -3.812 ns ; Input_Select[0] ; registerr:inst5|Output[2] ; Clock    ;
; N/A           ; None        ; -3.844 ns ; DIN[0]          ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.881 ns ; Input_Select[1] ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.883 ns ; DIN[0]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -3.903 ns ; DIN[3]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.910 ns ; DIN[0]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -3.925 ns ; DIN[1]          ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -3.958 ns ; Input_Select[0] ; registerr:inst5|Output[3] ; Clock    ;
; N/A           ; None        ; -3.992 ns ; DIN[1]          ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -4.005 ns ; Input_Select[1] ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -4.019 ns ; DIN[1]          ; registerr:inst6|Output[3] ; Clock    ;
; N/A           ; None        ; -4.090 ns ; Input_Select[0] ; registerr:inst5|Output[1] ; Clock    ;
; N/A           ; None        ; -4.091 ns ; Input_Select[1] ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -4.125 ns ; Input_Select[0] ; registerr:inst6|Output[0] ; Clock    ;
; N/A           ; None        ; -4.160 ns ; Input_Select[0] ; registerr:inst5|Output[0] ; Clock    ;
; N/A           ; None        ; -4.447 ns ; Input_Select[0] ; registerr:inst6|Output[2] ; Clock    ;
; N/A           ; None        ; -4.504 ns ; Input_Select[0] ; registerr:inst6|Output[1] ; Clock    ;
; N/A           ; None        ; -4.571 ns ; Input_Select[0] ; registerr:inst6|Output[3] ; Clock    ;
+---------------+-------------+-----------+-----------------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 27 23:26:28 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU_SCHEMATIC -c ALU_SCHEMATIC --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: Clock "Clock" has Internal fmax of 424.99 MHz between source register "registerr:inst5|Output[1]" and destination register "registerr:inst6|Output[1]" (period= 2.353 ns)
    Info: + Longest register to register delay is 2.171 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y4_N3; Fanout = 6; REG Node = 'registerr:inst5|Output[1]'
        Info: 2: + IC(0.526 ns) + CELL(0.272 ns) = 0.798 ns; Loc. = LCCOMB_X37_Y4_N30; Fanout = 4; COMB Node = 'mux:inst4|Mux2~1'
        Info: 3: + IC(0.508 ns) + CELL(0.154 ns) = 1.460 ns; Loc. = LCCOMB_X38_Y4_N20; Fanout = 1; COMB Node = 'registerr:inst6|Output~6'
        Info: 4: + IC(0.328 ns) + CELL(0.228 ns) = 2.016 ns; Loc. = LCCOMB_X38_Y4_N14; Fanout = 1; COMB Node = 'registerr:inst6|Output~7'
        Info: 5: + IC(0.000 ns) + CELL(0.155 ns) = 2.171 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 2; REG Node = 'registerr:inst6|Output[1]'
        Info: Total cell delay = 0.809 ns ( 37.26 % )
        Info: Total interconnect delay = 1.362 ns ( 62.74 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "Clock" to destination register is 2.495 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 2; REG Node = 'registerr:inst6|Output[1]'
            Info: Total cell delay = 1.472 ns ( 59.00 % )
            Info: Total interconnect delay = 1.023 ns ( 41.00 % )
        Info: - Longest clock path from clock "Clock" to source register is 2.493 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
            Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X35_Y4_N3; Fanout = 6; REG Node = 'registerr:inst5|Output[1]'
            Info: Total cell delay = 1.472 ns ( 59.05 % )
            Info: Total interconnect delay = 1.021 ns ( 40.95 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "registerr:inst6|Output[3]" (data pin = "Input_Select[0]", clock pin = "Clock") is 5.245 ns
    Info: + Longest pin to register delay is 7.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 6; PIN Node = 'Input_Select[0]'
        Info: 2: + IC(4.852 ns) + CELL(0.346 ns) = 6.025 ns; Loc. = LCCOMB_X37_Y4_N8; Fanout = 1; COMB Node = 'mux:inst4|Mux1~0'
        Info: 3: + IC(0.211 ns) + CELL(0.234 ns) = 6.470 ns; Loc. = LCCOMB_X37_Y4_N0; Fanout = 4; COMB Node = 'mux:inst4|Mux1~1'
        Info: 4: + IC(0.218 ns) + CELL(0.309 ns) = 6.997 ns; Loc. = LCCOMB_X37_Y4_N22; Fanout = 2; COMB Node = 'alu:inst|Add0~15'
        Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 7.122 ns; Loc. = LCCOMB_X37_Y4_N24; Fanout = 1; COMB Node = 'alu:inst|Add0~18'
        Info: 6: + IC(0.319 ns) + CELL(0.053 ns) = 7.494 ns; Loc. = LCCOMB_X37_Y4_N10; Fanout = 1; COMB Node = 'registerr:inst6|Output~2'
        Info: 7: + IC(0.000 ns) + CELL(0.155 ns) = 7.649 ns; Loc. = LCFF_X37_Y4_N11; Fanout = 2; REG Node = 'registerr:inst6|Output[3]'
        Info: Total cell delay = 2.049 ns ( 26.79 % )
        Info: Total interconnect delay = 5.600 ns ( 73.21 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.494 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.679 ns) + CELL(0.618 ns) = 2.494 ns; Loc. = LCFF_X37_Y4_N11; Fanout = 2; REG Node = 'registerr:inst6|Output[3]'
        Info: Total cell delay = 1.472 ns ( 59.02 % )
        Info: Total interconnect delay = 1.022 ns ( 40.98 % )
Info: tco from clock "Clock" to destination pin "Cout" through register "registerr:inst5|Output[1]" is 7.816 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.493 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.678 ns) + CELL(0.618 ns) = 2.493 ns; Loc. = LCFF_X35_Y4_N3; Fanout = 6; REG Node = 'registerr:inst5|Output[1]'
        Info: Total cell delay = 1.472 ns ( 59.05 % )
        Info: Total interconnect delay = 1.021 ns ( 40.95 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 5.229 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y4_N3; Fanout = 6; REG Node = 'registerr:inst5|Output[1]'
        Info: 2: + IC(0.481 ns) + CELL(0.053 ns) = 0.534 ns; Loc. = LCCOMB_X37_Y4_N8; Fanout = 1; COMB Node = 'mux:inst4|Mux1~0'
        Info: 3: + IC(0.211 ns) + CELL(0.234 ns) = 0.979 ns; Loc. = LCCOMB_X37_Y4_N0; Fanout = 4; COMB Node = 'mux:inst4|Mux1~1'
        Info: 4: + IC(0.218 ns) + CELL(0.309 ns) = 1.506 ns; Loc. = LCCOMB_X37_Y4_N22; Fanout = 2; COMB Node = 'alu:inst|Add0~15'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.541 ns; Loc. = LCCOMB_X37_Y4_N24; Fanout = 1; COMB Node = 'alu:inst|Add0~19'
        Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 1.666 ns; Loc. = LCCOMB_X37_Y4_N26; Fanout = 1; COMB Node = 'alu:inst|Add0~22'
        Info: 7: + IC(0.747 ns) + CELL(0.154 ns) = 2.567 ns; Loc. = LCCOMB_X39_Y2_N16; Fanout = 1; COMB Node = 'alu:inst|Mux0~0'
        Info: 8: + IC(0.508 ns) + CELL(2.154 ns) = 5.229 ns; Loc. = PIN_Y2; Fanout = 0; PIN Node = 'Cout'
        Info: Total cell delay = 3.064 ns ( 58.60 % )
        Info: Total interconnect delay = 2.165 ns ( 41.40 % )
Info: Longest tpd from source pin "Input_Select[0]" to destination pin "Cout" is 10.720 ns
    Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 6; PIN Node = 'Input_Select[0]'
    Info: 2: + IC(4.852 ns) + CELL(0.346 ns) = 6.025 ns; Loc. = LCCOMB_X37_Y4_N8; Fanout = 1; COMB Node = 'mux:inst4|Mux1~0'
    Info: 3: + IC(0.211 ns) + CELL(0.234 ns) = 6.470 ns; Loc. = LCCOMB_X37_Y4_N0; Fanout = 4; COMB Node = 'mux:inst4|Mux1~1'
    Info: 4: + IC(0.218 ns) + CELL(0.309 ns) = 6.997 ns; Loc. = LCCOMB_X37_Y4_N22; Fanout = 2; COMB Node = 'alu:inst|Add0~15'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 7.032 ns; Loc. = LCCOMB_X37_Y4_N24; Fanout = 1; COMB Node = 'alu:inst|Add0~19'
    Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 7.157 ns; Loc. = LCCOMB_X37_Y4_N26; Fanout = 1; COMB Node = 'alu:inst|Add0~22'
    Info: 7: + IC(0.747 ns) + CELL(0.154 ns) = 8.058 ns; Loc. = LCCOMB_X39_Y2_N16; Fanout = 1; COMB Node = 'alu:inst|Mux0~0'
    Info: 8: + IC(0.508 ns) + CELL(2.154 ns) = 10.720 ns; Loc. = PIN_Y2; Fanout = 0; PIN Node = 'Cout'
    Info: Total cell delay = 4.184 ns ( 39.03 % )
    Info: Total interconnect delay = 6.536 ns ( 60.97 % )
Info: th for register "registerr:inst6|Output[1]" (data pin = "ALU_OP[1]", clock pin = "Clock") is -2.495 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.495 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(0.680 ns) + CELL(0.618 ns) = 2.495 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 2; REG Node = 'registerr:inst6|Output[1]'
        Info: Total cell delay = 1.472 ns ( 59.00 % )
        Info: Total interconnect delay = 1.023 ns ( 41.00 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.139 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_T4; Fanout = 18; PIN Node = 'ALU_OP[1]'
        Info: 2: + IC(3.677 ns) + CELL(0.053 ns) = 4.540 ns; Loc. = LCCOMB_X38_Y4_N12; Fanout = 4; COMB Node = 'registerr:inst6|Output~0'
        Info: 3: + IC(0.219 ns) + CELL(0.225 ns) = 4.984 ns; Loc. = LCCOMB_X38_Y4_N14; Fanout = 1; COMB Node = 'registerr:inst6|Output~7'
        Info: 4: + IC(0.000 ns) + CELL(0.155 ns) = 5.139 ns; Loc. = LCFF_X38_Y4_N15; Fanout = 2; REG Node = 'registerr:inst6|Output[1]'
        Info: Total cell delay = 1.243 ns ( 24.19 % )
        Info: Total interconnect delay = 3.896 ns ( 75.81 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Sat May 27 23:26:29 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


