Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 1d9d3b0bba9341b4b17dda0f05048ffa --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot CombinationalLogic_VHDLCaptureExample_TB_behav xil_defaultlib.CombinationalLogic_VHDLCaptureExample_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture combinational of entity xil_defaultlib.CombinationalLogic_VHDLCaptureExample [combinationallogic_vhdlcaptureex...]
Compiling architecture behavior of entity xil_defaultlib.combinationallogic_vhdlcaptureex...
Built simulation snapshot CombinationalLogic_VHDLCaptureExample_TB_behav
