# vsim -c -voptargs="+acc" tb -do "../testpy/modelsim_framework.do" 
# Start time: 22:32:18 on Dec 18,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading work.MIPS_Processor(fast)
# Loading work.hazard_detect(fast)
# Loading work.dffg_N_with_reset(fast)
# Loading work.Ripple_Adder(fast)
# Loading work.mem(fast)
# Loading work.dffg_N(fast)
# Loading work.instruction_decoder(fast)
# Loading work.register_file(fast)
# Loading work.decoder_N(fast)
# Loading work.variable_mux(fast)
# Loading work.forwarding_unit(fast)
# Loading work.mux4t1_N(fast)
# Loading work.dffg_N(fast__2)
# Loading work.extender(fast)
# Loading work.ALU(fast)
# Loading work.Add_Sub(fast)
# Loading work.barrel_shifter(fast)
# Loading work.mux2t1_N(fast)
# Loading work.mux4t1(fast)
# Loading work.variable_mux(fast__1)
# Loading work.dffg_N(fast__3)
# Loading work.dffg_N(fast__4)
# Loading work.dffg(fast)
# Loading work.fullAdder(fast)
# Loading work.dffg_N(fast__1)
# do ../testpy/modelsim_framework.do
# ** Note: $stop    : /home/jrmcghee/Desktop/Mips/Verilog_Testing/src/tb.v(74)
#    Time: 7170 us  Iteration: 1  Instance: /tb
# Break in Module tb at /home/jrmcghee/Desktop/Mips/Verilog_Testing/src/tb.v line 74
# Stopped at /home/jrmcghee/Desktop/Mips/Verilog_Testing/src/tb.v line 74
# End time: 22:32:19 on Dec 18,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
