
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -167.41

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3453.72    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.19    0.97    1.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.41   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                          1.67    1.67   library removal time
                                  1.67   data required time
-----------------------------------------------------------------------------
                                  1.67   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                 -0.26   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.17    0.01    0.05    1.15 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.15 ^ _29919_/A2 (AND2_X1)
                                  1.15   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.15   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.70    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.26    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3453.72    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.19    0.97    1.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.41   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.23    1.97   library recovery time
                                  1.97   data required time
-----------------------------------------------------------------------------
                                  1.97   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.09    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.66    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.08    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.79    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.19    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.87    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.63    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   28.48    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.79    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   25.32    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   27.76    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   31.15    0.04    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.73    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.79    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.85    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.74    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.73    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   26.52    0.13    0.16    0.84 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.85 ^ _20600_/A (MUX2_X1)
     7   16.53    0.04    0.09    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   20.45    0.05    0.07    1.02 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.02 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.05 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.05 v _30197_/B (FA_X1)
     1    4.34    0.02    0.13    1.18 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.18 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.27 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.27 v _30202_/B (FA_X1)
     1    3.90    0.02    0.13    1.40 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.40 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.49 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.49 v _30211_/A (FA_X1)
     1    3.96    0.02    0.12    1.61 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.61 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.70 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.70 v _21502_/A (INV_X1)
     1    3.94    0.01    0.02    1.72 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.72 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.76 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.76 ^ _23588_/A (BUF_X1)
     5    8.75    0.02    0.04    1.80 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.80 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.83 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.83 v _23633_/A3 (NOR3_X1)
     2    4.01    0.04    0.07    1.90 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.90 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.92 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.92 v _23683_/B2 (AOI21_X2)
     5   12.34    0.04    0.06    1.97 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.97 ^ _23908_/A3 (AND4_X1)
     2    3.71    0.02    0.07    2.04 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.04 ^ _23912_/A2 (NOR3_X1)
     1    2.58    0.01    0.01    2.06 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.06 v _23913_/B (XOR2_X1)
     1    5.34    0.04    0.05    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.45    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    5.17    0.02    0.02    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    5.87    0.07    0.11    2.30 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.30 ^ _23925_/B1 (AOI21_X1)
     4   11.16    0.03    0.05    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   16.76    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25607_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.48 v _25607_/Z (MUX2_X1)
                                         _02231_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3453.72    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.19    0.97    1.41 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.41   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[759]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.23    1.97   library recovery time
                                  1.97   data required time
-----------------------------------------------------------------------------
                                  1.97   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  0.56   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.09    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.66    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.08    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.79    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   56.19    0.01    0.03    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   42.87    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.63    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.22 ^ _16520_/A (BUF_X8)
    10   28.48    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.79    0.03    0.04    0.29 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18259_/A (BUF_X2)
    10   25.32    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.00    0.36 ^ _18260_/A (BUF_X1)
    10   27.76    0.06    0.09    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   31.15    0.04    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.73    0.01    0.06    0.58 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.58 v _18433_/A2 (NOR2_X1)
     1    1.79    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    1.85    0.02    0.01    0.62 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.62 v _18442_/A2 (NOR3_X1)
     1    1.74    0.03    0.05    0.67 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.67 ^ _18453_/A2 (NOR3_X1)
     1    1.73    0.01    0.01    0.68 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.68 v _18471_/A (AOI21_X1)
     8   26.52    0.13    0.16    0.84 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.13    0.01    0.85 ^ _20600_/A (MUX2_X1)
     7   16.53    0.04    0.09    0.95 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.95 ^ _20998_/A (BUF_X1)
    10   20.45    0.05    0.07    1.02 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.02 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.05 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.05 v _30197_/B (FA_X1)
     1    4.34    0.02    0.13    1.18 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.18 ^ _30199_/A (FA_X1)
     1    3.64    0.02    0.09    1.27 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.27 v _30202_/B (FA_X1)
     1    3.90    0.02    0.13    1.40 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.40 ^ _30207_/A (FA_X1)
     1    4.37    0.02    0.09    1.49 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.49 v _30211_/A (FA_X1)
     1    3.96    0.02    0.12    1.61 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.61 ^ _30212_/A (FA_X1)
     1    1.63    0.01    0.09    1.70 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.70 v _21502_/A (INV_X1)
     1    3.94    0.01    0.02    1.72 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.72 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.76 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.76 ^ _23588_/A (BUF_X1)
     5    8.75    0.02    0.04    1.80 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.80 ^ _23632_/A2 (NAND3_X1)
     1    1.70    0.02    0.02    1.83 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.83 v _23633_/A3 (NOR3_X1)
     2    4.01    0.04    0.07    1.90 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.90 ^ _23682_/A2 (NOR2_X1)
     1    3.21    0.01    0.02    1.92 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.92 v _23683_/B2 (AOI21_X2)
     5   12.34    0.04    0.06    1.97 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    1.97 ^ _23908_/A3 (AND4_X1)
     2    3.71    0.02    0.07    2.04 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.04 ^ _23912_/A2 (NOR3_X1)
     1    2.58    0.01    0.01    2.06 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.06 v _23913_/B (XOR2_X1)
     1    5.34    0.04    0.05    2.11 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.04    0.00    2.11 ^ _23914_/B (MUX2_X1)
     2    5.45    0.02    0.05    2.16 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.16 ^ _23915_/A2 (NAND2_X1)
     1    5.17    0.02    0.02    2.19 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.19 v _23924_/B2 (AOI221_X1)
     1    5.87    0.07    0.11    2.30 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.30 ^ _23925_/B1 (AOI21_X1)
     4   11.16    0.03    0.05    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   16.76    0.02    0.06    2.42 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.42 v _25607_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.48 v _25607_/Z (MUX2_X1)
                                         _02231_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.24   -0.04 (VIOLATED)
_17048_/Z                               0.20    0.22   -0.02 (VIOLATED)
_24776_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_17048_/Z                              25.33   45.90  -20.57 (VIOLATED)
_27512_/ZN                             23.23   38.33  -15.10 (VIOLATED)
_22344_/ZN                             23.23   36.39  -13.16 (VIOLATED)
_22217_/ZN                             23.23   36.15  -12.92 (VIOLATED)
_20440_/ZN                             10.47   23.03  -12.55 (VIOLATED)
_22284_/ZN                             23.23   35.54  -12.31 (VIOLATED)
_19183_/ZN                             26.70   38.53  -11.83 (VIOLATED)
_24776_/ZN                             16.02   27.65  -11.63 (VIOLATED)
_22133_/ZN                             23.23   34.22  -10.99 (VIOLATED)
_27504_/ZN                             23.23   33.89  -10.66 (VIOLATED)
_19731_/ZN                             26.02   36.46  -10.45 (VIOLATED)
_19924_/ZN                             25.33   35.53  -10.20 (VIOLATED)
_18977_/ZN                             26.02   35.80   -9.78 (VIOLATED)
_22073_/ZN                             23.23   32.72   -9.49 (VIOLATED)
_19370_/ZN                             26.02   35.38   -9.37 (VIOLATED)
_20328_/ZN                             16.02   25.18   -9.15 (VIOLATED)
_22176_/ZN                             23.23   32.35   -9.12 (VIOLATED)
_18055_/ZN                             28.99   37.98   -8.99 (VIOLATED)
_22089_/ZN                             23.23   32.22   -8.98 (VIOLATED)
_19553_/ZN                             26.02   34.97   -8.95 (VIOLATED)
_18417_/ZN                             26.02   34.90   -8.88 (VIOLATED)
_27522_/ZN                             23.23   31.97   -8.74 (VIOLATED)
_22911_/ZN                             10.47   18.19   -7.71 (VIOLATED)
_18215_/ZN                             26.02   33.70   -7.69 (VIOLATED)
_18225_/ZN                             26.02   33.04   -7.02 (VIOLATED)
_20318_/Z                              25.33   31.90   -6.57 (VIOLATED)
_18028_/ZN                             26.02   32.42   -6.40 (VIOLATED)
_20319_/Z                              25.33   31.53   -6.20 (VIOLATED)
_25831_/ZN                             10.47   16.63   -6.16 (VIOLATED)
_20890_/ZN                             16.02   21.80   -5.78 (VIOLATED)
_22052_/ZN                             23.23   28.63   -5.40 (VIOLATED)
_18429_/ZN                             26.02   31.09   -5.07 (VIOLATED)
_20147_/ZN                             10.47   15.48   -5.01 (VIOLATED)
_23513_/ZN                             13.81   18.77   -4.96 (VIOLATED)
_18615_/ZN                             28.99   33.75   -4.75 (VIOLATED)
_23367_/ZN                             16.02   20.62   -4.59 (VIOLATED)
_18603_/ZN                             26.02   30.45   -4.44 (VIOLATED)
_17534_/ZN                             13.81   18.04   -4.23 (VIOLATED)
_20352_/ZN                             16.02   19.93   -3.90 (VIOLATED)
_23322_/ZN                             10.47   14.25   -3.77 (VIOLATED)
_22868_/ZN                             10.47   14.01   -3.54 (VIOLATED)
_22363_/ZN                             26.05   29.05   -2.99 (VIOLATED)
_22301_/ZN                             10.47   12.97   -2.50 (VIOLATED)
_23147_/ZN                             25.33   27.22   -1.89 (VIOLATED)
_17229_/ZN                             16.02   17.86   -1.83 (VIOLATED)
_27740_/ZN                             10.47   12.27   -1.80 (VIOLATED)
_22360_/ZN                             10.47   11.99   -1.52 (VIOLATED)
_22831_/ZN                             10.47   11.98   -1.51 (VIOLATED)
_20148_/ZN                             10.47   11.85   -1.38 (VIOLATED)
_18471_/ZN                             25.33   26.52   -1.19 (VIOLATED)
_19384_/ZN                             26.70   27.63   -0.92 (VIOLATED)
_18358_/ZN                             25.33   26.22   -0.89 (VIOLATED)
_21844_/ZN                             10.47   10.83   -0.36 (VIOLATED)
_27336_/ZN                             25.33   25.68   -0.35 (VIOLATED)
_28321_/ZN                             16.02   16.12   -0.09 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.036794956773519516

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.1853

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-20.56787109375

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.8120

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 3

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 55

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1103

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1190

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.02    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.04    0.29 ^ _16566_/Z (BUF_X4)
   0.06    0.36 ^ _18259_/Z (BUF_X2)
   0.09    0.45 ^ _18260_/Z (BUF_X1)
   0.07    0.51 ^ _18261_/Z (BUF_X2)
   0.06    0.58 v _18432_/Z (MUX2_X1)
   0.03    0.61 ^ _18433_/ZN (NOR2_X1)
   0.01    0.62 v _18436_/ZN (NOR3_X1)
   0.05    0.67 ^ _18442_/ZN (NOR3_X1)
   0.01    0.68 v _18453_/ZN (NOR3_X1)
   0.16    0.84 ^ _18471_/ZN (AOI21_X1)
   0.10    0.95 ^ _20600_/Z (MUX2_X1)
   0.08    1.02 ^ _20998_/Z (BUF_X1)
   0.03    1.05 v _21067_/ZN (NAND2_X1)
   0.13    1.18 ^ _30197_/S (FA_X1)
   0.09    1.27 v _30199_/S (FA_X1)
   0.13    1.40 ^ _30202_/S (FA_X1)
   0.09    1.49 v _30207_/S (FA_X1)
   0.12    1.61 ^ _30211_/S (FA_X1)
   0.09    1.70 v _30212_/S (FA_X1)
   0.02    1.72 ^ _21502_/ZN (INV_X1)
   0.05    1.76 ^ _30538_/S (HA_X1)
   0.04    1.80 ^ _23588_/Z (BUF_X1)
   0.02    1.83 v _23632_/ZN (NAND3_X1)
   0.07    1.90 ^ _23633_/ZN (NOR3_X1)
   0.02    1.92 v _23682_/ZN (NOR2_X1)
   0.06    1.97 ^ _23683_/ZN (AOI21_X2)
   0.07    2.04 ^ _23908_/ZN (AND4_X1)
   0.01    2.06 v _23912_/ZN (NOR3_X1)
   0.05    2.11 ^ _23913_/Z (XOR2_X1)
   0.05    2.16 ^ _23914_/Z (MUX2_X1)
   0.02    2.19 v _23915_/ZN (NAND2_X1)
   0.12    2.30 ^ _23924_/ZN (AOI221_X1)
   0.05    2.35 v _23925_/ZN (AOI21_X1)
   0.06    2.42 v _24289_/Z (BUF_X1)
   0.06    2.48 v _25607_/Z (MUX2_X1)
   0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/D (DFFR_X1)
           2.48   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[957]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.48   data arrival time
---------------------------------------------------------
          -0.32   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
   0.01    0.08 v _28337_/ZN (OAI22_X1)
   0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
           0.08   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.08   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.4792

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3202

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-12.915457

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.12e-02   1.47e-03   1.56e-04   1.28e-02  16.5%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.45e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.11e-02   3.61e-02   5.85e-04   7.77e-02 100.0%
                          52.8%      46.4%       0.8%
